
OccupancyDetector.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006900  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08006a10  08006a10  00016a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bf0  08006bf0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006bf0  08006bf0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006bf0  08006bf0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bf0  08006bf0  00016bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bf4  08006bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006bf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a84  20000074  08006c6c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001af8  08006c6c  00021af8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019fa6  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000035c4  00000000  00000000  0003a043  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014c8  00000000  00000000  0003d608  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001320  00000000  00000000  0003ead0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004682  00000000  00000000  0003fdf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012cdf  00000000  00000000  00044472  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000998c5  00000000  00000000  00057151  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f0a16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000592c  00000000  00000000  000f0a94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	080069f8 	.word	0x080069f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	080069f8 	.word	0x080069f8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000168:	f000 ffe0 	bl	800112c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800016c:	f000 f8b2 	bl	80002d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000170:	f000 f95a 	bl	8000428 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000174:	f000 f92e 	bl	80003d4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000178:	f000 f8fc 	bl	8000374 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  lcd_IO_init();
 800017c:	f000 fcc2 	bl	8000b04 <lcd_IO_init>

  lcd_init();
 8000180:	f000 fd04 	bl	8000b8c <lcd_init>
//  uint8_t textTX[56];
//
//  while(num < 100)
//  {
//  timStart = timer_start();
  while((HAL_UART_Receive(&huart2, cliBufferRX, 1, 500) != HAL_OK) || (strcmp((char *)cliBufferRX, "x") != 0))
 8000184:	bf00      	nop
 8000186:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800018a:	2201      	movs	r2, #1
 800018c:	493a      	ldr	r1, [pc, #232]	; (8000278 <main+0x114>)
 800018e:	483b      	ldr	r0, [pc, #236]	; (800027c <main+0x118>)
 8000190:	f002 ffad 	bl	80030ee <HAL_UART_Receive>
 8000194:	4603      	mov	r3, r0
 8000196:	2b00      	cmp	r3, #0
 8000198:	d1f5      	bne.n	8000186 <main+0x22>
 800019a:	4939      	ldr	r1, [pc, #228]	; (8000280 <main+0x11c>)
 800019c:	4836      	ldr	r0, [pc, #216]	; (8000278 <main+0x114>)
 800019e:	f7ff ffd7 	bl	8000150 <strcmp>
 80001a2:	4603      	mov	r3, r0
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d1ee      	bne.n	8000186 <main+0x22>
  {}


  CMD2LCD(0x01);
 80001a8:	2001      	movs	r0, #1
 80001aa:	f000 fcc7 	bl	8000b3c <CMD2LCD>
  char2LCD("use inputs");
 80001ae:	4835      	ldr	r0, [pc, #212]	; (8000284 <main+0x120>)
 80001b0:	f000 fd44 	bl	8000c3c <char2LCD>
  CMD2LCD(0xC0);
 80001b4:	20c0      	movs	r0, #192	; 0xc0
 80001b6:	f000 fcc1 	bl	8000b3c <CMD2LCD>
  char2LCD("room size: ");
 80001ba:	4833      	ldr	r0, [pc, #204]	; (8000288 <main+0x124>)
 80001bc:	f000 fd3e 	bl	8000c3c <char2LCD>
  POT_Select();
 80001c0:	f000 ff58 	bl	8001074 <POT_Select>
  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 80001c4:	e011      	b.n	80001ea <main+0x86>
  {
	  CMD2LCD(0xCB);
 80001c6:	20cb      	movs	r0, #203	; 0xcb
 80001c8:	f000 fcb8 	bl	8000b3c <CMD2LCD>
	  //			else if(roomSz < 0xFFF)
	  //			{
	  //				strcpy((char *)room_str, "cl110");
	  //			}

	  strcpy((char *)room_str, roomSelect(ADC_Read()));
 80001cc:	f000 ff6e 	bl	80010ac <ADC_Read>
 80001d0:	4603      	mov	r3, r0
 80001d2:	b29b      	uxth	r3, r3
 80001d4:	4618      	mov	r0, r3
 80001d6:	f000 fc6d 	bl	8000ab4 <roomSelect>
 80001da:	4603      	mov	r3, r0
 80001dc:	4619      	mov	r1, r3
 80001de:	482b      	ldr	r0, [pc, #172]	; (800028c <main+0x128>)
 80001e0:	f006 f81a 	bl	8006218 <strcpy>
	  char2LCD((char *)room_str);
 80001e4:	4829      	ldr	r0, [pc, #164]	; (800028c <main+0x128>)
 80001e6:	f000 fd29 	bl	8000c3c <char2LCD>
  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 80001ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ee:	4828      	ldr	r0, [pc, #160]	; (8000290 <main+0x12c>)
 80001f0:	f001 fe66 	bl	8001ec0 <HAL_GPIO_ReadPin>
 80001f4:	4603      	mov	r3, r0
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d1e5      	bne.n	80001c6 <main+0x62>
	  //		HAL_Delay(300);
	  //		CMD2LCD(0xCB);
	  //		char2LCD("2");
	  //		HAL_Delay(300);
  }
  printString((char *)room_str);
 80001fa:	4824      	ldr	r0, [pc, #144]	; (800028c <main+0x128>)
 80001fc:	f000 fc20 	bl	8000a40 <printString>
  printString("\r\n");
 8000200:	4824      	ldr	r0, [pc, #144]	; (8000294 <main+0x130>)
 8000202:	f000 fc1d 	bl	8000a40 <printString>
  CMD2LCD(0x01);
 8000206:	2001      	movs	r0, #1
 8000208:	f000 fc98 	bl	8000b3c <CMD2LCD>
//
//  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800020c:	f003 f8e6 	bl	80033dc <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of structQueue */
  structQueueHandle = osMessageQueueNew (1, sizeof(struct DataStruct), &structQueue_attributes);
 8000210:	4a21      	ldr	r2, [pc, #132]	; (8000298 <main+0x134>)
 8000212:	2106      	movs	r1, #6
 8000214:	2001      	movs	r0, #1
 8000216:	f003 fa1f 	bl	8003658 <osMessageQueueNew>
 800021a:	4602      	mov	r2, r0
 800021c:	4b1f      	ldr	r3, [pc, #124]	; (800029c <main+0x138>)
 800021e:	601a      	str	r2, [r3, #0]

  /* creation of rawQueue */
  rawQueueHandle = osMessageQueueNew (1, sizeof(struct DataStruct), &rawQueue_attributes);
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <main+0x13c>)
 8000222:	2106      	movs	r1, #6
 8000224:	2001      	movs	r0, #1
 8000226:	f003 fa17 	bl	8003658 <osMessageQueueNew>
 800022a:	4602      	mov	r2, r0
 800022c:	4b1d      	ldr	r3, [pc, #116]	; (80002a4 <main+0x140>)
 800022e:	601a      	str	r2, [r3, #0]

  /* creation of roomQueue */
  roomQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &roomQueue_attributes);
 8000230:	4a1d      	ldr	r2, [pc, #116]	; (80002a8 <main+0x144>)
 8000232:	2102      	movs	r1, #2
 8000234:	2001      	movs	r0, #1
 8000236:	f003 fa0f 	bl	8003658 <osMessageQueueNew>
 800023a:	4602      	mov	r2, r0
 800023c:	4b1b      	ldr	r3, [pc, #108]	; (80002ac <main+0x148>)
 800023e:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of calcTask */
  calcTaskHandle = osThreadNew(StartCalcTask, NULL, &calcTask_attributes);
 8000240:	4a1b      	ldr	r2, [pc, #108]	; (80002b0 <main+0x14c>)
 8000242:	2100      	movs	r1, #0
 8000244:	481b      	ldr	r0, [pc, #108]	; (80002b4 <main+0x150>)
 8000246:	f003 f92f 	bl	80034a8 <osThreadNew>
 800024a:	4602      	mov	r2, r0
 800024c:	4b1a      	ldr	r3, [pc, #104]	; (80002b8 <main+0x154>)
 800024e:	601a      	str	r2, [r3, #0]

  /* creation of sendTask */
  sendTaskHandle = osThreadNew(StartSendTask, NULL, &sendTask_attributes);
 8000250:	4a1a      	ldr	r2, [pc, #104]	; (80002bc <main+0x158>)
 8000252:	2100      	movs	r1, #0
 8000254:	481a      	ldr	r0, [pc, #104]	; (80002c0 <main+0x15c>)
 8000256:	f003 f927 	bl	80034a8 <osThreadNew>
 800025a:	4602      	mov	r2, r0
 800025c:	4b19      	ldr	r3, [pc, #100]	; (80002c4 <main+0x160>)
 800025e:	601a      	str	r2, [r3, #0]

  /* creation of lcdTask */
  lcdTaskHandle = osThreadNew(StartLcdTask, NULL, &lcdTask_attributes);
 8000260:	4a19      	ldr	r2, [pc, #100]	; (80002c8 <main+0x164>)
 8000262:	2100      	movs	r1, #0
 8000264:	4819      	ldr	r0, [pc, #100]	; (80002cc <main+0x168>)
 8000266:	f003 f91f 	bl	80034a8 <osThreadNew>
 800026a:	4602      	mov	r2, r0
 800026c:	4b18      	ldr	r3, [pc, #96]	; (80002d0 <main+0x16c>)
 800026e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000270:	f003 f8e6 	bl	8003440 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000274:	e7fe      	b.n	8000274 <main+0x110>
 8000276:	bf00      	nop
 8000278:	200019ec 	.word	0x200019ec
 800027c:	20001a28 	.word	0x20001a28
 8000280:	08006a54 	.word	0x08006a54
 8000284:	08006a58 	.word	0x08006a58
 8000288:	08006a64 	.word	0x08006a64
 800028c:	20001a00 	.word	0x20001a00
 8000290:	40011000 	.word	0x40011000
 8000294:	08006a70 	.word	0x08006a70
 8000298:	08006b5c 	.word	0x08006b5c
 800029c:	200019a8 	.word	0x200019a8
 80002a0:	08006b74 	.word	0x08006b74
 80002a4:	200019a4 	.word	0x200019a4
 80002a8:	08006b8c 	.word	0x08006b8c
 80002ac:	200019b4 	.word	0x200019b4
 80002b0:	08006af0 	.word	0x08006af0
 80002b4:	08000541 	.word	0x08000541
 80002b8:	200019b0 	.word	0x200019b0
 80002bc:	08006b14 	.word	0x08006b14
 80002c0:	080005d9 	.word	0x080005d9
 80002c4:	200019ac 	.word	0x200019ac
 80002c8:	08006b38 	.word	0x08006b38
 80002cc:	08000671 	.word	0x08000671
 80002d0:	200019e8 	.word	0x200019e8

080002d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b094      	sub	sp, #80	; 0x50
 80002d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002de:	2228      	movs	r2, #40	; 0x28
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f005 ff6f 	bl	80061c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e8:	f107 0314 	add.w	r3, r7, #20
 80002ec:	2200      	movs	r2, #0
 80002ee:	601a      	str	r2, [r3, #0]
 80002f0:	605a      	str	r2, [r3, #4]
 80002f2:	609a      	str	r2, [r3, #8]
 80002f4:	60da      	str	r2, [r3, #12]
 80002f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f8:	1d3b      	adds	r3, r7, #4
 80002fa:	2200      	movs	r2, #0
 80002fc:	601a      	str	r2, [r3, #0]
 80002fe:	605a      	str	r2, [r3, #4]
 8000300:	609a      	str	r2, [r3, #8]
 8000302:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000304:	2302      	movs	r3, #2
 8000306:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000308:	2301      	movs	r3, #1
 800030a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800030c:	2310      	movs	r3, #16
 800030e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000310:	2300      	movs	r3, #0
 8000312:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000314:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000318:	4618      	mov	r0, r3
 800031a:	f001 fe01 	bl	8001f20 <HAL_RCC_OscConfig>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000324:	f000 fa1a 	bl	800075c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000328:	230f      	movs	r3, #15
 800032a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800032c:	2300      	movs	r3, #0
 800032e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000330:	2300      	movs	r3, #0
 8000332:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800033c:	f107 0314 	add.w	r3, r7, #20
 8000340:	2100      	movs	r1, #0
 8000342:	4618      	mov	r0, r3
 8000344:	f002 f86c 	bl	8002420 <HAL_RCC_ClockConfig>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800034e:	f000 fa05 	bl	800075c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000352:	2302      	movs	r3, #2
 8000354:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000356:	2300      	movs	r3, #0
 8000358:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f002 fa2b 	bl	80027b8 <HAL_RCCEx_PeriphCLKConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000368:	f000 f9f8 	bl	800075c <Error_Handler>
  }
}
 800036c:	bf00      	nop
 800036e:	3750      	adds	r7, #80	; 0x50
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	2200      	movs	r2, #0
 800037e:	601a      	str	r2, [r3, #0]
 8000380:	605a      	str	r2, [r3, #4]
 8000382:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000384:	4b11      	ldr	r3, [pc, #68]	; (80003cc <MX_ADC1_Init+0x58>)
 8000386:	4a12      	ldr	r2, [pc, #72]	; (80003d0 <MX_ADC1_Init+0x5c>)
 8000388:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800038a:	4b10      	ldr	r3, [pc, #64]	; (80003cc <MX_ADC1_Init+0x58>)
 800038c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000390:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000392:	4b0e      	ldr	r3, [pc, #56]	; (80003cc <MX_ADC1_Init+0x58>)
 8000394:	2201      	movs	r2, #1
 8000396:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000398:	4b0c      	ldr	r3, [pc, #48]	; (80003cc <MX_ADC1_Init+0x58>)
 800039a:	2200      	movs	r2, #0
 800039c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800039e:	4b0b      	ldr	r3, [pc, #44]	; (80003cc <MX_ADC1_Init+0x58>)
 80003a0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80003a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003a6:	4b09      	ldr	r3, [pc, #36]	; (80003cc <MX_ADC1_Init+0x58>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80003ac:	4b07      	ldr	r3, [pc, #28]	; (80003cc <MX_ADC1_Init+0x58>)
 80003ae:	2201      	movs	r2, #1
 80003b0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003b2:	4806      	ldr	r0, [pc, #24]	; (80003cc <MX_ADC1_Init+0x58>)
 80003b4:	f000 ff0e 	bl	80011d4 <HAL_ADC_Init>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80003be:	f000 f9cd 	bl	800075c <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003c2:	bf00      	nop
 80003c4:	3710      	adds	r7, #16
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	200019b8 	.word	0x200019b8
 80003d0:	40012400 	.word	0x40012400

080003d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003d8:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003da:	4a12      	ldr	r2, [pc, #72]	; (8000424 <MX_USART2_UART_Init+0x50>)
 80003dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003de:	4b10      	ldr	r3, [pc, #64]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003e6:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003f2:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003f8:	4b09      	ldr	r3, [pc, #36]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 80003fa:	220c      	movs	r2, #12
 80003fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003fe:	4b08      	ldr	r3, [pc, #32]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 8000400:	2200      	movs	r2, #0
 8000402:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 8000406:	2200      	movs	r2, #0
 8000408:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800040a:	4805      	ldr	r0, [pc, #20]	; (8000420 <MX_USART2_UART_Init+0x4c>)
 800040c:	f002 fd90 	bl	8002f30 <HAL_UART_Init>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000416:	f000 f9a1 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	20001a28 	.word	0x20001a28
 8000424:	40004400 	.word	0x40004400

08000428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b088      	sub	sp, #32
 800042c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042e:	f107 0310 	add.w	r3, r7, #16
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	605a      	str	r2, [r3, #4]
 8000438:	609a      	str	r2, [r3, #8]
 800043a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800043c:	4b3c      	ldr	r3, [pc, #240]	; (8000530 <MX_GPIO_Init+0x108>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a3b      	ldr	r2, [pc, #236]	; (8000530 <MX_GPIO_Init+0x108>)
 8000442:	f043 0310 	orr.w	r3, r3, #16
 8000446:	6193      	str	r3, [r2, #24]
 8000448:	4b39      	ldr	r3, [pc, #228]	; (8000530 <MX_GPIO_Init+0x108>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	f003 0310 	and.w	r3, r3, #16
 8000450:	60fb      	str	r3, [r7, #12]
 8000452:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000454:	4b36      	ldr	r3, [pc, #216]	; (8000530 <MX_GPIO_Init+0x108>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a35      	ldr	r2, [pc, #212]	; (8000530 <MX_GPIO_Init+0x108>)
 800045a:	f043 0304 	orr.w	r3, r3, #4
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b33      	ldr	r3, [pc, #204]	; (8000530 <MX_GPIO_Init+0x108>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0304 	and.w	r3, r3, #4
 8000468:	60bb      	str	r3, [r7, #8]
 800046a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800046c:	4b30      	ldr	r3, [pc, #192]	; (8000530 <MX_GPIO_Init+0x108>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a2f      	ldr	r2, [pc, #188]	; (8000530 <MX_GPIO_Init+0x108>)
 8000472:	f043 0308 	orr.w	r3, r3, #8
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b2d      	ldr	r3, [pc, #180]	; (8000530 <MX_GPIO_Init+0x108>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0308 	and.w	r3, r3, #8
 8000480:	607b      	str	r3, [r7, #4]
 8000482:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000484:	2200      	movs	r2, #0
 8000486:	21ff      	movs	r1, #255	; 0xff
 8000488:	482a      	ldr	r0, [pc, #168]	; (8000534 <MX_GPIO_Init+0x10c>)
 800048a:	f001 fd30 	bl	8001eee <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800048e:	2200      	movs	r2, #0
 8000490:	2120      	movs	r1, #32
 8000492:	4829      	ldr	r0, [pc, #164]	; (8000538 <MX_GPIO_Init+0x110>)
 8000494:	f001 fd2b 	bl	8001eee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_RESET);
 8000498:	2200      	movs	r2, #0
 800049a:	2123      	movs	r1, #35	; 0x23
 800049c:	4827      	ldr	r0, [pc, #156]	; (800053c <MX_GPIO_Init+0x114>)
 800049e:	f001 fd26 	bl	8001eee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a8:	2300      	movs	r3, #0
 80004aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ac:	2300      	movs	r3, #0
 80004ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004b0:	f107 0310 	add.w	r3, r7, #16
 80004b4:	4619      	mov	r1, r3
 80004b6:	481f      	ldr	r0, [pc, #124]	; (8000534 <MX_GPIO_Init+0x10c>)
 80004b8:	f001 fba8 	bl	8001c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80004bc:	23ff      	movs	r3, #255	; 0xff
 80004be:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c0:	2301      	movs	r3, #1
 80004c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c8:	2302      	movs	r3, #2
 80004ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4619      	mov	r1, r3
 80004d2:	4818      	ldr	r0, [pc, #96]	; (8000534 <MX_GPIO_Init+0x10c>)
 80004d4:	f001 fb9a 	bl	8001c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80004d8:	2320      	movs	r3, #32
 80004da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004dc:	2301      	movs	r3, #1
 80004de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e4:	2302      	movs	r3, #2
 80004e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e8:	f107 0310 	add.w	r3, r7, #16
 80004ec:	4619      	mov	r1, r3
 80004ee:	4812      	ldr	r0, [pc, #72]	; (8000538 <MX_GPIO_Init+0x110>)
 80004f0:	f001 fb8c 	bl	8001c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 80004f4:	2323      	movs	r3, #35	; 0x23
 80004f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f8:	2301      	movs	r3, #1
 80004fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fc:	2300      	movs	r3, #0
 80004fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000500:	2302      	movs	r3, #2
 8000502:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000504:	f107 0310 	add.w	r3, r7, #16
 8000508:	4619      	mov	r1, r3
 800050a:	480c      	ldr	r0, [pc, #48]	; (800053c <MX_GPIO_Init+0x114>)
 800050c:	f001 fb7e 	bl	8001c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000510:	2340      	movs	r3, #64	; 0x40
 8000512:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000514:	2300      	movs	r3, #0
 8000516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000518:	2300      	movs	r3, #0
 800051a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800051c:	f107 0310 	add.w	r3, r7, #16
 8000520:	4619      	mov	r1, r3
 8000522:	4806      	ldr	r0, [pc, #24]	; (800053c <MX_GPIO_Init+0x114>)
 8000524:	f001 fb72 	bl	8001c0c <HAL_GPIO_Init>

}
 8000528:	bf00      	nop
 800052a:	3720      	adds	r7, #32
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	40021000 	.word	0x40021000
 8000534:	40011000 	.word	0x40011000
 8000538:	40010800 	.word	0x40010800
 800053c:	40010c00 	.word	0x40010c00

08000540 <StartCalcTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCalcTask */
void StartCalcTask(void *argument)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//uint16_t data = 0;
	struct DataStruct dc;
	dc.temp = 0;
 8000548:	2300      	movs	r3, #0
 800054a:	813b      	strh	r3, [r7, #8]
	dc.CO2 = 0;
 800054c:	2300      	movs	r3, #0
 800054e:	817b      	strh	r3, [r7, #10]
	dc.dB = 0;
 8000550:	2300      	movs	r3, #0
 8000552:	81bb      	strh	r3, [r7, #12]
	/* Infinite loop */
	for(;;)
	{
		TEMP_Select();
 8000554:	f000 fd56 	bl	8001004 <TEMP_Select>
		dc.temp = TempConversion(ADC_Read());
 8000558:	f000 fda8 	bl	80010ac <ADC_Read>
 800055c:	4603      	mov	r3, r0
 800055e:	4618      	mov	r0, r3
 8000560:	f000 fd02 	bl	8000f68 <TempConversion>
 8000564:	4603      	mov	r3, r0
 8000566:	813b      	strh	r3, [r7, #8]

		CO2_Select();
 8000568:	f000 fd2e 	bl	8000fc8 <CO2_Select>
		dc.CO2 = CO2Conversion(ADC_Read());
 800056c:	f000 fd9e 	bl	80010ac <ADC_Read>
 8000570:	4603      	mov	r3, r0
 8000572:	4618      	mov	r0, r3
 8000574:	f000 fcd6 	bl	8000f24 <CO2Conversion>
 8000578:	4603      	mov	r3, r0
 800057a:	817b      	strh	r3, [r7, #10]

		NOISE_Select();
 800057c:	f000 fd5e 	bl	800103c <NOISE_Select>
		dc.dB = NoiseConversion(ADC_Read());
 8000580:	f000 fd94 	bl	80010ac <ADC_Read>
 8000584:	4603      	mov	r3, r0
 8000586:	4618      	mov	r0, r3
 8000588:	f000 fd00 	bl	8000f8c <NoiseConversion>
 800058c:	4603      	mov	r3, r0
 800058e:	81bb      	strh	r3, [r7, #12]

//		dc.CO2 += 5;
//		dc.dB += 10;

		if(osMessageQueuePut(rawQueueHandle, &dc, 1U, 0U) != osOK)
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <StartCalcTask+0x90>)
 8000592:	6818      	ldr	r0, [r3, #0]
 8000594:	f107 0108 	add.w	r1, r7, #8
 8000598:	2300      	movs	r3, #0
 800059a:	2201      	movs	r2, #1
 800059c:	f003 f8e2 	bl	8003764 <osMessageQueuePut>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <StartCalcTask+0x6a>
		{
			Error_Handler();
 80005a6:	f000 f8d9 	bl	800075c <Error_Handler>
		}

		//DataFormat()
		//OccupancyCalculation()

		if(osMessageQueuePut(structQueueHandle, &dc, 1U, 0U) != osOK)
 80005aa:	4b0a      	ldr	r3, [pc, #40]	; (80005d4 <StartCalcTask+0x94>)
 80005ac:	6818      	ldr	r0, [r3, #0]
 80005ae:	f107 0108 	add.w	r1, r7, #8
 80005b2:	2300      	movs	r3, #0
 80005b4:	2201      	movs	r2, #1
 80005b6:	f003 f8d5 	bl	8003764 <osMessageQueuePut>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <StartCalcTask+0x84>
		{
			Error_Handler();
 80005c0:	f000 f8cc 	bl	800075c <Error_Handler>
		}

		osDelay(500);
 80005c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005c8:	f003 f818 	bl	80035fc <osDelay>
		TEMP_Select();
 80005cc:	e7c2      	b.n	8000554 <StartCalcTask+0x14>
 80005ce:	bf00      	nop
 80005d0:	200019a4 	.word	0x200019a4
 80005d4:	200019a8 	.word	0x200019a8

080005d8 <StartSendTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSendTask */
void StartSendTask(void *argument)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b08e      	sub	sp, #56	; 0x38
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	uint8_t data_str[40];
	struct DataStruct dc;
	/* Infinite loop */
	for(;;)
	{
		if(osMessageQueueGet(structQueueHandle, &dc, NULL, 0U) == osOK)
 80005e0:	4b1f      	ldr	r3, [pc, #124]	; (8000660 <StartSendTask+0x88>)
 80005e2:	6818      	ldr	r0, [r3, #0]
 80005e4:	f107 0108 	add.w	r1, r7, #8
 80005e8:	2300      	movs	r3, #0
 80005ea:	2200      	movs	r2, #0
 80005ec:	f003 f92e 	bl	800384c <osMessageQueueGet>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d12f      	bne.n	8000656 <StartSendTask+0x7e>
		{
			sprintf((char *)data_str, "%d", dc.temp);
 80005f6:	893b      	ldrh	r3, [r7, #8]
 80005f8:	461a      	mov	r2, r3
 80005fa:	f107 0310 	add.w	r3, r7, #16
 80005fe:	4919      	ldr	r1, [pc, #100]	; (8000664 <StartSendTask+0x8c>)
 8000600:	4618      	mov	r0, r3
 8000602:	f005 fde9 	bl	80061d8 <siprintf>
			printString((char *)data_str);
 8000606:	f107 0310 	add.w	r3, r7, #16
 800060a:	4618      	mov	r0, r3
 800060c:	f000 fa18 	bl	8000a40 <printString>
			printString(" ");
 8000610:	4815      	ldr	r0, [pc, #84]	; (8000668 <StartSendTask+0x90>)
 8000612:	f000 fa15 	bl	8000a40 <printString>
			sprintf((char *)data_str, "%d", dc.CO2);
 8000616:	897b      	ldrh	r3, [r7, #10]
 8000618:	461a      	mov	r2, r3
 800061a:	f107 0310 	add.w	r3, r7, #16
 800061e:	4911      	ldr	r1, [pc, #68]	; (8000664 <StartSendTask+0x8c>)
 8000620:	4618      	mov	r0, r3
 8000622:	f005 fdd9 	bl	80061d8 <siprintf>
			printString((char *)data_str);
 8000626:	f107 0310 	add.w	r3, r7, #16
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fa08 	bl	8000a40 <printString>
			printString(" ");
 8000630:	480d      	ldr	r0, [pc, #52]	; (8000668 <StartSendTask+0x90>)
 8000632:	f000 fa05 	bl	8000a40 <printString>
			sprintf((char *)data_str, "%d", dc.dB);
 8000636:	89bb      	ldrh	r3, [r7, #12]
 8000638:	461a      	mov	r2, r3
 800063a:	f107 0310 	add.w	r3, r7, #16
 800063e:	4909      	ldr	r1, [pc, #36]	; (8000664 <StartSendTask+0x8c>)
 8000640:	4618      	mov	r0, r3
 8000642:	f005 fdc9 	bl	80061d8 <siprintf>
			printString((char *)data_str);
 8000646:	f107 0310 	add.w	r3, r7, #16
 800064a:	4618      	mov	r0, r3
 800064c:	f000 f9f8 	bl	8000a40 <printString>
			printString("\r\n");
 8000650:	4806      	ldr	r0, [pc, #24]	; (800066c <StartSendTask+0x94>)
 8000652:	f000 f9f5 	bl	8000a40 <printString>
		}
		osDelay(5000);
 8000656:	f241 3088 	movw	r0, #5000	; 0x1388
 800065a:	f002 ffcf 	bl	80035fc <osDelay>
		if(osMessageQueueGet(structQueueHandle, &dc, NULL, 0U) == osOK)
 800065e:	e7bf      	b.n	80005e0 <StartSendTask+0x8>
 8000660:	200019a8 	.word	0x200019a8
 8000664:	08006a74 	.word	0x08006a74
 8000668:	08006a78 	.word	0x08006a78
 800066c:	08006a70 	.word	0x08006a70

08000670 <StartLcdTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLcdTask */
void StartLcdTask(void *argument)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b08e      	sub	sp, #56	; 0x38
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
	//uint16_t roomSz = 0;
	struct DataStruct rc;
	/* Infinite loop */
	for(;;)
	{
		if(osMessageQueueGet(rawQueueHandle, &rc, NULL, 0U) == osOK)
 8000678:	4b28      	ldr	r3, [pc, #160]	; (800071c <StartLcdTask+0xac>)
 800067a:	6818      	ldr	r0, [r3, #0]
 800067c:	f107 0108 	add.w	r1, r7, #8
 8000680:	2300      	movs	r3, #0
 8000682:	2200      	movs	r2, #0
 8000684:	f003 f8e2 	bl	800384c <osMessageQueueGet>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d141      	bne.n	8000712 <StartLcdTask+0xa2>
//				CMD2LCD(0x80);
//				char2LCD("rs:");
//				char2LCD((char *)raw_str);
//			}

			CMD2LCD(0x80);
 800068e:	2080      	movs	r0, #128	; 0x80
 8000690:	f000 fa54 	bl	8000b3c <CMD2LCD>
			char2LCD("rs:");
 8000694:	4822      	ldr	r0, [pc, #136]	; (8000720 <StartLcdTask+0xb0>)
 8000696:	f000 fad1 	bl	8000c3c <char2LCD>
			char2LCD((char *)room_str);
 800069a:	4822      	ldr	r0, [pc, #136]	; (8000724 <StartLcdTask+0xb4>)
 800069c:	f000 face 	bl	8000c3c <char2LCD>

			sprintf((char *)raw_str, "%d", rc.temp);
 80006a0:	893b      	ldrh	r3, [r7, #8]
 80006a2:	461a      	mov	r2, r3
 80006a4:	f107 0310 	add.w	r3, r7, #16
 80006a8:	491f      	ldr	r1, [pc, #124]	; (8000728 <StartLcdTask+0xb8>)
 80006aa:	4618      	mov	r0, r3
 80006ac:	f005 fd94 	bl	80061d8 <siprintf>
			CMD2LCD(0x89);
 80006b0:	2089      	movs	r0, #137	; 0x89
 80006b2:	f000 fa43 	bl	8000b3c <CMD2LCD>
			char2LCD("tmp:");
 80006b6:	481d      	ldr	r0, [pc, #116]	; (800072c <StartLcdTask+0xbc>)
 80006b8:	f000 fac0 	bl	8000c3c <char2LCD>
			char2LCD((char *)raw_str);
 80006bc:	f107 0310 	add.w	r3, r7, #16
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fabb 	bl	8000c3c <char2LCD>

			sprintf((char *)raw_str, "%d", rc.CO2);
 80006c6:	897b      	ldrh	r3, [r7, #10]
 80006c8:	461a      	mov	r2, r3
 80006ca:	f107 0310 	add.w	r3, r7, #16
 80006ce:	4916      	ldr	r1, [pc, #88]	; (8000728 <StartLcdTask+0xb8>)
 80006d0:	4618      	mov	r0, r3
 80006d2:	f005 fd81 	bl	80061d8 <siprintf>
			CMD2LCD(0xC0);
 80006d6:	20c0      	movs	r0, #192	; 0xc0
 80006d8:	f000 fa30 	bl	8000b3c <CMD2LCD>
			char2LCD("co2:");
 80006dc:	4814      	ldr	r0, [pc, #80]	; (8000730 <StartLcdTask+0xc0>)
 80006de:	f000 faad 	bl	8000c3c <char2LCD>
			char2LCD((char *)raw_str);
 80006e2:	f107 0310 	add.w	r3, r7, #16
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 faa8 	bl	8000c3c <char2LCD>

			sprintf((char *)raw_str, "%d", rc.dB);
 80006ec:	89bb      	ldrh	r3, [r7, #12]
 80006ee:	461a      	mov	r2, r3
 80006f0:	f107 0310 	add.w	r3, r7, #16
 80006f4:	490c      	ldr	r1, [pc, #48]	; (8000728 <StartLcdTask+0xb8>)
 80006f6:	4618      	mov	r0, r3
 80006f8:	f005 fd6e 	bl	80061d8 <siprintf>
			CMD2LCD(0xC9);
 80006fc:	20c9      	movs	r0, #201	; 0xc9
 80006fe:	f000 fa1d 	bl	8000b3c <CMD2LCD>
			char2LCD("nl:");
 8000702:	480c      	ldr	r0, [pc, #48]	; (8000734 <StartLcdTask+0xc4>)
 8000704:	f000 fa9a 	bl	8000c3c <char2LCD>
			char2LCD((char *)raw_str);
 8000708:	f107 0310 	add.w	r3, r7, #16
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fa95 	bl	8000c3c <char2LCD>

		}
		osDelay(1);
 8000712:	2001      	movs	r0, #1
 8000714:	f002 ff72 	bl	80035fc <osDelay>
		if(osMessageQueueGet(rawQueueHandle, &rc, NULL, 0U) == osOK)
 8000718:	e7ae      	b.n	8000678 <StartLcdTask+0x8>
 800071a:	bf00      	nop
 800071c:	200019a4 	.word	0x200019a4
 8000720:	08006a7c 	.word	0x08006a7c
 8000724:	20001a00 	.word	0x20001a00
 8000728:	08006a74 	.word	0x08006a74
 800072c:	08006a80 	.word	0x08006a80
 8000730:	08006a88 	.word	0x08006a88
 8000734:	08006a90 	.word	0x08006a90

08000738 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a04      	ldr	r2, [pc, #16]	; (8000758 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d101      	bne.n	800074e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800074a:	f000 fd05 	bl	8001158 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40000800 	.word	0x40000800

0800075c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr

08000768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800076e:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <HAL_MspInit+0x5c>)
 8000770:	699b      	ldr	r3, [r3, #24]
 8000772:	4a14      	ldr	r2, [pc, #80]	; (80007c4 <HAL_MspInit+0x5c>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6193      	str	r3, [r2, #24]
 800077a:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <HAL_MspInit+0x5c>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <HAL_MspInit+0x5c>)
 8000788:	69db      	ldr	r3, [r3, #28]
 800078a:	4a0e      	ldr	r2, [pc, #56]	; (80007c4 <HAL_MspInit+0x5c>)
 800078c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000790:	61d3      	str	r3, [r2, #28]
 8000792:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <HAL_MspInit+0x5c>)
 8000794:	69db      	ldr	r3, [r3, #28]
 8000796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800079e:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <HAL_MspInit+0x60>)
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	4a04      	ldr	r2, [pc, #16]	; (80007c8 <HAL_MspInit+0x60>)
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	bf00      	nop
 80007bc:	3714      	adds	r7, #20
 80007be:	46bd      	mov	sp, r7
 80007c0:	bc80      	pop	{r7}
 80007c2:	4770      	bx	lr
 80007c4:	40021000 	.word	0x40021000
 80007c8:	40010000 	.word	0x40010000

080007cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a14      	ldr	r2, [pc, #80]	; (8000838 <HAL_ADC_MspInit+0x6c>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d121      	bne.n	8000830 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007ec:	4b13      	ldr	r3, [pc, #76]	; (800083c <HAL_ADC_MspInit+0x70>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	4a12      	ldr	r2, [pc, #72]	; (800083c <HAL_ADC_MspInit+0x70>)
 80007f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007f6:	6193      	str	r3, [r2, #24]
 80007f8:	4b10      	ldr	r3, [pc, #64]	; (800083c <HAL_ADC_MspInit+0x70>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000804:	4b0d      	ldr	r3, [pc, #52]	; (800083c <HAL_ADC_MspInit+0x70>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	4a0c      	ldr	r2, [pc, #48]	; (800083c <HAL_ADC_MspInit+0x70>)
 800080a:	f043 0304 	orr.w	r3, r3, #4
 800080e:	6193      	str	r3, [r2, #24]
 8000810:	4b0a      	ldr	r3, [pc, #40]	; (800083c <HAL_ADC_MspInit+0x70>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f003 0304 	and.w	r3, r3, #4
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 800081c:	23d2      	movs	r3, #210	; 0xd2
 800081e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000820:	2303      	movs	r3, #3
 8000822:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000824:	f107 0310 	add.w	r3, r7, #16
 8000828:	4619      	mov	r1, r3
 800082a:	4805      	ldr	r0, [pc, #20]	; (8000840 <HAL_ADC_MspInit+0x74>)
 800082c:	f001 f9ee 	bl	8001c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000830:	bf00      	nop
 8000832:	3720      	adds	r7, #32
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40012400 	.word	0x40012400
 800083c:	40021000 	.word	0x40021000
 8000840:	40010800 	.word	0x40010800

08000844 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 0310 	add.w	r3, r7, #16
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a1b      	ldr	r2, [pc, #108]	; (80008cc <HAL_UART_MspInit+0x88>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d12f      	bne.n	80008c4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000864:	4b1a      	ldr	r3, [pc, #104]	; (80008d0 <HAL_UART_MspInit+0x8c>)
 8000866:	69db      	ldr	r3, [r3, #28]
 8000868:	4a19      	ldr	r2, [pc, #100]	; (80008d0 <HAL_UART_MspInit+0x8c>)
 800086a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800086e:	61d3      	str	r3, [r2, #28]
 8000870:	4b17      	ldr	r3, [pc, #92]	; (80008d0 <HAL_UART_MspInit+0x8c>)
 8000872:	69db      	ldr	r3, [r3, #28]
 8000874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800087c:	4b14      	ldr	r3, [pc, #80]	; (80008d0 <HAL_UART_MspInit+0x8c>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	4a13      	ldr	r2, [pc, #76]	; (80008d0 <HAL_UART_MspInit+0x8c>)
 8000882:	f043 0304 	orr.w	r3, r3, #4
 8000886:	6193      	str	r3, [r2, #24]
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <HAL_UART_MspInit+0x8c>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	f003 0304 	and.w	r3, r3, #4
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000894:	2304      	movs	r3, #4
 8000896:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000898:	2302      	movs	r3, #2
 800089a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800089c:	2303      	movs	r3, #3
 800089e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	f107 0310 	add.w	r3, r7, #16
 80008a4:	4619      	mov	r1, r3
 80008a6:	480b      	ldr	r0, [pc, #44]	; (80008d4 <HAL_UART_MspInit+0x90>)
 80008a8:	f001 f9b0 	bl	8001c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008ac:	2308      	movs	r3, #8
 80008ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	4619      	mov	r1, r3
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <HAL_UART_MspInit+0x90>)
 80008c0:	f001 f9a4 	bl	8001c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008c4:	bf00      	nop
 80008c6:	3720      	adds	r7, #32
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40004400 	.word	0x40004400
 80008d0:	40021000 	.word	0x40021000
 80008d4:	40010800 	.word	0x40010800

080008d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08c      	sub	sp, #48	; 0x30
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80008e8:	2200      	movs	r2, #0
 80008ea:	6879      	ldr	r1, [r7, #4]
 80008ec:	201e      	movs	r0, #30
 80008ee:	f001 f962 	bl	8001bb6 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80008f2:	201e      	movs	r0, #30
 80008f4:	f001 f97b 	bl	8001bee <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80008f8:	4b1e      	ldr	r3, [pc, #120]	; (8000974 <HAL_InitTick+0x9c>)
 80008fa:	69db      	ldr	r3, [r3, #28]
 80008fc:	4a1d      	ldr	r2, [pc, #116]	; (8000974 <HAL_InitTick+0x9c>)
 80008fe:	f043 0304 	orr.w	r3, r3, #4
 8000902:	61d3      	str	r3, [r2, #28]
 8000904:	4b1b      	ldr	r3, [pc, #108]	; (8000974 <HAL_InitTick+0x9c>)
 8000906:	69db      	ldr	r3, [r3, #28]
 8000908:	f003 0304 	and.w	r3, r3, #4
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000910:	f107 0210 	add.w	r2, r7, #16
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	4611      	mov	r1, r2
 800091a:	4618      	mov	r0, r3
 800091c:	f001 fefe 	bl	800271c <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000920:	f001 fed4 	bl	80026cc <HAL_RCC_GetPCLK1Freq>
 8000924:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000928:	4a13      	ldr	r2, [pc, #76]	; (8000978 <HAL_InitTick+0xa0>)
 800092a:	fba2 2303 	umull	r2, r3, r2, r3
 800092e:	0c9b      	lsrs	r3, r3, #18
 8000930:	3b01      	subs	r3, #1
 8000932:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <HAL_InitTick+0xa4>)
 8000936:	4a12      	ldr	r2, [pc, #72]	; (8000980 <HAL_InitTick+0xa8>)
 8000938:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 800093a:	4b10      	ldr	r3, [pc, #64]	; (800097c <HAL_InitTick+0xa4>)
 800093c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000940:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000942:	4a0e      	ldr	r2, [pc, #56]	; (800097c <HAL_InitTick+0xa4>)
 8000944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000946:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <HAL_InitTick+0xa4>)
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <HAL_InitTick+0xa4>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000954:	4809      	ldr	r0, [pc, #36]	; (800097c <HAL_InitTick+0xa4>)
 8000956:	f002 f8a1 	bl	8002a9c <HAL_TIM_Base_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d104      	bne.n	800096a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000960:	4806      	ldr	r0, [pc, #24]	; (800097c <HAL_InitTick+0xa4>)
 8000962:	f002 f8f3 	bl	8002b4c <HAL_TIM_Base_Start_IT>
 8000966:	4603      	mov	r3, r0
 8000968:	e000      	b.n	800096c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
}
 800096c:	4618      	mov	r0, r3
 800096e:	3730      	adds	r7, #48	; 0x30
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40021000 	.word	0x40021000
 8000978:	431bde83 	.word	0x431bde83
 800097c:	20001a68 	.word	0x20001a68
 8000980:	40000800 	.word	0x40000800

08000984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000994:	e7fe      	b.n	8000994 <HardFault_Handler+0x4>

08000996 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000996:	b480      	push	{r7}
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800099a:	e7fe      	b.n	800099a <MemManage_Handler+0x4>

0800099c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <BusFault_Handler+0x4>

080009a2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a6:	e7fe      	b.n	80009a6 <UsageFault_Handler+0x4>

080009a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bc80      	pop	{r7}
 80009b2:	4770      	bx	lr

080009b4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80009b8:	4802      	ldr	r0, [pc, #8]	; (80009c4 <TIM4_IRQHandler+0x10>)
 80009ba:	f002 f919 	bl	8002bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20001a68 	.word	0x20001a68

080009c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009d0:	4a14      	ldr	r2, [pc, #80]	; (8000a24 <_sbrk+0x5c>)
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <_sbrk+0x60>)
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009dc:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d102      	bne.n	80009ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <_sbrk+0x64>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <_sbrk+0x68>)
 80009e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d207      	bcs.n	8000a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f8:	f005 fbb0 	bl	800615c <__errno>
 80009fc:	4602      	mov	r2, r0
 80009fe:	230c      	movs	r3, #12
 8000a00:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000a02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a06:	e009      	b.n	8000a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <_sbrk+0x64>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <_sbrk+0x64>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4413      	add	r3, r2
 8000a16:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <_sbrk+0x64>)
 8000a18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3718      	adds	r7, #24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20005000 	.word	0x20005000
 8000a28:	00000400 	.word	0x00000400
 8000a2c:	20000090 	.word	0x20000090
 8000a30:	20001af8 	.word	0x20001af8

08000a34 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bc80      	pop	{r7}
 8000a3e:	4770      	bx	lr

08000a40 <printString>:
 */

#include "CommMod.h"

void printString(const char* mess)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b09e      	sub	sp, #120	; 0x78
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	int i = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_StatusTypeDef st;
	uint8_t cliBufferTX[100];

	while(huart2.gState == HAL_UART_STATE_BUSY_TX){}
 8000a4c:	bf00      	nop
 8000a4e:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <printString+0x70>)
 8000a50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	2b21      	cmp	r3, #33	; 0x21
 8000a58:	d0f9      	beq.n	8000a4e <printString+0xe>

	for(const char* p = mess; *p; ++p)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	673b      	str	r3, [r7, #112]	; 0x70
 8000a5e:	e00d      	b.n	8000a7c <printString+0x3c>
	{
		cliBufferTX[i] = *p;
 8000a60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a62:	7819      	ldrb	r1, [r3, #0]
 8000a64:	f107 0208 	add.w	r2, r7, #8
 8000a68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000a6a:	4413      	add	r3, r2
 8000a6c:	460a      	mov	r2, r1
 8000a6e:	701a      	strb	r2, [r3, #0]
		i++;
 8000a70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000a72:	3301      	adds	r3, #1
 8000a74:	677b      	str	r3, [r7, #116]	; 0x74
	for(const char* p = mess; *p; ++p)
 8000a76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a78:	3301      	adds	r3, #1
 8000a7a:	673b      	str	r3, [r7, #112]	; 0x70
 8000a7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d1ed      	bne.n	8000a60 <printString+0x20>
	}

	st = HAL_UART_Transmit(&huart2, cliBufferTX, i, 1000);
 8000a84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000a86:	b29a      	uxth	r2, r3
 8000a88:	f107 0108 	add.w	r1, r7, #8
 8000a8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a90:	4807      	ldr	r0, [pc, #28]	; (8000ab0 <printString+0x70>)
 8000a92:	f002 fa9a 	bl	8002fca <HAL_UART_Transmit>
 8000a96:	4603      	mov	r3, r0
 8000a98:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(st != HAL_OK)
 8000a9c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <printString+0x68>
	{
		Error_Handler();
 8000aa4:	f7ff fe5a 	bl	800075c <Error_Handler>
	}

}
 8000aa8:	bf00      	nop
 8000aaa:	3778      	adds	r7, #120	; 0x78
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20001a28 	.word	0x20001a28

08000ab4 <roomSelect>:
 */

#include "UserInput.h"

char * roomSelect(uint16_t pot)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	4603      	mov	r3, r0
 8000abc:	80fb      	strh	r3, [r7, #6]
	if(pot < 0x555)
 8000abe:	88fb      	ldrh	r3, [r7, #6]
 8000ac0:	f240 5254 	movw	r2, #1364	; 0x554
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d801      	bhi.n	8000acc <roomSelect+0x18>
	{
		return "ed435";
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	; (8000af4 <roomSelect+0x40>)
 8000aca:	e00e      	b.n	8000aea <roomSelect+0x36>
	}
	else if(pot < 0xAAA)
 8000acc:	88fb      	ldrh	r3, [r7, #6]
 8000ace:	f640 22a9 	movw	r2, #2729	; 0xaa9
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d801      	bhi.n	8000ada <roomSelect+0x26>
	{
		return "ed486";
 8000ad6:	4b08      	ldr	r3, [pc, #32]	; (8000af8 <roomSelect+0x44>)
 8000ad8:	e007      	b.n	8000aea <roomSelect+0x36>
	}
	else if(pot < 0xFFF)
 8000ada:	88fb      	ldrh	r3, [r7, #6]
 8000adc:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d801      	bhi.n	8000ae8 <roomSelect+0x34>
	{
		return "cl110";
 8000ae4:	4b05      	ldr	r3, [pc, #20]	; (8000afc <roomSelect+0x48>)
 8000ae6:	e000      	b.n	8000aea <roomSelect+0x36>
	}
	else
	{
		return "err";
 8000ae8:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <roomSelect+0x4c>)
	}
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bc80      	pop	{r7}
 8000af2:	4770      	bx	lr
 8000af4:	08006a94 	.word	0x08006a94
 8000af8:	08006a9c 	.word	0x08006a9c
 8000afc:	08006aa4 	.word	0x08006aa4
 8000b00:	08006aac 	.word	0x08006aac

08000b04 <lcd_IO_init>:
#include "stm32f1xx.h"
#include "lcd.h"


void lcd_IO_init (void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0

	//Enable peripheral clocks for ports B and C

	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN;
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <lcd_IO_init+0x28>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	; (8000b2c <lcd_IO_init+0x28>)
 8000b0e:	f043 0318 	orr.w	r3, r3, #24
 8000b12:	6193      	str	r3, [r2, #24]

	//Set the config and mode bits for Port B bit 0, 1, and 5 so they will
	// be push-pull outputs (up to 50 MHz)
	GPIOB->CRL = 0x44344433;
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <lcd_IO_init+0x2c>)
 8000b16:	4a07      	ldr	r2, [pc, #28]	; (8000b34 <lcd_IO_init+0x30>)
 8000b18:	601a      	str	r2, [r3, #0]

	//Set the config and mode bits for Port C bits 7 down to 0 so they will
	// be push-pull outputs (up to 50 MHz)
	GPIOC->CRL = 0x33333333;
 8000b1a:	4b07      	ldr	r3, [pc, #28]	; (8000b38 <lcd_IO_init+0x34>)
 8000b1c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8000b20:	601a      	str	r2, [r3, #0]

}
 8000b22:	bf00      	nop
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	40021000 	.word	0x40021000
 8000b30:	40010c00 	.word	0x40010c00
 8000b34:	44344433 	.word	0x44344433
 8000b38:	40011000 	.word	0x40011000

08000b3c <CMD2LCD>:

void CMD2LCD(uint8_t data)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]

	GPIOB->BSRR = LCD_CM_ENA;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <CMD2LCD+0x44>)
 8000b48:	4a0e      	ldr	r2, [pc, #56]	; (8000b84 <CMD2LCD+0x48>)
 8000b4a:	611a      	str	r2, [r3, #16]
	GPIOC->ODR &= 0xFF00;
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <CMD2LCD+0x4c>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	4a0d      	ldr	r2, [pc, #52]	; (8000b88 <CMD2LCD+0x4c>)
 8000b52:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000b56:	60d3      	str	r3, [r2, #12]
	GPIOC->ODR |= data;
 8000b58:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <CMD2LCD+0x4c>)
 8000b5a:	68da      	ldr	r2, [r3, #12]
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	490a      	ldr	r1, [pc, #40]	; (8000b88 <CMD2LCD+0x4c>)
 8000b60:	4313      	orrs	r3, r2
 8000b62:	60cb      	str	r3, [r1, #12]

	HAL_Delay(2);
 8000b64:	2002      	movs	r0, #2
 8000b66:	f000 fb13 	bl	8001190 <HAL_Delay>
	//delay(8000);

	GPIOB->BSRR = LCD_CM_DIS;
 8000b6a:	4b05      	ldr	r3, [pc, #20]	; (8000b80 <CMD2LCD+0x44>)
 8000b6c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8000b70:	611a      	str	r2, [r3, #16]

	HAL_Delay(14);
 8000b72:	200e      	movs	r0, #14
 8000b74:	f000 fb0c 	bl	8001190 <HAL_Delay>
	//delay(80000);

}
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40010c00 	.word	0x40010c00
 8000b84:	00210002 	.word	0x00210002
 8000b88:	40011000 	.word	0x40011000

08000b8c <lcd_init>:

void lcd_init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
	for(int j = 0; j < 3; j++)
 8000b92:	2300      	movs	r3, #0
 8000b94:	607b      	str	r3, [r7, #4]
 8000b96:	e008      	b.n	8000baa <lcd_init+0x1e>
	{
		CMD2LCD(0X38);
 8000b98:	2038      	movs	r0, #56	; 0x38
 8000b9a:	f7ff ffcf 	bl	8000b3c <CMD2LCD>
		HAL_Delay(5);
 8000b9e:	2005      	movs	r0, #5
 8000ba0:	f000 faf6 	bl	8001190 <HAL_Delay>
	for(int j = 0; j < 3; j++)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	ddf3      	ble.n	8000b98 <lcd_init+0xc>
		//delay(24600);
	}

	CMD2LCD(0X38);
 8000bb0:	2038      	movs	r0, #56	; 0x38
 8000bb2:	f7ff ffc3 	bl	8000b3c <CMD2LCD>
	HAL_Delay(5);
 8000bb6:	2005      	movs	r0, #5
 8000bb8:	f000 faea 	bl	8001190 <HAL_Delay>
	//delay(24600);

	CMD2LCD(0X0F);
 8000bbc:	200f      	movs	r0, #15
 8000bbe:	f7ff ffbd 	bl	8000b3c <CMD2LCD>
	HAL_Delay(5);
 8000bc2:	2005      	movs	r0, #5
 8000bc4:	f000 fae4 	bl	8001190 <HAL_Delay>
	//delay(24600);

	CMD2LCD(0X01);
 8000bc8:	2001      	movs	r0, #1
 8000bca:	f7ff ffb7 	bl	8000b3c <CMD2LCD>
	HAL_Delay(5);
 8000bce:	2005      	movs	r0, #5
 8000bd0:	f000 fade 	bl	8001190 <HAL_Delay>
	//delay(24600);

	CMD2LCD(0X06);
 8000bd4:	2006      	movs	r0, #6
 8000bd6:	f7ff ffb1 	bl	8000b3c <CMD2LCD>
	HAL_Delay(5);
 8000bda:	2005      	movs	r0, #5
 8000bdc:	f000 fad8 	bl	8001190 <HAL_Delay>
	//delay(24600);

}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <DAT2LCD>:

void DAT2LCD(uint8_t data)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = LCD_DM_ENA;
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <DAT2LCD+0x44>)
 8000bf4:	4a0e      	ldr	r2, [pc, #56]	; (8000c30 <DAT2LCD+0x48>)
 8000bf6:	611a      	str	r2, [r3, #16]
	GPIOC->ODR &= 0xFF00;
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <DAT2LCD+0x4c>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	; (8000c34 <DAT2LCD+0x4c>)
 8000bfe:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000c02:	60d3      	str	r3, [r2, #12]
	GPIOC->ODR |= data;
 8000c04:	4b0b      	ldr	r3, [pc, #44]	; (8000c34 <DAT2LCD+0x4c>)
 8000c06:	68da      	ldr	r2, [r3, #12]
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	490a      	ldr	r1, [pc, #40]	; (8000c34 <DAT2LCD+0x4c>)
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	60cb      	str	r3, [r1, #12]
	HAL_Delay(2);
 8000c10:	2002      	movs	r0, #2
 8000c12:	f000 fabd 	bl	8001190 <HAL_Delay>
	//delay(8000);

	GPIOB->BSRR = LCD_DM_DIS;
 8000c16:	4b05      	ldr	r3, [pc, #20]	; (8000c2c <DAT2LCD+0x44>)
 8000c18:	4a07      	ldr	r2, [pc, #28]	; (8000c38 <DAT2LCD+0x50>)
 8000c1a:	611a      	str	r2, [r3, #16]
	HAL_Delay(14);
 8000c1c:	200e      	movs	r0, #14
 8000c1e:	f000 fab7 	bl	8001190 <HAL_Delay>
	//delay(80000);

}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40010c00 	.word	0x40010c00
 8000c30:	00200003 	.word	0x00200003
 8000c34:	40011000 	.word	0x40011000
 8000c38:	00220001 	.word	0x00220001

08000c3c <char2LCD>:
		break;
	}
}

void char2LCD(char * val)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
	//toLower()

	int i = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60fb      	str	r3, [r7, #12]
	while(val[i] != NULL)
 8000c48:	e160      	b.n	8000f0c <char2LCD+0x2d0>
	{
		switch(val[i]){
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	687a      	ldr	r2, [r7, #4]
 8000c4e:	4413      	add	r3, r2
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	3b20      	subs	r3, #32
 8000c54:	2b5a      	cmp	r3, #90	; 0x5a
 8000c56:	f200 8155 	bhi.w	8000f04 <char2LCD+0x2c8>
 8000c5a:	a201      	add	r2, pc, #4	; (adr r2, 8000c60 <char2LCD+0x24>)
 8000c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c60:	08000eed 	.word	0x08000eed
 8000c64:	08000f05 	.word	0x08000f05
 8000c68:	08000f05 	.word	0x08000f05
 8000c6c:	08000f05 	.word	0x08000f05
 8000c70:	08000f05 	.word	0x08000f05
 8000c74:	08000f05 	.word	0x08000f05
 8000c78:	08000f05 	.word	0x08000f05
 8000c7c:	08000f05 	.word	0x08000f05
 8000c80:	08000f05 	.word	0x08000f05
 8000c84:	08000f05 	.word	0x08000f05
 8000c88:	08000f05 	.word	0x08000f05
 8000c8c:	08000f05 	.word	0x08000f05
 8000c90:	08000f05 	.word	0x08000f05
 8000c94:	08000f05 	.word	0x08000f05
 8000c98:	08000ef5 	.word	0x08000ef5
 8000c9c:	08000f05 	.word	0x08000f05
 8000ca0:	08000dcd 	.word	0x08000dcd
 8000ca4:	08000dd5 	.word	0x08000dd5
 8000ca8:	08000ddd 	.word	0x08000ddd
 8000cac:	08000de5 	.word	0x08000de5
 8000cb0:	08000ded 	.word	0x08000ded
 8000cb4:	08000df5 	.word	0x08000df5
 8000cb8:	08000dfd 	.word	0x08000dfd
 8000cbc:	08000e05 	.word	0x08000e05
 8000cc0:	08000e0d 	.word	0x08000e0d
 8000cc4:	08000e15 	.word	0x08000e15
 8000cc8:	08000efd 	.word	0x08000efd
 8000ccc:	08000f05 	.word	0x08000f05
 8000cd0:	08000f05 	.word	0x08000f05
 8000cd4:	08000f05 	.word	0x08000f05
 8000cd8:	08000f05 	.word	0x08000f05
 8000cdc:	08000f05 	.word	0x08000f05
 8000ce0:	08000f05 	.word	0x08000f05
 8000ce4:	08000f05 	.word	0x08000f05
 8000ce8:	08000f05 	.word	0x08000f05
 8000cec:	08000f05 	.word	0x08000f05
 8000cf0:	08000f05 	.word	0x08000f05
 8000cf4:	08000f05 	.word	0x08000f05
 8000cf8:	08000f05 	.word	0x08000f05
 8000cfc:	08000f05 	.word	0x08000f05
 8000d00:	08000f05 	.word	0x08000f05
 8000d04:	08000f05 	.word	0x08000f05
 8000d08:	08000f05 	.word	0x08000f05
 8000d0c:	08000f05 	.word	0x08000f05
 8000d10:	08000f05 	.word	0x08000f05
 8000d14:	08000f05 	.word	0x08000f05
 8000d18:	08000f05 	.word	0x08000f05
 8000d1c:	08000f05 	.word	0x08000f05
 8000d20:	08000f05 	.word	0x08000f05
 8000d24:	08000f05 	.word	0x08000f05
 8000d28:	08000f05 	.word	0x08000f05
 8000d2c:	08000f05 	.word	0x08000f05
 8000d30:	08000f05 	.word	0x08000f05
 8000d34:	08000f05 	.word	0x08000f05
 8000d38:	08000f05 	.word	0x08000f05
 8000d3c:	08000f05 	.word	0x08000f05
 8000d40:	08000f05 	.word	0x08000f05
 8000d44:	08000f05 	.word	0x08000f05
 8000d48:	08000f05 	.word	0x08000f05
 8000d4c:	08000f05 	.word	0x08000f05
 8000d50:	08000f05 	.word	0x08000f05
 8000d54:	08000f05 	.word	0x08000f05
 8000d58:	08000f05 	.word	0x08000f05
 8000d5c:	08000f05 	.word	0x08000f05
 8000d60:	08000f05 	.word	0x08000f05
 8000d64:	08000e1d 	.word	0x08000e1d
 8000d68:	08000e25 	.word	0x08000e25
 8000d6c:	08000e2d 	.word	0x08000e2d
 8000d70:	08000e35 	.word	0x08000e35
 8000d74:	08000e3d 	.word	0x08000e3d
 8000d78:	08000e45 	.word	0x08000e45
 8000d7c:	08000e4d 	.word	0x08000e4d
 8000d80:	08000e55 	.word	0x08000e55
 8000d84:	08000e5d 	.word	0x08000e5d
 8000d88:	08000e65 	.word	0x08000e65
 8000d8c:	08000e6d 	.word	0x08000e6d
 8000d90:	08000e75 	.word	0x08000e75
 8000d94:	08000e7d 	.word	0x08000e7d
 8000d98:	08000e85 	.word	0x08000e85
 8000d9c:	08000e8d 	.word	0x08000e8d
 8000da0:	08000e95 	.word	0x08000e95
 8000da4:	08000e9d 	.word	0x08000e9d
 8000da8:	08000ea5 	.word	0x08000ea5
 8000dac:	08000ead 	.word	0x08000ead
 8000db0:	08000eb5 	.word	0x08000eb5
 8000db4:	08000ebd 	.word	0x08000ebd
 8000db8:	08000ec5 	.word	0x08000ec5
 8000dbc:	08000ecd 	.word	0x08000ecd
 8000dc0:	08000ed5 	.word	0x08000ed5
 8000dc4:	08000edd 	.word	0x08000edd
 8000dc8:	08000ee5 	.word	0x08000ee5
		case '0':
			DAT2LCD(0x30);
 8000dcc:	2030      	movs	r0, #48	; 0x30
 8000dce:	f7ff ff0b 	bl	8000be8 <DAT2LCD>
			break;
 8000dd2:	e098      	b.n	8000f06 <char2LCD+0x2ca>

		case '1':
			DAT2LCD(0x31);
 8000dd4:	2031      	movs	r0, #49	; 0x31
 8000dd6:	f7ff ff07 	bl	8000be8 <DAT2LCD>
			break;
 8000dda:	e094      	b.n	8000f06 <char2LCD+0x2ca>

		case '2':
			DAT2LCD(0x32);
 8000ddc:	2032      	movs	r0, #50	; 0x32
 8000dde:	f7ff ff03 	bl	8000be8 <DAT2LCD>
			break;
 8000de2:	e090      	b.n	8000f06 <char2LCD+0x2ca>

		case '3':
			DAT2LCD(0x33);
 8000de4:	2033      	movs	r0, #51	; 0x33
 8000de6:	f7ff feff 	bl	8000be8 <DAT2LCD>
			break;
 8000dea:	e08c      	b.n	8000f06 <char2LCD+0x2ca>

		case '4':
			DAT2LCD(0x34);
 8000dec:	2034      	movs	r0, #52	; 0x34
 8000dee:	f7ff fefb 	bl	8000be8 <DAT2LCD>
			break;
 8000df2:	e088      	b.n	8000f06 <char2LCD+0x2ca>

		case '5':
			DAT2LCD(0x35);
 8000df4:	2035      	movs	r0, #53	; 0x35
 8000df6:	f7ff fef7 	bl	8000be8 <DAT2LCD>
			break;
 8000dfa:	e084      	b.n	8000f06 <char2LCD+0x2ca>

		case '6':
			DAT2LCD(0x36);
 8000dfc:	2036      	movs	r0, #54	; 0x36
 8000dfe:	f7ff fef3 	bl	8000be8 <DAT2LCD>
			break;
 8000e02:	e080      	b.n	8000f06 <char2LCD+0x2ca>

		case '7':
			DAT2LCD(0x37);
 8000e04:	2037      	movs	r0, #55	; 0x37
 8000e06:	f7ff feef 	bl	8000be8 <DAT2LCD>
			break;
 8000e0a:	e07c      	b.n	8000f06 <char2LCD+0x2ca>

		case '8':
			DAT2LCD(0x38);
 8000e0c:	2038      	movs	r0, #56	; 0x38
 8000e0e:	f7ff feeb 	bl	8000be8 <DAT2LCD>
			break;
 8000e12:	e078      	b.n	8000f06 <char2LCD+0x2ca>

		case '9':
			DAT2LCD(0x39);
 8000e14:	2039      	movs	r0, #57	; 0x39
 8000e16:	f7ff fee7 	bl	8000be8 <DAT2LCD>
			break;
 8000e1a:	e074      	b.n	8000f06 <char2LCD+0x2ca>

		case 'a':
			DAT2LCD(0x41);
 8000e1c:	2041      	movs	r0, #65	; 0x41
 8000e1e:	f7ff fee3 	bl	8000be8 <DAT2LCD>
			break;
 8000e22:	e070      	b.n	8000f06 <char2LCD+0x2ca>

		case 'b':
			DAT2LCD(0x42);
 8000e24:	2042      	movs	r0, #66	; 0x42
 8000e26:	f7ff fedf 	bl	8000be8 <DAT2LCD>
			break;
 8000e2a:	e06c      	b.n	8000f06 <char2LCD+0x2ca>

		case 'c':
			DAT2LCD(0x43);
 8000e2c:	2043      	movs	r0, #67	; 0x43
 8000e2e:	f7ff fedb 	bl	8000be8 <DAT2LCD>
			break;
 8000e32:	e068      	b.n	8000f06 <char2LCD+0x2ca>

		case 'd':
			DAT2LCD(0x44);
 8000e34:	2044      	movs	r0, #68	; 0x44
 8000e36:	f7ff fed7 	bl	8000be8 <DAT2LCD>
			break;
 8000e3a:	e064      	b.n	8000f06 <char2LCD+0x2ca>

		case 'e':
			DAT2LCD(0x45);
 8000e3c:	2045      	movs	r0, #69	; 0x45
 8000e3e:	f7ff fed3 	bl	8000be8 <DAT2LCD>
			break;
 8000e42:	e060      	b.n	8000f06 <char2LCD+0x2ca>

		case 'f':
			DAT2LCD(0x46);
 8000e44:	2046      	movs	r0, #70	; 0x46
 8000e46:	f7ff fecf 	bl	8000be8 <DAT2LCD>
			break;
 8000e4a:	e05c      	b.n	8000f06 <char2LCD+0x2ca>

		case 'g':
			DAT2LCD(0x47);
 8000e4c:	2047      	movs	r0, #71	; 0x47
 8000e4e:	f7ff fecb 	bl	8000be8 <DAT2LCD>
			break;
 8000e52:	e058      	b.n	8000f06 <char2LCD+0x2ca>

		case 'h':
			DAT2LCD(0x48);
 8000e54:	2048      	movs	r0, #72	; 0x48
 8000e56:	f7ff fec7 	bl	8000be8 <DAT2LCD>
			break;
 8000e5a:	e054      	b.n	8000f06 <char2LCD+0x2ca>

		case 'i':
			DAT2LCD(0x49);
 8000e5c:	2049      	movs	r0, #73	; 0x49
 8000e5e:	f7ff fec3 	bl	8000be8 <DAT2LCD>
			break;
 8000e62:	e050      	b.n	8000f06 <char2LCD+0x2ca>

		case 'j':
			DAT2LCD(0x4A);
 8000e64:	204a      	movs	r0, #74	; 0x4a
 8000e66:	f7ff febf 	bl	8000be8 <DAT2LCD>
			break;
 8000e6a:	e04c      	b.n	8000f06 <char2LCD+0x2ca>

		case 'k':
			DAT2LCD(0x4B);
 8000e6c:	204b      	movs	r0, #75	; 0x4b
 8000e6e:	f7ff febb 	bl	8000be8 <DAT2LCD>
			break;
 8000e72:	e048      	b.n	8000f06 <char2LCD+0x2ca>

		case 'l':
			DAT2LCD(0x4C);
 8000e74:	204c      	movs	r0, #76	; 0x4c
 8000e76:	f7ff feb7 	bl	8000be8 <DAT2LCD>
			break;
 8000e7a:	e044      	b.n	8000f06 <char2LCD+0x2ca>

		case 'm':
			DAT2LCD(0x4D);
 8000e7c:	204d      	movs	r0, #77	; 0x4d
 8000e7e:	f7ff feb3 	bl	8000be8 <DAT2LCD>
			break;
 8000e82:	e040      	b.n	8000f06 <char2LCD+0x2ca>

		case 'n':
			DAT2LCD(0x4E);
 8000e84:	204e      	movs	r0, #78	; 0x4e
 8000e86:	f7ff feaf 	bl	8000be8 <DAT2LCD>
			break;
 8000e8a:	e03c      	b.n	8000f06 <char2LCD+0x2ca>

		case 'o':
			DAT2LCD(0x4F);
 8000e8c:	204f      	movs	r0, #79	; 0x4f
 8000e8e:	f7ff feab 	bl	8000be8 <DAT2LCD>
			break;
 8000e92:	e038      	b.n	8000f06 <char2LCD+0x2ca>

		case 'p':
			DAT2LCD(0x50);
 8000e94:	2050      	movs	r0, #80	; 0x50
 8000e96:	f7ff fea7 	bl	8000be8 <DAT2LCD>
			break;
 8000e9a:	e034      	b.n	8000f06 <char2LCD+0x2ca>

		case 'q':
			DAT2LCD(0x51);
 8000e9c:	2051      	movs	r0, #81	; 0x51
 8000e9e:	f7ff fea3 	bl	8000be8 <DAT2LCD>
			break;
 8000ea2:	e030      	b.n	8000f06 <char2LCD+0x2ca>

		case 'r':
			DAT2LCD(0x52);
 8000ea4:	2052      	movs	r0, #82	; 0x52
 8000ea6:	f7ff fe9f 	bl	8000be8 <DAT2LCD>
			break;
 8000eaa:	e02c      	b.n	8000f06 <char2LCD+0x2ca>

		case 's':
			DAT2LCD(0x53);
 8000eac:	2053      	movs	r0, #83	; 0x53
 8000eae:	f7ff fe9b 	bl	8000be8 <DAT2LCD>
			break;
 8000eb2:	e028      	b.n	8000f06 <char2LCD+0x2ca>

		case 't':
			DAT2LCD(0x54);
 8000eb4:	2054      	movs	r0, #84	; 0x54
 8000eb6:	f7ff fe97 	bl	8000be8 <DAT2LCD>
			break;
 8000eba:	e024      	b.n	8000f06 <char2LCD+0x2ca>

		case 'u':
			DAT2LCD(0x55);
 8000ebc:	2055      	movs	r0, #85	; 0x55
 8000ebe:	f7ff fe93 	bl	8000be8 <DAT2LCD>
			break;
 8000ec2:	e020      	b.n	8000f06 <char2LCD+0x2ca>

		case 'v':
			DAT2LCD(0x56);
 8000ec4:	2056      	movs	r0, #86	; 0x56
 8000ec6:	f7ff fe8f 	bl	8000be8 <DAT2LCD>
			break;
 8000eca:	e01c      	b.n	8000f06 <char2LCD+0x2ca>

		case 'w':
			DAT2LCD(0x57);
 8000ecc:	2057      	movs	r0, #87	; 0x57
 8000ece:	f7ff fe8b 	bl	8000be8 <DAT2LCD>
			break;
 8000ed2:	e018      	b.n	8000f06 <char2LCD+0x2ca>

		case 'x':
			DAT2LCD(0x58);
 8000ed4:	2058      	movs	r0, #88	; 0x58
 8000ed6:	f7ff fe87 	bl	8000be8 <DAT2LCD>
			break;
 8000eda:	e014      	b.n	8000f06 <char2LCD+0x2ca>

		case 'y':
			DAT2LCD(0x59);
 8000edc:	2059      	movs	r0, #89	; 0x59
 8000ede:	f7ff fe83 	bl	8000be8 <DAT2LCD>
			break;
 8000ee2:	e010      	b.n	8000f06 <char2LCD+0x2ca>

		case 'z':
			DAT2LCD(0x5A);
 8000ee4:	205a      	movs	r0, #90	; 0x5a
 8000ee6:	f7ff fe7f 	bl	8000be8 <DAT2LCD>
			break;
 8000eea:	e00c      	b.n	8000f06 <char2LCD+0x2ca>

		case ' ':
			DAT2LCD(0x20);
 8000eec:	2020      	movs	r0, #32
 8000eee:	f7ff fe7b 	bl	8000be8 <DAT2LCD>
			break;
 8000ef2:	e008      	b.n	8000f06 <char2LCD+0x2ca>

		case '.':
			DAT2LCD(0x2E);
 8000ef4:	202e      	movs	r0, #46	; 0x2e
 8000ef6:	f7ff fe77 	bl	8000be8 <DAT2LCD>
			break;
 8000efa:	e004      	b.n	8000f06 <char2LCD+0x2ca>

		case ':':
			DAT2LCD(0x3A);
 8000efc:	203a      	movs	r0, #58	; 0x3a
 8000efe:	f7ff fe73 	bl	8000be8 <DAT2LCD>
			break;
 8000f02:	e000      	b.n	8000f06 <char2LCD+0x2ca>

		default:
			break;
 8000f04:	bf00      	nop
		}
		i++;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	60fb      	str	r3, [r7, #12]
	while(val[i] != NULL)
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	f47f ae98 	bne.w	8000c4a <char2LCD+0xe>
	}
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop

08000f24 <CO2Conversion>:

#include "sensors.h"


uint16_t CO2Conversion(uint32_t input)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 if(input == 0)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d101      	bne.n	8000f36 <CO2Conversion+0x12>
 {
  return 0; /*this should print fault*/
 8000f32:	2300      	movs	r3, #0
 8000f34:	e013      	b.n	8000f5e <CO2Conversion+0x3a>
 }
 else if((input) < 400)  /*preheating voltage is from 0.2 to 0.4 */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000f3c:	d202      	bcs.n	8000f44 <CO2Conversion+0x20>
 {
  return -1; /* this should print "preheating CO2"*/
 8000f3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f42:	e00c      	b.n	8000f5e <CO2Conversion+0x3a>
 }
 else 
 {
  uint16_t voltagedif = (input - 400) * 40 / 16; /*this is for voltage to PPM conversion*/
 8000f44:	687a      	ldr	r2, [r7, #4]
 8000f46:	4613      	mov	r3, r2
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	4413      	add	r3, r2
 8000f4c:	00db      	lsls	r3, r3, #3
 8000f4e:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
 8000f52:	091b      	lsrs	r3, r3, #4
 8000f54:	81fb      	strh	r3, [r7, #14]
  return voltagedif - 1000;
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000f5c:	b29b      	uxth	r3, r3
  }
 /*CO2 has a 100ms delay before looping*/
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bc80      	pop	{r7}
 8000f66:	4770      	bx	lr

08000f68 <TempConversion>:

uint16_t TempConversion(uint32_t input)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  return input / 10;   /* voltage to degree celsius conversion*/
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a05      	ldr	r2, [pc, #20]	; (8000f88 <TempConversion+0x20>)
 8000f74:	fba2 2303 	umull	r2, r3, r2, r3
 8000f78:	08db      	lsrs	r3, r3, #3
 8000f7a:	b29b      	uxth	r3, r3
  /* has an 500ms delay before looping*/
 }
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	cccccccd 	.word	0xcccccccd

08000f8c <NoiseConversion>:

uint16_t NoiseConversion(uint32_t input)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
//  return PinVoltage * 50.0; /* 50.0 is voltage to dB conversion value */
 /* has an 125ms delay before looping*/

//input = input * 50 / 1000;

 input = input - 600;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 8000f9a:	607b      	str	r3, [r7, #4]
 input /= 20;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	4a09      	ldr	r2, [pc, #36]	; (8000fc4 <NoiseConversion+0x38>)
 8000fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa4:	091b      	lsrs	r3, r3, #4
 8000fa6:	607b      	str	r3, [r7, #4]
 input += 30;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	331e      	adds	r3, #30
 8000fac:	607b      	str	r3, [r7, #4]
 input -= 8;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3b08      	subs	r3, #8
 8000fb2:	607b      	str	r3, [r7, #4]
 return input;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	b29b      	uxth	r3, r3

}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	cccccccd 	.word	0xcccccccd

08000fc8 <CO2_Select>:

void CO2_Select(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4805      	ldr	r0, [pc, #20]	; (8001000 <CO2_Select+0x38>)
 8000fea:	f000 fbab 	bl	8001744 <HAL_ADC_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <CO2_Select+0x30>
	{
		Error_Handler();
 8000ff4:	f7ff fbb2 	bl	800075c <Error_Handler>
	}
}
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200019b8 	.word	0x200019b8

08001004 <TEMP_Select>:

void TEMP_Select(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_4;
 8001014:	2304      	movs	r3, #4
 8001016:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001018:	2301      	movs	r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	4619      	mov	r1, r3
 8001020:	4805      	ldr	r0, [pc, #20]	; (8001038 <TEMP_Select+0x34>)
 8001022:	f000 fb8f 	bl	8001744 <HAL_ADC_ConfigChannel>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <TEMP_Select+0x2c>
	{
		Error_Handler();
 800102c:	f7ff fb96 	bl	800075c <Error_Handler>
	}
}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200019b8 	.word	0x200019b8

0800103c <NOISE_Select>:

void NOISE_Select(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_6;
 800104c:	2306      	movs	r3, #6
 800104e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001050:	2301      	movs	r3, #1
 8001052:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	4619      	mov	r1, r3
 8001058:	4805      	ldr	r0, [pc, #20]	; (8001070 <NOISE_Select+0x34>)
 800105a:	f000 fb73 	bl	8001744 <HAL_ADC_ConfigChannel>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <NOISE_Select+0x2c>
	{
		Error_Handler();
 8001064:	f7ff fb7a 	bl	800075c <Error_Handler>
	}
}
 8001068:	bf00      	nop
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200019b8 	.word	0x200019b8

08001074 <POT_Select>:

void POT_Select(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_7;
 8001084:	2307      	movs	r3, #7
 8001086:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001088:	2301      	movs	r3, #1
 800108a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	4619      	mov	r1, r3
 8001090:	4805      	ldr	r0, [pc, #20]	; (80010a8 <POT_Select+0x34>)
 8001092:	f000 fb57 	bl	8001744 <HAL_ADC_ConfigChannel>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <POT_Select+0x2c>
	{
		Error_Handler();
 800109c:	f7ff fb5e 	bl	800075c <Error_Handler>
	}
}
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200019b8 	.word	0x200019b8

080010ac <ADC_Read>:

uint32_t ADC_Read(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
	uint32_t temp;
	HAL_ADC_Start(&hadc1);
 80010b2:	480a      	ldr	r0, [pc, #40]	; (80010dc <ADC_Read+0x30>)
 80010b4:	f000 f966 	bl	8001384 <HAL_ADC_Start>
	HAL_ADC_PollForConversion (&hadc1, 1000);
 80010b8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010bc:	4807      	ldr	r0, [pc, #28]	; (80010dc <ADC_Read+0x30>)
 80010be:	f000 fa3b 	bl	8001538 <HAL_ADC_PollForConversion>
	temp = HAL_ADC_GetValue(&hadc1);
 80010c2:	4806      	ldr	r0, [pc, #24]	; (80010dc <ADC_Read+0x30>)
 80010c4:	f000 fb32 	bl	800172c <HAL_ADC_GetValue>
 80010c8:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 80010ca:	4804      	ldr	r0, [pc, #16]	; (80010dc <ADC_Read+0x30>)
 80010cc:	f000 fa08 	bl	80014e0 <HAL_ADC_Stop>
	return temp;
 80010d0:	687b      	ldr	r3, [r7, #4]
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200019b8 	.word	0x200019b8

080010e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80010e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80010e2:	e003      	b.n	80010ec <LoopCopyDataInit>

080010e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80010e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010ea:	3104      	adds	r1, #4

080010ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010ec:	480a      	ldr	r0, [pc, #40]	; (8001118 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010ee:	4b0b      	ldr	r3, [pc, #44]	; (800111c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010f4:	d3f6      	bcc.n	80010e4 <CopyDataInit>
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010f8:	e002      	b.n	8001100 <LoopFillZerobss>

080010fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010fc:	f842 3b04 	str.w	r3, [r2], #4

08001100 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001100:	4b08      	ldr	r3, [pc, #32]	; (8001124 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001102:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001104:	d3f9      	bcc.n	80010fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001106:	f7ff fc95 	bl	8000a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800110a:	f005 f82d 	bl	8006168 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800110e:	f7ff f829 	bl	8000164 <main>
  bx lr
 8001112:	4770      	bx	lr
  ldr r3, =_sidata
 8001114:	08006bf8 	.word	0x08006bf8
  ldr r0, =_sdata
 8001118:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800111c:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8001120:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8001124:	20001af8 	.word	0x20001af8

08001128 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC1_2_IRQHandler>
	...

0800112c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <HAL_Init+0x28>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a07      	ldr	r2, [pc, #28]	; (8001154 <HAL_Init+0x28>)
 8001136:	f043 0310 	orr.w	r3, r3, #16
 800113a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800113c:	2003      	movs	r0, #3
 800113e:	f000 fd2f 	bl	8001ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001142:	2000      	movs	r0, #0
 8001144:	f7ff fbc8 	bl	80008d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001148:	f7ff fb0e 	bl	8000768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40022000 	.word	0x40022000

08001158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <HAL_IncTick+0x1c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4b05      	ldr	r3, [pc, #20]	; (8001178 <HAL_IncTick+0x20>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4413      	add	r3, r2
 8001168:	4a03      	ldr	r2, [pc, #12]	; (8001178 <HAL_IncTick+0x20>)
 800116a:	6013      	str	r3, [r2, #0]
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	20000008 	.word	0x20000008
 8001178:	20001ab0 	.word	0x20001ab0

0800117c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return uwTick;
 8001180:	4b02      	ldr	r3, [pc, #8]	; (800118c <HAL_GetTick+0x10>)
 8001182:	681b      	ldr	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	20001ab0 	.word	0x20001ab0

08001190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001198:	f7ff fff0 	bl	800117c <HAL_GetTick>
 800119c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011a8:	d005      	beq.n	80011b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011aa:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_Delay+0x40>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b6:	bf00      	nop
 80011b8:	f7ff ffe0 	bl	800117c <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d8f7      	bhi.n	80011b8 <HAL_Delay+0x28>
  {
  }
}
 80011c8:	bf00      	nop
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000008 	.word	0x20000008

080011d4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011dc:	2300      	movs	r3, #0
 80011de:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80011e0:	2300      	movs	r3, #0
 80011e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e0be      	b.n	8001374 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001200:	2b00      	cmp	r3, #0
 8001202:	d109      	bne.n	8001218 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2200      	movs	r2, #0
 8001208:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fada 	bl	80007cc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 fbdd 	bl	80019d8 <ADC_ConversionStop_Disable>
 800121e:	4603      	mov	r3, r0
 8001220:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001226:	f003 0310 	and.w	r3, r3, #16
 800122a:	2b00      	cmp	r3, #0
 800122c:	f040 8099 	bne.w	8001362 <HAL_ADC_Init+0x18e>
 8001230:	7dfb      	ldrb	r3, [r7, #23]
 8001232:	2b00      	cmp	r3, #0
 8001234:	f040 8095 	bne.w	8001362 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800123c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001240:	f023 0302 	bic.w	r3, r3, #2
 8001244:	f043 0202 	orr.w	r2, r3, #2
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001254:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	7b1b      	ldrb	r3, [r3, #12]
 800125a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800125c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	4313      	orrs	r3, r2
 8001262:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800126c:	d003      	beq.n	8001276 <HAL_ADC_Init+0xa2>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d102      	bne.n	800127c <HAL_ADC_Init+0xa8>
 8001276:	f44f 7380 	mov.w	r3, #256	; 0x100
 800127a:	e000      	b.n	800127e <HAL_ADC_Init+0xaa>
 800127c:	2300      	movs	r3, #0
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	7d1b      	ldrb	r3, [r3, #20]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d119      	bne.n	80012c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	7b1b      	ldrb	r3, [r3, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d109      	bne.n	80012a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	3b01      	subs	r3, #1
 800129a:	035a      	lsls	r2, r3, #13
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	e00b      	b.n	80012c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ac:	f043 0220 	orr.w	r2, r3, #32
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b8:	f043 0201 	orr.w	r2, r3, #1
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	4b28      	ldr	r3, [pc, #160]	; (800137c <HAL_ADC_Init+0x1a8>)
 80012dc:	4013      	ands	r3, r2
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	68b9      	ldr	r1, [r7, #8]
 80012e4:	430b      	orrs	r3, r1
 80012e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012f0:	d003      	beq.n	80012fa <HAL_ADC_Init+0x126>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d104      	bne.n	8001304 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	3b01      	subs	r3, #1
 8001300:	051b      	lsls	r3, r3, #20
 8001302:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800130a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	430a      	orrs	r2, r1
 8001316:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	4b18      	ldr	r3, [pc, #96]	; (8001380 <HAL_ADC_Init+0x1ac>)
 8001320:	4013      	ands	r3, r2
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	429a      	cmp	r2, r3
 8001326:	d10b      	bne.n	8001340 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001332:	f023 0303 	bic.w	r3, r3, #3
 8001336:	f043 0201 	orr.w	r2, r3, #1
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800133e:	e018      	b.n	8001372 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001344:	f023 0312 	bic.w	r3, r3, #18
 8001348:	f043 0210 	orr.w	r2, r3, #16
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001354:	f043 0201 	orr.w	r2, r3, #1
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001360:	e007      	b.n	8001372 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001366:	f043 0210 	orr.w	r2, r3, #16
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001372:	7dfb      	ldrb	r3, [r7, #23]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	ffe1f7fd 	.word	0xffe1f7fd
 8001380:	ff1f0efe 	.word	0xff1f0efe

08001384 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800138c:	2300      	movs	r3, #0
 800138e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_ADC_Start+0x1a>
 800139a:	2302      	movs	r3, #2
 800139c:	e098      	b.n	80014d0 <HAL_ADC_Start+0x14c>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 fac4 	bl	8001934 <ADC_Enable>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f040 8087 	bne.w	80014c6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013c0:	f023 0301 	bic.w	r3, r3, #1
 80013c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a41      	ldr	r2, [pc, #260]	; (80014d8 <HAL_ADC_Start+0x154>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d105      	bne.n	80013e2 <HAL_ADC_Start+0x5e>
 80013d6:	4b41      	ldr	r3, [pc, #260]	; (80014dc <HAL_ADC_Start+0x158>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d115      	bne.n	800140e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d026      	beq.n	800144a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001400:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001404:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800140c:	e01d      	b.n	800144a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001412:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a2f      	ldr	r2, [pc, #188]	; (80014dc <HAL_ADC_Start+0x158>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d004      	beq.n	800142e <HAL_ADC_Start+0xaa>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a2b      	ldr	r2, [pc, #172]	; (80014d8 <HAL_ADC_Start+0x154>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d10d      	bne.n	800144a <HAL_ADC_Start+0xc6>
 800142e:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <HAL_ADC_Start+0x158>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001436:	2b00      	cmp	r3, #0
 8001438:	d007      	beq.n	800144a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001442:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d006      	beq.n	8001464 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145a:	f023 0206 	bic.w	r2, r3, #6
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	62da      	str	r2, [r3, #44]	; 0x2c
 8001462:	e002      	b.n	800146a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f06f 0202 	mvn.w	r2, #2
 800147a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001486:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800148a:	d113      	bne.n	80014b4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001490:	4a11      	ldr	r2, [pc, #68]	; (80014d8 <HAL_ADC_Start+0x154>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d105      	bne.n	80014a2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001496:	4b11      	ldr	r3, [pc, #68]	; (80014dc <HAL_ADC_Start+0x158>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d108      	bne.n	80014b4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	e00c      	b.n	80014ce <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	e003      	b.n	80014ce <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40012800 	.word	0x40012800
 80014dc:	40012400 	.word	0x40012400

080014e0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014e8:	2300      	movs	r3, #0
 80014ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d101      	bne.n	80014fa <HAL_ADC_Stop+0x1a>
 80014f6:	2302      	movs	r3, #2
 80014f8:	e01a      	b.n	8001530 <HAL_ADC_Stop+0x50>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2201      	movs	r2, #1
 80014fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 fa68 	bl	80019d8 <ADC_ConversionStop_Disable>
 8001508:	4603      	mov	r3, r0
 800150a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d109      	bne.n	8001526 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001516:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800151a:	f023 0301 	bic.w	r3, r3, #1
 800151e:	f043 0201 	orr.w	r2, r3, #1
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2200      	movs	r2, #0
 800152a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800152e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001538:	b590      	push	{r4, r7, lr}
 800153a:	b087      	sub	sp, #28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800154e:	f7ff fe15 	bl	800117c <HAL_GetTick>
 8001552:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00b      	beq.n	800157a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001566:	f043 0220 	orr.w	r2, r3, #32
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e0c8      	b.n	800170c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001584:	2b00      	cmp	r3, #0
 8001586:	d12a      	bne.n	80015de <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001592:	2b00      	cmp	r3, #0
 8001594:	d123      	bne.n	80015de <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001596:	e01a      	b.n	80015ce <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800159e:	d016      	beq.n	80015ce <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d007      	beq.n	80015b6 <HAL_ADC_PollForConversion+0x7e>
 80015a6:	f7ff fde9 	bl	800117c <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d20b      	bcs.n	80015ce <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ba:	f043 0204 	orr.w	r2, r3, #4
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e09e      	b.n	800170c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0dd      	beq.n	8001598 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80015dc:	e06c      	b.n	80016b8 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80015de:	4b4d      	ldr	r3, [pc, #308]	; (8001714 <HAL_ADC_PollForConversion+0x1dc>)
 80015e0:	681c      	ldr	r4, [r3, #0]
 80015e2:	2002      	movs	r0, #2
 80015e4:	f001 f99e 	bl	8002924 <HAL_RCCEx_GetPeriphCLKFreq>
 80015e8:	4603      	mov	r3, r0
 80015ea:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6919      	ldr	r1, [r3, #16]
 80015f4:	4b48      	ldr	r3, [pc, #288]	; (8001718 <HAL_ADC_PollForConversion+0x1e0>)
 80015f6:	400b      	ands	r3, r1
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d118      	bne.n	800162e <HAL_ADC_PollForConversion+0xf6>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	68d9      	ldr	r1, [r3, #12]
 8001602:	4b46      	ldr	r3, [pc, #280]	; (800171c <HAL_ADC_PollForConversion+0x1e4>)
 8001604:	400b      	ands	r3, r1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d111      	bne.n	800162e <HAL_ADC_PollForConversion+0xf6>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6919      	ldr	r1, [r3, #16]
 8001610:	4b43      	ldr	r3, [pc, #268]	; (8001720 <HAL_ADC_PollForConversion+0x1e8>)
 8001612:	400b      	ands	r3, r1
 8001614:	2b00      	cmp	r3, #0
 8001616:	d108      	bne.n	800162a <HAL_ADC_PollForConversion+0xf2>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	68d9      	ldr	r1, [r3, #12]
 800161e:	4b41      	ldr	r3, [pc, #260]	; (8001724 <HAL_ADC_PollForConversion+0x1ec>)
 8001620:	400b      	ands	r3, r1
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_ADC_PollForConversion+0xf2>
 8001626:	2314      	movs	r3, #20
 8001628:	e020      	b.n	800166c <HAL_ADC_PollForConversion+0x134>
 800162a:	2329      	movs	r3, #41	; 0x29
 800162c:	e01e      	b.n	800166c <HAL_ADC_PollForConversion+0x134>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6919      	ldr	r1, [r3, #16]
 8001634:	4b3a      	ldr	r3, [pc, #232]	; (8001720 <HAL_ADC_PollForConversion+0x1e8>)
 8001636:	400b      	ands	r3, r1
 8001638:	2b00      	cmp	r3, #0
 800163a:	d106      	bne.n	800164a <HAL_ADC_PollForConversion+0x112>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68d9      	ldr	r1, [r3, #12]
 8001642:	4b38      	ldr	r3, [pc, #224]	; (8001724 <HAL_ADC_PollForConversion+0x1ec>)
 8001644:	400b      	ands	r3, r1
 8001646:	2b00      	cmp	r3, #0
 8001648:	d00d      	beq.n	8001666 <HAL_ADC_PollForConversion+0x12e>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	6919      	ldr	r1, [r3, #16]
 8001650:	4b35      	ldr	r3, [pc, #212]	; (8001728 <HAL_ADC_PollForConversion+0x1f0>)
 8001652:	400b      	ands	r3, r1
 8001654:	2b00      	cmp	r3, #0
 8001656:	d108      	bne.n	800166a <HAL_ADC_PollForConversion+0x132>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	68d9      	ldr	r1, [r3, #12]
 800165e:	4b32      	ldr	r3, [pc, #200]	; (8001728 <HAL_ADC_PollForConversion+0x1f0>)
 8001660:	400b      	ands	r3, r1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_ADC_PollForConversion+0x132>
 8001666:	2354      	movs	r3, #84	; 0x54
 8001668:	e000      	b.n	800166c <HAL_ADC_PollForConversion+0x134>
 800166a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800166c:	fb02 f303 	mul.w	r3, r2, r3
 8001670:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001672:	e01d      	b.n	80016b0 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800167a:	d016      	beq.n	80016aa <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d007      	beq.n	8001692 <HAL_ADC_PollForConversion+0x15a>
 8001682:	f7ff fd7b 	bl	800117c <HAL_GetTick>
 8001686:	4602      	mov	r2, r0
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d20b      	bcs.n	80016aa <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001696:	f043 0204 	orr.w	r2, r3, #4
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e030      	b.n	800170c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	3301      	adds	r3, #1
 80016ae:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d8dd      	bhi.n	8001674 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f06f 0212 	mvn.w	r2, #18
 80016c0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80016d8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80016dc:	d115      	bne.n	800170a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d111      	bne.n	800170a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d105      	bne.n	800170a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001702:	f043 0201 	orr.w	r2, r3, #1
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	371c      	adds	r7, #28
 8001710:	46bd      	mov	sp, r7
 8001712:	bd90      	pop	{r4, r7, pc}
 8001714:	20000000 	.word	0x20000000
 8001718:	24924924 	.word	0x24924924
 800171c:	00924924 	.word	0x00924924
 8001720:	12492492 	.word	0x12492492
 8001724:	00492492 	.word	0x00492492
 8001728:	00249249 	.word	0x00249249

0800172c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800173a:	4618      	mov	r0, r3
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001752:	2300      	movs	r3, #0
 8001754:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800175c:	2b01      	cmp	r3, #1
 800175e:	d101      	bne.n	8001764 <HAL_ADC_ConfigChannel+0x20>
 8001760:	2302      	movs	r3, #2
 8001762:	e0dc      	b.n	800191e <HAL_ADC_ConfigChannel+0x1da>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2b06      	cmp	r3, #6
 8001772:	d81c      	bhi.n	80017ae <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	4613      	mov	r3, r2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	4413      	add	r3, r2
 8001784:	3b05      	subs	r3, #5
 8001786:	221f      	movs	r2, #31
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	43db      	mvns	r3, r3
 800178e:	4019      	ands	r1, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	6818      	ldr	r0, [r3, #0]
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685a      	ldr	r2, [r3, #4]
 8001798:	4613      	mov	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4413      	add	r3, r2
 800179e:	3b05      	subs	r3, #5
 80017a0:	fa00 f203 	lsl.w	r2, r0, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	430a      	orrs	r2, r1
 80017aa:	635a      	str	r2, [r3, #52]	; 0x34
 80017ac:	e03c      	b.n	8001828 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b0c      	cmp	r3, #12
 80017b4:	d81c      	bhi.n	80017f0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	3b23      	subs	r3, #35	; 0x23
 80017c8:	221f      	movs	r2, #31
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	4019      	ands	r1, r3
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	6818      	ldr	r0, [r3, #0]
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	4613      	mov	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	3b23      	subs	r3, #35	; 0x23
 80017e2:	fa00 f203 	lsl.w	r2, r0, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	631a      	str	r2, [r3, #48]	; 0x30
 80017ee:	e01b      	b.n	8001828 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	4613      	mov	r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	4413      	add	r3, r2
 8001800:	3b41      	subs	r3, #65	; 0x41
 8001802:	221f      	movs	r2, #31
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	4019      	ands	r1, r3
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	6818      	ldr	r0, [r3, #0]
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685a      	ldr	r2, [r3, #4]
 8001814:	4613      	mov	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4413      	add	r3, r2
 800181a:	3b41      	subs	r3, #65	; 0x41
 800181c:	fa00 f203 	lsl.w	r2, r0, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b09      	cmp	r3, #9
 800182e:	d91c      	bls.n	800186a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68d9      	ldr	r1, [r3, #12]
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	4613      	mov	r3, r2
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4413      	add	r3, r2
 8001840:	3b1e      	subs	r3, #30
 8001842:	2207      	movs	r2, #7
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	43db      	mvns	r3, r3
 800184a:	4019      	ands	r1, r3
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	6898      	ldr	r0, [r3, #8]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4613      	mov	r3, r2
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	4413      	add	r3, r2
 800185a:	3b1e      	subs	r3, #30
 800185c:	fa00 f203 	lsl.w	r2, r0, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	60da      	str	r2, [r3, #12]
 8001868:	e019      	b.n	800189e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6919      	ldr	r1, [r3, #16]
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4613      	mov	r3, r2
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	4413      	add	r3, r2
 800187a:	2207      	movs	r2, #7
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	43db      	mvns	r3, r3
 8001882:	4019      	ands	r1, r3
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	6898      	ldr	r0, [r3, #8]
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4613      	mov	r3, r2
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	4413      	add	r3, r2
 8001892:	fa00 f203 	lsl.w	r2, r0, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	430a      	orrs	r2, r1
 800189c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b10      	cmp	r3, #16
 80018a4:	d003      	beq.n	80018ae <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80018aa:	2b11      	cmp	r3, #17
 80018ac:	d132      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a1d      	ldr	r2, [pc, #116]	; (8001928 <HAL_ADC_ConfigChannel+0x1e4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d125      	bne.n	8001904 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d126      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	689a      	ldr	r2, [r3, #8]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80018d4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b10      	cmp	r3, #16
 80018dc:	d11a      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018de:	4b13      	ldr	r3, [pc, #76]	; (800192c <HAL_ADC_ConfigChannel+0x1e8>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a13      	ldr	r2, [pc, #76]	; (8001930 <HAL_ADC_ConfigChannel+0x1ec>)
 80018e4:	fba2 2303 	umull	r2, r3, r2, r3
 80018e8:	0c9a      	lsrs	r2, r3, #18
 80018ea:	4613      	mov	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018f4:	e002      	b.n	80018fc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	3b01      	subs	r3, #1
 80018fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1f9      	bne.n	80018f6 <HAL_ADC_ConfigChannel+0x1b2>
 8001902:	e007      	b.n	8001914 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001908:	f043 0220 	orr.w	r2, r3, #32
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800191c:	7bfb      	ldrb	r3, [r7, #15]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3714      	adds	r7, #20
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr
 8001928:	40012400 	.word	0x40012400
 800192c:	20000000 	.word	0x20000000
 8001930:	431bde83 	.word	0x431bde83

08001934 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800193c:	2300      	movs	r3, #0
 800193e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b01      	cmp	r3, #1
 8001950:	d039      	beq.n	80019c6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f042 0201 	orr.w	r2, r2, #1
 8001960:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001962:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <ADC_Enable+0x9c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a1b      	ldr	r2, [pc, #108]	; (80019d4 <ADC_Enable+0xa0>)
 8001968:	fba2 2303 	umull	r2, r3, r2, r3
 800196c:	0c9b      	lsrs	r3, r3, #18
 800196e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001970:	e002      	b.n	8001978 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	3b01      	subs	r3, #1
 8001976:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f9      	bne.n	8001972 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800197e:	f7ff fbfd 	bl	800117c <HAL_GetTick>
 8001982:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001984:	e018      	b.n	80019b8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001986:	f7ff fbf9 	bl	800117c <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d911      	bls.n	80019b8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001998:	f043 0210 	orr.w	r2, r3, #16
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a4:	f043 0201 	orr.w	r2, r3, #1
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e007      	b.n	80019c8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d1df      	bne.n	8001986 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000000 	.word	0x20000000
 80019d4:	431bde83 	.word	0x431bde83

080019d8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d127      	bne.n	8001a42 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f022 0201 	bic.w	r2, r2, #1
 8001a00:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a02:	f7ff fbbb 	bl	800117c <HAL_GetTick>
 8001a06:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001a08:	e014      	b.n	8001a34 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a0a:	f7ff fbb7 	bl	800117c <HAL_GetTick>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d90d      	bls.n	8001a34 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a1c:	f043 0210 	orr.w	r2, r3, #16
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a28:	f043 0201 	orr.w	r2, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e007      	b.n	8001a44 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d0e3      	beq.n	8001a0a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3710      	adds	r7, #16
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	; (8001a90 <__NVIC_SetPriorityGrouping+0x44>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a7e:	4a04      	ldr	r2, [pc, #16]	; (8001a90 <__NVIC_SetPriorityGrouping+0x44>)
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	60d3      	str	r3, [r2, #12]
}
 8001a84:	bf00      	nop
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a98:	4b04      	ldr	r3, [pc, #16]	; (8001aac <__NVIC_GetPriorityGrouping+0x18>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	f003 0307 	and.w	r3, r3, #7
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	db0b      	blt.n	8001ada <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	f003 021f 	and.w	r2, r3, #31
 8001ac8:	4906      	ldr	r1, [pc, #24]	; (8001ae4 <__NVIC_EnableIRQ+0x34>)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	095b      	lsrs	r3, r3, #5
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr
 8001ae4:	e000e100 	.word	0xe000e100

08001ae8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	6039      	str	r1, [r7, #0]
 8001af2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	db0a      	blt.n	8001b12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	b2da      	uxtb	r2, r3
 8001b00:	490c      	ldr	r1, [pc, #48]	; (8001b34 <__NVIC_SetPriority+0x4c>)
 8001b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b06:	0112      	lsls	r2, r2, #4
 8001b08:	b2d2      	uxtb	r2, r2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b10:	e00a      	b.n	8001b28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	4908      	ldr	r1, [pc, #32]	; (8001b38 <__NVIC_SetPriority+0x50>)
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	f003 030f 	and.w	r3, r3, #15
 8001b1e:	3b04      	subs	r3, #4
 8001b20:	0112      	lsls	r2, r2, #4
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	440b      	add	r3, r1
 8001b26:	761a      	strb	r2, [r3, #24]
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	e000e100 	.word	0xe000e100
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b089      	sub	sp, #36	; 0x24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f003 0307 	and.w	r3, r3, #7
 8001b4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	f1c3 0307 	rsb	r3, r3, #7
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	bf28      	it	cs
 8001b5a:	2304      	movcs	r3, #4
 8001b5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	3304      	adds	r3, #4
 8001b62:	2b06      	cmp	r3, #6
 8001b64:	d902      	bls.n	8001b6c <NVIC_EncodePriority+0x30>
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	3b03      	subs	r3, #3
 8001b6a:	e000      	b.n	8001b6e <NVIC_EncodePriority+0x32>
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43da      	mvns	r2, r3
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	401a      	ands	r2, r3
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8e:	43d9      	mvns	r1, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b94:	4313      	orrs	r3, r2
         );
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3724      	adds	r7, #36	; 0x24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff4f 	bl	8001a4c <__NVIC_SetPriorityGrouping>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
 8001bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc8:	f7ff ff64 	bl	8001a94 <__NVIC_GetPriorityGrouping>
 8001bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7ff ffb2 	bl	8001b3c <NVIC_EncodePriority>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff81 	bl	8001ae8 <__NVIC_SetPriority>
}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff57 	bl	8001ab0 <__NVIC_EnableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
	...

08001c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b08b      	sub	sp, #44	; 0x2c
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c16:	2300      	movs	r3, #0
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c1e:	e127      	b.n	8001e70 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c20:	2201      	movs	r2, #1
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	69fa      	ldr	r2, [r7, #28]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	f040 8116 	bne.w	8001e6a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b12      	cmp	r3, #18
 8001c44:	d034      	beq.n	8001cb0 <HAL_GPIO_Init+0xa4>
 8001c46:	2b12      	cmp	r3, #18
 8001c48:	d80d      	bhi.n	8001c66 <HAL_GPIO_Init+0x5a>
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d02b      	beq.n	8001ca6 <HAL_GPIO_Init+0x9a>
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d804      	bhi.n	8001c5c <HAL_GPIO_Init+0x50>
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d031      	beq.n	8001cba <HAL_GPIO_Init+0xae>
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d01c      	beq.n	8001c94 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c5a:	e048      	b.n	8001cee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001c5c:	2b03      	cmp	r3, #3
 8001c5e:	d043      	beq.n	8001ce8 <HAL_GPIO_Init+0xdc>
 8001c60:	2b11      	cmp	r3, #17
 8001c62:	d01b      	beq.n	8001c9c <HAL_GPIO_Init+0x90>
          break;
 8001c64:	e043      	b.n	8001cee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001c66:	4a89      	ldr	r2, [pc, #548]	; (8001e8c <HAL_GPIO_Init+0x280>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d026      	beq.n	8001cba <HAL_GPIO_Init+0xae>
 8001c6c:	4a87      	ldr	r2, [pc, #540]	; (8001e8c <HAL_GPIO_Init+0x280>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d806      	bhi.n	8001c80 <HAL_GPIO_Init+0x74>
 8001c72:	4a87      	ldr	r2, [pc, #540]	; (8001e90 <HAL_GPIO_Init+0x284>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d020      	beq.n	8001cba <HAL_GPIO_Init+0xae>
 8001c78:	4a86      	ldr	r2, [pc, #536]	; (8001e94 <HAL_GPIO_Init+0x288>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d01d      	beq.n	8001cba <HAL_GPIO_Init+0xae>
          break;
 8001c7e:	e036      	b.n	8001cee <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001c80:	4a85      	ldr	r2, [pc, #532]	; (8001e98 <HAL_GPIO_Init+0x28c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d019      	beq.n	8001cba <HAL_GPIO_Init+0xae>
 8001c86:	4a85      	ldr	r2, [pc, #532]	; (8001e9c <HAL_GPIO_Init+0x290>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d016      	beq.n	8001cba <HAL_GPIO_Init+0xae>
 8001c8c:	4a84      	ldr	r2, [pc, #528]	; (8001ea0 <HAL_GPIO_Init+0x294>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d013      	beq.n	8001cba <HAL_GPIO_Init+0xae>
          break;
 8001c92:	e02c      	b.n	8001cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	623b      	str	r3, [r7, #32]
          break;
 8001c9a:	e028      	b.n	8001cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	623b      	str	r3, [r7, #32]
          break;
 8001ca4:	e023      	b.n	8001cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	3308      	adds	r3, #8
 8001cac:	623b      	str	r3, [r7, #32]
          break;
 8001cae:	e01e      	b.n	8001cee <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	330c      	adds	r3, #12
 8001cb6:	623b      	str	r3, [r7, #32]
          break;
 8001cb8:	e019      	b.n	8001cee <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d102      	bne.n	8001cc8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cc2:	2304      	movs	r3, #4
 8001cc4:	623b      	str	r3, [r7, #32]
          break;
 8001cc6:	e012      	b.n	8001cee <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d105      	bne.n	8001cdc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cd0:	2308      	movs	r3, #8
 8001cd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	69fa      	ldr	r2, [r7, #28]
 8001cd8:	611a      	str	r2, [r3, #16]
          break;
 8001cda:	e008      	b.n	8001cee <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cdc:	2308      	movs	r3, #8
 8001cde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69fa      	ldr	r2, [r7, #28]
 8001ce4:	615a      	str	r2, [r3, #20]
          break;
 8001ce6:	e002      	b.n	8001cee <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
          break;
 8001cec:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	2bff      	cmp	r3, #255	; 0xff
 8001cf2:	d801      	bhi.n	8001cf8 <HAL_GPIO_Init+0xec>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	e001      	b.n	8001cfc <HAL_GPIO_Init+0xf0>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3304      	adds	r3, #4
 8001cfc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	2bff      	cmp	r3, #255	; 0xff
 8001d02:	d802      	bhi.n	8001d0a <HAL_GPIO_Init+0xfe>
 8001d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	e002      	b.n	8001d10 <HAL_GPIO_Init+0x104>
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	3b08      	subs	r3, #8
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	210f      	movs	r1, #15
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	401a      	ands	r2, r3
 8001d22:	6a39      	ldr	r1, [r7, #32]
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f000 8096 	beq.w	8001e6a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d3e:	4b59      	ldr	r3, [pc, #356]	; (8001ea4 <HAL_GPIO_Init+0x298>)
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	4a58      	ldr	r2, [pc, #352]	; (8001ea4 <HAL_GPIO_Init+0x298>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6193      	str	r3, [r2, #24]
 8001d4a:	4b56      	ldr	r3, [pc, #344]	; (8001ea4 <HAL_GPIO_Init+0x298>)
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	60bb      	str	r3, [r7, #8]
 8001d54:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d56:	4a54      	ldr	r2, [pc, #336]	; (8001ea8 <HAL_GPIO_Init+0x29c>)
 8001d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5a:	089b      	lsrs	r3, r3, #2
 8001d5c:	3302      	adds	r3, #2
 8001d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d62:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d66:	f003 0303 	and.w	r3, r3, #3
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	220f      	movs	r2, #15
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	4013      	ands	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4b      	ldr	r2, [pc, #300]	; (8001eac <HAL_GPIO_Init+0x2a0>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d013      	beq.n	8001daa <HAL_GPIO_Init+0x19e>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a4a      	ldr	r2, [pc, #296]	; (8001eb0 <HAL_GPIO_Init+0x2a4>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d00d      	beq.n	8001da6 <HAL_GPIO_Init+0x19a>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a49      	ldr	r2, [pc, #292]	; (8001eb4 <HAL_GPIO_Init+0x2a8>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d007      	beq.n	8001da2 <HAL_GPIO_Init+0x196>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a48      	ldr	r2, [pc, #288]	; (8001eb8 <HAL_GPIO_Init+0x2ac>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d101      	bne.n	8001d9e <HAL_GPIO_Init+0x192>
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e006      	b.n	8001dac <HAL_GPIO_Init+0x1a0>
 8001d9e:	2304      	movs	r3, #4
 8001da0:	e004      	b.n	8001dac <HAL_GPIO_Init+0x1a0>
 8001da2:	2302      	movs	r3, #2
 8001da4:	e002      	b.n	8001dac <HAL_GPIO_Init+0x1a0>
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <HAL_GPIO_Init+0x1a0>
 8001daa:	2300      	movs	r3, #0
 8001dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dae:	f002 0203 	and.w	r2, r2, #3
 8001db2:	0092      	lsls	r2, r2, #2
 8001db4:	4093      	lsls	r3, r2
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dbc:	493a      	ldr	r1, [pc, #232]	; (8001ea8 <HAL_GPIO_Init+0x29c>)
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	089b      	lsrs	r3, r3, #2
 8001dc2:	3302      	adds	r3, #2
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d006      	beq.n	8001de4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001dd6:	4b39      	ldr	r3, [pc, #228]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	4938      	ldr	r1, [pc, #224]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	600b      	str	r3, [r1, #0]
 8001de2:	e006      	b.n	8001df2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001de4:	4b35      	ldr	r3, [pc, #212]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	43db      	mvns	r3, r3
 8001dec:	4933      	ldr	r1, [pc, #204]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d006      	beq.n	8001e0c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dfe:	4b2f      	ldr	r3, [pc, #188]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	492e      	ldr	r1, [pc, #184]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	604b      	str	r3, [r1, #4]
 8001e0a:	e006      	b.n	8001e1a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e0c:	4b2b      	ldr	r3, [pc, #172]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e0e:	685a      	ldr	r2, [r3, #4]
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	43db      	mvns	r3, r3
 8001e14:	4929      	ldr	r1, [pc, #164]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d006      	beq.n	8001e34 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e26:	4b25      	ldr	r3, [pc, #148]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	4924      	ldr	r1, [pc, #144]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	608b      	str	r3, [r1, #8]
 8001e32:	e006      	b.n	8001e42 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e34:	4b21      	ldr	r3, [pc, #132]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	491f      	ldr	r1, [pc, #124]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d006      	beq.n	8001e5c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e4e:	4b1b      	ldr	r3, [pc, #108]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e50:	68da      	ldr	r2, [r3, #12]
 8001e52:	491a      	ldr	r1, [pc, #104]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	60cb      	str	r3, [r1, #12]
 8001e5a:	e006      	b.n	8001e6a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e5c:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e5e:	68da      	ldr	r2, [r3, #12]
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	43db      	mvns	r3, r3
 8001e64:	4915      	ldr	r1, [pc, #84]	; (8001ebc <HAL_GPIO_Init+0x2b0>)
 8001e66:	4013      	ands	r3, r2
 8001e68:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e76:	fa22 f303 	lsr.w	r3, r2, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f47f aed0 	bne.w	8001c20 <HAL_GPIO_Init+0x14>
  }
}
 8001e80:	bf00      	nop
 8001e82:	372c      	adds	r7, #44	; 0x2c
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	10210000 	.word	0x10210000
 8001e90:	10110000 	.word	0x10110000
 8001e94:	10120000 	.word	0x10120000
 8001e98:	10310000 	.word	0x10310000
 8001e9c:	10320000 	.word	0x10320000
 8001ea0:	10220000 	.word	0x10220000
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40010000 	.word	0x40010000
 8001eac:	40010800 	.word	0x40010800
 8001eb0:	40010c00 	.word	0x40010c00
 8001eb4:	40011000 	.word	0x40011000
 8001eb8:	40011400 	.word	0x40011400
 8001ebc:	40010400 	.word	0x40010400

08001ec0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	887b      	ldrh	r3, [r7, #2]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	73fb      	strb	r3, [r7, #15]
 8001edc:	e001      	b.n	8001ee2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr

08001eee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	807b      	strh	r3, [r7, #2]
 8001efa:	4613      	mov	r3, r2
 8001efc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001efe:	787b      	ldrb	r3, [r7, #1]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d003      	beq.n	8001f0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f04:	887a      	ldrh	r2, [r7, #2]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f0a:	e003      	b.n	8001f14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	041a      	lsls	r2, r3, #16
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	611a      	str	r2, [r3, #16]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr
	...

08001f20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e26c      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f000 8087 	beq.w	800204e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f40:	4b92      	ldr	r3, [pc, #584]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 030c 	and.w	r3, r3, #12
 8001f48:	2b04      	cmp	r3, #4
 8001f4a:	d00c      	beq.n	8001f66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f4c:	4b8f      	ldr	r3, [pc, #572]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 030c 	and.w	r3, r3, #12
 8001f54:	2b08      	cmp	r3, #8
 8001f56:	d112      	bne.n	8001f7e <HAL_RCC_OscConfig+0x5e>
 8001f58:	4b8c      	ldr	r3, [pc, #560]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f64:	d10b      	bne.n	8001f7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f66:	4b89      	ldr	r3, [pc, #548]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d06c      	beq.n	800204c <HAL_RCC_OscConfig+0x12c>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d168      	bne.n	800204c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e246      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f86:	d106      	bne.n	8001f96 <HAL_RCC_OscConfig+0x76>
 8001f88:	4b80      	ldr	r3, [pc, #512]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a7f      	ldr	r2, [pc, #508]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f92:	6013      	str	r3, [r2, #0]
 8001f94:	e02e      	b.n	8001ff4 <HAL_RCC_OscConfig+0xd4>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10c      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x98>
 8001f9e:	4b7b      	ldr	r3, [pc, #492]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a7a      	ldr	r2, [pc, #488]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	4b78      	ldr	r3, [pc, #480]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a77      	ldr	r2, [pc, #476]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	e01d      	b.n	8001ff4 <HAL_RCC_OscConfig+0xd4>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fc0:	d10c      	bne.n	8001fdc <HAL_RCC_OscConfig+0xbc>
 8001fc2:	4b72      	ldr	r3, [pc, #456]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a71      	ldr	r2, [pc, #452]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	4b6f      	ldr	r3, [pc, #444]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a6e      	ldr	r2, [pc, #440]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	e00b      	b.n	8001ff4 <HAL_RCC_OscConfig+0xd4>
 8001fdc:	4b6b      	ldr	r3, [pc, #428]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a6a      	ldr	r2, [pc, #424]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fe6:	6013      	str	r3, [r2, #0]
 8001fe8:	4b68      	ldr	r3, [pc, #416]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a67      	ldr	r2, [pc, #412]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8001fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ff2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffc:	f7ff f8be 	bl	800117c <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002004:	f7ff f8ba 	bl	800117c <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b64      	cmp	r3, #100	; 0x64
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e1fa      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002016:	4b5d      	ldr	r3, [pc, #372]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0f0      	beq.n	8002004 <HAL_RCC_OscConfig+0xe4>
 8002022:	e014      	b.n	800204e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002024:	f7ff f8aa 	bl	800117c <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800202c:	f7ff f8a6 	bl	800117c <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b64      	cmp	r3, #100	; 0x64
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e1e6      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800203e:	4b53      	ldr	r3, [pc, #332]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f0      	bne.n	800202c <HAL_RCC_OscConfig+0x10c>
 800204a:	e000      	b.n	800204e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800204c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d063      	beq.n	8002122 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800205a:	4b4c      	ldr	r3, [pc, #304]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 030c 	and.w	r3, r3, #12
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00b      	beq.n	800207e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002066:	4b49      	ldr	r3, [pc, #292]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 030c 	and.w	r3, r3, #12
 800206e:	2b08      	cmp	r3, #8
 8002070:	d11c      	bne.n	80020ac <HAL_RCC_OscConfig+0x18c>
 8002072:	4b46      	ldr	r3, [pc, #280]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d116      	bne.n	80020ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800207e:	4b43      	ldr	r3, [pc, #268]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d005      	beq.n	8002096 <HAL_RCC_OscConfig+0x176>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d001      	beq.n	8002096 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e1ba      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002096:	4b3d      	ldr	r3, [pc, #244]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4939      	ldr	r1, [pc, #228]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020aa:	e03a      	b.n	8002122 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d020      	beq.n	80020f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020b4:	4b36      	ldr	r3, [pc, #216]	; (8002190 <HAL_RCC_OscConfig+0x270>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ba:	f7ff f85f 	bl	800117c <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020c2:	f7ff f85b 	bl	800117c <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e19b      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d4:	4b2d      	ldr	r3, [pc, #180]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0f0      	beq.n	80020c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e0:	4b2a      	ldr	r3, [pc, #168]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	695b      	ldr	r3, [r3, #20]
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4927      	ldr	r1, [pc, #156]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	600b      	str	r3, [r1, #0]
 80020f4:	e015      	b.n	8002122 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020f6:	4b26      	ldr	r3, [pc, #152]	; (8002190 <HAL_RCC_OscConfig+0x270>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fc:	f7ff f83e 	bl	800117c <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002104:	f7ff f83a 	bl	800117c <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e17a      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002116:	4b1d      	ldr	r3, [pc, #116]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1f0      	bne.n	8002104 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0308 	and.w	r3, r3, #8
 800212a:	2b00      	cmp	r3, #0
 800212c:	d03a      	beq.n	80021a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d019      	beq.n	800216a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002136:	4b17      	ldr	r3, [pc, #92]	; (8002194 <HAL_RCC_OscConfig+0x274>)
 8002138:	2201      	movs	r2, #1
 800213a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800213c:	f7ff f81e 	bl	800117c <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002144:	f7ff f81a 	bl	800117c <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e15a      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002156:	4b0d      	ldr	r3, [pc, #52]	; (800218c <HAL_RCC_OscConfig+0x26c>)
 8002158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	2b00      	cmp	r3, #0
 8002160:	d0f0      	beq.n	8002144 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002162:	2001      	movs	r0, #1
 8002164:	f000 fb0a 	bl	800277c <RCC_Delay>
 8002168:	e01c      	b.n	80021a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800216a:	4b0a      	ldr	r3, [pc, #40]	; (8002194 <HAL_RCC_OscConfig+0x274>)
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002170:	f7ff f804 	bl	800117c <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002176:	e00f      	b.n	8002198 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002178:	f7ff f800 	bl	800117c <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d908      	bls.n	8002198 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e140      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
 800218a:	bf00      	nop
 800218c:	40021000 	.word	0x40021000
 8002190:	42420000 	.word	0x42420000
 8002194:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002198:	4b9e      	ldr	r3, [pc, #632]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800219a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1e9      	bne.n	8002178 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0304 	and.w	r3, r3, #4
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 80a6 	beq.w	80022fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021b2:	2300      	movs	r3, #0
 80021b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021b6:	4b97      	ldr	r3, [pc, #604]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10d      	bne.n	80021de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	4b94      	ldr	r3, [pc, #592]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	4a93      	ldr	r2, [pc, #588]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80021c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021cc:	61d3      	str	r3, [r2, #28]
 80021ce:	4b91      	ldr	r3, [pc, #580]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021da:	2301      	movs	r3, #1
 80021dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021de:	4b8e      	ldr	r3, [pc, #568]	; (8002418 <HAL_RCC_OscConfig+0x4f8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d118      	bne.n	800221c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ea:	4b8b      	ldr	r3, [pc, #556]	; (8002418 <HAL_RCC_OscConfig+0x4f8>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a8a      	ldr	r2, [pc, #552]	; (8002418 <HAL_RCC_OscConfig+0x4f8>)
 80021f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021f6:	f7fe ffc1 	bl	800117c <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021fe:	f7fe ffbd 	bl	800117c <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b64      	cmp	r3, #100	; 0x64
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e0fd      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002210:	4b81      	ldr	r3, [pc, #516]	; (8002418 <HAL_RCC_OscConfig+0x4f8>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002218:	2b00      	cmp	r3, #0
 800221a:	d0f0      	beq.n	80021fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d106      	bne.n	8002232 <HAL_RCC_OscConfig+0x312>
 8002224:	4b7b      	ldr	r3, [pc, #492]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	4a7a      	ldr	r2, [pc, #488]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800222a:	f043 0301 	orr.w	r3, r3, #1
 800222e:	6213      	str	r3, [r2, #32]
 8002230:	e02d      	b.n	800228e <HAL_RCC_OscConfig+0x36e>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10c      	bne.n	8002254 <HAL_RCC_OscConfig+0x334>
 800223a:	4b76      	ldr	r3, [pc, #472]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	4a75      	ldr	r2, [pc, #468]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002240:	f023 0301 	bic.w	r3, r3, #1
 8002244:	6213      	str	r3, [r2, #32]
 8002246:	4b73      	ldr	r3, [pc, #460]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	4a72      	ldr	r2, [pc, #456]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800224c:	f023 0304 	bic.w	r3, r3, #4
 8002250:	6213      	str	r3, [r2, #32]
 8002252:	e01c      	b.n	800228e <HAL_RCC_OscConfig+0x36e>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	2b05      	cmp	r3, #5
 800225a:	d10c      	bne.n	8002276 <HAL_RCC_OscConfig+0x356>
 800225c:	4b6d      	ldr	r3, [pc, #436]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	4a6c      	ldr	r2, [pc, #432]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002262:	f043 0304 	orr.w	r3, r3, #4
 8002266:	6213      	str	r3, [r2, #32]
 8002268:	4b6a      	ldr	r3, [pc, #424]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	4a69      	ldr	r2, [pc, #420]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6213      	str	r3, [r2, #32]
 8002274:	e00b      	b.n	800228e <HAL_RCC_OscConfig+0x36e>
 8002276:	4b67      	ldr	r3, [pc, #412]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	4a66      	ldr	r2, [pc, #408]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800227c:	f023 0301 	bic.w	r3, r3, #1
 8002280:	6213      	str	r3, [r2, #32]
 8002282:	4b64      	ldr	r3, [pc, #400]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	4a63      	ldr	r2, [pc, #396]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002288:	f023 0304 	bic.w	r3, r3, #4
 800228c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d015      	beq.n	80022c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002296:	f7fe ff71 	bl	800117c <HAL_GetTick>
 800229a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800229c:	e00a      	b.n	80022b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800229e:	f7fe ff6d 	bl	800117c <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e0ab      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b4:	4b57      	ldr	r3, [pc, #348]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d0ee      	beq.n	800229e <HAL_RCC_OscConfig+0x37e>
 80022c0:	e014      	b.n	80022ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022c2:	f7fe ff5b 	bl	800117c <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c8:	e00a      	b.n	80022e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ca:	f7fe ff57 	bl	800117c <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d8:	4293      	cmp	r3, r2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e095      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022e0:	4b4c      	ldr	r3, [pc, #304]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1ee      	bne.n	80022ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022ec:	7dfb      	ldrb	r3, [r7, #23]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d105      	bne.n	80022fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022f2:	4b48      	ldr	r3, [pc, #288]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	4a47      	ldr	r2, [pc, #284]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80022f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	2b00      	cmp	r3, #0
 8002304:	f000 8081 	beq.w	800240a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002308:	4b42      	ldr	r3, [pc, #264]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f003 030c 	and.w	r3, r3, #12
 8002310:	2b08      	cmp	r3, #8
 8002312:	d061      	beq.n	80023d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	2b02      	cmp	r3, #2
 800231a:	d146      	bne.n	80023aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800231c:	4b3f      	ldr	r3, [pc, #252]	; (800241c <HAL_RCC_OscConfig+0x4fc>)
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002322:	f7fe ff2b 	bl	800117c <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002328:	e008      	b.n	800233c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800232a:	f7fe ff27 	bl	800117c <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d901      	bls.n	800233c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e067      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800233c:	4b35      	ldr	r3, [pc, #212]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1f0      	bne.n	800232a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002350:	d108      	bne.n	8002364 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002352:	4b30      	ldr	r3, [pc, #192]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	492d      	ldr	r1, [pc, #180]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002360:	4313      	orrs	r3, r2
 8002362:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002364:	4b2b      	ldr	r3, [pc, #172]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a19      	ldr	r1, [r3, #32]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002374:	430b      	orrs	r3, r1
 8002376:	4927      	ldr	r1, [pc, #156]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 8002378:	4313      	orrs	r3, r2
 800237a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800237c:	4b27      	ldr	r3, [pc, #156]	; (800241c <HAL_RCC_OscConfig+0x4fc>)
 800237e:	2201      	movs	r2, #1
 8002380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7fe fefb 	bl	800117c <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800238a:	f7fe fef7 	bl	800117c <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e037      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800239c:	4b1d      	ldr	r3, [pc, #116]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_RCC_OscConfig+0x46a>
 80023a8:	e02f      	b.n	800240a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023aa:	4b1c      	ldr	r3, [pc, #112]	; (800241c <HAL_RCC_OscConfig+0x4fc>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b0:	f7fe fee4 	bl	800117c <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b8:	f7fe fee0 	bl	800117c <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e020      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ca:	4b12      	ldr	r3, [pc, #72]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f0      	bne.n	80023b8 <HAL_RCC_OscConfig+0x498>
 80023d6:	e018      	b.n	800240a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d101      	bne.n	80023e4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e013      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <HAL_RCC_OscConfig+0x4f4>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d106      	bne.n	8002406 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002402:	429a      	cmp	r2, r3
 8002404:	d001      	beq.n	800240a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40021000 	.word	0x40021000
 8002418:	40007000 	.word	0x40007000
 800241c:	42420060 	.word	0x42420060

08002420 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e0d0      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002434:	4b6a      	ldr	r3, [pc, #424]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	429a      	cmp	r2, r3
 8002440:	d910      	bls.n	8002464 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002442:	4b67      	ldr	r3, [pc, #412]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f023 0207 	bic.w	r2, r3, #7
 800244a:	4965      	ldr	r1, [pc, #404]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	4313      	orrs	r3, r2
 8002450:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002452:	4b63      	ldr	r3, [pc, #396]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d001      	beq.n	8002464 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e0b8      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d020      	beq.n	80024b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800247c:	4b59      	ldr	r3, [pc, #356]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4a58      	ldr	r2, [pc, #352]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002486:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d005      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002494:	4b53      	ldr	r3, [pc, #332]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	4a52      	ldr	r2, [pc, #328]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800249a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800249e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024a0:	4b50      	ldr	r3, [pc, #320]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	494d      	ldr	r1, [pc, #308]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d040      	beq.n	8002540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c6:	4b47      	ldr	r3, [pc, #284]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d115      	bne.n	80024fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e07f      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d107      	bne.n	80024ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024de:	4b41      	ldr	r3, [pc, #260]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d109      	bne.n	80024fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e073      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ee:	4b3d      	ldr	r3, [pc, #244]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e06b      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024fe:	4b39      	ldr	r3, [pc, #228]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f023 0203 	bic.w	r2, r3, #3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	4936      	ldr	r1, [pc, #216]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800250c:	4313      	orrs	r3, r2
 800250e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002510:	f7fe fe34 	bl	800117c <HAL_GetTick>
 8002514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002516:	e00a      	b.n	800252e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002518:	f7fe fe30 	bl	800117c <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	f241 3288 	movw	r2, #5000	; 0x1388
 8002526:	4293      	cmp	r3, r2
 8002528:	d901      	bls.n	800252e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e053      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800252e:	4b2d      	ldr	r3, [pc, #180]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 020c 	and.w	r2, r3, #12
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	429a      	cmp	r2, r3
 800253e:	d1eb      	bne.n	8002518 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002540:	4b27      	ldr	r3, [pc, #156]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d210      	bcs.n	8002570 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254e:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f023 0207 	bic.w	r2, r3, #7
 8002556:	4922      	ldr	r1, [pc, #136]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	4313      	orrs	r3, r2
 800255c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255e:	4b20      	ldr	r3, [pc, #128]	; (80025e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d001      	beq.n	8002570 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e032      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	2b00      	cmp	r3, #0
 800257a:	d008      	beq.n	800258e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800257c:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	4916      	ldr	r1, [pc, #88]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	4313      	orrs	r3, r2
 800258c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d009      	beq.n	80025ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800259a:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	490e      	ldr	r1, [pc, #56]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025ae:	f000 f821 	bl	80025f4 <HAL_RCC_GetSysClockFreq>
 80025b2:	4601      	mov	r1, r0
 80025b4:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	4a0a      	ldr	r2, [pc, #40]	; (80025e8 <HAL_RCC_ClockConfig+0x1c8>)
 80025c0:	5cd3      	ldrb	r3, [r2, r3]
 80025c2:	fa21 f303 	lsr.w	r3, r1, r3
 80025c6:	4a09      	ldr	r2, [pc, #36]	; (80025ec <HAL_RCC_ClockConfig+0x1cc>)
 80025c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025ca:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <HAL_RCC_ClockConfig+0x1d0>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe f982 	bl	80008d8 <HAL_InitTick>

  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40022000 	.word	0x40022000
 80025e4:	40021000 	.word	0x40021000
 80025e8:	08006ba4 	.word	0x08006ba4
 80025ec:	20000000 	.word	0x20000000
 80025f0:	20000004 	.word	0x20000004

080025f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f4:	b490      	push	{r4, r7}
 80025f6:	b08a      	sub	sp, #40	; 0x28
 80025f8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025fa:	4b2a      	ldr	r3, [pc, #168]	; (80026a4 <HAL_RCC_GetSysClockFreq+0xb0>)
 80025fc:	1d3c      	adds	r4, r7, #4
 80025fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002600:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002604:	4b28      	ldr	r3, [pc, #160]	; (80026a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]
 800260e:	2300      	movs	r3, #0
 8002610:	61bb      	str	r3, [r7, #24]
 8002612:	2300      	movs	r3, #0
 8002614:	627b      	str	r3, [r7, #36]	; 0x24
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800261a:	2300      	movs	r3, #0
 800261c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800261e:	4b23      	ldr	r3, [pc, #140]	; (80026ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	f003 030c 	and.w	r3, r3, #12
 800262a:	2b04      	cmp	r3, #4
 800262c:	d002      	beq.n	8002634 <HAL_RCC_GetSysClockFreq+0x40>
 800262e:	2b08      	cmp	r3, #8
 8002630:	d003      	beq.n	800263a <HAL_RCC_GetSysClockFreq+0x46>
 8002632:	e02d      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002634:	4b1e      	ldr	r3, [pc, #120]	; (80026b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002636:	623b      	str	r3, [r7, #32]
      break;
 8002638:	e02d      	b.n	8002696 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	0c9b      	lsrs	r3, r3, #18
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002646:	4413      	add	r3, r2
 8002648:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800264c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d013      	beq.n	8002680 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002658:	4b14      	ldr	r3, [pc, #80]	; (80026ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	0c5b      	lsrs	r3, r3, #17
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002666:	4413      	add	r3, r2
 8002668:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800266c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	4a0f      	ldr	r2, [pc, #60]	; (80026b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002672:	fb02 f203 	mul.w	r2, r2, r3
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	fbb2 f3f3 	udiv	r3, r2, r3
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
 800267e:	e004      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	4a0c      	ldr	r2, [pc, #48]	; (80026b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002684:	fb02 f303 	mul.w	r3, r2, r3
 8002688:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	623b      	str	r3, [r7, #32]
      break;
 800268e:	e002      	b.n	8002696 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002690:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002692:	623b      	str	r3, [r7, #32]
      break;
 8002694:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002696:	6a3b      	ldr	r3, [r7, #32]
}
 8002698:	4618      	mov	r0, r3
 800269a:	3728      	adds	r7, #40	; 0x28
 800269c:	46bd      	mov	sp, r7
 800269e:	bc90      	pop	{r4, r7}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	08006ab0 	.word	0x08006ab0
 80026a8:	08006ac0 	.word	0x08006ac0
 80026ac:	40021000 	.word	0x40021000
 80026b0:	007a1200 	.word	0x007a1200
 80026b4:	003d0900 	.word	0x003d0900

080026b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026bc:	4b02      	ldr	r3, [pc, #8]	; (80026c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80026be:	681b      	ldr	r3, [r3, #0]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr
 80026c8:	20000000 	.word	0x20000000

080026cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026d0:	f7ff fff2 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 80026d4:	4601      	mov	r1, r0
 80026d6:	4b05      	ldr	r3, [pc, #20]	; (80026ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	4a03      	ldr	r2, [pc, #12]	; (80026f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026e2:	5cd3      	ldrb	r3, [r2, r3]
 80026e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40021000 	.word	0x40021000
 80026f0:	08006bb4 	.word	0x08006bb4

080026f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026f8:	f7ff ffde 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 80026fc:	4601      	mov	r1, r0
 80026fe:	4b05      	ldr	r3, [pc, #20]	; (8002714 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	0adb      	lsrs	r3, r3, #11
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	4a03      	ldr	r2, [pc, #12]	; (8002718 <HAL_RCC_GetPCLK2Freq+0x24>)
 800270a:	5cd3      	ldrb	r3, [r2, r3]
 800270c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002710:	4618      	mov	r0, r3
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40021000 	.word	0x40021000
 8002718:	08006bb4 	.word	0x08006bb4

0800271c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	220f      	movs	r2, #15
 800272a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800272c:	4b11      	ldr	r3, [pc, #68]	; (8002774 <HAL_RCC_GetClockConfig+0x58>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 0203 	and.w	r2, r3, #3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002738:	4b0e      	ldr	r3, [pc, #56]	; (8002774 <HAL_RCC_GetClockConfig+0x58>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_RCC_GetClockConfig+0x58>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002750:	4b08      	ldr	r3, [pc, #32]	; (8002774 <HAL_RCC_GetClockConfig+0x58>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	08db      	lsrs	r3, r3, #3
 8002756:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800275e:	4b06      	ldr	r3, [pc, #24]	; (8002778 <HAL_RCC_GetClockConfig+0x5c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0207 	and.w	r2, r3, #7
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr
 8002774:	40021000 	.word	0x40021000
 8002778:	40022000 	.word	0x40022000

0800277c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002784:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <RCC_Delay+0x34>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a0a      	ldr	r2, [pc, #40]	; (80027b4 <RCC_Delay+0x38>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	0a5b      	lsrs	r3, r3, #9
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	fb02 f303 	mul.w	r3, r2, r3
 8002796:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002798:	bf00      	nop
  }
  while (Delay --);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1e5a      	subs	r2, r3, #1
 800279e:	60fa      	str	r2, [r7, #12]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1f9      	bne.n	8002798 <RCC_Delay+0x1c>
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	20000000 	.word	0x20000000
 80027b4:	10624dd3 	.word	0x10624dd3

080027b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d07d      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80027d4:	2300      	movs	r3, #0
 80027d6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027d8:	4b4f      	ldr	r3, [pc, #316]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027da:	69db      	ldr	r3, [r3, #28]
 80027dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10d      	bne.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e4:	4b4c      	ldr	r3, [pc, #304]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	4a4b      	ldr	r2, [pc, #300]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027ee:	61d3      	str	r3, [r2, #28]
 80027f0:	4b49      	ldr	r3, [pc, #292]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027f8:	60bb      	str	r3, [r7, #8]
 80027fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027fc:	2301      	movs	r3, #1
 80027fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002800:	4b46      	ldr	r3, [pc, #280]	; (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002808:	2b00      	cmp	r3, #0
 800280a:	d118      	bne.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800280c:	4b43      	ldr	r3, [pc, #268]	; (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a42      	ldr	r2, [pc, #264]	; (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002812:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002816:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002818:	f7fe fcb0 	bl	800117c <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281e:	e008      	b.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002820:	f7fe fcac 	bl	800117c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b64      	cmp	r3, #100	; 0x64
 800282c:	d901      	bls.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e06d      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002832:	4b3a      	ldr	r3, [pc, #232]	; (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800283e:	4b36      	ldr	r3, [pc, #216]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002846:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d02e      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	429a      	cmp	r2, r3
 800285a:	d027      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800285c:	4b2e      	ldr	r3, [pc, #184]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002864:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002866:	4b2e      	ldr	r3, [pc, #184]	; (8002920 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002868:	2201      	movs	r2, #1
 800286a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800286c:	4b2c      	ldr	r3, [pc, #176]	; (8002920 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002872:	4a29      	ldr	r2, [pc, #164]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d014      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002882:	f7fe fc7b 	bl	800117c <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002888:	e00a      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288a:	f7fe fc77 	bl	800117c <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	f241 3288 	movw	r2, #5000	; 0x1388
 8002898:	4293      	cmp	r3, r2
 800289a:	d901      	bls.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e036      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a0:	4b1d      	ldr	r3, [pc, #116]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d0ee      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028ac:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	4917      	ldr	r1, [pc, #92]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028be:	7dfb      	ldrb	r3, [r7, #23]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d105      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028c4:	4b14      	ldr	r3, [pc, #80]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	4a13      	ldr	r2, [pc, #76]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d008      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028dc:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	490b      	ldr	r1, [pc, #44]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0310 	and.w	r3, r3, #16
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d008      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028fa:	4b07      	ldr	r3, [pc, #28]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	4904      	ldr	r1, [pc, #16]	; (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002908:	4313      	orrs	r3, r2
 800290a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	40007000 	.word	0x40007000
 8002920:	42420440 	.word	0x42420440

08002924 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b08d      	sub	sp, #52	; 0x34
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800292c:	4b55      	ldr	r3, [pc, #340]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800292e:	f107 040c 	add.w	r4, r7, #12
 8002932:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002934:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002938:	4b53      	ldr	r3, [pc, #332]	; (8002a88 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	627b      	str	r3, [r7, #36]	; 0x24
 8002942:	2300      	movs	r3, #0
 8002944:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002946:	2300      	movs	r3, #0
 8002948:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800294a:	2300      	movs	r3, #0
 800294c:	61fb      	str	r3, [r7, #28]
 800294e:	2300      	movs	r3, #0
 8002950:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2b02      	cmp	r3, #2
 8002956:	d07f      	beq.n	8002a58 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8002958:	2b10      	cmp	r3, #16
 800295a:	d002      	beq.n	8002962 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 800295c:	2b01      	cmp	r3, #1
 800295e:	d048      	beq.n	80029f2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002960:	e08b      	b.n	8002a7a <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8002962:	4b4a      	ldr	r3, [pc, #296]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002968:	4b48      	ldr	r3, [pc, #288]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d07f      	beq.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	0c9b      	lsrs	r3, r3, #18
 8002978:	f003 030f 	and.w	r3, r3, #15
 800297c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002980:	4413      	add	r3, r2
 8002982:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002986:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d018      	beq.n	80029c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002992:	4b3e      	ldr	r3, [pc, #248]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	0c5b      	lsrs	r3, r3, #17
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80029a0:	4413      	add	r3, r2
 80029a2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00d      	beq.n	80029ce <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80029b2:	4a37      	ldr	r2, [pc, #220]	; (8002a90 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80029ba:	6a3b      	ldr	r3, [r7, #32]
 80029bc:	fb02 f303 	mul.w	r3, r2, r3
 80029c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029c2:	e004      	b.n	80029ce <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029c4:	6a3b      	ldr	r3, [r7, #32]
 80029c6:	4a33      	ldr	r2, [pc, #204]	; (8002a94 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80029c8:	fb02 f303 	mul.w	r3, r2, r3
 80029cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80029ce:	4b2f      	ldr	r3, [pc, #188]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029da:	d102      	bne.n	80029e2 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80029dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029de:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80029e0:	e048      	b.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80029e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4a2c      	ldr	r2, [pc, #176]	; (8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80029e8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ec:	085b      	lsrs	r3, r3, #1
 80029ee:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80029f0:	e040      	b.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80029f2:	4b26      	ldr	r3, [pc, #152]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a02:	d108      	bne.n	8002a16 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8002a0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a12:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a14:	e01f      	b.n	8002a56 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a20:	d109      	bne.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8002a22:	4b1a      	ldr	r3, [pc, #104]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8002a2e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002a32:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a34:	e00f      	b.n	8002a56 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a40:	d11a      	bne.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002a42:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d014      	beq.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8002a4e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002a52:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002a54:	e010      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002a56:	e00f      	b.n	8002a78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002a58:	f7ff fe4c 	bl	80026f4 <HAL_RCC_GetPCLK2Freq>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	0b9b      	lsrs	r3, r3, #14
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	3301      	adds	r3, #1
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a70:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002a72:	e002      	b.n	8002a7a <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002a74:	bf00      	nop
 8002a76:	e000      	b.n	8002a7a <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002a78:	bf00      	nop
    }
  }
  return (frequency);
 8002a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3734      	adds	r7, #52	; 0x34
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd90      	pop	{r4, r7, pc}
 8002a84:	08006ac4 	.word	0x08006ac4
 8002a88:	08006ad4 	.word	0x08006ad4
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	007a1200 	.word	0x007a1200
 8002a94:	003d0900 	.word	0x003d0900
 8002a98:	aaaaaaab 	.word	0xaaaaaaab

08002a9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e041      	b.n	8002b32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d106      	bne.n	8002ac8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f839 	bl	8002b3a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2202      	movs	r2, #2
 8002acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3304      	adds	r3, #4
 8002ad8:	4619      	mov	r1, r3
 8002ada:	4610      	mov	r0, r2
 8002adc:	f000 f9b4 	bl	8002e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr

08002b4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d001      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e03a      	b.n	8002bda <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2202      	movs	r2, #2
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68da      	ldr	r2, [r3, #12]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f042 0201 	orr.w	r2, r2, #1
 8002b7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a18      	ldr	r2, [pc, #96]	; (8002be4 <HAL_TIM_Base_Start_IT+0x98>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d00e      	beq.n	8002ba4 <HAL_TIM_Base_Start_IT+0x58>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b8e:	d009      	beq.n	8002ba4 <HAL_TIM_Base_Start_IT+0x58>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a14      	ldr	r2, [pc, #80]	; (8002be8 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d004      	beq.n	8002ba4 <HAL_TIM_Base_Start_IT+0x58>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a13      	ldr	r2, [pc, #76]	; (8002bec <HAL_TIM_Base_Start_IT+0xa0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d111      	bne.n	8002bc8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b06      	cmp	r3, #6
 8002bb4:	d010      	beq.n	8002bd8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f042 0201 	orr.w	r2, r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bc6:	e007      	b.n	8002bd8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0201 	orr.w	r2, r2, #1
 8002bd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3714      	adds	r7, #20
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr
 8002be4:	40012c00 	.word	0x40012c00
 8002be8:	40000400 	.word	0x40000400
 8002bec:	40000800 	.word	0x40000800

08002bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d122      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d11b      	bne.n	8002c4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0202 	mvn.w	r2, #2
 8002c1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f000 f8ed 	bl	8002e12 <HAL_TIM_IC_CaptureCallback>
 8002c38:	e005      	b.n	8002c46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 f8e0 	bl	8002e00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 f8ef 	bl	8002e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d122      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b04      	cmp	r3, #4
 8002c66:	d11b      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f06f 0204 	mvn.w	r2, #4
 8002c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2202      	movs	r2, #2
 8002c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d003      	beq.n	8002c8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 f8c3 	bl	8002e12 <HAL_TIM_IC_CaptureCallback>
 8002c8c:	e005      	b.n	8002c9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 f8b6 	bl	8002e00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f8c5 	bl	8002e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	f003 0308 	and.w	r3, r3, #8
 8002caa:	2b08      	cmp	r3, #8
 8002cac:	d122      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	f003 0308 	and.w	r3, r3, #8
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	d11b      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f06f 0208 	mvn.w	r2, #8
 8002cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2204      	movs	r2, #4
 8002cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f899 	bl	8002e12 <HAL_TIM_IC_CaptureCallback>
 8002ce0:	e005      	b.n	8002cee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 f88c 	bl	8002e00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f89b 	bl	8002e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	2b10      	cmp	r3, #16
 8002d00:	d122      	bne.n	8002d48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b10      	cmp	r3, #16
 8002d0e:	d11b      	bne.n	8002d48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f06f 0210 	mvn.w	r2, #16
 8002d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2208      	movs	r2, #8
 8002d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f86f 	bl	8002e12 <HAL_TIM_IC_CaptureCallback>
 8002d34:	e005      	b.n	8002d42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f862 	bl	8002e00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 f871 	bl	8002e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d10e      	bne.n	8002d74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d107      	bne.n	8002d74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f06f 0201 	mvn.w	r2, #1
 8002d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7fd fce2 	bl	8000738 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d7e:	2b80      	cmp	r3, #128	; 0x80
 8002d80:	d10e      	bne.n	8002da0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d8c:	2b80      	cmp	r3, #128	; 0x80
 8002d8e:	d107      	bne.n	8002da0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f8bf 	bl	8002f1e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002daa:	2b40      	cmp	r3, #64	; 0x40
 8002dac:	d10e      	bne.n	8002dcc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db8:	2b40      	cmp	r3, #64	; 0x40
 8002dba:	d107      	bne.n	8002dcc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f835 	bl	8002e36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	f003 0320 	and.w	r3, r3, #32
 8002dd6:	2b20      	cmp	r3, #32
 8002dd8:	d10e      	bne.n	8002df8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	f003 0320 	and.w	r3, r3, #32
 8002de4:	2b20      	cmp	r3, #32
 8002de6:	d107      	bne.n	8002df8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f06f 0220 	mvn.w	r2, #32
 8002df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 f88a 	bl	8002f0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002df8:	bf00      	nop
 8002dfa:	3708      	adds	r7, #8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr

08002e12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr

08002e24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bc80      	pop	{r7}
 8002e34:	4770      	bx	lr

08002e36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr

08002e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a29      	ldr	r2, [pc, #164]	; (8002f00 <TIM_Base_SetConfig+0xb8>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00b      	beq.n	8002e78 <TIM_Base_SetConfig+0x30>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e66:	d007      	beq.n	8002e78 <TIM_Base_SetConfig+0x30>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a26      	ldr	r2, [pc, #152]	; (8002f04 <TIM_Base_SetConfig+0xbc>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d003      	beq.n	8002e78 <TIM_Base_SetConfig+0x30>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a25      	ldr	r2, [pc, #148]	; (8002f08 <TIM_Base_SetConfig+0xc0>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d108      	bne.n	8002e8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a1c      	ldr	r2, [pc, #112]	; (8002f00 <TIM_Base_SetConfig+0xb8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d00b      	beq.n	8002eaa <TIM_Base_SetConfig+0x62>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e98:	d007      	beq.n	8002eaa <TIM_Base_SetConfig+0x62>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a19      	ldr	r2, [pc, #100]	; (8002f04 <TIM_Base_SetConfig+0xbc>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d003      	beq.n	8002eaa <TIM_Base_SetConfig+0x62>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a18      	ldr	r2, [pc, #96]	; (8002f08 <TIM_Base_SetConfig+0xc0>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d108      	bne.n	8002ebc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a07      	ldr	r2, [pc, #28]	; (8002f00 <TIM_Base_SetConfig+0xb8>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d103      	bne.n	8002ef0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	691a      	ldr	r2, [r3, #16]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	615a      	str	r2, [r3, #20]
}
 8002ef6:	bf00      	nop
 8002ef8:	3714      	adds	r7, #20
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr
 8002f00:	40012c00 	.word	0x40012c00
 8002f04:	40000400 	.word	0x40000400
 8002f08:	40000800 	.word	0x40000800

08002f0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr

08002f1e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr

08002f30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e03f      	b.n	8002fc2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7fd fc74 	bl	8000844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2224      	movs	r2, #36	; 0x24
 8002f60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68da      	ldr	r2, [r3, #12]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 f9a3 	bl	80032c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	691a      	ldr	r2, [r3, #16]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695a      	ldr	r2, [r3, #20]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68da      	ldr	r2, [r3, #12]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b08a      	sub	sp, #40	; 0x28
 8002fce:	af02      	add	r7, sp, #8
 8002fd0:	60f8      	str	r0, [r7, #12]
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	603b      	str	r3, [r7, #0]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b20      	cmp	r3, #32
 8002fe8:	d17c      	bne.n	80030e4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d002      	beq.n	8002ff6 <HAL_UART_Transmit+0x2c>
 8002ff0:	88fb      	ldrh	r3, [r7, #6]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e075      	b.n	80030e6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003000:	2b01      	cmp	r3, #1
 8003002:	d101      	bne.n	8003008 <HAL_UART_Transmit+0x3e>
 8003004:	2302      	movs	r3, #2
 8003006:	e06e      	b.n	80030e6 <HAL_UART_Transmit+0x11c>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2200      	movs	r2, #0
 8003014:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2221      	movs	r2, #33	; 0x21
 800301a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800301e:	f7fe f8ad 	bl	800117c <HAL_GetTick>
 8003022:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	88fa      	ldrh	r2, [r7, #6]
 8003028:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	88fa      	ldrh	r2, [r7, #6]
 800302e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003038:	d108      	bne.n	800304c <HAL_UART_Transmit+0x82>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d104      	bne.n	800304c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003042:	2300      	movs	r3, #0
 8003044:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	61bb      	str	r3, [r7, #24]
 800304a:	e003      	b.n	8003054 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003050:	2300      	movs	r3, #0
 8003052:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800305c:	e02a      	b.n	80030b4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	9300      	str	r3, [sp, #0]
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2200      	movs	r2, #0
 8003066:	2180      	movs	r1, #128	; 0x80
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f000 f8df 	bl	800322c <UART_WaitOnFlagUntilTimeout>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e036      	b.n	80030e6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10b      	bne.n	8003096 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	881b      	ldrh	r3, [r3, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800308c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	3302      	adds	r3, #2
 8003092:	61bb      	str	r3, [r7, #24]
 8003094:	e007      	b.n	80030a6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	781a      	ldrb	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	3301      	adds	r3, #1
 80030a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	3b01      	subs	r3, #1
 80030ae:	b29a      	uxth	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1cf      	bne.n	800305e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2200      	movs	r2, #0
 80030c6:	2140      	movs	r1, #64	; 0x40
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f000 f8af 	bl	800322c <UART_WaitOnFlagUntilTimeout>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e006      	b.n	80030e6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	e000      	b.n	80030e6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80030e4:	2302      	movs	r3, #2
  }
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3720      	adds	r7, #32
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b08a      	sub	sp, #40	; 0x28
 80030f2:	af02      	add	r7, sp, #8
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	603b      	str	r3, [r7, #0]
 80030fa:	4613      	mov	r3, r2
 80030fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b20      	cmp	r3, #32
 800310c:	f040 8089 	bne.w	8003222 <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d002      	beq.n	800311c <HAL_UART_Receive+0x2e>
 8003116:	88fb      	ldrh	r3, [r7, #6]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e081      	b.n	8003224 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003126:	2b01      	cmp	r3, #1
 8003128:	d101      	bne.n	800312e <HAL_UART_Receive+0x40>
 800312a:	2302      	movs	r3, #2
 800312c:	e07a      	b.n	8003224 <HAL_UART_Receive+0x136>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2222      	movs	r2, #34	; 0x22
 8003140:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003144:	f7fe f81a 	bl	800117c <HAL_GetTick>
 8003148:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	88fa      	ldrh	r2, [r7, #6]
 800314e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	88fa      	ldrh	r2, [r7, #6]
 8003154:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800315e:	d108      	bne.n	8003172 <HAL_UART_Receive+0x84>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d104      	bne.n	8003172 <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 8003168:	2300      	movs	r3, #0
 800316a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	61bb      	str	r3, [r7, #24]
 8003170:	e003      	b.n	800317a <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003176:	2300      	movs	r3, #0
 8003178:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003182:	e043      	b.n	800320c <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	2200      	movs	r2, #0
 800318c:	2120      	movs	r1, #32
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f000 f84c 	bl	800322c <UART_WaitOnFlagUntilTimeout>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e042      	b.n	8003224 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10c      	bne.n	80031be <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	3302      	adds	r3, #2
 80031ba:	61bb      	str	r3, [r7, #24]
 80031bc:	e01f      	b.n	80031fe <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031c6:	d007      	beq.n	80031d8 <HAL_UART_Receive+0xea>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d10a      	bne.n	80031e6 <HAL_UART_Receive+0xf8>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d106      	bne.n	80031e6 <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	701a      	strb	r2, [r3, #0]
 80031e4:	e008      	b.n	80031f8 <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	3301      	adds	r3, #1
 80031fc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003202:	b29b      	uxth	r3, r3
 8003204:	3b01      	subs	r3, #1
 8003206:	b29a      	uxth	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003210:	b29b      	uxth	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1b6      	bne.n	8003184 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2220      	movs	r2, #32
 800321a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800321e:	2300      	movs	r3, #0
 8003220:	e000      	b.n	8003224 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003222:	2302      	movs	r3, #2
  }
}
 8003224:	4618      	mov	r0, r3
 8003226:	3720      	adds	r7, #32
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	603b      	str	r3, [r7, #0]
 8003238:	4613      	mov	r3, r2
 800323a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800323c:	e02c      	b.n	8003298 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003244:	d028      	beq.n	8003298 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d007      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x30>
 800324c:	f7fd ff96 	bl	800117c <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	429a      	cmp	r2, r3
 800325a:	d21d      	bcs.n	8003298 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800326a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695a      	ldr	r2, [r3, #20]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 0201 	bic.w	r2, r2, #1
 800327a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e00f      	b.n	80032b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	4013      	ands	r3, r2
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	bf0c      	ite	eq
 80032a8:	2301      	moveq	r3, #1
 80032aa:	2300      	movne	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	461a      	mov	r2, r3
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d0c3      	beq.n	800323e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689a      	ldr	r2, [r3, #8]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80032fa:	f023 030c 	bic.w	r3, r3, #12
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6812      	ldr	r2, [r2, #0]
 8003302:	68b9      	ldr	r1, [r7, #8]
 8003304:	430b      	orrs	r3, r1
 8003306:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	699a      	ldr	r2, [r3, #24]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a2c      	ldr	r2, [pc, #176]	; (80033d4 <UART_SetConfig+0x114>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d103      	bne.n	8003330 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003328:	f7ff f9e4 	bl	80026f4 <HAL_RCC_GetPCLK2Freq>
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	e002      	b.n	8003336 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003330:	f7ff f9cc 	bl	80026cc <HAL_RCC_GetPCLK1Freq>
 8003334:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	4613      	mov	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4413      	add	r3, r2
 800333e:	009a      	lsls	r2, r3, #2
 8003340:	441a      	add	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	fbb2 f3f3 	udiv	r3, r2, r3
 800334c:	4a22      	ldr	r2, [pc, #136]	; (80033d8 <UART_SetConfig+0x118>)
 800334e:	fba2 2303 	umull	r2, r3, r2, r3
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	0119      	lsls	r1, r3, #4
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	4613      	mov	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	009a      	lsls	r2, r3, #2
 8003360:	441a      	add	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	fbb2 f2f3 	udiv	r2, r2, r3
 800336c:	4b1a      	ldr	r3, [pc, #104]	; (80033d8 <UART_SetConfig+0x118>)
 800336e:	fba3 0302 	umull	r0, r3, r3, r2
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	2064      	movs	r0, #100	; 0x64
 8003376:	fb00 f303 	mul.w	r3, r0, r3
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	3332      	adds	r3, #50	; 0x32
 8003380:	4a15      	ldr	r2, [pc, #84]	; (80033d8 <UART_SetConfig+0x118>)
 8003382:	fba2 2303 	umull	r2, r3, r2, r3
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800338c:	4419      	add	r1, r3
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	4613      	mov	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	4413      	add	r3, r2
 8003396:	009a      	lsls	r2, r3, #2
 8003398:	441a      	add	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80033a4:	4b0c      	ldr	r3, [pc, #48]	; (80033d8 <UART_SetConfig+0x118>)
 80033a6:	fba3 0302 	umull	r0, r3, r3, r2
 80033aa:	095b      	lsrs	r3, r3, #5
 80033ac:	2064      	movs	r0, #100	; 0x64
 80033ae:	fb00 f303 	mul.w	r3, r0, r3
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	3332      	adds	r3, #50	; 0x32
 80033b8:	4a07      	ldr	r2, [pc, #28]	; (80033d8 <UART_SetConfig+0x118>)
 80033ba:	fba2 2303 	umull	r2, r3, r2, r3
 80033be:	095b      	lsrs	r3, r3, #5
 80033c0:	f003 020f 	and.w	r2, r3, #15
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	440a      	add	r2, r1
 80033ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80033cc:	bf00      	nop
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40013800 	.word	0x40013800
 80033d8:	51eb851f 	.word	0x51eb851f

080033dc <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033e2:	f3ef 8305 	mrs	r3, IPSR
 80033e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80033e8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10f      	bne.n	800340e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033ee:	f3ef 8310 	mrs	r3, PRIMASK
 80033f2:	607b      	str	r3, [r7, #4]
  return(result);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d109      	bne.n	800340e <osKernelInitialize+0x32>
 80033fa:	4b10      	ldr	r3, [pc, #64]	; (800343c <osKernelInitialize+0x60>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d109      	bne.n	8003416 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003402:	f3ef 8311 	mrs	r3, BASEPRI
 8003406:	603b      	str	r3, [r7, #0]
  return(result);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800340e:	f06f 0305 	mvn.w	r3, #5
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	e00c      	b.n	8003430 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003416:	4b09      	ldr	r3, [pc, #36]	; (800343c <osKernelInitialize+0x60>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d105      	bne.n	800342a <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800341e:	4b07      	ldr	r3, [pc, #28]	; (800343c <osKernelInitialize+0x60>)
 8003420:	2201      	movs	r2, #1
 8003422:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	e002      	b.n	8003430 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800342a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800342e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003430:	68fb      	ldr	r3, [r7, #12]
}
 8003432:	4618      	mov	r0, r3
 8003434:	3714      	adds	r7, #20
 8003436:	46bd      	mov	sp, r7
 8003438:	bc80      	pop	{r7}
 800343a:	4770      	bx	lr
 800343c:	20000094 	.word	0x20000094

08003440 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003446:	f3ef 8305 	mrs	r3, IPSR
 800344a:	60bb      	str	r3, [r7, #8]
  return(result);
 800344c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10f      	bne.n	8003472 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003452:	f3ef 8310 	mrs	r3, PRIMASK
 8003456:	607b      	str	r3, [r7, #4]
  return(result);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d109      	bne.n	8003472 <osKernelStart+0x32>
 800345e:	4b11      	ldr	r3, [pc, #68]	; (80034a4 <osKernelStart+0x64>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d109      	bne.n	800347a <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003466:	f3ef 8311 	mrs	r3, BASEPRI
 800346a:	603b      	str	r3, [r7, #0]
  return(result);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <osKernelStart+0x3a>
    stat = osErrorISR;
 8003472:	f06f 0305 	mvn.w	r3, #5
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	e00e      	b.n	8003498 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <osKernelStart+0x64>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d107      	bne.n	8003492 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8003482:	4b08      	ldr	r3, [pc, #32]	; (80034a4 <osKernelStart+0x64>)
 8003484:	2202      	movs	r2, #2
 8003486:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003488:	f001 fa8a 	bl	80049a0 <vTaskStartScheduler>
      stat = osOK;
 800348c:	2300      	movs	r3, #0
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	e002      	b.n	8003498 <osKernelStart+0x58>
    } else {
      stat = osError;
 8003492:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003496:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003498:	68fb      	ldr	r3, [r7, #12]
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	20000094 	.word	0x20000094

080034a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b092      	sub	sp, #72	; 0x48
 80034ac:	af04      	add	r7, sp, #16
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034b8:	f3ef 8305 	mrs	r3, IPSR
 80034bc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80034be:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f040 8094 	bne.w	80035ee <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c6:	f3ef 8310 	mrs	r3, PRIMASK
 80034ca:	623b      	str	r3, [r7, #32]
  return(result);
 80034cc:	6a3b      	ldr	r3, [r7, #32]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 808d 	bne.w	80035ee <osThreadNew+0x146>
 80034d4:	4b48      	ldr	r3, [pc, #288]	; (80035f8 <osThreadNew+0x150>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d106      	bne.n	80034ea <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80034dc:	f3ef 8311 	mrs	r3, BASEPRI
 80034e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f040 8082 	bne.w	80035ee <osThreadNew+0x146>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d07e      	beq.n	80035ee <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80034f0:	2380      	movs	r3, #128	; 0x80
 80034f2:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80034f4:	2318      	movs	r3, #24
 80034f6:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 80034f8:	2300      	movs	r3, #0
 80034fa:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80034fc:	f107 031b 	add.w	r3, r7, #27
 8003500:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8003502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003506:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d045      	beq.n	800359a <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d002      	beq.n	800351c <osThreadNew+0x74>
        name = attr->name;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d002      	beq.n	800352a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800352a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <osThreadNew+0x9a>
 8003530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003532:	2b38      	cmp	r3, #56	; 0x38
 8003534:	d805      	bhi.n	8003542 <osThreadNew+0x9a>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <osThreadNew+0x9e>
        return (NULL);
 8003542:	2300      	movs	r3, #0
 8003544:	e054      	b.n	80035f0 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	089b      	lsrs	r3, r3, #2
 8003554:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00e      	beq.n	800357c <osThreadNew+0xd4>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	2b5b      	cmp	r3, #91	; 0x5b
 8003564:	d90a      	bls.n	800357c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800356a:	2b00      	cmp	r3, #0
 800356c:	d006      	beq.n	800357c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <osThreadNew+0xd4>
        mem = 1;
 8003576:	2301      	movs	r3, #1
 8003578:	62bb      	str	r3, [r7, #40]	; 0x28
 800357a:	e010      	b.n	800359e <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d10c      	bne.n	800359e <osThreadNew+0xf6>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d108      	bne.n	800359e <osThreadNew+0xf6>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d104      	bne.n	800359e <osThreadNew+0xf6>
          mem = 0;
 8003594:	2300      	movs	r3, #0
 8003596:	62bb      	str	r3, [r7, #40]	; 0x28
 8003598:	e001      	b.n	800359e <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800359a:	2300      	movs	r3, #0
 800359c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800359e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d110      	bne.n	80035c6 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80035ac:	9202      	str	r2, [sp, #8]
 80035ae:	9301      	str	r3, [sp, #4]
 80035b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f001 f828 	bl	8004610 <xTaskCreateStatic>
 80035c0:	4603      	mov	r3, r0
 80035c2:	617b      	str	r3, [r7, #20]
 80035c4:	e013      	b.n	80035ee <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80035c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d110      	bne.n	80035ee <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80035cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	f107 0314 	add.w	r3, r7, #20
 80035d4:	9301      	str	r3, [sp, #4]
 80035d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f001 f86f 	bl	80046c2 <xTaskCreate>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d001      	beq.n	80035ee <osThreadNew+0x146>
          hTask = NULL;
 80035ea:	2300      	movs	r3, #0
 80035ec:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80035ee:	697b      	ldr	r3, [r7, #20]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3738      	adds	r7, #56	; 0x38
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	20000094 	.word	0x20000094

080035fc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003604:	f3ef 8305 	mrs	r3, IPSR
 8003608:	613b      	str	r3, [r7, #16]
  return(result);
 800360a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10f      	bne.n	8003630 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003610:	f3ef 8310 	mrs	r3, PRIMASK
 8003614:	60fb      	str	r3, [r7, #12]
  return(result);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d109      	bne.n	8003630 <osDelay+0x34>
 800361c:	4b0d      	ldr	r3, [pc, #52]	; (8003654 <osDelay+0x58>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b02      	cmp	r3, #2
 8003622:	d109      	bne.n	8003638 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003624:	f3ef 8311 	mrs	r3, BASEPRI
 8003628:	60bb      	str	r3, [r7, #8]
  return(result);
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <osDelay+0x3c>
    stat = osErrorISR;
 8003630:	f06f 0305 	mvn.w	r3, #5
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	e007      	b.n	8003648 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003638:	2300      	movs	r3, #0
 800363a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d002      	beq.n	8003648 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f001 f978 	bl	8004938 <vTaskDelay>
    }
  }

  return (stat);
 8003648:	697b      	ldr	r3, [r7, #20]
}
 800364a:	4618      	mov	r0, r3
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	20000094 	.word	0x20000094

08003658 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003658:	b580      	push	{r7, lr}
 800365a:	b08c      	sub	sp, #48	; 0x30
 800365c:	af02      	add	r7, sp, #8
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003664:	2300      	movs	r3, #0
 8003666:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003668:	f3ef 8305 	mrs	r3, IPSR
 800366c:	61bb      	str	r3, [r7, #24]
  return(result);
 800366e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003670:	2b00      	cmp	r3, #0
 8003672:	d170      	bne.n	8003756 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003674:	f3ef 8310 	mrs	r3, PRIMASK
 8003678:	617b      	str	r3, [r7, #20]
  return(result);
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d16a      	bne.n	8003756 <osMessageQueueNew+0xfe>
 8003680:	4b37      	ldr	r3, [pc, #220]	; (8003760 <osMessageQueueNew+0x108>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2b02      	cmp	r3, #2
 8003686:	d105      	bne.n	8003694 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003688:	f3ef 8311 	mrs	r3, BASEPRI
 800368c:	613b      	str	r3, [r7, #16]
  return(result);
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d160      	bne.n	8003756 <osMessageQueueNew+0xfe>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d05d      	beq.n	8003756 <osMessageQueueNew+0xfe>
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d05a      	beq.n	8003756 <osMessageQueueNew+0xfe>
    mem = -1;
 80036a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80036a4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d029      	beq.n	8003700 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d012      	beq.n	80036da <osMessageQueueNew+0x82>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b4f      	cmp	r3, #79	; 0x4f
 80036ba:	d90e      	bls.n	80036da <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	68b9      	ldr	r1, [r7, #8]
 80036cc:	fb01 f303 	mul.w	r3, r1, r3
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d302      	bcc.n	80036da <osMessageQueueNew+0x82>
        mem = 1;
 80036d4:	2301      	movs	r3, #1
 80036d6:	623b      	str	r3, [r7, #32]
 80036d8:	e014      	b.n	8003704 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d110      	bne.n	8003704 <osMessageQueueNew+0xac>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10c      	bne.n	8003704 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d108      	bne.n	8003704 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d104      	bne.n	8003704 <osMessageQueueNew+0xac>
          mem = 0;
 80036fa:	2300      	movs	r3, #0
 80036fc:	623b      	str	r3, [r7, #32]
 80036fe:	e001      	b.n	8003704 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003704:	6a3b      	ldr	r3, [r7, #32]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d10c      	bne.n	8003724 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	691a      	ldr	r2, [r3, #16]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6899      	ldr	r1, [r3, #8]
 8003712:	2300      	movs	r3, #0
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	460b      	mov	r3, r1
 8003718:	68b9      	ldr	r1, [r7, #8]
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f000 fa52 	bl	8003bc4 <xQueueGenericCreateStatic>
 8003720:	6278      	str	r0, [r7, #36]	; 0x24
 8003722:	e008      	b.n	8003736 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d105      	bne.n	8003736 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800372a:	2200      	movs	r2, #0
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 faba 	bl	8003ca8 <xQueueGenericCreate>
 8003734:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00c      	beq.n	8003756 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <osMessageQueueNew+0xf2>
        name = attr->name;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	61fb      	str	r3, [r7, #28]
 8003748:	e001      	b.n	800374e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800374a:	2300      	movs	r3, #0
 800374c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800374e:	69f9      	ldr	r1, [r7, #28]
 8003750:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003752:	f000 ff01 	bl	8004558 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003758:	4618      	mov	r0, r3
 800375a:	3728      	adds	r7, #40	; 0x28
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	20000094 	.word	0x20000094

08003764 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b08a      	sub	sp, #40	; 0x28
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	603b      	str	r3, [r7, #0]
 8003770:	4613      	mov	r3, r2
 8003772:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003778:	2300      	movs	r3, #0
 800377a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800377c:	f3ef 8305 	mrs	r3, IPSR
 8003780:	61fb      	str	r3, [r7, #28]
  return(result);
 8003782:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10f      	bne.n	80037a8 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003788:	f3ef 8310 	mrs	r3, PRIMASK
 800378c:	61bb      	str	r3, [r7, #24]
  return(result);
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d109      	bne.n	80037a8 <osMessageQueuePut+0x44>
 8003794:	4b2b      	ldr	r3, [pc, #172]	; (8003844 <osMessageQueuePut+0xe0>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b02      	cmp	r3, #2
 800379a:	d12e      	bne.n	80037fa <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800379c:	f3ef 8311 	mrs	r3, BASEPRI
 80037a0:	617b      	str	r3, [r7, #20]
  return(result);
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d028      	beq.n	80037fa <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80037a8:	6a3b      	ldr	r3, [r7, #32]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d005      	beq.n	80037ba <osMessageQueuePut+0x56>
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <osMessageQueuePut+0x56>
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d003      	beq.n	80037c2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80037ba:	f06f 0303 	mvn.w	r3, #3
 80037be:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80037c0:	e039      	b.n	8003836 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80037c2:	2300      	movs	r3, #0
 80037c4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80037c6:	f107 0210 	add.w	r2, r7, #16
 80037ca:	2300      	movs	r3, #0
 80037cc:	68b9      	ldr	r1, [r7, #8]
 80037ce:	6a38      	ldr	r0, [r7, #32]
 80037d0:	f000 fbc4 	bl	8003f5c <xQueueGenericSendFromISR>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d003      	beq.n	80037e2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80037da:	f06f 0302 	mvn.w	r3, #2
 80037de:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80037e0:	e029      	b.n	8003836 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d026      	beq.n	8003836 <osMessageQueuePut+0xd2>
 80037e8:	4b17      	ldr	r3, [pc, #92]	; (8003848 <osMessageQueuePut+0xe4>)
 80037ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	f3bf 8f4f 	dsb	sy
 80037f4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80037f8:	e01d      	b.n	8003836 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d002      	beq.n	8003806 <osMessageQueuePut+0xa2>
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d103      	bne.n	800380e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8003806:	f06f 0303 	mvn.w	r3, #3
 800380a:	627b      	str	r3, [r7, #36]	; 0x24
 800380c:	e014      	b.n	8003838 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800380e:	2300      	movs	r3, #0
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	6a38      	ldr	r0, [r7, #32]
 8003816:	f000 faa7 	bl	8003d68 <xQueueGenericSend>
 800381a:	4603      	mov	r3, r0
 800381c:	2b01      	cmp	r3, #1
 800381e:	d00b      	beq.n	8003838 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8003826:	f06f 0301 	mvn.w	r3, #1
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
 800382c:	e004      	b.n	8003838 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800382e:	f06f 0302 	mvn.w	r3, #2
 8003832:	627b      	str	r3, [r7, #36]	; 0x24
 8003834:	e000      	b.n	8003838 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003836:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8003838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800383a:	4618      	mov	r0, r3
 800383c:	3728      	adds	r7, #40	; 0x28
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000094 	.word	0x20000094
 8003848:	e000ed04 	.word	0xe000ed04

0800384c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800384c:	b580      	push	{r7, lr}
 800384e:	b08a      	sub	sp, #40	; 0x28
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
 8003858:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800385e:	2300      	movs	r3, #0
 8003860:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003862:	f3ef 8305 	mrs	r3, IPSR
 8003866:	61fb      	str	r3, [r7, #28]
  return(result);
 8003868:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10f      	bne.n	800388e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800386e:	f3ef 8310 	mrs	r3, PRIMASK
 8003872:	61bb      	str	r3, [r7, #24]
  return(result);
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d109      	bne.n	800388e <osMessageQueueGet+0x42>
 800387a:	4b2b      	ldr	r3, [pc, #172]	; (8003928 <osMessageQueueGet+0xdc>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2b02      	cmp	r3, #2
 8003880:	d12e      	bne.n	80038e0 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003882:	f3ef 8311 	mrs	r3, BASEPRI
 8003886:	617b      	str	r3, [r7, #20]
  return(result);
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d028      	beq.n	80038e0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d005      	beq.n	80038a0 <osMessageQueueGet+0x54>
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <osMessageQueueGet+0x54>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d003      	beq.n	80038a8 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80038a0:	f06f 0303 	mvn.w	r3, #3
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80038a6:	e038      	b.n	800391a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80038a8:	2300      	movs	r3, #0
 80038aa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80038ac:	f107 0310 	add.w	r3, r7, #16
 80038b0:	461a      	mov	r2, r3
 80038b2:	68b9      	ldr	r1, [r7, #8]
 80038b4:	6a38      	ldr	r0, [r7, #32]
 80038b6:	f000 fcc1 	bl	800423c <xQueueReceiveFromISR>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d003      	beq.n	80038c8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80038c0:	f06f 0302 	mvn.w	r3, #2
 80038c4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80038c6:	e028      	b.n	800391a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d025      	beq.n	800391a <osMessageQueueGet+0xce>
 80038ce:	4b17      	ldr	r3, [pc, #92]	; (800392c <osMessageQueueGet+0xe0>)
 80038d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	f3bf 8f4f 	dsb	sy
 80038da:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80038de:	e01c      	b.n	800391a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d002      	beq.n	80038ec <osMessageQueueGet+0xa0>
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d103      	bne.n	80038f4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80038ec:	f06f 0303 	mvn.w	r3, #3
 80038f0:	627b      	str	r3, [r7, #36]	; 0x24
 80038f2:	e013      	b.n	800391c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	68b9      	ldr	r1, [r7, #8]
 80038f8:	6a38      	ldr	r0, [r7, #32]
 80038fa:	f000 fbc3 	bl	8004084 <xQueueReceive>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b01      	cmp	r3, #1
 8003902:	d00b      	beq.n	800391c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800390a:	f06f 0301 	mvn.w	r3, #1
 800390e:	627b      	str	r3, [r7, #36]	; 0x24
 8003910:	e004      	b.n	800391c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8003912:	f06f 0302 	mvn.w	r3, #2
 8003916:	627b      	str	r3, [r7, #36]	; 0x24
 8003918:	e000      	b.n	800391c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800391a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800391e:	4618      	mov	r0, r3
 8003920:	3728      	adds	r7, #40	; 0x28
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20000094 	.word	0x20000094
 800392c:	e000ed04 	.word	0xe000ed04

08003930 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	4a06      	ldr	r2, [pc, #24]	; (8003958 <vApplicationGetIdleTaskMemory+0x28>)
 8003940:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	4a05      	ldr	r2, [pc, #20]	; (800395c <vApplicationGetIdleTaskMemory+0x2c>)
 8003946:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2280      	movs	r2, #128	; 0x80
 800394c:	601a      	str	r2, [r3, #0]
}
 800394e:	bf00      	nop
 8003950:	3714      	adds	r7, #20
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr
 8003958:	20000098 	.word	0x20000098
 800395c:	200000f4 	.word	0x200000f4

08003960 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	4a07      	ldr	r2, [pc, #28]	; (800398c <vApplicationGetTimerTaskMemory+0x2c>)
 8003970:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4a06      	ldr	r2, [pc, #24]	; (8003990 <vApplicationGetTimerTaskMemory+0x30>)
 8003976:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800397e:	601a      	str	r2, [r3, #0]
}
 8003980:	bf00      	nop
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	bc80      	pop	{r7}
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	200002f4 	.word	0x200002f4
 8003990:	20000350 	.word	0x20000350

08003994 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f103 0208 	add.w	r2, r3, #8
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80039ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f103 0208 	add.w	r2, r3, #8
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f103 0208 	add.w	r2, r3, #8
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bc80      	pop	{r7}
 80039d0:	4770      	bx	lr

080039d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80039d2:	b480      	push	{r7}
 80039d4:	b083      	sub	sp, #12
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc80      	pop	{r7}
 80039e8:	4770      	bx	lr

080039ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039ea:	b480      	push	{r7}
 80039ec:	b085      	sub	sp, #20
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
 80039f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	601a      	str	r2, [r3, #0]
}
 8003a26:	bf00      	nop
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bc80      	pop	{r7}
 8003a2e:	4770      	bx	lr

08003a30 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a46:	d103      	bne.n	8003a50 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	e00c      	b.n	8003a6a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	3308      	adds	r3, #8
 8003a54:	60fb      	str	r3, [r7, #12]
 8003a56:	e002      	b.n	8003a5e <vListInsert+0x2e>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	60fb      	str	r3, [r7, #12]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68ba      	ldr	r2, [r7, #8]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d2f6      	bcs.n	8003a58 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	1c5a      	adds	r2, r3, #1
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	601a      	str	r2, [r3, #0]
}
 8003a96:	bf00      	nop
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bc80      	pop	{r7}
 8003a9e:	4770      	bx	lr

08003aa0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6892      	ldr	r2, [r2, #8]
 8003ab6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6852      	ldr	r2, [r2, #4]
 8003ac0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d103      	bne.n	8003ad4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	1e5a      	subs	r2, r3, #1
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bc80      	pop	{r7}
 8003af0:	4770      	bx	lr
	...

08003af4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d109      	bne.n	8003b1c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0c:	f383 8811 	msr	BASEPRI, r3
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	60bb      	str	r3, [r7, #8]
 8003b1a:	e7fe      	b.n	8003b1a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003b1c:	f002 f854 	bl	8005bc8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b28:	68f9      	ldr	r1, [r7, #12]
 8003b2a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003b2c:	fb01 f303 	mul.w	r3, r1, r3
 8003b30:	441a      	add	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	68f9      	ldr	r1, [r7, #12]
 8003b50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003b52:	fb01 f303 	mul.w	r3, r1, r3
 8003b56:	441a      	add	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	22ff      	movs	r2, #255	; 0xff
 8003b60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	22ff      	movs	r2, #255	; 0xff
 8003b68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d114      	bne.n	8003b9c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d01a      	beq.n	8003bb0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	3310      	adds	r3, #16
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f001 f992 	bl	8004ea8 <xTaskRemoveFromEventList>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d012      	beq.n	8003bb0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003b8a:	4b0d      	ldr	r3, [pc, #52]	; (8003bc0 <xQueueGenericReset+0xcc>)
 8003b8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b90:	601a      	str	r2, [r3, #0]
 8003b92:	f3bf 8f4f 	dsb	sy
 8003b96:	f3bf 8f6f 	isb	sy
 8003b9a:	e009      	b.n	8003bb0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	3310      	adds	r3, #16
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff fef7 	bl	8003994 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	3324      	adds	r3, #36	; 0x24
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff fef2 	bl	8003994 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003bb0:	f002 f838 	bl	8005c24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003bb4:	2301      	movs	r3, #1
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	e000ed04 	.word	0xe000ed04

08003bc4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b08e      	sub	sp, #56	; 0x38
 8003bc8:	af02      	add	r7, sp, #8
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
 8003bd0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d109      	bne.n	8003bec <xQueueGenericCreateStatic+0x28>
 8003bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bdc:	f383 8811 	msr	BASEPRI, r3
 8003be0:	f3bf 8f6f 	isb	sy
 8003be4:	f3bf 8f4f 	dsb	sy
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bea:	e7fe      	b.n	8003bea <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d109      	bne.n	8003c06 <xQueueGenericCreateStatic+0x42>
 8003bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf6:	f383 8811 	msr	BASEPRI, r3
 8003bfa:	f3bf 8f6f 	isb	sy
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	627b      	str	r3, [r7, #36]	; 0x24
 8003c04:	e7fe      	b.n	8003c04 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <xQueueGenericCreateStatic+0x4e>
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d001      	beq.n	8003c16 <xQueueGenericCreateStatic+0x52>
 8003c12:	2301      	movs	r3, #1
 8003c14:	e000      	b.n	8003c18 <xQueueGenericCreateStatic+0x54>
 8003c16:	2300      	movs	r3, #0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d109      	bne.n	8003c30 <xQueueGenericCreateStatic+0x6c>
 8003c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	623b      	str	r3, [r7, #32]
 8003c2e:	e7fe      	b.n	8003c2e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d102      	bne.n	8003c3c <xQueueGenericCreateStatic+0x78>
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <xQueueGenericCreateStatic+0x7c>
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e000      	b.n	8003c42 <xQueueGenericCreateStatic+0x7e>
 8003c40:	2300      	movs	r3, #0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d109      	bne.n	8003c5a <xQueueGenericCreateStatic+0x96>
 8003c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4a:	f383 8811 	msr	BASEPRI, r3
 8003c4e:	f3bf 8f6f 	isb	sy
 8003c52:	f3bf 8f4f 	dsb	sy
 8003c56:	61fb      	str	r3, [r7, #28]
 8003c58:	e7fe      	b.n	8003c58 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003c5a:	2350      	movs	r3, #80	; 0x50
 8003c5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2b50      	cmp	r3, #80	; 0x50
 8003c62:	d009      	beq.n	8003c78 <xQueueGenericCreateStatic+0xb4>
 8003c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c68:	f383 8811 	msr	BASEPRI, r3
 8003c6c:	f3bf 8f6f 	isb	sy
 8003c70:	f3bf 8f4f 	dsb	sy
 8003c74:	61bb      	str	r3, [r7, #24]
 8003c76:	e7fe      	b.n	8003c76 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00d      	beq.n	8003c9e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c8a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	4613      	mov	r3, r2
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	68b9      	ldr	r1, [r7, #8]
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f842 	bl	8003d22 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3730      	adds	r7, #48	; 0x30
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08a      	sub	sp, #40	; 0x28
 8003cac:	af02      	add	r7, sp, #8
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d109      	bne.n	8003cd0 <xQueueGenericCreate+0x28>
 8003cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc0:	f383 8811 	msr	BASEPRI, r3
 8003cc4:	f3bf 8f6f 	isb	sy
 8003cc8:	f3bf 8f4f 	dsb	sy
 8003ccc:	613b      	str	r3, [r7, #16]
 8003cce:	e7fe      	b.n	8003cce <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d102      	bne.n	8003cdc <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61fb      	str	r3, [r7, #28]
 8003cda:	e004      	b.n	8003ce6 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	fb02 f303 	mul.w	r3, r2, r3
 8003ce4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	3350      	adds	r3, #80	; 0x50
 8003cea:	4618      	mov	r0, r3
 8003cec:	f002 f862 	bl	8005db4 <pvPortMalloc>
 8003cf0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00f      	beq.n	8003d18 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	3350      	adds	r3, #80	; 0x50
 8003cfc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d06:	79fa      	ldrb	r2, [r7, #7]
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	68b9      	ldr	r1, [r7, #8]
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 f805 	bl	8003d22 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003d18:	69bb      	ldr	r3, [r7, #24]
	}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3720      	adds	r7, #32
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b084      	sub	sp, #16
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	60f8      	str	r0, [r7, #12]
 8003d2a:	60b9      	str	r1, [r7, #8]
 8003d2c:	607a      	str	r2, [r7, #4]
 8003d2e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d103      	bne.n	8003d3e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	e002      	b.n	8003d44 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003d50:	2101      	movs	r1, #1
 8003d52:	69b8      	ldr	r0, [r7, #24]
 8003d54:	f7ff fece 	bl	8003af4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	78fa      	ldrb	r2, [r7, #3]
 8003d5c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003d60:	bf00      	nop
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b08e      	sub	sp, #56	; 0x38
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
 8003d74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003d76:	2300      	movs	r3, #0
 8003d78:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d109      	bne.n	8003d98 <xQueueGenericSend+0x30>
 8003d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d88:	f383 8811 	msr	BASEPRI, r3
 8003d8c:	f3bf 8f6f 	isb	sy
 8003d90:	f3bf 8f4f 	dsb	sy
 8003d94:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d96:	e7fe      	b.n	8003d96 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d103      	bne.n	8003da6 <xQueueGenericSend+0x3e>
 8003d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <xQueueGenericSend+0x42>
 8003da6:	2301      	movs	r3, #1
 8003da8:	e000      	b.n	8003dac <xQueueGenericSend+0x44>
 8003daa:	2300      	movs	r3, #0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d109      	bne.n	8003dc4 <xQueueGenericSend+0x5c>
 8003db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db4:	f383 8811 	msr	BASEPRI, r3
 8003db8:	f3bf 8f6f 	isb	sy
 8003dbc:	f3bf 8f4f 	dsb	sy
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc2:	e7fe      	b.n	8003dc2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d103      	bne.n	8003dd2 <xQueueGenericSend+0x6a>
 8003dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d101      	bne.n	8003dd6 <xQueueGenericSend+0x6e>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e000      	b.n	8003dd8 <xQueueGenericSend+0x70>
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d109      	bne.n	8003df0 <xQueueGenericSend+0x88>
 8003ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de0:	f383 8811 	msr	BASEPRI, r3
 8003de4:	f3bf 8f6f 	isb	sy
 8003de8:	f3bf 8f4f 	dsb	sy
 8003dec:	623b      	str	r3, [r7, #32]
 8003dee:	e7fe      	b.n	8003dee <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003df0:	f001 fa14 	bl	800521c <xTaskGetSchedulerState>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d102      	bne.n	8003e00 <xQueueGenericSend+0x98>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <xQueueGenericSend+0x9c>
 8003e00:	2301      	movs	r3, #1
 8003e02:	e000      	b.n	8003e06 <xQueueGenericSend+0x9e>
 8003e04:	2300      	movs	r3, #0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d109      	bne.n	8003e1e <xQueueGenericSend+0xb6>
 8003e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0e:	f383 8811 	msr	BASEPRI, r3
 8003e12:	f3bf 8f6f 	isb	sy
 8003e16:	f3bf 8f4f 	dsb	sy
 8003e1a:	61fb      	str	r3, [r7, #28]
 8003e1c:	e7fe      	b.n	8003e1c <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e1e:	f001 fed3 	bl	8005bc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d302      	bcc.n	8003e34 <xQueueGenericSend+0xcc>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d129      	bne.n	8003e88 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	68b9      	ldr	r1, [r7, #8]
 8003e38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e3a:	f000 fa7c 	bl	8004336 <prvCopyDataToQueue>
 8003e3e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d010      	beq.n	8003e6a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e4a:	3324      	adds	r3, #36	; 0x24
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f001 f82b 	bl	8004ea8 <xTaskRemoveFromEventList>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d013      	beq.n	8003e80 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e58:	4b3f      	ldr	r3, [pc, #252]	; (8003f58 <xQueueGenericSend+0x1f0>)
 8003e5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	f3bf 8f6f 	isb	sy
 8003e68:	e00a      	b.n	8003e80 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d007      	beq.n	8003e80 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003e70:	4b39      	ldr	r3, [pc, #228]	; (8003f58 <xQueueGenericSend+0x1f0>)
 8003e72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e76:	601a      	str	r2, [r3, #0]
 8003e78:	f3bf 8f4f 	dsb	sy
 8003e7c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003e80:	f001 fed0 	bl	8005c24 <vPortExitCritical>
				return pdPASS;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e063      	b.n	8003f50 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d103      	bne.n	8003e96 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e8e:	f001 fec9 	bl	8005c24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	e05c      	b.n	8003f50 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d106      	bne.n	8003eaa <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e9c:	f107 0314 	add.w	r3, r7, #20
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f001 f863 	bl	8004f6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003eaa:	f001 febb 	bl	8005c24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003eae:	f000 fddb 	bl	8004a68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003eb2:	f001 fe89 	bl	8005bc8 <vPortEnterCritical>
 8003eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ebc:	b25b      	sxtb	r3, r3
 8003ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ec2:	d103      	bne.n	8003ecc <xQueueGenericSend+0x164>
 8003ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ece:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ed2:	b25b      	sxtb	r3, r3
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ed8:	d103      	bne.n	8003ee2 <xQueueGenericSend+0x17a>
 8003eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ee2:	f001 fe9f 	bl	8005c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ee6:	1d3a      	adds	r2, r7, #4
 8003ee8:	f107 0314 	add.w	r3, r7, #20
 8003eec:	4611      	mov	r1, r2
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f001 f852 	bl	8004f98 <xTaskCheckForTimeOut>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d124      	bne.n	8003f44 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003efa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003efc:	f000 fb13 	bl	8004526 <prvIsQueueFull>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d018      	beq.n	8003f38 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f08:	3310      	adds	r3, #16
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	4611      	mov	r1, r2
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 ff7c 	bl	8004e0c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003f14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f16:	f000 fa9e 	bl	8004456 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003f1a:	f000 fdb3 	bl	8004a84 <xTaskResumeAll>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f47f af7c 	bne.w	8003e1e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003f26:	4b0c      	ldr	r3, [pc, #48]	; (8003f58 <xQueueGenericSend+0x1f0>)
 8003f28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	f3bf 8f4f 	dsb	sy
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	e772      	b.n	8003e1e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003f38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f3a:	f000 fa8c 	bl	8004456 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f3e:	f000 fda1 	bl	8004a84 <xTaskResumeAll>
 8003f42:	e76c      	b.n	8003e1e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003f44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f46:	f000 fa86 	bl	8004456 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f4a:	f000 fd9b 	bl	8004a84 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003f4e:	2300      	movs	r3, #0
		}
	}
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3738      	adds	r7, #56	; 0x38
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	e000ed04 	.word	0xe000ed04

08003f5c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08e      	sub	sp, #56	; 0x38
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d109      	bne.n	8003f88 <xQueueGenericSendFromISR+0x2c>
 8003f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	627b      	str	r3, [r7, #36]	; 0x24
 8003f86:	e7fe      	b.n	8003f86 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d103      	bne.n	8003f96 <xQueueGenericSendFromISR+0x3a>
 8003f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <xQueueGenericSendFromISR+0x3e>
 8003f96:	2301      	movs	r3, #1
 8003f98:	e000      	b.n	8003f9c <xQueueGenericSendFromISR+0x40>
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d109      	bne.n	8003fb4 <xQueueGenericSendFromISR+0x58>
 8003fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa4:	f383 8811 	msr	BASEPRI, r3
 8003fa8:	f3bf 8f6f 	isb	sy
 8003fac:	f3bf 8f4f 	dsb	sy
 8003fb0:	623b      	str	r3, [r7, #32]
 8003fb2:	e7fe      	b.n	8003fb2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d103      	bne.n	8003fc2 <xQueueGenericSendFromISR+0x66>
 8003fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d101      	bne.n	8003fc6 <xQueueGenericSendFromISR+0x6a>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <xQueueGenericSendFromISR+0x6c>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d109      	bne.n	8003fe0 <xQueueGenericSendFromISR+0x84>
 8003fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd0:	f383 8811 	msr	BASEPRI, r3
 8003fd4:	f3bf 8f6f 	isb	sy
 8003fd8:	f3bf 8f4f 	dsb	sy
 8003fdc:	61fb      	str	r3, [r7, #28]
 8003fde:	e7fe      	b.n	8003fde <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fe0:	f001 feac 	bl	8005d3c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003fe4:	f3ef 8211 	mrs	r2, BASEPRI
 8003fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fec:	f383 8811 	msr	BASEPRI, r3
 8003ff0:	f3bf 8f6f 	isb	sy
 8003ff4:	f3bf 8f4f 	dsb	sy
 8003ff8:	61ba      	str	r2, [r7, #24]
 8003ffa:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004002:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004008:	429a      	cmp	r2, r3
 800400a:	d302      	bcc.n	8004012 <xQueueGenericSendFromISR+0xb6>
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2b02      	cmp	r3, #2
 8004010:	d12c      	bne.n	800406c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004014:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004018:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	68b9      	ldr	r1, [r7, #8]
 8004020:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004022:	f000 f988 	bl	8004336 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004026:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800402a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800402e:	d112      	bne.n	8004056 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	2b00      	cmp	r3, #0
 8004036:	d016      	beq.n	8004066 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800403a:	3324      	adds	r3, #36	; 0x24
 800403c:	4618      	mov	r0, r3
 800403e:	f000 ff33 	bl	8004ea8 <xTaskRemoveFromEventList>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00e      	beq.n	8004066 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00b      	beq.n	8004066 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	e007      	b.n	8004066 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004056:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800405a:	3301      	adds	r3, #1
 800405c:	b2db      	uxtb	r3, r3
 800405e:	b25a      	sxtb	r2, r3
 8004060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004062:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004066:	2301      	movs	r3, #1
 8004068:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800406a:	e001      	b.n	8004070 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800406c:	2300      	movs	r3, #0
 800406e:	637b      	str	r3, [r7, #52]	; 0x34
 8004070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004072:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800407a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800407c:	4618      	mov	r0, r3
 800407e:	3738      	adds	r7, #56	; 0x38
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b08c      	sub	sp, #48	; 0x30
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004090:	2300      	movs	r3, #0
 8004092:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409a:	2b00      	cmp	r3, #0
 800409c:	d109      	bne.n	80040b2 <xQueueReceive+0x2e>
	__asm volatile
 800409e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a2:	f383 8811 	msr	BASEPRI, r3
 80040a6:	f3bf 8f6f 	isb	sy
 80040aa:	f3bf 8f4f 	dsb	sy
 80040ae:	623b      	str	r3, [r7, #32]
 80040b0:	e7fe      	b.n	80040b0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d103      	bne.n	80040c0 <xQueueReceive+0x3c>
 80040b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d101      	bne.n	80040c4 <xQueueReceive+0x40>
 80040c0:	2301      	movs	r3, #1
 80040c2:	e000      	b.n	80040c6 <xQueueReceive+0x42>
 80040c4:	2300      	movs	r3, #0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d109      	bne.n	80040de <xQueueReceive+0x5a>
 80040ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ce:	f383 8811 	msr	BASEPRI, r3
 80040d2:	f3bf 8f6f 	isb	sy
 80040d6:	f3bf 8f4f 	dsb	sy
 80040da:	61fb      	str	r3, [r7, #28]
 80040dc:	e7fe      	b.n	80040dc <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040de:	f001 f89d 	bl	800521c <xTaskGetSchedulerState>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d102      	bne.n	80040ee <xQueueReceive+0x6a>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d101      	bne.n	80040f2 <xQueueReceive+0x6e>
 80040ee:	2301      	movs	r3, #1
 80040f0:	e000      	b.n	80040f4 <xQueueReceive+0x70>
 80040f2:	2300      	movs	r3, #0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d109      	bne.n	800410c <xQueueReceive+0x88>
 80040f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fc:	f383 8811 	msr	BASEPRI, r3
 8004100:	f3bf 8f6f 	isb	sy
 8004104:	f3bf 8f4f 	dsb	sy
 8004108:	61bb      	str	r3, [r7, #24]
 800410a:	e7fe      	b.n	800410a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800410c:	f001 fd5c 	bl	8005bc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004114:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01f      	beq.n	800415c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800411c:	68b9      	ldr	r1, [r7, #8]
 800411e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004120:	f000 f973 	bl	800440a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	1e5a      	subs	r2, r3, #1
 8004128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800412c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00f      	beq.n	8004154 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004136:	3310      	adds	r3, #16
 8004138:	4618      	mov	r0, r3
 800413a:	f000 feb5 	bl	8004ea8 <xTaskRemoveFromEventList>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d007      	beq.n	8004154 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004144:	4b3c      	ldr	r3, [pc, #240]	; (8004238 <xQueueReceive+0x1b4>)
 8004146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	f3bf 8f4f 	dsb	sy
 8004150:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004154:	f001 fd66 	bl	8005c24 <vPortExitCritical>
				return pdPASS;
 8004158:	2301      	movs	r3, #1
 800415a:	e069      	b.n	8004230 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d103      	bne.n	800416a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004162:	f001 fd5f 	bl	8005c24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004166:	2300      	movs	r3, #0
 8004168:	e062      	b.n	8004230 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800416a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416c:	2b00      	cmp	r3, #0
 800416e:	d106      	bne.n	800417e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004170:	f107 0310 	add.w	r3, r7, #16
 8004174:	4618      	mov	r0, r3
 8004176:	f000 fef9 	bl	8004f6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800417a:	2301      	movs	r3, #1
 800417c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800417e:	f001 fd51 	bl	8005c24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004182:	f000 fc71 	bl	8004a68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004186:	f001 fd1f 	bl	8005bc8 <vPortEnterCritical>
 800418a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800418c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004190:	b25b      	sxtb	r3, r3
 8004192:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004196:	d103      	bne.n	80041a0 <xQueueReceive+0x11c>
 8004198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041a6:	b25b      	sxtb	r3, r3
 80041a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041ac:	d103      	bne.n	80041b6 <xQueueReceive+0x132>
 80041ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041b6:	f001 fd35 	bl	8005c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80041ba:	1d3a      	adds	r2, r7, #4
 80041bc:	f107 0310 	add.w	r3, r7, #16
 80041c0:	4611      	mov	r1, r2
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fee8 	bl	8004f98 <xTaskCheckForTimeOut>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d123      	bne.n	8004216 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041d0:	f000 f993 	bl	80044fa <prvIsQueueEmpty>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d017      	beq.n	800420a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80041da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041dc:	3324      	adds	r3, #36	; 0x24
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	4611      	mov	r1, r2
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 fe12 	bl	8004e0c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80041e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041ea:	f000 f934 	bl	8004456 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80041ee:	f000 fc49 	bl	8004a84 <xTaskResumeAll>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d189      	bne.n	800410c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80041f8:	4b0f      	ldr	r3, [pc, #60]	; (8004238 <xQueueReceive+0x1b4>)
 80041fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	f3bf 8f4f 	dsb	sy
 8004204:	f3bf 8f6f 	isb	sy
 8004208:	e780      	b.n	800410c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800420a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800420c:	f000 f923 	bl	8004456 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004210:	f000 fc38 	bl	8004a84 <xTaskResumeAll>
 8004214:	e77a      	b.n	800410c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004216:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004218:	f000 f91d 	bl	8004456 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800421c:	f000 fc32 	bl	8004a84 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004220:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004222:	f000 f96a 	bl	80044fa <prvIsQueueEmpty>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	f43f af6f 	beq.w	800410c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800422e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004230:	4618      	mov	r0, r3
 8004232:	3730      	adds	r7, #48	; 0x30
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	e000ed04 	.word	0xe000ed04

0800423c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08e      	sub	sp, #56	; 0x38
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800424c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800424e:	2b00      	cmp	r3, #0
 8004250:	d109      	bne.n	8004266 <xQueueReceiveFromISR+0x2a>
 8004252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004256:	f383 8811 	msr	BASEPRI, r3
 800425a:	f3bf 8f6f 	isb	sy
 800425e:	f3bf 8f4f 	dsb	sy
 8004262:	623b      	str	r3, [r7, #32]
 8004264:	e7fe      	b.n	8004264 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d103      	bne.n	8004274 <xQueueReceiveFromISR+0x38>
 800426c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <xQueueReceiveFromISR+0x3c>
 8004274:	2301      	movs	r3, #1
 8004276:	e000      	b.n	800427a <xQueueReceiveFromISR+0x3e>
 8004278:	2300      	movs	r3, #0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d109      	bne.n	8004292 <xQueueReceiveFromISR+0x56>
 800427e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004282:	f383 8811 	msr	BASEPRI, r3
 8004286:	f3bf 8f6f 	isb	sy
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	61fb      	str	r3, [r7, #28]
 8004290:	e7fe      	b.n	8004290 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004292:	f001 fd53 	bl	8005d3c <vPortValidateInterruptPriority>
	__asm volatile
 8004296:	f3ef 8211 	mrs	r2, BASEPRI
 800429a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429e:	f383 8811 	msr	BASEPRI, r3
 80042a2:	f3bf 8f6f 	isb	sy
 80042a6:	f3bf 8f4f 	dsb	sy
 80042aa:	61ba      	str	r2, [r7, #24]
 80042ac:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80042ae:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80042b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80042b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80042b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d02f      	beq.n	800431e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80042be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80042c8:	68b9      	ldr	r1, [r7, #8]
 80042ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80042cc:	f000 f89d 	bl	800440a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80042d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d2:	1e5a      	subs	r2, r3, #1
 80042d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80042d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80042dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042e0:	d112      	bne.n	8004308 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d016      	beq.n	8004318 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ec:	3310      	adds	r3, #16
 80042ee:	4618      	mov	r0, r3
 80042f0:	f000 fdda 	bl	8004ea8 <xTaskRemoveFromEventList>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00e      	beq.n	8004318 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00b      	beq.n	8004318 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	e007      	b.n	8004318 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004308:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800430c:	3301      	adds	r3, #1
 800430e:	b2db      	uxtb	r3, r3
 8004310:	b25a      	sxtb	r2, r3
 8004312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004318:	2301      	movs	r3, #1
 800431a:	637b      	str	r3, [r7, #52]	; 0x34
 800431c:	e001      	b.n	8004322 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800431e:	2300      	movs	r3, #0
 8004320:	637b      	str	r3, [r7, #52]	; 0x34
 8004322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004324:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800432c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800432e:	4618      	mov	r0, r3
 8004330:	3738      	adds	r7, #56	; 0x38
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004336:	b580      	push	{r7, lr}
 8004338:	b086      	sub	sp, #24
 800433a:	af00      	add	r7, sp, #0
 800433c:	60f8      	str	r0, [r7, #12]
 800433e:	60b9      	str	r1, [r7, #8]
 8004340:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004342:	2300      	movs	r3, #0
 8004344:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10d      	bne.n	8004370 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d14d      	bne.n	80043f8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	4618      	mov	r0, r3
 8004362:	f000 ff79 	bl	8005258 <xTaskPriorityDisinherit>
 8004366:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	605a      	str	r2, [r3, #4]
 800436e:	e043      	b.n	80043f8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d119      	bne.n	80043aa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6898      	ldr	r0, [r3, #8]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437e:	461a      	mov	r2, r3
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	f001 ff15 	bl	80061b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	689a      	ldr	r2, [r3, #8]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	441a      	add	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	429a      	cmp	r2, r3
 800439e:	d32b      	bcc.n	80043f8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	609a      	str	r2, [r3, #8]
 80043a8:	e026      	b.n	80043f8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	68d8      	ldr	r0, [r3, #12]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	461a      	mov	r2, r3
 80043b4:	68b9      	ldr	r1, [r7, #8]
 80043b6:	f001 fefb 	bl	80061b0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c2:	425b      	negs	r3, r3
 80043c4:	441a      	add	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d207      	bcs.n	80043e6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	425b      	negs	r3, r3
 80043e0:	441a      	add	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d105      	bne.n	80043f8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	3b01      	subs	r3, #1
 80043f6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1c5a      	adds	r2, r3, #1
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004400:	697b      	ldr	r3, [r7, #20]
}
 8004402:	4618      	mov	r0, r3
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b082      	sub	sp, #8
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
 8004412:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	2b00      	cmp	r3, #0
 800441a:	d018      	beq.n	800444e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68da      	ldr	r2, [r3, #12]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004424:	441a      	add	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	429a      	cmp	r2, r3
 8004434:	d303      	bcc.n	800443e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68d9      	ldr	r1, [r3, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004446:	461a      	mov	r2, r3
 8004448:	6838      	ldr	r0, [r7, #0]
 800444a:	f001 feb1 	bl	80061b0 <memcpy>
	}
}
 800444e:	bf00      	nop
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b084      	sub	sp, #16
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800445e:	f001 fbb3 	bl	8005bc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004468:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800446a:	e011      	b.n	8004490 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	2b00      	cmp	r3, #0
 8004472:	d012      	beq.n	800449a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	3324      	adds	r3, #36	; 0x24
 8004478:	4618      	mov	r0, r3
 800447a:	f000 fd15 	bl	8004ea8 <xTaskRemoveFromEventList>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004484:	f000 fde8 	bl	8005058 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004488:	7bfb      	ldrb	r3, [r7, #15]
 800448a:	3b01      	subs	r3, #1
 800448c:	b2db      	uxtb	r3, r3
 800448e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004490:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004494:	2b00      	cmp	r3, #0
 8004496:	dce9      	bgt.n	800446c <prvUnlockQueue+0x16>
 8004498:	e000      	b.n	800449c <prvUnlockQueue+0x46>
					break;
 800449a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	22ff      	movs	r2, #255	; 0xff
 80044a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80044a4:	f001 fbbe 	bl	8005c24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80044a8:	f001 fb8e 	bl	8005bc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044b2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044b4:	e011      	b.n	80044da <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d012      	beq.n	80044e4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	3310      	adds	r3, #16
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 fcf0 	bl	8004ea8 <xTaskRemoveFromEventList>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80044ce:	f000 fdc3 	bl	8005058 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80044d2:	7bbb      	ldrb	r3, [r7, #14]
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	dce9      	bgt.n	80044b6 <prvUnlockQueue+0x60>
 80044e2:	e000      	b.n	80044e6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80044e4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	22ff      	movs	r2, #255	; 0xff
 80044ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80044ee:	f001 fb99 	bl	8005c24 <vPortExitCritical>
}
 80044f2:	bf00      	nop
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b084      	sub	sp, #16
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004502:	f001 fb61 	bl	8005bc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450a:	2b00      	cmp	r3, #0
 800450c:	d102      	bne.n	8004514 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800450e:	2301      	movs	r3, #1
 8004510:	60fb      	str	r3, [r7, #12]
 8004512:	e001      	b.n	8004518 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004514:	2300      	movs	r3, #0
 8004516:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004518:	f001 fb84 	bl	8005c24 <vPortExitCritical>

	return xReturn;
 800451c:	68fb      	ldr	r3, [r7, #12]
}
 800451e:	4618      	mov	r0, r3
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}

08004526 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b084      	sub	sp, #16
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800452e:	f001 fb4b 	bl	8005bc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453a:	429a      	cmp	r2, r3
 800453c:	d102      	bne.n	8004544 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800453e:	2301      	movs	r3, #1
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	e001      	b.n	8004548 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004544:	2300      	movs	r3, #0
 8004546:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004548:	f001 fb6c 	bl	8005c24 <vPortExitCritical>

	return xReturn;
 800454c:	68fb      	ldr	r3, [r7, #12]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004562:	2300      	movs	r3, #0
 8004564:	60fb      	str	r3, [r7, #12]
 8004566:	e014      	b.n	8004592 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004568:	4a0e      	ldr	r2, [pc, #56]	; (80045a4 <vQueueAddToRegistry+0x4c>)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10b      	bne.n	800458c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004574:	490b      	ldr	r1, [pc, #44]	; (80045a4 <vQueueAddToRegistry+0x4c>)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800457e:	4a09      	ldr	r2, [pc, #36]	; (80045a4 <vQueueAddToRegistry+0x4c>)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	00db      	lsls	r3, r3, #3
 8004584:	4413      	add	r3, r2
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800458a:	e005      	b.n	8004598 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	3301      	adds	r3, #1
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2b07      	cmp	r3, #7
 8004596:	d9e7      	bls.n	8004568 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004598:	bf00      	nop
 800459a:	3714      	adds	r7, #20
 800459c:	46bd      	mov	sp, r7
 800459e:	bc80      	pop	{r7}
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	20001ab4 	.word	0x20001ab4

080045a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80045b8:	f001 fb06 	bl	8005bc8 <vPortEnterCritical>
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045c2:	b25b      	sxtb	r3, r3
 80045c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045c8:	d103      	bne.n	80045d2 <vQueueWaitForMessageRestricted+0x2a>
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045d8:	b25b      	sxtb	r3, r3
 80045da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045de:	d103      	bne.n	80045e8 <vQueueWaitForMessageRestricted+0x40>
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045e8:	f001 fb1c 	bl	8005c24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d106      	bne.n	8004602 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	3324      	adds	r3, #36	; 0x24
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	68b9      	ldr	r1, [r7, #8]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 fc29 	bl	8004e54 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004602:	6978      	ldr	r0, [r7, #20]
 8004604:	f7ff ff27 	bl	8004456 <prvUnlockQueue>
	}
 8004608:	bf00      	nop
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08e      	sub	sp, #56	; 0x38
 8004614:	af04      	add	r7, sp, #16
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
 800461c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800461e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004620:	2b00      	cmp	r3, #0
 8004622:	d109      	bne.n	8004638 <xTaskCreateStatic+0x28>
	__asm volatile
 8004624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004628:	f383 8811 	msr	BASEPRI, r3
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	f3bf 8f4f 	dsb	sy
 8004634:	623b      	str	r3, [r7, #32]
 8004636:	e7fe      	b.n	8004636 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800463a:	2b00      	cmp	r3, #0
 800463c:	d109      	bne.n	8004652 <xTaskCreateStatic+0x42>
 800463e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004642:	f383 8811 	msr	BASEPRI, r3
 8004646:	f3bf 8f6f 	isb	sy
 800464a:	f3bf 8f4f 	dsb	sy
 800464e:	61fb      	str	r3, [r7, #28]
 8004650:	e7fe      	b.n	8004650 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004652:	235c      	movs	r3, #92	; 0x5c
 8004654:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	2b5c      	cmp	r3, #92	; 0x5c
 800465a:	d009      	beq.n	8004670 <xTaskCreateStatic+0x60>
 800465c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004660:	f383 8811 	msr	BASEPRI, r3
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	61bb      	str	r3, [r7, #24]
 800466e:	e7fe      	b.n	800466e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004672:	2b00      	cmp	r3, #0
 8004674:	d01e      	beq.n	80046b4 <xTaskCreateStatic+0xa4>
 8004676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004678:	2b00      	cmp	r3, #0
 800467a:	d01b      	beq.n	80046b4 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800467c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800467e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004682:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004684:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	2202      	movs	r2, #2
 800468a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800468e:	2300      	movs	r3, #0
 8004690:	9303      	str	r3, [sp, #12]
 8004692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004694:	9302      	str	r3, [sp, #8]
 8004696:	f107 0314 	add.w	r3, r7, #20
 800469a:	9301      	str	r3, [sp, #4]
 800469c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f850 	bl	800474c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80046ae:	f000 f8d3 	bl	8004858 <prvAddNewTaskToReadyList>
 80046b2:	e001      	b.n	80046b8 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80046b8:	697b      	ldr	r3, [r7, #20]
	}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3728      	adds	r7, #40	; 0x28
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b08c      	sub	sp, #48	; 0x30
 80046c6:	af04      	add	r7, sp, #16
 80046c8:	60f8      	str	r0, [r7, #12]
 80046ca:	60b9      	str	r1, [r7, #8]
 80046cc:	603b      	str	r3, [r7, #0]
 80046ce:	4613      	mov	r3, r2
 80046d0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046d2:	88fb      	ldrh	r3, [r7, #6]
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	4618      	mov	r0, r3
 80046d8:	f001 fb6c 	bl	8005db4 <pvPortMalloc>
 80046dc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00e      	beq.n	8004702 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80046e4:	205c      	movs	r0, #92	; 0x5c
 80046e6:	f001 fb65 	bl	8005db4 <pvPortMalloc>
 80046ea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	631a      	str	r2, [r3, #48]	; 0x30
 80046f8:	e005      	b.n	8004706 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80046fa:	6978      	ldr	r0, [r7, #20]
 80046fc:	f001 fc1c 	bl	8005f38 <vPortFree>
 8004700:	e001      	b.n	8004706 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004702:	2300      	movs	r3, #0
 8004704:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d017      	beq.n	800473c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004714:	88fa      	ldrh	r2, [r7, #6]
 8004716:	2300      	movs	r3, #0
 8004718:	9303      	str	r3, [sp, #12]
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	9302      	str	r3, [sp, #8]
 800471e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004720:	9301      	str	r3, [sp, #4]
 8004722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004724:	9300      	str	r3, [sp, #0]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	68b9      	ldr	r1, [r7, #8]
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 f80e 	bl	800474c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004730:	69f8      	ldr	r0, [r7, #28]
 8004732:	f000 f891 	bl	8004858 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004736:	2301      	movs	r3, #1
 8004738:	61bb      	str	r3, [r7, #24]
 800473a:	e002      	b.n	8004742 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800473c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004740:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004742:	69bb      	ldr	r3, [r7, #24]
	}
 8004744:	4618      	mov	r0, r3
 8004746:	3720      	adds	r7, #32
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
 8004758:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800475a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	461a      	mov	r2, r3
 8004764:	21a5      	movs	r1, #165	; 0xa5
 8004766:	f001 fd2e 	bl	80061c6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800476a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004774:	3b01      	subs	r3, #1
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4413      	add	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	f023 0307 	bic.w	r3, r3, #7
 8004782:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	f003 0307 	and.w	r3, r3, #7
 800478a:	2b00      	cmp	r3, #0
 800478c:	d009      	beq.n	80047a2 <prvInitialiseNewTask+0x56>
 800478e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004792:	f383 8811 	msr	BASEPRI, r3
 8004796:	f3bf 8f6f 	isb	sy
 800479a:	f3bf 8f4f 	dsb	sy
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	e7fe      	b.n	80047a0 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047a2:	2300      	movs	r3, #0
 80047a4:	61fb      	str	r3, [r7, #28]
 80047a6:	e012      	b.n	80047ce <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80047a8:	68ba      	ldr	r2, [r7, #8]
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	4413      	add	r3, r2
 80047ae:	7819      	ldrb	r1, [r3, #0]
 80047b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	4413      	add	r3, r2
 80047b6:	3334      	adds	r3, #52	; 0x34
 80047b8:	460a      	mov	r2, r1
 80047ba:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	4413      	add	r3, r2
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d006      	beq.n	80047d6 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	3301      	adds	r3, #1
 80047cc:	61fb      	str	r3, [r7, #28]
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	2b0f      	cmp	r3, #15
 80047d2:	d9e9      	bls.n	80047a8 <prvInitialiseNewTask+0x5c>
 80047d4:	e000      	b.n	80047d8 <prvInitialiseNewTask+0x8c>
		{
			break;
 80047d6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80047e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e2:	2b37      	cmp	r3, #55	; 0x37
 80047e4:	d901      	bls.n	80047ea <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80047e6:	2337      	movs	r3, #55	; 0x37
 80047e8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80047ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047ee:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80047f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047f4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80047f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f8:	2200      	movs	r2, #0
 80047fa:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80047fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047fe:	3304      	adds	r3, #4
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff f8e6 	bl	80039d2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004808:	3318      	adds	r3, #24
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff f8e1 	bl	80039d2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004812:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004814:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004818:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800481c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800481e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004824:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004828:	2200      	movs	r2, #0
 800482a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800482c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004834:	683a      	ldr	r2, [r7, #0]
 8004836:	68f9      	ldr	r1, [r7, #12]
 8004838:	69b8      	ldr	r0, [r7, #24]
 800483a:	f001 f8d7 	bl	80059ec <pxPortInitialiseStack>
 800483e:	4602      	mov	r2, r0
 8004840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004842:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004846:	2b00      	cmp	r3, #0
 8004848:	d002      	beq.n	8004850 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800484a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800484c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800484e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004850:	bf00      	nop
 8004852:	3720      	adds	r7, #32
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004860:	f001 f9b2 	bl	8005bc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004864:	4b2d      	ldr	r3, [pc, #180]	; (800491c <prvAddNewTaskToReadyList+0xc4>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	3301      	adds	r3, #1
 800486a:	4a2c      	ldr	r2, [pc, #176]	; (800491c <prvAddNewTaskToReadyList+0xc4>)
 800486c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800486e:	4b2c      	ldr	r3, [pc, #176]	; (8004920 <prvAddNewTaskToReadyList+0xc8>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d109      	bne.n	800488a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004876:	4a2a      	ldr	r2, [pc, #168]	; (8004920 <prvAddNewTaskToReadyList+0xc8>)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800487c:	4b27      	ldr	r3, [pc, #156]	; (800491c <prvAddNewTaskToReadyList+0xc4>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d110      	bne.n	80048a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004884:	f000 fc0c 	bl	80050a0 <prvInitialiseTaskLists>
 8004888:	e00d      	b.n	80048a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800488a:	4b26      	ldr	r3, [pc, #152]	; (8004924 <prvAddNewTaskToReadyList+0xcc>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d109      	bne.n	80048a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004892:	4b23      	ldr	r3, [pc, #140]	; (8004920 <prvAddNewTaskToReadyList+0xc8>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489c:	429a      	cmp	r2, r3
 800489e:	d802      	bhi.n	80048a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80048a0:	4a1f      	ldr	r2, [pc, #124]	; (8004920 <prvAddNewTaskToReadyList+0xc8>)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80048a6:	4b20      	ldr	r3, [pc, #128]	; (8004928 <prvAddNewTaskToReadyList+0xd0>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	3301      	adds	r3, #1
 80048ac:	4a1e      	ldr	r2, [pc, #120]	; (8004928 <prvAddNewTaskToReadyList+0xd0>)
 80048ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80048b0:	4b1d      	ldr	r3, [pc, #116]	; (8004928 <prvAddNewTaskToReadyList+0xd0>)
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048bc:	4b1b      	ldr	r3, [pc, #108]	; (800492c <prvAddNewTaskToReadyList+0xd4>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d903      	bls.n	80048cc <prvAddNewTaskToReadyList+0x74>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c8:	4a18      	ldr	r2, [pc, #96]	; (800492c <prvAddNewTaskToReadyList+0xd4>)
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4a15      	ldr	r2, [pc, #84]	; (8004930 <prvAddNewTaskToReadyList+0xd8>)
 80048da:	441a      	add	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	3304      	adds	r3, #4
 80048e0:	4619      	mov	r1, r3
 80048e2:	4610      	mov	r0, r2
 80048e4:	f7ff f881 	bl	80039ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80048e8:	f001 f99c 	bl	8005c24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80048ec:	4b0d      	ldr	r3, [pc, #52]	; (8004924 <prvAddNewTaskToReadyList+0xcc>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00e      	beq.n	8004912 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80048f4:	4b0a      	ldr	r3, [pc, #40]	; (8004920 <prvAddNewTaskToReadyList+0xc8>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fe:	429a      	cmp	r2, r3
 8004900:	d207      	bcs.n	8004912 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004902:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <prvAddNewTaskToReadyList+0xdc>)
 8004904:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004908:	601a      	str	r2, [r3, #0]
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004912:	bf00      	nop
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	20000c24 	.word	0x20000c24
 8004920:	20000750 	.word	0x20000750
 8004924:	20000c30 	.word	0x20000c30
 8004928:	20000c40 	.word	0x20000c40
 800492c:	20000c2c 	.word	0x20000c2c
 8004930:	20000754 	.word	0x20000754
 8004934:	e000ed04 	.word	0xe000ed04

08004938 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004940:	2300      	movs	r3, #0
 8004942:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d016      	beq.n	8004978 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800494a:	4b13      	ldr	r3, [pc, #76]	; (8004998 <vTaskDelay+0x60>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d009      	beq.n	8004966 <vTaskDelay+0x2e>
 8004952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004956:	f383 8811 	msr	BASEPRI, r3
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	60bb      	str	r3, [r7, #8]
 8004964:	e7fe      	b.n	8004964 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004966:	f000 f87f 	bl	8004a68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800496a:	2100      	movs	r1, #0
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 fcdf 	bl	8005330 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004972:	f000 f887 	bl	8004a84 <xTaskResumeAll>
 8004976:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d107      	bne.n	800498e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800497e:	4b07      	ldr	r3, [pc, #28]	; (800499c <vTaskDelay+0x64>)
 8004980:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800498e:	bf00      	nop
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	20000c4c 	.word	0x20000c4c
 800499c:	e000ed04 	.word	0xe000ed04

080049a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b08a      	sub	sp, #40	; 0x28
 80049a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80049a6:	2300      	movs	r3, #0
 80049a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80049aa:	2300      	movs	r3, #0
 80049ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80049ae:	463a      	mov	r2, r7
 80049b0:	1d39      	adds	r1, r7, #4
 80049b2:	f107 0308 	add.w	r3, r7, #8
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fe ffba 	bl	8003930 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80049bc:	6839      	ldr	r1, [r7, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	9202      	str	r2, [sp, #8]
 80049c4:	9301      	str	r3, [sp, #4]
 80049c6:	2300      	movs	r3, #0
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	2300      	movs	r3, #0
 80049cc:	460a      	mov	r2, r1
 80049ce:	4920      	ldr	r1, [pc, #128]	; (8004a50 <vTaskStartScheduler+0xb0>)
 80049d0:	4820      	ldr	r0, [pc, #128]	; (8004a54 <vTaskStartScheduler+0xb4>)
 80049d2:	f7ff fe1d 	bl	8004610 <xTaskCreateStatic>
 80049d6:	4602      	mov	r2, r0
 80049d8:	4b1f      	ldr	r3, [pc, #124]	; (8004a58 <vTaskStartScheduler+0xb8>)
 80049da:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80049dc:	4b1e      	ldr	r3, [pc, #120]	; (8004a58 <vTaskStartScheduler+0xb8>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80049e4:	2301      	movs	r3, #1
 80049e6:	617b      	str	r3, [r7, #20]
 80049e8:	e001      	b.n	80049ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80049ea:	2300      	movs	r3, #0
 80049ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d102      	bne.n	80049fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80049f4:	f000 fcf0 	bl	80053d8 <xTimerCreateTimerTask>
 80049f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d115      	bne.n	8004a2c <vTaskStartScheduler+0x8c>
 8004a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a04:	f383 8811 	msr	BASEPRI, r3
 8004a08:	f3bf 8f6f 	isb	sy
 8004a0c:	f3bf 8f4f 	dsb	sy
 8004a10:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004a12:	4b12      	ldr	r3, [pc, #72]	; (8004a5c <vTaskStartScheduler+0xbc>)
 8004a14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a18:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a1a:	4b11      	ldr	r3, [pc, #68]	; (8004a60 <vTaskStartScheduler+0xc0>)
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004a20:	4b10      	ldr	r3, [pc, #64]	; (8004a64 <vTaskStartScheduler+0xc4>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004a26:	f001 f85f 	bl	8005ae8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004a2a:	e00d      	b.n	8004a48 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a32:	d109      	bne.n	8004a48 <vTaskStartScheduler+0xa8>
 8004a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a38:	f383 8811 	msr	BASEPRI, r3
 8004a3c:	f3bf 8f6f 	isb	sy
 8004a40:	f3bf 8f4f 	dsb	sy
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	e7fe      	b.n	8004a46 <vTaskStartScheduler+0xa6>
}
 8004a48:	bf00      	nop
 8004a4a:	3718      	adds	r7, #24
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	08006ad8 	.word	0x08006ad8
 8004a54:	08005071 	.word	0x08005071
 8004a58:	20000c48 	.word	0x20000c48
 8004a5c:	20000c44 	.word	0x20000c44
 8004a60:	20000c30 	.word	0x20000c30
 8004a64:	20000c28 	.word	0x20000c28

08004a68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004a6c:	4b04      	ldr	r3, [pc, #16]	; (8004a80 <vTaskSuspendAll+0x18>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	3301      	adds	r3, #1
 8004a72:	4a03      	ldr	r2, [pc, #12]	; (8004a80 <vTaskSuspendAll+0x18>)
 8004a74:	6013      	str	r3, [r2, #0]
}
 8004a76:	bf00      	nop
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bc80      	pop	{r7}
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	20000c4c 	.word	0x20000c4c

08004a84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a92:	4b41      	ldr	r3, [pc, #260]	; (8004b98 <xTaskResumeAll+0x114>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d109      	bne.n	8004aae <xTaskResumeAll+0x2a>
 8004a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a9e:	f383 8811 	msr	BASEPRI, r3
 8004aa2:	f3bf 8f6f 	isb	sy
 8004aa6:	f3bf 8f4f 	dsb	sy
 8004aaa:	603b      	str	r3, [r7, #0]
 8004aac:	e7fe      	b.n	8004aac <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004aae:	f001 f88b 	bl	8005bc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004ab2:	4b39      	ldr	r3, [pc, #228]	; (8004b98 <xTaskResumeAll+0x114>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	4a37      	ldr	r2, [pc, #220]	; (8004b98 <xTaskResumeAll+0x114>)
 8004aba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004abc:	4b36      	ldr	r3, [pc, #216]	; (8004b98 <xTaskResumeAll+0x114>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d162      	bne.n	8004b8a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004ac4:	4b35      	ldr	r3, [pc, #212]	; (8004b9c <xTaskResumeAll+0x118>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d05e      	beq.n	8004b8a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004acc:	e02f      	b.n	8004b2e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004ace:	4b34      	ldr	r3, [pc, #208]	; (8004ba0 <xTaskResumeAll+0x11c>)
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	3318      	adds	r3, #24
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fe ffe0 	bl	8003aa0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7fe ffdb 	bl	8003aa0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aee:	4b2d      	ldr	r3, [pc, #180]	; (8004ba4 <xTaskResumeAll+0x120>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d903      	bls.n	8004afe <xTaskResumeAll+0x7a>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afa:	4a2a      	ldr	r2, [pc, #168]	; (8004ba4 <xTaskResumeAll+0x120>)
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b02:	4613      	mov	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4413      	add	r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	4a27      	ldr	r2, [pc, #156]	; (8004ba8 <xTaskResumeAll+0x124>)
 8004b0c:	441a      	add	r2, r3
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	3304      	adds	r3, #4
 8004b12:	4619      	mov	r1, r3
 8004b14:	4610      	mov	r0, r2
 8004b16:	f7fe ff68 	bl	80039ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b1e:	4b23      	ldr	r3, [pc, #140]	; (8004bac <xTaskResumeAll+0x128>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d302      	bcc.n	8004b2e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004b28:	4b21      	ldr	r3, [pc, #132]	; (8004bb0 <xTaskResumeAll+0x12c>)
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b2e:	4b1c      	ldr	r3, [pc, #112]	; (8004ba0 <xTaskResumeAll+0x11c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1cb      	bne.n	8004ace <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004b3c:	f000 fb4a 	bl	80051d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004b40:	4b1c      	ldr	r3, [pc, #112]	; (8004bb4 <xTaskResumeAll+0x130>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d010      	beq.n	8004b6e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004b4c:	f000 f844 	bl	8004bd8 <xTaskIncrementTick>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004b56:	4b16      	ldr	r3, [pc, #88]	; (8004bb0 <xTaskResumeAll+0x12c>)
 8004b58:	2201      	movs	r2, #1
 8004b5a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1f1      	bne.n	8004b4c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004b68:	4b12      	ldr	r3, [pc, #72]	; (8004bb4 <xTaskResumeAll+0x130>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b6e:	4b10      	ldr	r3, [pc, #64]	; (8004bb0 <xTaskResumeAll+0x12c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d009      	beq.n	8004b8a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b76:	2301      	movs	r3, #1
 8004b78:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b7a:	4b0f      	ldr	r3, [pc, #60]	; (8004bb8 <xTaskResumeAll+0x134>)
 8004b7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	f3bf 8f4f 	dsb	sy
 8004b86:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b8a:	f001 f84b 	bl	8005c24 <vPortExitCritical>

	return xAlreadyYielded;
 8004b8e:	68bb      	ldr	r3, [r7, #8]
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	20000c4c 	.word	0x20000c4c
 8004b9c:	20000c24 	.word	0x20000c24
 8004ba0:	20000be4 	.word	0x20000be4
 8004ba4:	20000c2c 	.word	0x20000c2c
 8004ba8:	20000754 	.word	0x20000754
 8004bac:	20000750 	.word	0x20000750
 8004bb0:	20000c38 	.word	0x20000c38
 8004bb4:	20000c34 	.word	0x20000c34
 8004bb8:	e000ed04 	.word	0xe000ed04

08004bbc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004bc2:	4b04      	ldr	r3, [pc, #16]	; (8004bd4 <xTaskGetTickCount+0x18>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004bc8:	687b      	ldr	r3, [r7, #4]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr
 8004bd4:	20000c28 	.word	0x20000c28

08004bd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004bde:	2300      	movs	r3, #0
 8004be0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004be2:	4b51      	ldr	r3, [pc, #324]	; (8004d28 <xTaskIncrementTick+0x150>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f040 808d 	bne.w	8004d06 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004bec:	4b4f      	ldr	r3, [pc, #316]	; (8004d2c <xTaskIncrementTick+0x154>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004bf4:	4a4d      	ldr	r2, [pc, #308]	; (8004d2c <xTaskIncrementTick+0x154>)
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d11f      	bne.n	8004c40 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004c00:	4b4b      	ldr	r3, [pc, #300]	; (8004d30 <xTaskIncrementTick+0x158>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d009      	beq.n	8004c1e <xTaskIncrementTick+0x46>
 8004c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0e:	f383 8811 	msr	BASEPRI, r3
 8004c12:	f3bf 8f6f 	isb	sy
 8004c16:	f3bf 8f4f 	dsb	sy
 8004c1a:	603b      	str	r3, [r7, #0]
 8004c1c:	e7fe      	b.n	8004c1c <xTaskIncrementTick+0x44>
 8004c1e:	4b44      	ldr	r3, [pc, #272]	; (8004d30 <xTaskIncrementTick+0x158>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	4b43      	ldr	r3, [pc, #268]	; (8004d34 <xTaskIncrementTick+0x15c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a41      	ldr	r2, [pc, #260]	; (8004d30 <xTaskIncrementTick+0x158>)
 8004c2a:	6013      	str	r3, [r2, #0]
 8004c2c:	4a41      	ldr	r2, [pc, #260]	; (8004d34 <xTaskIncrementTick+0x15c>)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6013      	str	r3, [r2, #0]
 8004c32:	4b41      	ldr	r3, [pc, #260]	; (8004d38 <xTaskIncrementTick+0x160>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	4a3f      	ldr	r2, [pc, #252]	; (8004d38 <xTaskIncrementTick+0x160>)
 8004c3a:	6013      	str	r3, [r2, #0]
 8004c3c:	f000 faca 	bl	80051d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004c40:	4b3e      	ldr	r3, [pc, #248]	; (8004d3c <xTaskIncrementTick+0x164>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d34e      	bcc.n	8004ce8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c4a:	4b39      	ldr	r3, [pc, #228]	; (8004d30 <xTaskIncrementTick+0x158>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <xTaskIncrementTick+0x80>
 8004c54:	2301      	movs	r3, #1
 8004c56:	e000      	b.n	8004c5a <xTaskIncrementTick+0x82>
 8004c58:	2300      	movs	r3, #0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d004      	beq.n	8004c68 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c5e:	4b37      	ldr	r3, [pc, #220]	; (8004d3c <xTaskIncrementTick+0x164>)
 8004c60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004c64:	601a      	str	r2, [r3, #0]
					break;
 8004c66:	e03f      	b.n	8004ce8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c68:	4b31      	ldr	r3, [pc, #196]	; (8004d30 <xTaskIncrementTick+0x158>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d203      	bcs.n	8004c88 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c80:	4a2e      	ldr	r2, [pc, #184]	; (8004d3c <xTaskIncrementTick+0x164>)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6013      	str	r3, [r2, #0]
						break;
 8004c86:	e02f      	b.n	8004ce8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7fe ff07 	bl	8003aa0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d004      	beq.n	8004ca4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	3318      	adds	r3, #24
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fe fefe 	bl	8003aa0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca8:	4b25      	ldr	r3, [pc, #148]	; (8004d40 <xTaskIncrementTick+0x168>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d903      	bls.n	8004cb8 <xTaskIncrementTick+0xe0>
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb4:	4a22      	ldr	r2, [pc, #136]	; (8004d40 <xTaskIncrementTick+0x168>)
 8004cb6:	6013      	str	r3, [r2, #0]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4a1f      	ldr	r2, [pc, #124]	; (8004d44 <xTaskIncrementTick+0x16c>)
 8004cc6:	441a      	add	r2, r3
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	3304      	adds	r3, #4
 8004ccc:	4619      	mov	r1, r3
 8004cce:	4610      	mov	r0, r2
 8004cd0:	f7fe fe8b 	bl	80039ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd8:	4b1b      	ldr	r3, [pc, #108]	; (8004d48 <xTaskIncrementTick+0x170>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d3b3      	bcc.n	8004c4a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ce6:	e7b0      	b.n	8004c4a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004ce8:	4b17      	ldr	r3, [pc, #92]	; (8004d48 <xTaskIncrementTick+0x170>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cee:	4915      	ldr	r1, [pc, #84]	; (8004d44 <xTaskIncrementTick+0x16c>)
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d907      	bls.n	8004d10 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004d00:	2301      	movs	r3, #1
 8004d02:	617b      	str	r3, [r7, #20]
 8004d04:	e004      	b.n	8004d10 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004d06:	4b11      	ldr	r3, [pc, #68]	; (8004d4c <xTaskIncrementTick+0x174>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	4a0f      	ldr	r2, [pc, #60]	; (8004d4c <xTaskIncrementTick+0x174>)
 8004d0e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004d10:	4b0f      	ldr	r3, [pc, #60]	; (8004d50 <xTaskIncrementTick+0x178>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004d1c:	697b      	ldr	r3, [r7, #20]
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	20000c4c 	.word	0x20000c4c
 8004d2c:	20000c28 	.word	0x20000c28
 8004d30:	20000bdc 	.word	0x20000bdc
 8004d34:	20000be0 	.word	0x20000be0
 8004d38:	20000c3c 	.word	0x20000c3c
 8004d3c:	20000c44 	.word	0x20000c44
 8004d40:	20000c2c 	.word	0x20000c2c
 8004d44:	20000754 	.word	0x20000754
 8004d48:	20000750 	.word	0x20000750
 8004d4c:	20000c34 	.word	0x20000c34
 8004d50:	20000c38 	.word	0x20000c38

08004d54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d5a:	4b27      	ldr	r3, [pc, #156]	; (8004df8 <vTaskSwitchContext+0xa4>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004d62:	4b26      	ldr	r3, [pc, #152]	; (8004dfc <vTaskSwitchContext+0xa8>)
 8004d64:	2201      	movs	r2, #1
 8004d66:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004d68:	e040      	b.n	8004dec <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004d6a:	4b24      	ldr	r3, [pc, #144]	; (8004dfc <vTaskSwitchContext+0xa8>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004d70:	4b23      	ldr	r3, [pc, #140]	; (8004e00 <vTaskSwitchContext+0xac>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	e00f      	b.n	8004d98 <vTaskSwitchContext+0x44>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d109      	bne.n	8004d92 <vTaskSwitchContext+0x3e>
 8004d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d82:	f383 8811 	msr	BASEPRI, r3
 8004d86:	f3bf 8f6f 	isb	sy
 8004d8a:	f3bf 8f4f 	dsb	sy
 8004d8e:	607b      	str	r3, [r7, #4]
 8004d90:	e7fe      	b.n	8004d90 <vTaskSwitchContext+0x3c>
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	3b01      	subs	r3, #1
 8004d96:	60fb      	str	r3, [r7, #12]
 8004d98:	491a      	ldr	r1, [pc, #104]	; (8004e04 <vTaskSwitchContext+0xb0>)
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	440b      	add	r3, r1
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0e5      	beq.n	8004d78 <vTaskSwitchContext+0x24>
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	4613      	mov	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4413      	add	r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	4a13      	ldr	r2, [pc, #76]	; (8004e04 <vTaskSwitchContext+0xb0>)
 8004db8:	4413      	add	r3, r2
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	685a      	ldr	r2, [r3, #4]
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	605a      	str	r2, [r3, #4]
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	3308      	adds	r3, #8
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d104      	bne.n	8004ddc <vTaskSwitchContext+0x88>
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	605a      	str	r2, [r3, #4]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	4a09      	ldr	r2, [pc, #36]	; (8004e08 <vTaskSwitchContext+0xb4>)
 8004de4:	6013      	str	r3, [r2, #0]
 8004de6:	4a06      	ldr	r2, [pc, #24]	; (8004e00 <vTaskSwitchContext+0xac>)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6013      	str	r3, [r2, #0]
}
 8004dec:	bf00      	nop
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bc80      	pop	{r7}
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	20000c4c 	.word	0x20000c4c
 8004dfc:	20000c38 	.word	0x20000c38
 8004e00:	20000c2c 	.word	0x20000c2c
 8004e04:	20000754 	.word	0x20000754
 8004e08:	20000750 	.word	0x20000750

08004e0c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d109      	bne.n	8004e30 <vTaskPlaceOnEventList+0x24>
 8004e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e20:	f383 8811 	msr	BASEPRI, r3
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	f3bf 8f4f 	dsb	sy
 8004e2c:	60fb      	str	r3, [r7, #12]
 8004e2e:	e7fe      	b.n	8004e2e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e30:	4b07      	ldr	r3, [pc, #28]	; (8004e50 <vTaskPlaceOnEventList+0x44>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3318      	adds	r3, #24
 8004e36:	4619      	mov	r1, r3
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f7fe fdf9 	bl	8003a30 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004e3e:	2101      	movs	r1, #1
 8004e40:	6838      	ldr	r0, [r7, #0]
 8004e42:	f000 fa75 	bl	8005330 <prvAddCurrentTaskToDelayedList>
}
 8004e46:	bf00      	nop
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20000750 	.word	0x20000750

08004e54 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d109      	bne.n	8004e7a <vTaskPlaceOnEventListRestricted+0x26>
 8004e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6a:	f383 8811 	msr	BASEPRI, r3
 8004e6e:	f3bf 8f6f 	isb	sy
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	e7fe      	b.n	8004e78 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ea4 <vTaskPlaceOnEventListRestricted+0x50>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3318      	adds	r3, #24
 8004e80:	4619      	mov	r1, r3
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f7fe fdb1 	bl	80039ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d002      	beq.n	8004e94 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8004e8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004e94:	6879      	ldr	r1, [r7, #4]
 8004e96:	68b8      	ldr	r0, [r7, #8]
 8004e98:	f000 fa4a 	bl	8005330 <prvAddCurrentTaskToDelayedList>
	}
 8004e9c:	bf00      	nop
 8004e9e:	3718      	adds	r7, #24
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	20000750 	.word	0x20000750

08004ea8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d109      	bne.n	8004ed2 <xTaskRemoveFromEventList+0x2a>
 8004ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec2:	f383 8811 	msr	BASEPRI, r3
 8004ec6:	f3bf 8f6f 	isb	sy
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	e7fe      	b.n	8004ed0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	3318      	adds	r3, #24
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7fe fde2 	bl	8003aa0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004edc:	4b1d      	ldr	r3, [pc, #116]	; (8004f54 <xTaskRemoveFromEventList+0xac>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d11d      	bne.n	8004f20 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fe fdd9 	bl	8003aa0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ef2:	4b19      	ldr	r3, [pc, #100]	; (8004f58 <xTaskRemoveFromEventList+0xb0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d903      	bls.n	8004f02 <xTaskRemoveFromEventList+0x5a>
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efe:	4a16      	ldr	r2, [pc, #88]	; (8004f58 <xTaskRemoveFromEventList+0xb0>)
 8004f00:	6013      	str	r3, [r2, #0]
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f06:	4613      	mov	r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	4413      	add	r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4a13      	ldr	r2, [pc, #76]	; (8004f5c <xTaskRemoveFromEventList+0xb4>)
 8004f10:	441a      	add	r2, r3
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	3304      	adds	r3, #4
 8004f16:	4619      	mov	r1, r3
 8004f18:	4610      	mov	r0, r2
 8004f1a:	f7fe fd66 	bl	80039ea <vListInsertEnd>
 8004f1e:	e005      	b.n	8004f2c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	3318      	adds	r3, #24
 8004f24:	4619      	mov	r1, r3
 8004f26:	480e      	ldr	r0, [pc, #56]	; (8004f60 <xTaskRemoveFromEventList+0xb8>)
 8004f28:	f7fe fd5f 	bl	80039ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f30:	4b0c      	ldr	r3, [pc, #48]	; (8004f64 <xTaskRemoveFromEventList+0xbc>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d905      	bls.n	8004f46 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004f3e:	4b0a      	ldr	r3, [pc, #40]	; (8004f68 <xTaskRemoveFromEventList+0xc0>)
 8004f40:	2201      	movs	r2, #1
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	e001      	b.n	8004f4a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004f46:	2300      	movs	r3, #0
 8004f48:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004f4a:	697b      	ldr	r3, [r7, #20]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3718      	adds	r7, #24
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	20000c4c 	.word	0x20000c4c
 8004f58:	20000c2c 	.word	0x20000c2c
 8004f5c:	20000754 	.word	0x20000754
 8004f60:	20000be4 	.word	0x20000be4
 8004f64:	20000750 	.word	0x20000750
 8004f68:	20000c38 	.word	0x20000c38

08004f6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004f74:	4b06      	ldr	r3, [pc, #24]	; (8004f90 <vTaskInternalSetTimeOutState+0x24>)
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004f7c:	4b05      	ldr	r3, [pc, #20]	; (8004f94 <vTaskInternalSetTimeOutState+0x28>)
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	605a      	str	r2, [r3, #4]
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bc80      	pop	{r7}
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	20000c3c 	.word	0x20000c3c
 8004f94:	20000c28 	.word	0x20000c28

08004f98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b088      	sub	sp, #32
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d109      	bne.n	8004fbc <xTaskCheckForTimeOut+0x24>
 8004fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fac:	f383 8811 	msr	BASEPRI, r3
 8004fb0:	f3bf 8f6f 	isb	sy
 8004fb4:	f3bf 8f4f 	dsb	sy
 8004fb8:	613b      	str	r3, [r7, #16]
 8004fba:	e7fe      	b.n	8004fba <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d109      	bne.n	8004fd6 <xTaskCheckForTimeOut+0x3e>
 8004fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	60fb      	str	r3, [r7, #12]
 8004fd4:	e7fe      	b.n	8004fd4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004fd6:	f000 fdf7 	bl	8005bc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004fda:	4b1d      	ldr	r3, [pc, #116]	; (8005050 <xTaskCheckForTimeOut+0xb8>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ff2:	d102      	bne.n	8004ffa <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
 8004ff8:	e023      	b.n	8005042 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	4b15      	ldr	r3, [pc, #84]	; (8005054 <xTaskCheckForTimeOut+0xbc>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d007      	beq.n	8005016 <xTaskCheckForTimeOut+0x7e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	429a      	cmp	r2, r3
 800500e:	d302      	bcc.n	8005016 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005010:	2301      	movs	r3, #1
 8005012:	61fb      	str	r3, [r7, #28]
 8005014:	e015      	b.n	8005042 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	697a      	ldr	r2, [r7, #20]
 800501c:	429a      	cmp	r2, r3
 800501e:	d20b      	bcs.n	8005038 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	1ad2      	subs	r2, r2, r3
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f7ff ff9d 	bl	8004f6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005032:	2300      	movs	r3, #0
 8005034:	61fb      	str	r3, [r7, #28]
 8005036:	e004      	b.n	8005042 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	2200      	movs	r2, #0
 800503c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800503e:	2301      	movs	r3, #1
 8005040:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005042:	f000 fdef 	bl	8005c24 <vPortExitCritical>

	return xReturn;
 8005046:	69fb      	ldr	r3, [r7, #28]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3720      	adds	r7, #32
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	20000c28 	.word	0x20000c28
 8005054:	20000c3c 	.word	0x20000c3c

08005058 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800505c:	4b03      	ldr	r3, [pc, #12]	; (800506c <vTaskMissedYield+0x14>)
 800505e:	2201      	movs	r2, #1
 8005060:	601a      	str	r2, [r3, #0]
}
 8005062:	bf00      	nop
 8005064:	46bd      	mov	sp, r7
 8005066:	bc80      	pop	{r7}
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	20000c38 	.word	0x20000c38

08005070 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005078:	f000 f852 	bl	8005120 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800507c:	4b06      	ldr	r3, [pc, #24]	; (8005098 <prvIdleTask+0x28>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d9f9      	bls.n	8005078 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005084:	4b05      	ldr	r3, [pc, #20]	; (800509c <prvIdleTask+0x2c>)
 8005086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005094:	e7f0      	b.n	8005078 <prvIdleTask+0x8>
 8005096:	bf00      	nop
 8005098:	20000754 	.word	0x20000754
 800509c:	e000ed04 	.word	0xe000ed04

080050a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80050a6:	2300      	movs	r3, #0
 80050a8:	607b      	str	r3, [r7, #4]
 80050aa:	e00c      	b.n	80050c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	4613      	mov	r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	4a12      	ldr	r2, [pc, #72]	; (8005100 <prvInitialiseTaskLists+0x60>)
 80050b8:	4413      	add	r3, r2
 80050ba:	4618      	mov	r0, r3
 80050bc:	f7fe fc6a 	bl	8003994 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	3301      	adds	r3, #1
 80050c4:	607b      	str	r3, [r7, #4]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b37      	cmp	r3, #55	; 0x37
 80050ca:	d9ef      	bls.n	80050ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80050cc:	480d      	ldr	r0, [pc, #52]	; (8005104 <prvInitialiseTaskLists+0x64>)
 80050ce:	f7fe fc61 	bl	8003994 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80050d2:	480d      	ldr	r0, [pc, #52]	; (8005108 <prvInitialiseTaskLists+0x68>)
 80050d4:	f7fe fc5e 	bl	8003994 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80050d8:	480c      	ldr	r0, [pc, #48]	; (800510c <prvInitialiseTaskLists+0x6c>)
 80050da:	f7fe fc5b 	bl	8003994 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80050de:	480c      	ldr	r0, [pc, #48]	; (8005110 <prvInitialiseTaskLists+0x70>)
 80050e0:	f7fe fc58 	bl	8003994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80050e4:	480b      	ldr	r0, [pc, #44]	; (8005114 <prvInitialiseTaskLists+0x74>)
 80050e6:	f7fe fc55 	bl	8003994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80050ea:	4b0b      	ldr	r3, [pc, #44]	; (8005118 <prvInitialiseTaskLists+0x78>)
 80050ec:	4a05      	ldr	r2, [pc, #20]	; (8005104 <prvInitialiseTaskLists+0x64>)
 80050ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80050f0:	4b0a      	ldr	r3, [pc, #40]	; (800511c <prvInitialiseTaskLists+0x7c>)
 80050f2:	4a05      	ldr	r2, [pc, #20]	; (8005108 <prvInitialiseTaskLists+0x68>)
 80050f4:	601a      	str	r2, [r3, #0]
}
 80050f6:	bf00      	nop
 80050f8:	3708      	adds	r7, #8
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	20000754 	.word	0x20000754
 8005104:	20000bb4 	.word	0x20000bb4
 8005108:	20000bc8 	.word	0x20000bc8
 800510c:	20000be4 	.word	0x20000be4
 8005110:	20000bf8 	.word	0x20000bf8
 8005114:	20000c10 	.word	0x20000c10
 8005118:	20000bdc 	.word	0x20000bdc
 800511c:	20000be0 	.word	0x20000be0

08005120 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005126:	e019      	b.n	800515c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005128:	f000 fd4e 	bl	8005bc8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800512c:	4b0f      	ldr	r3, [pc, #60]	; (800516c <prvCheckTasksWaitingTermination+0x4c>)
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3304      	adds	r3, #4
 8005138:	4618      	mov	r0, r3
 800513a:	f7fe fcb1 	bl	8003aa0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800513e:	4b0c      	ldr	r3, [pc, #48]	; (8005170 <prvCheckTasksWaitingTermination+0x50>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	3b01      	subs	r3, #1
 8005144:	4a0a      	ldr	r2, [pc, #40]	; (8005170 <prvCheckTasksWaitingTermination+0x50>)
 8005146:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005148:	4b0a      	ldr	r3, [pc, #40]	; (8005174 <prvCheckTasksWaitingTermination+0x54>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	3b01      	subs	r3, #1
 800514e:	4a09      	ldr	r2, [pc, #36]	; (8005174 <prvCheckTasksWaitingTermination+0x54>)
 8005150:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005152:	f000 fd67 	bl	8005c24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f80e 	bl	8005178 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800515c:	4b05      	ldr	r3, [pc, #20]	; (8005174 <prvCheckTasksWaitingTermination+0x54>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e1      	bne.n	8005128 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005164:	bf00      	nop
 8005166:	3708      	adds	r7, #8
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	20000bf8 	.word	0x20000bf8
 8005170:	20000c24 	.word	0x20000c24
 8005174:	20000c0c 	.word	0x20000c0c

08005178 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005186:	2b00      	cmp	r3, #0
 8005188:	d108      	bne.n	800519c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800518e:	4618      	mov	r0, r3
 8005190:	f000 fed2 	bl	8005f38 <vPortFree>
				vPortFree( pxTCB );
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 fecf 	bl	8005f38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800519a:	e017      	b.n	80051cc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d103      	bne.n	80051ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 fec6 	bl	8005f38 <vPortFree>
	}
 80051ac:	e00e      	b.n	80051cc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d009      	beq.n	80051cc <prvDeleteTCB+0x54>
 80051b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051bc:	f383 8811 	msr	BASEPRI, r3
 80051c0:	f3bf 8f6f 	isb	sy
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	60fb      	str	r3, [r7, #12]
 80051ca:	e7fe      	b.n	80051ca <prvDeleteTCB+0x52>
	}
 80051cc:	bf00      	nop
 80051ce:	3710      	adds	r7, #16
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}

080051d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051da:	4b0e      	ldr	r3, [pc, #56]	; (8005214 <prvResetNextTaskUnblockTime+0x40>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <prvResetNextTaskUnblockTime+0x14>
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <prvResetNextTaskUnblockTime+0x16>
 80051e8:	2300      	movs	r3, #0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d004      	beq.n	80051f8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80051ee:	4b0a      	ldr	r3, [pc, #40]	; (8005218 <prvResetNextTaskUnblockTime+0x44>)
 80051f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80051f4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80051f6:	e008      	b.n	800520a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80051f8:	4b06      	ldr	r3, [pc, #24]	; (8005214 <prvResetNextTaskUnblockTime+0x40>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	4a04      	ldr	r2, [pc, #16]	; (8005218 <prvResetNextTaskUnblockTime+0x44>)
 8005208:	6013      	str	r3, [r2, #0]
}
 800520a:	bf00      	nop
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	bc80      	pop	{r7}
 8005212:	4770      	bx	lr
 8005214:	20000bdc 	.word	0x20000bdc
 8005218:	20000c44 	.word	0x20000c44

0800521c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005222:	4b0b      	ldr	r3, [pc, #44]	; (8005250 <xTaskGetSchedulerState+0x34>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d102      	bne.n	8005230 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800522a:	2301      	movs	r3, #1
 800522c:	607b      	str	r3, [r7, #4]
 800522e:	e008      	b.n	8005242 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005230:	4b08      	ldr	r3, [pc, #32]	; (8005254 <xTaskGetSchedulerState+0x38>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d102      	bne.n	800523e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005238:	2302      	movs	r3, #2
 800523a:	607b      	str	r3, [r7, #4]
 800523c:	e001      	b.n	8005242 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800523e:	2300      	movs	r3, #0
 8005240:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005242:	687b      	ldr	r3, [r7, #4]
	}
 8005244:	4618      	mov	r0, r3
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	bc80      	pop	{r7}
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	20000c30 	.word	0x20000c30
 8005254:	20000c4c 	.word	0x20000c4c

08005258 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005264:	2300      	movs	r3, #0
 8005266:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d054      	beq.n	8005318 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800526e:	4b2d      	ldr	r3, [pc, #180]	; (8005324 <xTaskPriorityDisinherit+0xcc>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	429a      	cmp	r2, r3
 8005276:	d009      	beq.n	800528c <xTaskPriorityDisinherit+0x34>
 8005278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527c:	f383 8811 	msr	BASEPRI, r3
 8005280:	f3bf 8f6f 	isb	sy
 8005284:	f3bf 8f4f 	dsb	sy
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	e7fe      	b.n	800528a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005290:	2b00      	cmp	r3, #0
 8005292:	d109      	bne.n	80052a8 <xTaskPriorityDisinherit+0x50>
 8005294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	60bb      	str	r3, [r7, #8]
 80052a6:	e7fe      	b.n	80052a6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052ac:	1e5a      	subs	r2, r3, #1
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d02c      	beq.n	8005318 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d128      	bne.n	8005318 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	3304      	adds	r3, #4
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fe fbe8 	bl	8003aa0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052dc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052e8:	4b0f      	ldr	r3, [pc, #60]	; (8005328 <xTaskPriorityDisinherit+0xd0>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d903      	bls.n	80052f8 <xTaskPriorityDisinherit+0xa0>
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f4:	4a0c      	ldr	r2, [pc, #48]	; (8005328 <xTaskPriorityDisinherit+0xd0>)
 80052f6:	6013      	str	r3, [r2, #0]
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fc:	4613      	mov	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4413      	add	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4a09      	ldr	r2, [pc, #36]	; (800532c <xTaskPriorityDisinherit+0xd4>)
 8005306:	441a      	add	r2, r3
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	3304      	adds	r3, #4
 800530c:	4619      	mov	r1, r3
 800530e:	4610      	mov	r0, r2
 8005310:	f7fe fb6b 	bl	80039ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005314:	2301      	movs	r3, #1
 8005316:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005318:	697b      	ldr	r3, [r7, #20]
	}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	20000750 	.word	0x20000750
 8005328:	20000c2c 	.word	0x20000c2c
 800532c:	20000754 	.word	0x20000754

08005330 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800533a:	4b21      	ldr	r3, [pc, #132]	; (80053c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005340:	4b20      	ldr	r3, [pc, #128]	; (80053c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3304      	adds	r3, #4
 8005346:	4618      	mov	r0, r3
 8005348:	f7fe fbaa 	bl	8003aa0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005352:	d10a      	bne.n	800536a <prvAddCurrentTaskToDelayedList+0x3a>
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d007      	beq.n	800536a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800535a:	4b1a      	ldr	r3, [pc, #104]	; (80053c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	3304      	adds	r3, #4
 8005360:	4619      	mov	r1, r3
 8005362:	4819      	ldr	r0, [pc, #100]	; (80053c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005364:	f7fe fb41 	bl	80039ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005368:	e026      	b.n	80053b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4413      	add	r3, r2
 8005370:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005372:	4b14      	ldr	r3, [pc, #80]	; (80053c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68ba      	ldr	r2, [r7, #8]
 8005378:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800537a:	68ba      	ldr	r2, [r7, #8]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	429a      	cmp	r2, r3
 8005380:	d209      	bcs.n	8005396 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005382:	4b12      	ldr	r3, [pc, #72]	; (80053cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	4b0f      	ldr	r3, [pc, #60]	; (80053c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	3304      	adds	r3, #4
 800538c:	4619      	mov	r1, r3
 800538e:	4610      	mov	r0, r2
 8005390:	f7fe fb4e 	bl	8003a30 <vListInsert>
}
 8005394:	e010      	b.n	80053b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005396:	4b0e      	ldr	r3, [pc, #56]	; (80053d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	4b0a      	ldr	r3, [pc, #40]	; (80053c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3304      	adds	r3, #4
 80053a0:	4619      	mov	r1, r3
 80053a2:	4610      	mov	r0, r2
 80053a4:	f7fe fb44 	bl	8003a30 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80053a8:	4b0a      	ldr	r3, [pc, #40]	; (80053d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d202      	bcs.n	80053b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80053b2:	4a08      	ldr	r2, [pc, #32]	; (80053d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	6013      	str	r3, [r2, #0]
}
 80053b8:	bf00      	nop
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	20000c28 	.word	0x20000c28
 80053c4:	20000750 	.word	0x20000750
 80053c8:	20000c10 	.word	0x20000c10
 80053cc:	20000be0 	.word	0x20000be0
 80053d0:	20000bdc 	.word	0x20000bdc
 80053d4:	20000c44 	.word	0x20000c44

080053d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08a      	sub	sp, #40	; 0x28
 80053dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80053de:	2300      	movs	r3, #0
 80053e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80053e2:	f000 fac3 	bl	800596c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80053e6:	4b1c      	ldr	r3, [pc, #112]	; (8005458 <xTimerCreateTimerTask+0x80>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d021      	beq.n	8005432 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80053f2:	2300      	movs	r3, #0
 80053f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80053f6:	1d3a      	adds	r2, r7, #4
 80053f8:	f107 0108 	add.w	r1, r7, #8
 80053fc:	f107 030c 	add.w	r3, r7, #12
 8005400:	4618      	mov	r0, r3
 8005402:	f7fe faad 	bl	8003960 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	9202      	str	r2, [sp, #8]
 800540e:	9301      	str	r3, [sp, #4]
 8005410:	2302      	movs	r3, #2
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	2300      	movs	r3, #0
 8005416:	460a      	mov	r2, r1
 8005418:	4910      	ldr	r1, [pc, #64]	; (800545c <xTimerCreateTimerTask+0x84>)
 800541a:	4811      	ldr	r0, [pc, #68]	; (8005460 <xTimerCreateTimerTask+0x88>)
 800541c:	f7ff f8f8 	bl	8004610 <xTaskCreateStatic>
 8005420:	4602      	mov	r2, r0
 8005422:	4b10      	ldr	r3, [pc, #64]	; (8005464 <xTimerCreateTimerTask+0x8c>)
 8005424:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005426:	4b0f      	ldr	r3, [pc, #60]	; (8005464 <xTimerCreateTimerTask+0x8c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800542e:	2301      	movs	r3, #1
 8005430:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d109      	bne.n	800544c <xTimerCreateTimerTask+0x74>
 8005438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543c:	f383 8811 	msr	BASEPRI, r3
 8005440:	f3bf 8f6f 	isb	sy
 8005444:	f3bf 8f4f 	dsb	sy
 8005448:	613b      	str	r3, [r7, #16]
 800544a:	e7fe      	b.n	800544a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800544c:	697b      	ldr	r3, [r7, #20]
}
 800544e:	4618      	mov	r0, r3
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	20000c80 	.word	0x20000c80
 800545c:	08006ae0 	.word	0x08006ae0
 8005460:	08005581 	.word	0x08005581
 8005464:	20000c84 	.word	0x20000c84

08005468 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b08a      	sub	sp, #40	; 0x28
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
 8005474:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005476:	2300      	movs	r3, #0
 8005478:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d109      	bne.n	8005494 <xTimerGenericCommand+0x2c>
 8005480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005484:	f383 8811 	msr	BASEPRI, r3
 8005488:	f3bf 8f6f 	isb	sy
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	623b      	str	r3, [r7, #32]
 8005492:	e7fe      	b.n	8005492 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005494:	4b19      	ldr	r3, [pc, #100]	; (80054fc <xTimerGenericCommand+0x94>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d02a      	beq.n	80054f2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b05      	cmp	r3, #5
 80054ac:	dc18      	bgt.n	80054e0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80054ae:	f7ff feb5 	bl	800521c <xTaskGetSchedulerState>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d109      	bne.n	80054cc <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80054b8:	4b10      	ldr	r3, [pc, #64]	; (80054fc <xTimerGenericCommand+0x94>)
 80054ba:	6818      	ldr	r0, [r3, #0]
 80054bc:	f107 0110 	add.w	r1, r7, #16
 80054c0:	2300      	movs	r3, #0
 80054c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054c4:	f7fe fc50 	bl	8003d68 <xQueueGenericSend>
 80054c8:	6278      	str	r0, [r7, #36]	; 0x24
 80054ca:	e012      	b.n	80054f2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80054cc:	4b0b      	ldr	r3, [pc, #44]	; (80054fc <xTimerGenericCommand+0x94>)
 80054ce:	6818      	ldr	r0, [r3, #0]
 80054d0:	f107 0110 	add.w	r1, r7, #16
 80054d4:	2300      	movs	r3, #0
 80054d6:	2200      	movs	r2, #0
 80054d8:	f7fe fc46 	bl	8003d68 <xQueueGenericSend>
 80054dc:	6278      	str	r0, [r7, #36]	; 0x24
 80054de:	e008      	b.n	80054f2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80054e0:	4b06      	ldr	r3, [pc, #24]	; (80054fc <xTimerGenericCommand+0x94>)
 80054e2:	6818      	ldr	r0, [r3, #0]
 80054e4:	f107 0110 	add.w	r1, r7, #16
 80054e8:	2300      	movs	r3, #0
 80054ea:	683a      	ldr	r2, [r7, #0]
 80054ec:	f7fe fd36 	bl	8003f5c <xQueueGenericSendFromISR>
 80054f0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3728      	adds	r7, #40	; 0x28
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	20000c80 	.word	0x20000c80

08005500 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b088      	sub	sp, #32
 8005504:	af02      	add	r7, sp, #8
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800550a:	4b1c      	ldr	r3, [pc, #112]	; (800557c <prvProcessExpiredTimer+0x7c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	3304      	adds	r3, #4
 8005518:	4618      	mov	r0, r3
 800551a:	f7fe fac1 	bl	8003aa0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	69db      	ldr	r3, [r3, #28]
 8005522:	2b01      	cmp	r3, #1
 8005524:	d121      	bne.n	800556a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	699a      	ldr	r2, [r3, #24]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	18d1      	adds	r1, r2, r3
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	6978      	ldr	r0, [r7, #20]
 8005534:	f000 f8c8 	bl	80056c8 <prvInsertTimerInActiveList>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d015      	beq.n	800556a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800553e:	2300      	movs	r3, #0
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	2300      	movs	r3, #0
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	2100      	movs	r1, #0
 8005548:	6978      	ldr	r0, [r7, #20]
 800554a:	f7ff ff8d 	bl	8005468 <xTimerGenericCommand>
 800554e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d109      	bne.n	800556a <prvProcessExpiredTimer+0x6a>
 8005556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800555a:	f383 8811 	msr	BASEPRI, r3
 800555e:	f3bf 8f6f 	isb	sy
 8005562:	f3bf 8f4f 	dsb	sy
 8005566:	60fb      	str	r3, [r7, #12]
 8005568:	e7fe      	b.n	8005568 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556e:	6978      	ldr	r0, [r7, #20]
 8005570:	4798      	blx	r3
}
 8005572:	bf00      	nop
 8005574:	3718      	adds	r7, #24
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	20000c78 	.word	0x20000c78

08005580 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005588:	f107 0308 	add.w	r3, r7, #8
 800558c:	4618      	mov	r0, r3
 800558e:	f000 f857 	bl	8005640 <prvGetNextExpireTime>
 8005592:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	4619      	mov	r1, r3
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f000 f803 	bl	80055a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800559e:	f000 f8d5 	bl	800574c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80055a2:	e7f1      	b.n	8005588 <prvTimerTask+0x8>

080055a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80055ae:	f7ff fa5b 	bl	8004a68 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80055b2:	f107 0308 	add.w	r3, r7, #8
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 f866 	bl	8005688 <prvSampleTimeNow>
 80055bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d130      	bne.n	8005626 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10a      	bne.n	80055e0 <prvProcessTimerOrBlockTask+0x3c>
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d806      	bhi.n	80055e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80055d2:	f7ff fa57 	bl	8004a84 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80055d6:	68f9      	ldr	r1, [r7, #12]
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f7ff ff91 	bl	8005500 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80055de:	e024      	b.n	800562a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d008      	beq.n	80055f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80055e6:	4b13      	ldr	r3, [pc, #76]	; (8005634 <prvProcessTimerOrBlockTask+0x90>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	bf0c      	ite	eq
 80055f0:	2301      	moveq	r3, #1
 80055f2:	2300      	movne	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80055f8:	4b0f      	ldr	r3, [pc, #60]	; (8005638 <prvProcessTimerOrBlockTask+0x94>)
 80055fa:	6818      	ldr	r0, [r3, #0]
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	4619      	mov	r1, r3
 8005606:	f7fe ffcf 	bl	80045a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800560a:	f7ff fa3b 	bl	8004a84 <xTaskResumeAll>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d10a      	bne.n	800562a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005614:	4b09      	ldr	r3, [pc, #36]	; (800563c <prvProcessTimerOrBlockTask+0x98>)
 8005616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800561a:	601a      	str	r2, [r3, #0]
 800561c:	f3bf 8f4f 	dsb	sy
 8005620:	f3bf 8f6f 	isb	sy
}
 8005624:	e001      	b.n	800562a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005626:	f7ff fa2d 	bl	8004a84 <xTaskResumeAll>
}
 800562a:	bf00      	nop
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20000c7c 	.word	0x20000c7c
 8005638:	20000c80 	.word	0x20000c80
 800563c:	e000ed04 	.word	0xe000ed04

08005640 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005648:	4b0e      	ldr	r3, [pc, #56]	; (8005684 <prvGetNextExpireTime+0x44>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	bf0c      	ite	eq
 8005652:	2301      	moveq	r3, #1
 8005654:	2300      	movne	r3, #0
 8005656:	b2db      	uxtb	r3, r3
 8005658:	461a      	mov	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d105      	bne.n	8005672 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005666:	4b07      	ldr	r3, [pc, #28]	; (8005684 <prvGetNextExpireTime+0x44>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60fb      	str	r3, [r7, #12]
 8005670:	e001      	b.n	8005676 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005672:	2300      	movs	r3, #0
 8005674:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005676:	68fb      	ldr	r3, [r7, #12]
}
 8005678:	4618      	mov	r0, r3
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	20000c78 	.word	0x20000c78

08005688 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005690:	f7ff fa94 	bl	8004bbc <xTaskGetTickCount>
 8005694:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005696:	4b0b      	ldr	r3, [pc, #44]	; (80056c4 <prvSampleTimeNow+0x3c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	429a      	cmp	r2, r3
 800569e:	d205      	bcs.n	80056ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80056a0:	f000 f904 	bl	80058ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	e002      	b.n	80056b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80056b2:	4a04      	ldr	r2, [pc, #16]	; (80056c4 <prvSampleTimeNow+0x3c>)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80056b8:	68fb      	ldr	r3, [r7, #12]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	20000c88 	.word	0x20000c88

080056c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b086      	sub	sp, #24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80056d6:	2300      	movs	r3, #0
 80056d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d812      	bhi.n	8005714 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	1ad2      	subs	r2, r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d302      	bcc.n	8005702 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80056fc:	2301      	movs	r3, #1
 80056fe:	617b      	str	r3, [r7, #20]
 8005700:	e01b      	b.n	800573a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005702:	4b10      	ldr	r3, [pc, #64]	; (8005744 <prvInsertTimerInActiveList+0x7c>)
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	3304      	adds	r3, #4
 800570a:	4619      	mov	r1, r3
 800570c:	4610      	mov	r0, r2
 800570e:	f7fe f98f 	bl	8003a30 <vListInsert>
 8005712:	e012      	b.n	800573a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	429a      	cmp	r2, r3
 800571a:	d206      	bcs.n	800572a <prvInsertTimerInActiveList+0x62>
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	429a      	cmp	r2, r3
 8005722:	d302      	bcc.n	800572a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005724:	2301      	movs	r3, #1
 8005726:	617b      	str	r3, [r7, #20]
 8005728:	e007      	b.n	800573a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800572a:	4b07      	ldr	r3, [pc, #28]	; (8005748 <prvInsertTimerInActiveList+0x80>)
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	3304      	adds	r3, #4
 8005732:	4619      	mov	r1, r3
 8005734:	4610      	mov	r0, r2
 8005736:	f7fe f97b 	bl	8003a30 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800573a:	697b      	ldr	r3, [r7, #20]
}
 800573c:	4618      	mov	r0, r3
 800573e:	3718      	adds	r7, #24
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	20000c7c 	.word	0x20000c7c
 8005748:	20000c78 	.word	0x20000c78

0800574c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b08e      	sub	sp, #56	; 0x38
 8005750:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005752:	e099      	b.n	8005888 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	da17      	bge.n	800578a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800575a:	1d3b      	adds	r3, r7, #4
 800575c:	3304      	adds	r3, #4
 800575e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005762:	2b00      	cmp	r3, #0
 8005764:	d109      	bne.n	800577a <prvProcessReceivedCommands+0x2e>
 8005766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800576a:	f383 8811 	msr	BASEPRI, r3
 800576e:	f3bf 8f6f 	isb	sy
 8005772:	f3bf 8f4f 	dsb	sy
 8005776:	61fb      	str	r3, [r7, #28]
 8005778:	e7fe      	b.n	8005778 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800577a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005780:	6850      	ldr	r0, [r2, #4]
 8005782:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005784:	6892      	ldr	r2, [r2, #8]
 8005786:	4611      	mov	r1, r2
 8005788:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	db7a      	blt.n	8005886 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d004      	beq.n	80057a6 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800579c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579e:	3304      	adds	r3, #4
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7fe f97d 	bl	8003aa0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80057a6:	463b      	mov	r3, r7
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7ff ff6d 	bl	8005688 <prvSampleTimeNow>
 80057ae:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b09      	cmp	r3, #9
 80057b4:	d868      	bhi.n	8005888 <prvProcessReceivedCommands+0x13c>
 80057b6:	a201      	add	r2, pc, #4	; (adr r2, 80057bc <prvProcessReceivedCommands+0x70>)
 80057b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057bc:	080057e5 	.word	0x080057e5
 80057c0:	080057e5 	.word	0x080057e5
 80057c4:	080057e5 	.word	0x080057e5
 80057c8:	08005889 	.word	0x08005889
 80057cc:	0800583f 	.word	0x0800583f
 80057d0:	08005875 	.word	0x08005875
 80057d4:	080057e5 	.word	0x080057e5
 80057d8:	080057e5 	.word	0x080057e5
 80057dc:	08005889 	.word	0x08005889
 80057e0:	0800583f 	.word	0x0800583f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80057e4:	68ba      	ldr	r2, [r7, #8]
 80057e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	18d1      	adds	r1, r2, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057f2:	f7ff ff69 	bl	80056c8 <prvInsertTimerInActiveList>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d045      	beq.n	8005888 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80057fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005802:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d13d      	bne.n	8005888 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	441a      	add	r2, r3
 8005814:	2300      	movs	r3, #0
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	2300      	movs	r3, #0
 800581a:	2100      	movs	r1, #0
 800581c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800581e:	f7ff fe23 	bl	8005468 <xTimerGenericCommand>
 8005822:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d12e      	bne.n	8005888 <prvProcessReceivedCommands+0x13c>
 800582a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582e:	f383 8811 	msr	BASEPRI, r3
 8005832:	f3bf 8f6f 	isb	sy
 8005836:	f3bf 8f4f 	dsb	sy
 800583a:	61bb      	str	r3, [r7, #24]
 800583c:	e7fe      	b.n	800583c <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005842:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d109      	bne.n	8005860 <prvProcessReceivedCommands+0x114>
 800584c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	617b      	str	r3, [r7, #20]
 800585e:	e7fe      	b.n	800585e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005862:	699a      	ldr	r2, [r3, #24]
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	18d1      	adds	r1, r2, r3
 8005868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800586c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800586e:	f7ff ff2b 	bl	80056c8 <prvInsertTimerInActiveList>
					break;
 8005872:	e009      	b.n	8005888 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005876:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800587a:	2b00      	cmp	r3, #0
 800587c:	d104      	bne.n	8005888 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 800587e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005880:	f000 fb5a 	bl	8005f38 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005884:	e000      	b.n	8005888 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005886:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005888:	4b07      	ldr	r3, [pc, #28]	; (80058a8 <prvProcessReceivedCommands+0x15c>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	1d39      	adds	r1, r7, #4
 800588e:	2200      	movs	r2, #0
 8005890:	4618      	mov	r0, r3
 8005892:	f7fe fbf7 	bl	8004084 <xQueueReceive>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	f47f af5b 	bne.w	8005754 <prvProcessReceivedCommands+0x8>
	}
}
 800589e:	bf00      	nop
 80058a0:	3730      	adds	r7, #48	; 0x30
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	20000c80 	.word	0x20000c80

080058ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b088      	sub	sp, #32
 80058b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80058b2:	e044      	b.n	800593e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80058b4:	4b2b      	ldr	r3, [pc, #172]	; (8005964 <prvSwitchTimerLists+0xb8>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80058be:	4b29      	ldr	r3, [pc, #164]	; (8005964 <prvSwitchTimerLists+0xb8>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	3304      	adds	r3, #4
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7fe f8e7 	bl	8003aa0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	69db      	ldr	r3, [r3, #28]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d12d      	bne.n	800593e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	4413      	add	r3, r2
 80058ea:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d90e      	bls.n	8005912 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005900:	4b18      	ldr	r3, [pc, #96]	; (8005964 <prvSwitchTimerLists+0xb8>)
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	3304      	adds	r3, #4
 8005908:	4619      	mov	r1, r3
 800590a:	4610      	mov	r0, r2
 800590c:	f7fe f890 	bl	8003a30 <vListInsert>
 8005910:	e015      	b.n	800593e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005912:	2300      	movs	r3, #0
 8005914:	9300      	str	r3, [sp, #0]
 8005916:	2300      	movs	r3, #0
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	2100      	movs	r1, #0
 800591c:	68f8      	ldr	r0, [r7, #12]
 800591e:	f7ff fda3 	bl	8005468 <xTimerGenericCommand>
 8005922:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d109      	bne.n	800593e <prvSwitchTimerLists+0x92>
 800592a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592e:	f383 8811 	msr	BASEPRI, r3
 8005932:	f3bf 8f6f 	isb	sy
 8005936:	f3bf 8f4f 	dsb	sy
 800593a:	603b      	str	r3, [r7, #0]
 800593c:	e7fe      	b.n	800593c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800593e:	4b09      	ldr	r3, [pc, #36]	; (8005964 <prvSwitchTimerLists+0xb8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1b5      	bne.n	80058b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005948:	4b06      	ldr	r3, [pc, #24]	; (8005964 <prvSwitchTimerLists+0xb8>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800594e:	4b06      	ldr	r3, [pc, #24]	; (8005968 <prvSwitchTimerLists+0xbc>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a04      	ldr	r2, [pc, #16]	; (8005964 <prvSwitchTimerLists+0xb8>)
 8005954:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005956:	4a04      	ldr	r2, [pc, #16]	; (8005968 <prvSwitchTimerLists+0xbc>)
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	6013      	str	r3, [r2, #0]
}
 800595c:	bf00      	nop
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	20000c78 	.word	0x20000c78
 8005968:	20000c7c 	.word	0x20000c7c

0800596c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005972:	f000 f929 	bl	8005bc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <prvCheckForValidListAndQueue+0x60>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d120      	bne.n	80059c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800597e:	4814      	ldr	r0, [pc, #80]	; (80059d0 <prvCheckForValidListAndQueue+0x64>)
 8005980:	f7fe f808 	bl	8003994 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005984:	4813      	ldr	r0, [pc, #76]	; (80059d4 <prvCheckForValidListAndQueue+0x68>)
 8005986:	f7fe f805 	bl	8003994 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800598a:	4b13      	ldr	r3, [pc, #76]	; (80059d8 <prvCheckForValidListAndQueue+0x6c>)
 800598c:	4a10      	ldr	r2, [pc, #64]	; (80059d0 <prvCheckForValidListAndQueue+0x64>)
 800598e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005990:	4b12      	ldr	r3, [pc, #72]	; (80059dc <prvCheckForValidListAndQueue+0x70>)
 8005992:	4a10      	ldr	r2, [pc, #64]	; (80059d4 <prvCheckForValidListAndQueue+0x68>)
 8005994:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005996:	2300      	movs	r3, #0
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	4b11      	ldr	r3, [pc, #68]	; (80059e0 <prvCheckForValidListAndQueue+0x74>)
 800599c:	4a11      	ldr	r2, [pc, #68]	; (80059e4 <prvCheckForValidListAndQueue+0x78>)
 800599e:	2110      	movs	r1, #16
 80059a0:	200a      	movs	r0, #10
 80059a2:	f7fe f90f 	bl	8003bc4 <xQueueGenericCreateStatic>
 80059a6:	4602      	mov	r2, r0
 80059a8:	4b08      	ldr	r3, [pc, #32]	; (80059cc <prvCheckForValidListAndQueue+0x60>)
 80059aa:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80059ac:	4b07      	ldr	r3, [pc, #28]	; (80059cc <prvCheckForValidListAndQueue+0x60>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d005      	beq.n	80059c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80059b4:	4b05      	ldr	r3, [pc, #20]	; (80059cc <prvCheckForValidListAndQueue+0x60>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	490b      	ldr	r1, [pc, #44]	; (80059e8 <prvCheckForValidListAndQueue+0x7c>)
 80059ba:	4618      	mov	r0, r3
 80059bc:	f7fe fdcc 	bl	8004558 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059c0:	f000 f930 	bl	8005c24 <vPortExitCritical>
}
 80059c4:	bf00      	nop
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	20000c80 	.word	0x20000c80
 80059d0:	20000c50 	.word	0x20000c50
 80059d4:	20000c64 	.word	0x20000c64
 80059d8:	20000c78 	.word	0x20000c78
 80059dc:	20000c7c 	.word	0x20000c7c
 80059e0:	20000d2c 	.word	0x20000d2c
 80059e4:	20000c8c 	.word	0x20000c8c
 80059e8:	08006ae8 	.word	0x08006ae8

080059ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	3b04      	subs	r3, #4
 80059fc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005a04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	3b04      	subs	r3, #4
 8005a0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	f023 0201 	bic.w	r2, r3, #1
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	3b04      	subs	r3, #4
 8005a1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005a1c:	4a08      	ldr	r2, [pc, #32]	; (8005a40 <pxPortInitialiseStack+0x54>)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	3b14      	subs	r3, #20
 8005a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	3b20      	subs	r3, #32
 8005a32:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005a34:	68fb      	ldr	r3, [r7, #12]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr
 8005a40:	08005a45 	.word	0x08005a45

08005a44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005a4e:	4b10      	ldr	r3, [pc, #64]	; (8005a90 <prvTaskExitError+0x4c>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a56:	d009      	beq.n	8005a6c <prvTaskExitError+0x28>
 8005a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5c:	f383 8811 	msr	BASEPRI, r3
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	f3bf 8f4f 	dsb	sy
 8005a68:	60fb      	str	r3, [r7, #12]
 8005a6a:	e7fe      	b.n	8005a6a <prvTaskExitError+0x26>
 8005a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005a7e:	bf00      	nop
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0fc      	beq.n	8005a80 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005a86:	bf00      	nop
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr
 8005a90:	2000000c 	.word	0x2000000c
	...

08005aa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005aa0:	4b07      	ldr	r3, [pc, #28]	; (8005ac0 <pxCurrentTCBConst2>)
 8005aa2:	6819      	ldr	r1, [r3, #0]
 8005aa4:	6808      	ldr	r0, [r1, #0]
 8005aa6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005aaa:	f380 8809 	msr	PSP, r0
 8005aae:	f3bf 8f6f 	isb	sy
 8005ab2:	f04f 0000 	mov.w	r0, #0
 8005ab6:	f380 8811 	msr	BASEPRI, r0
 8005aba:	f04e 0e0d 	orr.w	lr, lr, #13
 8005abe:	4770      	bx	lr

08005ac0 <pxCurrentTCBConst2>:
 8005ac0:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005ac4:	bf00      	nop
 8005ac6:	bf00      	nop

08005ac8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005ac8:	4806      	ldr	r0, [pc, #24]	; (8005ae4 <prvPortStartFirstTask+0x1c>)
 8005aca:	6800      	ldr	r0, [r0, #0]
 8005acc:	6800      	ldr	r0, [r0, #0]
 8005ace:	f380 8808 	msr	MSP, r0
 8005ad2:	b662      	cpsie	i
 8005ad4:	b661      	cpsie	f
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	df00      	svc	0
 8005ae0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005ae2:	bf00      	nop
 8005ae4:	e000ed08 	.word	0xe000ed08

08005ae8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005aee:	4b31      	ldr	r3, [pc, #196]	; (8005bb4 <xPortStartScheduler+0xcc>)
 8005af0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	22ff      	movs	r2, #255	; 0xff
 8005afe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b08:	78fb      	ldrb	r3, [r7, #3]
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	4b29      	ldr	r3, [pc, #164]	; (8005bb8 <xPortStartScheduler+0xd0>)
 8005b14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b16:	4b29      	ldr	r3, [pc, #164]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b18:	2207      	movs	r2, #7
 8005b1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b1c:	e009      	b.n	8005b32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005b1e:	4b27      	ldr	r3, [pc, #156]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	3b01      	subs	r3, #1
 8005b24:	4a25      	ldr	r2, [pc, #148]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005b28:	78fb      	ldrb	r3, [r7, #3]
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	005b      	lsls	r3, r3, #1
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b32:	78fb      	ldrb	r3, [r7, #3]
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b3a:	2b80      	cmp	r3, #128	; 0x80
 8005b3c:	d0ef      	beq.n	8005b1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b3e:	4b1f      	ldr	r3, [pc, #124]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f1c3 0307 	rsb	r3, r3, #7
 8005b46:	2b04      	cmp	r3, #4
 8005b48:	d009      	beq.n	8005b5e <xPortStartScheduler+0x76>
 8005b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4e:	f383 8811 	msr	BASEPRI, r3
 8005b52:	f3bf 8f6f 	isb	sy
 8005b56:	f3bf 8f4f 	dsb	sy
 8005b5a:	60bb      	str	r3, [r7, #8]
 8005b5c:	e7fe      	b.n	8005b5c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b5e:	4b17      	ldr	r3, [pc, #92]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	021b      	lsls	r3, r3, #8
 8005b64:	4a15      	ldr	r2, [pc, #84]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b68:	4b14      	ldr	r3, [pc, #80]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b70:	4a12      	ldr	r2, [pc, #72]	; (8005bbc <xPortStartScheduler+0xd4>)
 8005b72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	b2da      	uxtb	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b7c:	4b10      	ldr	r3, [pc, #64]	; (8005bc0 <xPortStartScheduler+0xd8>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a0f      	ldr	r2, [pc, #60]	; (8005bc0 <xPortStartScheduler+0xd8>)
 8005b82:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005b86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b88:	4b0d      	ldr	r3, [pc, #52]	; (8005bc0 <xPortStartScheduler+0xd8>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a0c      	ldr	r2, [pc, #48]	; (8005bc0 <xPortStartScheduler+0xd8>)
 8005b8e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005b92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b94:	f000 f8b0 	bl	8005cf8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b98:	4b0a      	ldr	r3, [pc, #40]	; (8005bc4 <xPortStartScheduler+0xdc>)
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b9e:	f7ff ff93 	bl	8005ac8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ba2:	f7ff f8d7 	bl	8004d54 <vTaskSwitchContext>
	prvTaskExitError();
 8005ba6:	f7ff ff4d 	bl	8005a44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	e000e400 	.word	0xe000e400
 8005bb8:	20000d7c 	.word	0x20000d7c
 8005bbc:	20000d80 	.word	0x20000d80
 8005bc0:	e000ed20 	.word	0xe000ed20
 8005bc4:	2000000c 	.word	0x2000000c

08005bc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005be0:	4b0e      	ldr	r3, [pc, #56]	; (8005c1c <vPortEnterCritical+0x54>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	3301      	adds	r3, #1
 8005be6:	4a0d      	ldr	r2, [pc, #52]	; (8005c1c <vPortEnterCritical+0x54>)
 8005be8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005bea:	4b0c      	ldr	r3, [pc, #48]	; (8005c1c <vPortEnterCritical+0x54>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d10e      	bne.n	8005c10 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005bf2:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <vPortEnterCritical+0x58>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d009      	beq.n	8005c10 <vPortEnterCritical+0x48>
 8005bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c00:	f383 8811 	msr	BASEPRI, r3
 8005c04:	f3bf 8f6f 	isb	sy
 8005c08:	f3bf 8f4f 	dsb	sy
 8005c0c:	603b      	str	r3, [r7, #0]
 8005c0e:	e7fe      	b.n	8005c0e <vPortEnterCritical+0x46>
	}
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bc80      	pop	{r7}
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	2000000c 	.word	0x2000000c
 8005c20:	e000ed04 	.word	0xe000ed04

08005c24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005c2a:	4b10      	ldr	r3, [pc, #64]	; (8005c6c <vPortExitCritical+0x48>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d109      	bne.n	8005c46 <vPortExitCritical+0x22>
 8005c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c36:	f383 8811 	msr	BASEPRI, r3
 8005c3a:	f3bf 8f6f 	isb	sy
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	607b      	str	r3, [r7, #4]
 8005c44:	e7fe      	b.n	8005c44 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005c46:	4b09      	ldr	r3, [pc, #36]	; (8005c6c <vPortExitCritical+0x48>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	4a07      	ldr	r2, [pc, #28]	; (8005c6c <vPortExitCritical+0x48>)
 8005c4e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c50:	4b06      	ldr	r3, [pc, #24]	; (8005c6c <vPortExitCritical+0x48>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d104      	bne.n	8005c62 <vPortExitCritical+0x3e>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bc80      	pop	{r7}
 8005c6a:	4770      	bx	lr
 8005c6c:	2000000c 	.word	0x2000000c

08005c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c70:	f3ef 8009 	mrs	r0, PSP
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	4b0d      	ldr	r3, [pc, #52]	; (8005cb0 <pxCurrentTCBConst>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005c80:	6010      	str	r0, [r2, #0]
 8005c82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005c86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005c8a:	f380 8811 	msr	BASEPRI, r0
 8005c8e:	f7ff f861 	bl	8004d54 <vTaskSwitchContext>
 8005c92:	f04f 0000 	mov.w	r0, #0
 8005c96:	f380 8811 	msr	BASEPRI, r0
 8005c9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005c9e:	6819      	ldr	r1, [r3, #0]
 8005ca0:	6808      	ldr	r0, [r1, #0]
 8005ca2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005ca6:	f380 8809 	msr	PSP, r0
 8005caa:	f3bf 8f6f 	isb	sy
 8005cae:	4770      	bx	lr

08005cb0 <pxCurrentTCBConst>:
 8005cb0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005cb4:	bf00      	nop
 8005cb6:	bf00      	nop

08005cb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8005cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc2:	f383 8811 	msr	BASEPRI, r3
 8005cc6:	f3bf 8f6f 	isb	sy
 8005cca:	f3bf 8f4f 	dsb	sy
 8005cce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005cd0:	f7fe ff82 	bl	8004bd8 <xTaskIncrementTick>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005cda:	4b06      	ldr	r3, [pc, #24]	; (8005cf4 <SysTick_Handler+0x3c>)
 8005cdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ce0:	601a      	str	r2, [r3, #0]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005cec:	bf00      	nop
 8005cee:	3708      	adds	r7, #8
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	e000ed04 	.word	0xe000ed04

08005cf8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005cfc:	4b0a      	ldr	r3, [pc, #40]	; (8005d28 <vPortSetupTimerInterrupt+0x30>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d02:	4b0a      	ldr	r3, [pc, #40]	; (8005d2c <vPortSetupTimerInterrupt+0x34>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d08:	4b09      	ldr	r3, [pc, #36]	; (8005d30 <vPortSetupTimerInterrupt+0x38>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a09      	ldr	r2, [pc, #36]	; (8005d34 <vPortSetupTimerInterrupt+0x3c>)
 8005d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d12:	099b      	lsrs	r3, r3, #6
 8005d14:	4a08      	ldr	r2, [pc, #32]	; (8005d38 <vPortSetupTimerInterrupt+0x40>)
 8005d16:	3b01      	subs	r3, #1
 8005d18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d1a:	4b03      	ldr	r3, [pc, #12]	; (8005d28 <vPortSetupTimerInterrupt+0x30>)
 8005d1c:	2207      	movs	r2, #7
 8005d1e:	601a      	str	r2, [r3, #0]
}
 8005d20:	bf00      	nop
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bc80      	pop	{r7}
 8005d26:	4770      	bx	lr
 8005d28:	e000e010 	.word	0xe000e010
 8005d2c:	e000e018 	.word	0xe000e018
 8005d30:	20000000 	.word	0x20000000
 8005d34:	10624dd3 	.word	0x10624dd3
 8005d38:	e000e014 	.word	0xe000e014

08005d3c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005d42:	f3ef 8305 	mrs	r3, IPSR
 8005d46:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2b0f      	cmp	r3, #15
 8005d4c:	d913      	bls.n	8005d76 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d4e:	4a15      	ldr	r2, [pc, #84]	; (8005da4 <vPortValidateInterruptPriority+0x68>)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	4413      	add	r3, r2
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005d58:	4b13      	ldr	r3, [pc, #76]	; (8005da8 <vPortValidateInterruptPriority+0x6c>)
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	7afa      	ldrb	r2, [r7, #11]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d209      	bcs.n	8005d76 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8005d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d66:	f383 8811 	msr	BASEPRI, r3
 8005d6a:	f3bf 8f6f 	isb	sy
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	607b      	str	r3, [r7, #4]
 8005d74:	e7fe      	b.n	8005d74 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005d76:	4b0d      	ldr	r3, [pc, #52]	; (8005dac <vPortValidateInterruptPriority+0x70>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005d7e:	4b0c      	ldr	r3, [pc, #48]	; (8005db0 <vPortValidateInterruptPriority+0x74>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d909      	bls.n	8005d9a <vPortValidateInterruptPriority+0x5e>
 8005d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8a:	f383 8811 	msr	BASEPRI, r3
 8005d8e:	f3bf 8f6f 	isb	sy
 8005d92:	f3bf 8f4f 	dsb	sy
 8005d96:	603b      	str	r3, [r7, #0]
 8005d98:	e7fe      	b.n	8005d98 <vPortValidateInterruptPriority+0x5c>
	}
 8005d9a:	bf00      	nop
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bc80      	pop	{r7}
 8005da2:	4770      	bx	lr
 8005da4:	e000e3f0 	.word	0xe000e3f0
 8005da8:	20000d7c 	.word	0x20000d7c
 8005dac:	e000ed0c 	.word	0xe000ed0c
 8005db0:	20000d80 	.word	0x20000d80

08005db4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b08a      	sub	sp, #40	; 0x28
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005dc0:	f7fe fe52 	bl	8004a68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005dc4:	4b57      	ldr	r3, [pc, #348]	; (8005f24 <pvPortMalloc+0x170>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005dcc:	f000 f90c 	bl	8005fe8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005dd0:	4b55      	ldr	r3, [pc, #340]	; (8005f28 <pvPortMalloc+0x174>)
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f040 808c 	bne.w	8005ef6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d01c      	beq.n	8005e1e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005de4:	2208      	movs	r2, #8
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4413      	add	r3, r2
 8005dea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d013      	beq.n	8005e1e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f023 0307 	bic.w	r3, r3, #7
 8005dfc:	3308      	adds	r3, #8
 8005dfe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f003 0307 	and.w	r3, r3, #7
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d009      	beq.n	8005e1e <pvPortMalloc+0x6a>
 8005e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0e:	f383 8811 	msr	BASEPRI, r3
 8005e12:	f3bf 8f6f 	isb	sy
 8005e16:	f3bf 8f4f 	dsb	sy
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	e7fe      	b.n	8005e1c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d068      	beq.n	8005ef6 <pvPortMalloc+0x142>
 8005e24:	4b41      	ldr	r3, [pc, #260]	; (8005f2c <pvPortMalloc+0x178>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d863      	bhi.n	8005ef6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e2e:	4b40      	ldr	r3, [pc, #256]	; (8005f30 <pvPortMalloc+0x17c>)
 8005e30:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e32:	4b3f      	ldr	r3, [pc, #252]	; (8005f30 <pvPortMalloc+0x17c>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e38:	e004      	b.n	8005e44 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d903      	bls.n	8005e56 <pvPortMalloc+0xa2>
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1f1      	bne.n	8005e3a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e56:	4b33      	ldr	r3, [pc, #204]	; (8005f24 <pvPortMalloc+0x170>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d04a      	beq.n	8005ef6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e60:	6a3b      	ldr	r3, [r7, #32]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2208      	movs	r2, #8
 8005e66:	4413      	add	r3, r2
 8005e68:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	6a3b      	ldr	r3, [r7, #32]
 8005e70:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	1ad2      	subs	r2, r2, r3
 8005e7a:	2308      	movs	r3, #8
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d91e      	bls.n	8005ec0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4413      	add	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	f003 0307 	and.w	r3, r3, #7
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d009      	beq.n	8005ea8 <pvPortMalloc+0xf4>
 8005e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e98:	f383 8811 	msr	BASEPRI, r3
 8005e9c:	f3bf 8f6f 	isb	sy
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	613b      	str	r3, [r7, #16]
 8005ea6:	e7fe      	b.n	8005ea6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eaa:	685a      	ldr	r2, [r3, #4]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	1ad2      	subs	r2, r2, r3
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005eba:	69b8      	ldr	r0, [r7, #24]
 8005ebc:	f000 f8f6 	bl	80060ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ec0:	4b1a      	ldr	r3, [pc, #104]	; (8005f2c <pvPortMalloc+0x178>)
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	4a18      	ldr	r2, [pc, #96]	; (8005f2c <pvPortMalloc+0x178>)
 8005ecc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ece:	4b17      	ldr	r3, [pc, #92]	; (8005f2c <pvPortMalloc+0x178>)
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	4b18      	ldr	r3, [pc, #96]	; (8005f34 <pvPortMalloc+0x180>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d203      	bcs.n	8005ee2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005eda:	4b14      	ldr	r3, [pc, #80]	; (8005f2c <pvPortMalloc+0x178>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a15      	ldr	r2, [pc, #84]	; (8005f34 <pvPortMalloc+0x180>)
 8005ee0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	4b10      	ldr	r3, [pc, #64]	; (8005f28 <pvPortMalloc+0x174>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	431a      	orrs	r2, r3
 8005eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005ef6:	f7fe fdc5 	bl	8004a84 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	f003 0307 	and.w	r3, r3, #7
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d009      	beq.n	8005f18 <pvPortMalloc+0x164>
 8005f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f08:	f383 8811 	msr	BASEPRI, r3
 8005f0c:	f3bf 8f6f 	isb	sy
 8005f10:	f3bf 8f4f 	dsb	sy
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	e7fe      	b.n	8005f16 <pvPortMalloc+0x162>
	return pvReturn;
 8005f18:	69fb      	ldr	r3, [r7, #28]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3728      	adds	r7, #40	; 0x28
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	2000198c 	.word	0x2000198c
 8005f28:	20001998 	.word	0x20001998
 8005f2c:	20001990 	.word	0x20001990
 8005f30:	20001984 	.word	0x20001984
 8005f34:	20001994 	.word	0x20001994

08005f38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b086      	sub	sp, #24
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d046      	beq.n	8005fd8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f4a:	2308      	movs	r3, #8
 8005f4c:	425b      	negs	r3, r3
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	4413      	add	r3, r2
 8005f52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	4b20      	ldr	r3, [pc, #128]	; (8005fe0 <vPortFree+0xa8>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d109      	bne.n	8005f7a <vPortFree+0x42>
 8005f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f6a:	f383 8811 	msr	BASEPRI, r3
 8005f6e:	f3bf 8f6f 	isb	sy
 8005f72:	f3bf 8f4f 	dsb	sy
 8005f76:	60fb      	str	r3, [r7, #12]
 8005f78:	e7fe      	b.n	8005f78 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d009      	beq.n	8005f96 <vPortFree+0x5e>
 8005f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f86:	f383 8811 	msr	BASEPRI, r3
 8005f8a:	f3bf 8f6f 	isb	sy
 8005f8e:	f3bf 8f4f 	dsb	sy
 8005f92:	60bb      	str	r3, [r7, #8]
 8005f94:	e7fe      	b.n	8005f94 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	685a      	ldr	r2, [r3, #4]
 8005f9a:	4b11      	ldr	r3, [pc, #68]	; (8005fe0 <vPortFree+0xa8>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d019      	beq.n	8005fd8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d115      	bne.n	8005fd8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	4b0b      	ldr	r3, [pc, #44]	; (8005fe0 <vPortFree+0xa8>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	401a      	ands	r2, r3
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005fbc:	f7fe fd54 	bl	8004a68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	4b07      	ldr	r3, [pc, #28]	; (8005fe4 <vPortFree+0xac>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4413      	add	r3, r2
 8005fca:	4a06      	ldr	r2, [pc, #24]	; (8005fe4 <vPortFree+0xac>)
 8005fcc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005fce:	6938      	ldr	r0, [r7, #16]
 8005fd0:	f000 f86c 	bl	80060ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005fd4:	f7fe fd56 	bl	8004a84 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fd8:	bf00      	nop
 8005fda:	3718      	adds	r7, #24
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	20001998 	.word	0x20001998
 8005fe4:	20001990 	.word	0x20001990

08005fe8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005fee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005ff2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005ff4:	4b27      	ldr	r3, [pc, #156]	; (8006094 <prvHeapInit+0xac>)
 8005ff6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f003 0307 	and.w	r3, r3, #7
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d00c      	beq.n	800601c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	3307      	adds	r3, #7
 8006006:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0307 	bic.w	r3, r3, #7
 800600e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	4a1f      	ldr	r2, [pc, #124]	; (8006094 <prvHeapInit+0xac>)
 8006018:	4413      	add	r3, r2
 800601a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006020:	4a1d      	ldr	r2, [pc, #116]	; (8006098 <prvHeapInit+0xb0>)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006026:	4b1c      	ldr	r3, [pc, #112]	; (8006098 <prvHeapInit+0xb0>)
 8006028:	2200      	movs	r2, #0
 800602a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	4413      	add	r3, r2
 8006032:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006034:	2208      	movs	r2, #8
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	1a9b      	subs	r3, r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f023 0307 	bic.w	r3, r3, #7
 8006042:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	4a15      	ldr	r2, [pc, #84]	; (800609c <prvHeapInit+0xb4>)
 8006048:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800604a:	4b14      	ldr	r3, [pc, #80]	; (800609c <prvHeapInit+0xb4>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2200      	movs	r2, #0
 8006050:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006052:	4b12      	ldr	r3, [pc, #72]	; (800609c <prvHeapInit+0xb4>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2200      	movs	r2, #0
 8006058:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	1ad2      	subs	r2, r2, r3
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006068:	4b0c      	ldr	r3, [pc, #48]	; (800609c <prvHeapInit+0xb4>)
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	4a0a      	ldr	r2, [pc, #40]	; (80060a0 <prvHeapInit+0xb8>)
 8006076:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	4a09      	ldr	r2, [pc, #36]	; (80060a4 <prvHeapInit+0xbc>)
 800607e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006080:	4b09      	ldr	r3, [pc, #36]	; (80060a8 <prvHeapInit+0xc0>)
 8006082:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006086:	601a      	str	r2, [r3, #0]
}
 8006088:	bf00      	nop
 800608a:	3714      	adds	r7, #20
 800608c:	46bd      	mov	sp, r7
 800608e:	bc80      	pop	{r7}
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	20000d84 	.word	0x20000d84
 8006098:	20001984 	.word	0x20001984
 800609c:	2000198c 	.word	0x2000198c
 80060a0:	20001994 	.word	0x20001994
 80060a4:	20001990 	.word	0x20001990
 80060a8:	20001998 	.word	0x20001998

080060ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80060b4:	4b27      	ldr	r3, [pc, #156]	; (8006154 <prvInsertBlockIntoFreeList+0xa8>)
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	e002      	b.n	80060c0 <prvInsertBlockIntoFreeList+0x14>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d8f7      	bhi.n	80060ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	4413      	add	r3, r2
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d108      	bne.n	80060ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	685a      	ldr	r2, [r3, #4]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	441a      	add	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	441a      	add	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d118      	bne.n	8006134 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	4b14      	ldr	r3, [pc, #80]	; (8006158 <prvInsertBlockIntoFreeList+0xac>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	429a      	cmp	r2, r3
 800610c:	d00d      	beq.n	800612a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	685a      	ldr	r2, [r3, #4]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	441a      	add	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	e008      	b.n	800613c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800612a:	4b0b      	ldr	r3, [pc, #44]	; (8006158 <prvInsertBlockIntoFreeList+0xac>)
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	601a      	str	r2, [r3, #0]
 8006132:	e003      	b.n	800613c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	429a      	cmp	r2, r3
 8006142:	d002      	beq.n	800614a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800614a:	bf00      	nop
 800614c:	3714      	adds	r7, #20
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr
 8006154:	20001984 	.word	0x20001984
 8006158:	2000198c 	.word	0x2000198c

0800615c <__errno>:
 800615c:	4b01      	ldr	r3, [pc, #4]	; (8006164 <__errno+0x8>)
 800615e:	6818      	ldr	r0, [r3, #0]
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	20000010 	.word	0x20000010

08006168 <__libc_init_array>:
 8006168:	b570      	push	{r4, r5, r6, lr}
 800616a:	2500      	movs	r5, #0
 800616c:	4e0c      	ldr	r6, [pc, #48]	; (80061a0 <__libc_init_array+0x38>)
 800616e:	4c0d      	ldr	r4, [pc, #52]	; (80061a4 <__libc_init_array+0x3c>)
 8006170:	1ba4      	subs	r4, r4, r6
 8006172:	10a4      	asrs	r4, r4, #2
 8006174:	42a5      	cmp	r5, r4
 8006176:	d109      	bne.n	800618c <__libc_init_array+0x24>
 8006178:	f000 fc3e 	bl	80069f8 <_init>
 800617c:	2500      	movs	r5, #0
 800617e:	4e0a      	ldr	r6, [pc, #40]	; (80061a8 <__libc_init_array+0x40>)
 8006180:	4c0a      	ldr	r4, [pc, #40]	; (80061ac <__libc_init_array+0x44>)
 8006182:	1ba4      	subs	r4, r4, r6
 8006184:	10a4      	asrs	r4, r4, #2
 8006186:	42a5      	cmp	r5, r4
 8006188:	d105      	bne.n	8006196 <__libc_init_array+0x2e>
 800618a:	bd70      	pop	{r4, r5, r6, pc}
 800618c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006190:	4798      	blx	r3
 8006192:	3501      	adds	r5, #1
 8006194:	e7ee      	b.n	8006174 <__libc_init_array+0xc>
 8006196:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800619a:	4798      	blx	r3
 800619c:	3501      	adds	r5, #1
 800619e:	e7f2      	b.n	8006186 <__libc_init_array+0x1e>
 80061a0:	08006bf0 	.word	0x08006bf0
 80061a4:	08006bf0 	.word	0x08006bf0
 80061a8:	08006bf0 	.word	0x08006bf0
 80061ac:	08006bf4 	.word	0x08006bf4

080061b0 <memcpy>:
 80061b0:	b510      	push	{r4, lr}
 80061b2:	1e43      	subs	r3, r0, #1
 80061b4:	440a      	add	r2, r1
 80061b6:	4291      	cmp	r1, r2
 80061b8:	d100      	bne.n	80061bc <memcpy+0xc>
 80061ba:	bd10      	pop	{r4, pc}
 80061bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061c4:	e7f7      	b.n	80061b6 <memcpy+0x6>

080061c6 <memset>:
 80061c6:	4603      	mov	r3, r0
 80061c8:	4402      	add	r2, r0
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d100      	bne.n	80061d0 <memset+0xa>
 80061ce:	4770      	bx	lr
 80061d0:	f803 1b01 	strb.w	r1, [r3], #1
 80061d4:	e7f9      	b.n	80061ca <memset+0x4>
	...

080061d8 <siprintf>:
 80061d8:	b40e      	push	{r1, r2, r3}
 80061da:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80061de:	b500      	push	{lr}
 80061e0:	b09c      	sub	sp, #112	; 0x70
 80061e2:	ab1d      	add	r3, sp, #116	; 0x74
 80061e4:	9002      	str	r0, [sp, #8]
 80061e6:	9006      	str	r0, [sp, #24]
 80061e8:	9107      	str	r1, [sp, #28]
 80061ea:	9104      	str	r1, [sp, #16]
 80061ec:	4808      	ldr	r0, [pc, #32]	; (8006210 <siprintf+0x38>)
 80061ee:	4909      	ldr	r1, [pc, #36]	; (8006214 <siprintf+0x3c>)
 80061f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80061f4:	9105      	str	r1, [sp, #20]
 80061f6:	6800      	ldr	r0, [r0, #0]
 80061f8:	a902      	add	r1, sp, #8
 80061fa:	9301      	str	r3, [sp, #4]
 80061fc:	f000 f86e 	bl	80062dc <_svfiprintf_r>
 8006200:	2200      	movs	r2, #0
 8006202:	9b02      	ldr	r3, [sp, #8]
 8006204:	701a      	strb	r2, [r3, #0]
 8006206:	b01c      	add	sp, #112	; 0x70
 8006208:	f85d eb04 	ldr.w	lr, [sp], #4
 800620c:	b003      	add	sp, #12
 800620e:	4770      	bx	lr
 8006210:	20000010 	.word	0x20000010
 8006214:	ffff0208 	.word	0xffff0208

08006218 <strcpy>:
 8006218:	4603      	mov	r3, r0
 800621a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800621e:	f803 2b01 	strb.w	r2, [r3], #1
 8006222:	2a00      	cmp	r2, #0
 8006224:	d1f9      	bne.n	800621a <strcpy+0x2>
 8006226:	4770      	bx	lr

08006228 <__ssputs_r>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	688e      	ldr	r6, [r1, #8]
 800622e:	4682      	mov	sl, r0
 8006230:	429e      	cmp	r6, r3
 8006232:	460c      	mov	r4, r1
 8006234:	4690      	mov	r8, r2
 8006236:	4699      	mov	r9, r3
 8006238:	d837      	bhi.n	80062aa <__ssputs_r+0x82>
 800623a:	898a      	ldrh	r2, [r1, #12]
 800623c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006240:	d031      	beq.n	80062a6 <__ssputs_r+0x7e>
 8006242:	2302      	movs	r3, #2
 8006244:	6825      	ldr	r5, [r4, #0]
 8006246:	6909      	ldr	r1, [r1, #16]
 8006248:	1a6f      	subs	r7, r5, r1
 800624a:	6965      	ldr	r5, [r4, #20]
 800624c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006250:	fb95 f5f3 	sdiv	r5, r5, r3
 8006254:	f109 0301 	add.w	r3, r9, #1
 8006258:	443b      	add	r3, r7
 800625a:	429d      	cmp	r5, r3
 800625c:	bf38      	it	cc
 800625e:	461d      	movcc	r5, r3
 8006260:	0553      	lsls	r3, r2, #21
 8006262:	d530      	bpl.n	80062c6 <__ssputs_r+0x9e>
 8006264:	4629      	mov	r1, r5
 8006266:	f000 fb2d 	bl	80068c4 <_malloc_r>
 800626a:	4606      	mov	r6, r0
 800626c:	b950      	cbnz	r0, 8006284 <__ssputs_r+0x5c>
 800626e:	230c      	movs	r3, #12
 8006270:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006274:	f8ca 3000 	str.w	r3, [sl]
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800627e:	81a3      	strh	r3, [r4, #12]
 8006280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006284:	463a      	mov	r2, r7
 8006286:	6921      	ldr	r1, [r4, #16]
 8006288:	f7ff ff92 	bl	80061b0 <memcpy>
 800628c:	89a3      	ldrh	r3, [r4, #12]
 800628e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006296:	81a3      	strh	r3, [r4, #12]
 8006298:	6126      	str	r6, [r4, #16]
 800629a:	443e      	add	r6, r7
 800629c:	6026      	str	r6, [r4, #0]
 800629e:	464e      	mov	r6, r9
 80062a0:	6165      	str	r5, [r4, #20]
 80062a2:	1bed      	subs	r5, r5, r7
 80062a4:	60a5      	str	r5, [r4, #8]
 80062a6:	454e      	cmp	r6, r9
 80062a8:	d900      	bls.n	80062ac <__ssputs_r+0x84>
 80062aa:	464e      	mov	r6, r9
 80062ac:	4632      	mov	r2, r6
 80062ae:	4641      	mov	r1, r8
 80062b0:	6820      	ldr	r0, [r4, #0]
 80062b2:	f000 faa1 	bl	80067f8 <memmove>
 80062b6:	68a3      	ldr	r3, [r4, #8]
 80062b8:	2000      	movs	r0, #0
 80062ba:	1b9b      	subs	r3, r3, r6
 80062bc:	60a3      	str	r3, [r4, #8]
 80062be:	6823      	ldr	r3, [r4, #0]
 80062c0:	441e      	add	r6, r3
 80062c2:	6026      	str	r6, [r4, #0]
 80062c4:	e7dc      	b.n	8006280 <__ssputs_r+0x58>
 80062c6:	462a      	mov	r2, r5
 80062c8:	f000 fb56 	bl	8006978 <_realloc_r>
 80062cc:	4606      	mov	r6, r0
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d1e2      	bne.n	8006298 <__ssputs_r+0x70>
 80062d2:	6921      	ldr	r1, [r4, #16]
 80062d4:	4650      	mov	r0, sl
 80062d6:	f000 faa9 	bl	800682c <_free_r>
 80062da:	e7c8      	b.n	800626e <__ssputs_r+0x46>

080062dc <_svfiprintf_r>:
 80062dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e0:	461d      	mov	r5, r3
 80062e2:	898b      	ldrh	r3, [r1, #12]
 80062e4:	b09d      	sub	sp, #116	; 0x74
 80062e6:	061f      	lsls	r7, r3, #24
 80062e8:	4680      	mov	r8, r0
 80062ea:	460c      	mov	r4, r1
 80062ec:	4616      	mov	r6, r2
 80062ee:	d50f      	bpl.n	8006310 <_svfiprintf_r+0x34>
 80062f0:	690b      	ldr	r3, [r1, #16]
 80062f2:	b96b      	cbnz	r3, 8006310 <_svfiprintf_r+0x34>
 80062f4:	2140      	movs	r1, #64	; 0x40
 80062f6:	f000 fae5 	bl	80068c4 <_malloc_r>
 80062fa:	6020      	str	r0, [r4, #0]
 80062fc:	6120      	str	r0, [r4, #16]
 80062fe:	b928      	cbnz	r0, 800630c <_svfiprintf_r+0x30>
 8006300:	230c      	movs	r3, #12
 8006302:	f8c8 3000 	str.w	r3, [r8]
 8006306:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800630a:	e0c8      	b.n	800649e <_svfiprintf_r+0x1c2>
 800630c:	2340      	movs	r3, #64	; 0x40
 800630e:	6163      	str	r3, [r4, #20]
 8006310:	2300      	movs	r3, #0
 8006312:	9309      	str	r3, [sp, #36]	; 0x24
 8006314:	2320      	movs	r3, #32
 8006316:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800631a:	2330      	movs	r3, #48	; 0x30
 800631c:	f04f 0b01 	mov.w	fp, #1
 8006320:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006324:	9503      	str	r5, [sp, #12]
 8006326:	4637      	mov	r7, r6
 8006328:	463d      	mov	r5, r7
 800632a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800632e:	b10b      	cbz	r3, 8006334 <_svfiprintf_r+0x58>
 8006330:	2b25      	cmp	r3, #37	; 0x25
 8006332:	d13e      	bne.n	80063b2 <_svfiprintf_r+0xd6>
 8006334:	ebb7 0a06 	subs.w	sl, r7, r6
 8006338:	d00b      	beq.n	8006352 <_svfiprintf_r+0x76>
 800633a:	4653      	mov	r3, sl
 800633c:	4632      	mov	r2, r6
 800633e:	4621      	mov	r1, r4
 8006340:	4640      	mov	r0, r8
 8006342:	f7ff ff71 	bl	8006228 <__ssputs_r>
 8006346:	3001      	adds	r0, #1
 8006348:	f000 80a4 	beq.w	8006494 <_svfiprintf_r+0x1b8>
 800634c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800634e:	4453      	add	r3, sl
 8006350:	9309      	str	r3, [sp, #36]	; 0x24
 8006352:	783b      	ldrb	r3, [r7, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	f000 809d 	beq.w	8006494 <_svfiprintf_r+0x1b8>
 800635a:	2300      	movs	r3, #0
 800635c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006360:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006364:	9304      	str	r3, [sp, #16]
 8006366:	9307      	str	r3, [sp, #28]
 8006368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800636c:	931a      	str	r3, [sp, #104]	; 0x68
 800636e:	462f      	mov	r7, r5
 8006370:	2205      	movs	r2, #5
 8006372:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006376:	4850      	ldr	r0, [pc, #320]	; (80064b8 <_svfiprintf_r+0x1dc>)
 8006378:	f000 fa30 	bl	80067dc <memchr>
 800637c:	9b04      	ldr	r3, [sp, #16]
 800637e:	b9d0      	cbnz	r0, 80063b6 <_svfiprintf_r+0xda>
 8006380:	06d9      	lsls	r1, r3, #27
 8006382:	bf44      	itt	mi
 8006384:	2220      	movmi	r2, #32
 8006386:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800638a:	071a      	lsls	r2, r3, #28
 800638c:	bf44      	itt	mi
 800638e:	222b      	movmi	r2, #43	; 0x2b
 8006390:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006394:	782a      	ldrb	r2, [r5, #0]
 8006396:	2a2a      	cmp	r2, #42	; 0x2a
 8006398:	d015      	beq.n	80063c6 <_svfiprintf_r+0xea>
 800639a:	462f      	mov	r7, r5
 800639c:	2000      	movs	r0, #0
 800639e:	250a      	movs	r5, #10
 80063a0:	9a07      	ldr	r2, [sp, #28]
 80063a2:	4639      	mov	r1, r7
 80063a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063a8:	3b30      	subs	r3, #48	; 0x30
 80063aa:	2b09      	cmp	r3, #9
 80063ac:	d94d      	bls.n	800644a <_svfiprintf_r+0x16e>
 80063ae:	b1b8      	cbz	r0, 80063e0 <_svfiprintf_r+0x104>
 80063b0:	e00f      	b.n	80063d2 <_svfiprintf_r+0xf6>
 80063b2:	462f      	mov	r7, r5
 80063b4:	e7b8      	b.n	8006328 <_svfiprintf_r+0x4c>
 80063b6:	4a40      	ldr	r2, [pc, #256]	; (80064b8 <_svfiprintf_r+0x1dc>)
 80063b8:	463d      	mov	r5, r7
 80063ba:	1a80      	subs	r0, r0, r2
 80063bc:	fa0b f000 	lsl.w	r0, fp, r0
 80063c0:	4318      	orrs	r0, r3
 80063c2:	9004      	str	r0, [sp, #16]
 80063c4:	e7d3      	b.n	800636e <_svfiprintf_r+0x92>
 80063c6:	9a03      	ldr	r2, [sp, #12]
 80063c8:	1d11      	adds	r1, r2, #4
 80063ca:	6812      	ldr	r2, [r2, #0]
 80063cc:	9103      	str	r1, [sp, #12]
 80063ce:	2a00      	cmp	r2, #0
 80063d0:	db01      	blt.n	80063d6 <_svfiprintf_r+0xfa>
 80063d2:	9207      	str	r2, [sp, #28]
 80063d4:	e004      	b.n	80063e0 <_svfiprintf_r+0x104>
 80063d6:	4252      	negs	r2, r2
 80063d8:	f043 0302 	orr.w	r3, r3, #2
 80063dc:	9207      	str	r2, [sp, #28]
 80063de:	9304      	str	r3, [sp, #16]
 80063e0:	783b      	ldrb	r3, [r7, #0]
 80063e2:	2b2e      	cmp	r3, #46	; 0x2e
 80063e4:	d10c      	bne.n	8006400 <_svfiprintf_r+0x124>
 80063e6:	787b      	ldrb	r3, [r7, #1]
 80063e8:	2b2a      	cmp	r3, #42	; 0x2a
 80063ea:	d133      	bne.n	8006454 <_svfiprintf_r+0x178>
 80063ec:	9b03      	ldr	r3, [sp, #12]
 80063ee:	3702      	adds	r7, #2
 80063f0:	1d1a      	adds	r2, r3, #4
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	9203      	str	r2, [sp, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	bfb8      	it	lt
 80063fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80063fe:	9305      	str	r3, [sp, #20]
 8006400:	4d2e      	ldr	r5, [pc, #184]	; (80064bc <_svfiprintf_r+0x1e0>)
 8006402:	2203      	movs	r2, #3
 8006404:	7839      	ldrb	r1, [r7, #0]
 8006406:	4628      	mov	r0, r5
 8006408:	f000 f9e8 	bl	80067dc <memchr>
 800640c:	b138      	cbz	r0, 800641e <_svfiprintf_r+0x142>
 800640e:	2340      	movs	r3, #64	; 0x40
 8006410:	1b40      	subs	r0, r0, r5
 8006412:	fa03 f000 	lsl.w	r0, r3, r0
 8006416:	9b04      	ldr	r3, [sp, #16]
 8006418:	3701      	adds	r7, #1
 800641a:	4303      	orrs	r3, r0
 800641c:	9304      	str	r3, [sp, #16]
 800641e:	7839      	ldrb	r1, [r7, #0]
 8006420:	2206      	movs	r2, #6
 8006422:	4827      	ldr	r0, [pc, #156]	; (80064c0 <_svfiprintf_r+0x1e4>)
 8006424:	1c7e      	adds	r6, r7, #1
 8006426:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800642a:	f000 f9d7 	bl	80067dc <memchr>
 800642e:	2800      	cmp	r0, #0
 8006430:	d038      	beq.n	80064a4 <_svfiprintf_r+0x1c8>
 8006432:	4b24      	ldr	r3, [pc, #144]	; (80064c4 <_svfiprintf_r+0x1e8>)
 8006434:	bb13      	cbnz	r3, 800647c <_svfiprintf_r+0x1a0>
 8006436:	9b03      	ldr	r3, [sp, #12]
 8006438:	3307      	adds	r3, #7
 800643a:	f023 0307 	bic.w	r3, r3, #7
 800643e:	3308      	adds	r3, #8
 8006440:	9303      	str	r3, [sp, #12]
 8006442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006444:	444b      	add	r3, r9
 8006446:	9309      	str	r3, [sp, #36]	; 0x24
 8006448:	e76d      	b.n	8006326 <_svfiprintf_r+0x4a>
 800644a:	fb05 3202 	mla	r2, r5, r2, r3
 800644e:	2001      	movs	r0, #1
 8006450:	460f      	mov	r7, r1
 8006452:	e7a6      	b.n	80063a2 <_svfiprintf_r+0xc6>
 8006454:	2300      	movs	r3, #0
 8006456:	250a      	movs	r5, #10
 8006458:	4619      	mov	r1, r3
 800645a:	3701      	adds	r7, #1
 800645c:	9305      	str	r3, [sp, #20]
 800645e:	4638      	mov	r0, r7
 8006460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006464:	3a30      	subs	r2, #48	; 0x30
 8006466:	2a09      	cmp	r2, #9
 8006468:	d903      	bls.n	8006472 <_svfiprintf_r+0x196>
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0c8      	beq.n	8006400 <_svfiprintf_r+0x124>
 800646e:	9105      	str	r1, [sp, #20]
 8006470:	e7c6      	b.n	8006400 <_svfiprintf_r+0x124>
 8006472:	fb05 2101 	mla	r1, r5, r1, r2
 8006476:	2301      	movs	r3, #1
 8006478:	4607      	mov	r7, r0
 800647a:	e7f0      	b.n	800645e <_svfiprintf_r+0x182>
 800647c:	ab03      	add	r3, sp, #12
 800647e:	9300      	str	r3, [sp, #0]
 8006480:	4622      	mov	r2, r4
 8006482:	4b11      	ldr	r3, [pc, #68]	; (80064c8 <_svfiprintf_r+0x1ec>)
 8006484:	a904      	add	r1, sp, #16
 8006486:	4640      	mov	r0, r8
 8006488:	f3af 8000 	nop.w
 800648c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006490:	4681      	mov	r9, r0
 8006492:	d1d6      	bne.n	8006442 <_svfiprintf_r+0x166>
 8006494:	89a3      	ldrh	r3, [r4, #12]
 8006496:	065b      	lsls	r3, r3, #25
 8006498:	f53f af35 	bmi.w	8006306 <_svfiprintf_r+0x2a>
 800649c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800649e:	b01d      	add	sp, #116	; 0x74
 80064a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a4:	ab03      	add	r3, sp, #12
 80064a6:	9300      	str	r3, [sp, #0]
 80064a8:	4622      	mov	r2, r4
 80064aa:	4b07      	ldr	r3, [pc, #28]	; (80064c8 <_svfiprintf_r+0x1ec>)
 80064ac:	a904      	add	r1, sp, #16
 80064ae:	4640      	mov	r0, r8
 80064b0:	f000 f882 	bl	80065b8 <_printf_i>
 80064b4:	e7ea      	b.n	800648c <_svfiprintf_r+0x1b0>
 80064b6:	bf00      	nop
 80064b8:	08006bbc 	.word	0x08006bbc
 80064bc:	08006bc2 	.word	0x08006bc2
 80064c0:	08006bc6 	.word	0x08006bc6
 80064c4:	00000000 	.word	0x00000000
 80064c8:	08006229 	.word	0x08006229

080064cc <_printf_common>:
 80064cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d0:	4691      	mov	r9, r2
 80064d2:	461f      	mov	r7, r3
 80064d4:	688a      	ldr	r2, [r1, #8]
 80064d6:	690b      	ldr	r3, [r1, #16]
 80064d8:	4606      	mov	r6, r0
 80064da:	4293      	cmp	r3, r2
 80064dc:	bfb8      	it	lt
 80064de:	4613      	movlt	r3, r2
 80064e0:	f8c9 3000 	str.w	r3, [r9]
 80064e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064e8:	460c      	mov	r4, r1
 80064ea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064ee:	b112      	cbz	r2, 80064f6 <_printf_common+0x2a>
 80064f0:	3301      	adds	r3, #1
 80064f2:	f8c9 3000 	str.w	r3, [r9]
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	0699      	lsls	r1, r3, #26
 80064fa:	bf42      	ittt	mi
 80064fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006500:	3302      	addmi	r3, #2
 8006502:	f8c9 3000 	strmi.w	r3, [r9]
 8006506:	6825      	ldr	r5, [r4, #0]
 8006508:	f015 0506 	ands.w	r5, r5, #6
 800650c:	d107      	bne.n	800651e <_printf_common+0x52>
 800650e:	f104 0a19 	add.w	sl, r4, #25
 8006512:	68e3      	ldr	r3, [r4, #12]
 8006514:	f8d9 2000 	ldr.w	r2, [r9]
 8006518:	1a9b      	subs	r3, r3, r2
 800651a:	42ab      	cmp	r3, r5
 800651c:	dc29      	bgt.n	8006572 <_printf_common+0xa6>
 800651e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006522:	6822      	ldr	r2, [r4, #0]
 8006524:	3300      	adds	r3, #0
 8006526:	bf18      	it	ne
 8006528:	2301      	movne	r3, #1
 800652a:	0692      	lsls	r2, r2, #26
 800652c:	d42e      	bmi.n	800658c <_printf_common+0xc0>
 800652e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006532:	4639      	mov	r1, r7
 8006534:	4630      	mov	r0, r6
 8006536:	47c0      	blx	r8
 8006538:	3001      	adds	r0, #1
 800653a:	d021      	beq.n	8006580 <_printf_common+0xb4>
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	68e5      	ldr	r5, [r4, #12]
 8006540:	f003 0306 	and.w	r3, r3, #6
 8006544:	2b04      	cmp	r3, #4
 8006546:	bf18      	it	ne
 8006548:	2500      	movne	r5, #0
 800654a:	f8d9 2000 	ldr.w	r2, [r9]
 800654e:	f04f 0900 	mov.w	r9, #0
 8006552:	bf08      	it	eq
 8006554:	1aad      	subeq	r5, r5, r2
 8006556:	68a3      	ldr	r3, [r4, #8]
 8006558:	6922      	ldr	r2, [r4, #16]
 800655a:	bf08      	it	eq
 800655c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006560:	4293      	cmp	r3, r2
 8006562:	bfc4      	itt	gt
 8006564:	1a9b      	subgt	r3, r3, r2
 8006566:	18ed      	addgt	r5, r5, r3
 8006568:	341a      	adds	r4, #26
 800656a:	454d      	cmp	r5, r9
 800656c:	d11a      	bne.n	80065a4 <_printf_common+0xd8>
 800656e:	2000      	movs	r0, #0
 8006570:	e008      	b.n	8006584 <_printf_common+0xb8>
 8006572:	2301      	movs	r3, #1
 8006574:	4652      	mov	r2, sl
 8006576:	4639      	mov	r1, r7
 8006578:	4630      	mov	r0, r6
 800657a:	47c0      	blx	r8
 800657c:	3001      	adds	r0, #1
 800657e:	d103      	bne.n	8006588 <_printf_common+0xbc>
 8006580:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006588:	3501      	adds	r5, #1
 800658a:	e7c2      	b.n	8006512 <_printf_common+0x46>
 800658c:	2030      	movs	r0, #48	; 0x30
 800658e:	18e1      	adds	r1, r4, r3
 8006590:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006594:	1c5a      	adds	r2, r3, #1
 8006596:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800659a:	4422      	add	r2, r4
 800659c:	3302      	adds	r3, #2
 800659e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065a2:	e7c4      	b.n	800652e <_printf_common+0x62>
 80065a4:	2301      	movs	r3, #1
 80065a6:	4622      	mov	r2, r4
 80065a8:	4639      	mov	r1, r7
 80065aa:	4630      	mov	r0, r6
 80065ac:	47c0      	blx	r8
 80065ae:	3001      	adds	r0, #1
 80065b0:	d0e6      	beq.n	8006580 <_printf_common+0xb4>
 80065b2:	f109 0901 	add.w	r9, r9, #1
 80065b6:	e7d8      	b.n	800656a <_printf_common+0x9e>

080065b8 <_printf_i>:
 80065b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065bc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80065c0:	460c      	mov	r4, r1
 80065c2:	7e09      	ldrb	r1, [r1, #24]
 80065c4:	b085      	sub	sp, #20
 80065c6:	296e      	cmp	r1, #110	; 0x6e
 80065c8:	4617      	mov	r7, r2
 80065ca:	4606      	mov	r6, r0
 80065cc:	4698      	mov	r8, r3
 80065ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065d0:	f000 80b3 	beq.w	800673a <_printf_i+0x182>
 80065d4:	d822      	bhi.n	800661c <_printf_i+0x64>
 80065d6:	2963      	cmp	r1, #99	; 0x63
 80065d8:	d036      	beq.n	8006648 <_printf_i+0x90>
 80065da:	d80a      	bhi.n	80065f2 <_printf_i+0x3a>
 80065dc:	2900      	cmp	r1, #0
 80065de:	f000 80b9 	beq.w	8006754 <_printf_i+0x19c>
 80065e2:	2958      	cmp	r1, #88	; 0x58
 80065e4:	f000 8083 	beq.w	80066ee <_printf_i+0x136>
 80065e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065ec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80065f0:	e032      	b.n	8006658 <_printf_i+0xa0>
 80065f2:	2964      	cmp	r1, #100	; 0x64
 80065f4:	d001      	beq.n	80065fa <_printf_i+0x42>
 80065f6:	2969      	cmp	r1, #105	; 0x69
 80065f8:	d1f6      	bne.n	80065e8 <_printf_i+0x30>
 80065fa:	6820      	ldr	r0, [r4, #0]
 80065fc:	6813      	ldr	r3, [r2, #0]
 80065fe:	0605      	lsls	r5, r0, #24
 8006600:	f103 0104 	add.w	r1, r3, #4
 8006604:	d52a      	bpl.n	800665c <_printf_i+0xa4>
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6011      	str	r1, [r2, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	da03      	bge.n	8006616 <_printf_i+0x5e>
 800660e:	222d      	movs	r2, #45	; 0x2d
 8006610:	425b      	negs	r3, r3
 8006612:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006616:	486f      	ldr	r0, [pc, #444]	; (80067d4 <_printf_i+0x21c>)
 8006618:	220a      	movs	r2, #10
 800661a:	e039      	b.n	8006690 <_printf_i+0xd8>
 800661c:	2973      	cmp	r1, #115	; 0x73
 800661e:	f000 809d 	beq.w	800675c <_printf_i+0x1a4>
 8006622:	d808      	bhi.n	8006636 <_printf_i+0x7e>
 8006624:	296f      	cmp	r1, #111	; 0x6f
 8006626:	d020      	beq.n	800666a <_printf_i+0xb2>
 8006628:	2970      	cmp	r1, #112	; 0x70
 800662a:	d1dd      	bne.n	80065e8 <_printf_i+0x30>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	f043 0320 	orr.w	r3, r3, #32
 8006632:	6023      	str	r3, [r4, #0]
 8006634:	e003      	b.n	800663e <_printf_i+0x86>
 8006636:	2975      	cmp	r1, #117	; 0x75
 8006638:	d017      	beq.n	800666a <_printf_i+0xb2>
 800663a:	2978      	cmp	r1, #120	; 0x78
 800663c:	d1d4      	bne.n	80065e8 <_printf_i+0x30>
 800663e:	2378      	movs	r3, #120	; 0x78
 8006640:	4865      	ldr	r0, [pc, #404]	; (80067d8 <_printf_i+0x220>)
 8006642:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006646:	e055      	b.n	80066f4 <_printf_i+0x13c>
 8006648:	6813      	ldr	r3, [r2, #0]
 800664a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800664e:	1d19      	adds	r1, r3, #4
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6011      	str	r1, [r2, #0]
 8006654:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006658:	2301      	movs	r3, #1
 800665a:	e08c      	b.n	8006776 <_printf_i+0x1be>
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006662:	6011      	str	r1, [r2, #0]
 8006664:	bf18      	it	ne
 8006666:	b21b      	sxthne	r3, r3
 8006668:	e7cf      	b.n	800660a <_printf_i+0x52>
 800666a:	6813      	ldr	r3, [r2, #0]
 800666c:	6825      	ldr	r5, [r4, #0]
 800666e:	1d18      	adds	r0, r3, #4
 8006670:	6010      	str	r0, [r2, #0]
 8006672:	0628      	lsls	r0, r5, #24
 8006674:	d501      	bpl.n	800667a <_printf_i+0xc2>
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	e002      	b.n	8006680 <_printf_i+0xc8>
 800667a:	0668      	lsls	r0, r5, #25
 800667c:	d5fb      	bpl.n	8006676 <_printf_i+0xbe>
 800667e:	881b      	ldrh	r3, [r3, #0]
 8006680:	296f      	cmp	r1, #111	; 0x6f
 8006682:	bf14      	ite	ne
 8006684:	220a      	movne	r2, #10
 8006686:	2208      	moveq	r2, #8
 8006688:	4852      	ldr	r0, [pc, #328]	; (80067d4 <_printf_i+0x21c>)
 800668a:	2100      	movs	r1, #0
 800668c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006690:	6865      	ldr	r5, [r4, #4]
 8006692:	2d00      	cmp	r5, #0
 8006694:	60a5      	str	r5, [r4, #8]
 8006696:	f2c0 8095 	blt.w	80067c4 <_printf_i+0x20c>
 800669a:	6821      	ldr	r1, [r4, #0]
 800669c:	f021 0104 	bic.w	r1, r1, #4
 80066a0:	6021      	str	r1, [r4, #0]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d13d      	bne.n	8006722 <_printf_i+0x16a>
 80066a6:	2d00      	cmp	r5, #0
 80066a8:	f040 808e 	bne.w	80067c8 <_printf_i+0x210>
 80066ac:	4665      	mov	r5, ip
 80066ae:	2a08      	cmp	r2, #8
 80066b0:	d10b      	bne.n	80066ca <_printf_i+0x112>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	07db      	lsls	r3, r3, #31
 80066b6:	d508      	bpl.n	80066ca <_printf_i+0x112>
 80066b8:	6923      	ldr	r3, [r4, #16]
 80066ba:	6862      	ldr	r2, [r4, #4]
 80066bc:	429a      	cmp	r2, r3
 80066be:	bfde      	ittt	le
 80066c0:	2330      	movle	r3, #48	; 0x30
 80066c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066c6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80066ca:	ebac 0305 	sub.w	r3, ip, r5
 80066ce:	6123      	str	r3, [r4, #16]
 80066d0:	f8cd 8000 	str.w	r8, [sp]
 80066d4:	463b      	mov	r3, r7
 80066d6:	aa03      	add	r2, sp, #12
 80066d8:	4621      	mov	r1, r4
 80066da:	4630      	mov	r0, r6
 80066dc:	f7ff fef6 	bl	80064cc <_printf_common>
 80066e0:	3001      	adds	r0, #1
 80066e2:	d14d      	bne.n	8006780 <_printf_i+0x1c8>
 80066e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066e8:	b005      	add	sp, #20
 80066ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066ee:	4839      	ldr	r0, [pc, #228]	; (80067d4 <_printf_i+0x21c>)
 80066f0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80066f4:	6813      	ldr	r3, [r2, #0]
 80066f6:	6821      	ldr	r1, [r4, #0]
 80066f8:	1d1d      	adds	r5, r3, #4
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6015      	str	r5, [r2, #0]
 80066fe:	060a      	lsls	r2, r1, #24
 8006700:	d50b      	bpl.n	800671a <_printf_i+0x162>
 8006702:	07ca      	lsls	r2, r1, #31
 8006704:	bf44      	itt	mi
 8006706:	f041 0120 	orrmi.w	r1, r1, #32
 800670a:	6021      	strmi	r1, [r4, #0]
 800670c:	b91b      	cbnz	r3, 8006716 <_printf_i+0x15e>
 800670e:	6822      	ldr	r2, [r4, #0]
 8006710:	f022 0220 	bic.w	r2, r2, #32
 8006714:	6022      	str	r2, [r4, #0]
 8006716:	2210      	movs	r2, #16
 8006718:	e7b7      	b.n	800668a <_printf_i+0xd2>
 800671a:	064d      	lsls	r5, r1, #25
 800671c:	bf48      	it	mi
 800671e:	b29b      	uxthmi	r3, r3
 8006720:	e7ef      	b.n	8006702 <_printf_i+0x14a>
 8006722:	4665      	mov	r5, ip
 8006724:	fbb3 f1f2 	udiv	r1, r3, r2
 8006728:	fb02 3311 	mls	r3, r2, r1, r3
 800672c:	5cc3      	ldrb	r3, [r0, r3]
 800672e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006732:	460b      	mov	r3, r1
 8006734:	2900      	cmp	r1, #0
 8006736:	d1f5      	bne.n	8006724 <_printf_i+0x16c>
 8006738:	e7b9      	b.n	80066ae <_printf_i+0xf6>
 800673a:	6813      	ldr	r3, [r2, #0]
 800673c:	6825      	ldr	r5, [r4, #0]
 800673e:	1d18      	adds	r0, r3, #4
 8006740:	6961      	ldr	r1, [r4, #20]
 8006742:	6010      	str	r0, [r2, #0]
 8006744:	0628      	lsls	r0, r5, #24
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	d501      	bpl.n	800674e <_printf_i+0x196>
 800674a:	6019      	str	r1, [r3, #0]
 800674c:	e002      	b.n	8006754 <_printf_i+0x19c>
 800674e:	066a      	lsls	r2, r5, #25
 8006750:	d5fb      	bpl.n	800674a <_printf_i+0x192>
 8006752:	8019      	strh	r1, [r3, #0]
 8006754:	2300      	movs	r3, #0
 8006756:	4665      	mov	r5, ip
 8006758:	6123      	str	r3, [r4, #16]
 800675a:	e7b9      	b.n	80066d0 <_printf_i+0x118>
 800675c:	6813      	ldr	r3, [r2, #0]
 800675e:	1d19      	adds	r1, r3, #4
 8006760:	6011      	str	r1, [r2, #0]
 8006762:	681d      	ldr	r5, [r3, #0]
 8006764:	6862      	ldr	r2, [r4, #4]
 8006766:	2100      	movs	r1, #0
 8006768:	4628      	mov	r0, r5
 800676a:	f000 f837 	bl	80067dc <memchr>
 800676e:	b108      	cbz	r0, 8006774 <_printf_i+0x1bc>
 8006770:	1b40      	subs	r0, r0, r5
 8006772:	6060      	str	r0, [r4, #4]
 8006774:	6863      	ldr	r3, [r4, #4]
 8006776:	6123      	str	r3, [r4, #16]
 8006778:	2300      	movs	r3, #0
 800677a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800677e:	e7a7      	b.n	80066d0 <_printf_i+0x118>
 8006780:	6923      	ldr	r3, [r4, #16]
 8006782:	462a      	mov	r2, r5
 8006784:	4639      	mov	r1, r7
 8006786:	4630      	mov	r0, r6
 8006788:	47c0      	blx	r8
 800678a:	3001      	adds	r0, #1
 800678c:	d0aa      	beq.n	80066e4 <_printf_i+0x12c>
 800678e:	6823      	ldr	r3, [r4, #0]
 8006790:	079b      	lsls	r3, r3, #30
 8006792:	d413      	bmi.n	80067bc <_printf_i+0x204>
 8006794:	68e0      	ldr	r0, [r4, #12]
 8006796:	9b03      	ldr	r3, [sp, #12]
 8006798:	4298      	cmp	r0, r3
 800679a:	bfb8      	it	lt
 800679c:	4618      	movlt	r0, r3
 800679e:	e7a3      	b.n	80066e8 <_printf_i+0x130>
 80067a0:	2301      	movs	r3, #1
 80067a2:	464a      	mov	r2, r9
 80067a4:	4639      	mov	r1, r7
 80067a6:	4630      	mov	r0, r6
 80067a8:	47c0      	blx	r8
 80067aa:	3001      	adds	r0, #1
 80067ac:	d09a      	beq.n	80066e4 <_printf_i+0x12c>
 80067ae:	3501      	adds	r5, #1
 80067b0:	68e3      	ldr	r3, [r4, #12]
 80067b2:	9a03      	ldr	r2, [sp, #12]
 80067b4:	1a9b      	subs	r3, r3, r2
 80067b6:	42ab      	cmp	r3, r5
 80067b8:	dcf2      	bgt.n	80067a0 <_printf_i+0x1e8>
 80067ba:	e7eb      	b.n	8006794 <_printf_i+0x1dc>
 80067bc:	2500      	movs	r5, #0
 80067be:	f104 0919 	add.w	r9, r4, #25
 80067c2:	e7f5      	b.n	80067b0 <_printf_i+0x1f8>
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1ac      	bne.n	8006722 <_printf_i+0x16a>
 80067c8:	7803      	ldrb	r3, [r0, #0]
 80067ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067d2:	e76c      	b.n	80066ae <_printf_i+0xf6>
 80067d4:	08006bcd 	.word	0x08006bcd
 80067d8:	08006bde 	.word	0x08006bde

080067dc <memchr>:
 80067dc:	b510      	push	{r4, lr}
 80067de:	b2c9      	uxtb	r1, r1
 80067e0:	4402      	add	r2, r0
 80067e2:	4290      	cmp	r0, r2
 80067e4:	4603      	mov	r3, r0
 80067e6:	d101      	bne.n	80067ec <memchr+0x10>
 80067e8:	2300      	movs	r3, #0
 80067ea:	e003      	b.n	80067f4 <memchr+0x18>
 80067ec:	781c      	ldrb	r4, [r3, #0]
 80067ee:	3001      	adds	r0, #1
 80067f0:	428c      	cmp	r4, r1
 80067f2:	d1f6      	bne.n	80067e2 <memchr+0x6>
 80067f4:	4618      	mov	r0, r3
 80067f6:	bd10      	pop	{r4, pc}

080067f8 <memmove>:
 80067f8:	4288      	cmp	r0, r1
 80067fa:	b510      	push	{r4, lr}
 80067fc:	eb01 0302 	add.w	r3, r1, r2
 8006800:	d807      	bhi.n	8006812 <memmove+0x1a>
 8006802:	1e42      	subs	r2, r0, #1
 8006804:	4299      	cmp	r1, r3
 8006806:	d00a      	beq.n	800681e <memmove+0x26>
 8006808:	f811 4b01 	ldrb.w	r4, [r1], #1
 800680c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006810:	e7f8      	b.n	8006804 <memmove+0xc>
 8006812:	4283      	cmp	r3, r0
 8006814:	d9f5      	bls.n	8006802 <memmove+0xa>
 8006816:	1881      	adds	r1, r0, r2
 8006818:	1ad2      	subs	r2, r2, r3
 800681a:	42d3      	cmn	r3, r2
 800681c:	d100      	bne.n	8006820 <memmove+0x28>
 800681e:	bd10      	pop	{r4, pc}
 8006820:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006824:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006828:	e7f7      	b.n	800681a <memmove+0x22>
	...

0800682c <_free_r>:
 800682c:	b538      	push	{r3, r4, r5, lr}
 800682e:	4605      	mov	r5, r0
 8006830:	2900      	cmp	r1, #0
 8006832:	d043      	beq.n	80068bc <_free_r+0x90>
 8006834:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006838:	1f0c      	subs	r4, r1, #4
 800683a:	2b00      	cmp	r3, #0
 800683c:	bfb8      	it	lt
 800683e:	18e4      	addlt	r4, r4, r3
 8006840:	f000 f8d0 	bl	80069e4 <__malloc_lock>
 8006844:	4a1e      	ldr	r2, [pc, #120]	; (80068c0 <_free_r+0x94>)
 8006846:	6813      	ldr	r3, [r2, #0]
 8006848:	4610      	mov	r0, r2
 800684a:	b933      	cbnz	r3, 800685a <_free_r+0x2e>
 800684c:	6063      	str	r3, [r4, #4]
 800684e:	6014      	str	r4, [r2, #0]
 8006850:	4628      	mov	r0, r5
 8006852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006856:	f000 b8c6 	b.w	80069e6 <__malloc_unlock>
 800685a:	42a3      	cmp	r3, r4
 800685c:	d90b      	bls.n	8006876 <_free_r+0x4a>
 800685e:	6821      	ldr	r1, [r4, #0]
 8006860:	1862      	adds	r2, r4, r1
 8006862:	4293      	cmp	r3, r2
 8006864:	bf01      	itttt	eq
 8006866:	681a      	ldreq	r2, [r3, #0]
 8006868:	685b      	ldreq	r3, [r3, #4]
 800686a:	1852      	addeq	r2, r2, r1
 800686c:	6022      	streq	r2, [r4, #0]
 800686e:	6063      	str	r3, [r4, #4]
 8006870:	6004      	str	r4, [r0, #0]
 8006872:	e7ed      	b.n	8006850 <_free_r+0x24>
 8006874:	4613      	mov	r3, r2
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	b10a      	cbz	r2, 800687e <_free_r+0x52>
 800687a:	42a2      	cmp	r2, r4
 800687c:	d9fa      	bls.n	8006874 <_free_r+0x48>
 800687e:	6819      	ldr	r1, [r3, #0]
 8006880:	1858      	adds	r0, r3, r1
 8006882:	42a0      	cmp	r0, r4
 8006884:	d10b      	bne.n	800689e <_free_r+0x72>
 8006886:	6820      	ldr	r0, [r4, #0]
 8006888:	4401      	add	r1, r0
 800688a:	1858      	adds	r0, r3, r1
 800688c:	4282      	cmp	r2, r0
 800688e:	6019      	str	r1, [r3, #0]
 8006890:	d1de      	bne.n	8006850 <_free_r+0x24>
 8006892:	6810      	ldr	r0, [r2, #0]
 8006894:	6852      	ldr	r2, [r2, #4]
 8006896:	4401      	add	r1, r0
 8006898:	6019      	str	r1, [r3, #0]
 800689a:	605a      	str	r2, [r3, #4]
 800689c:	e7d8      	b.n	8006850 <_free_r+0x24>
 800689e:	d902      	bls.n	80068a6 <_free_r+0x7a>
 80068a0:	230c      	movs	r3, #12
 80068a2:	602b      	str	r3, [r5, #0]
 80068a4:	e7d4      	b.n	8006850 <_free_r+0x24>
 80068a6:	6820      	ldr	r0, [r4, #0]
 80068a8:	1821      	adds	r1, r4, r0
 80068aa:	428a      	cmp	r2, r1
 80068ac:	bf01      	itttt	eq
 80068ae:	6811      	ldreq	r1, [r2, #0]
 80068b0:	6852      	ldreq	r2, [r2, #4]
 80068b2:	1809      	addeq	r1, r1, r0
 80068b4:	6021      	streq	r1, [r4, #0]
 80068b6:	6062      	str	r2, [r4, #4]
 80068b8:	605c      	str	r4, [r3, #4]
 80068ba:	e7c9      	b.n	8006850 <_free_r+0x24>
 80068bc:	bd38      	pop	{r3, r4, r5, pc}
 80068be:	bf00      	nop
 80068c0:	2000199c 	.word	0x2000199c

080068c4 <_malloc_r>:
 80068c4:	b570      	push	{r4, r5, r6, lr}
 80068c6:	1ccd      	adds	r5, r1, #3
 80068c8:	f025 0503 	bic.w	r5, r5, #3
 80068cc:	3508      	adds	r5, #8
 80068ce:	2d0c      	cmp	r5, #12
 80068d0:	bf38      	it	cc
 80068d2:	250c      	movcc	r5, #12
 80068d4:	2d00      	cmp	r5, #0
 80068d6:	4606      	mov	r6, r0
 80068d8:	db01      	blt.n	80068de <_malloc_r+0x1a>
 80068da:	42a9      	cmp	r1, r5
 80068dc:	d903      	bls.n	80068e6 <_malloc_r+0x22>
 80068de:	230c      	movs	r3, #12
 80068e0:	6033      	str	r3, [r6, #0]
 80068e2:	2000      	movs	r0, #0
 80068e4:	bd70      	pop	{r4, r5, r6, pc}
 80068e6:	f000 f87d 	bl	80069e4 <__malloc_lock>
 80068ea:	4a21      	ldr	r2, [pc, #132]	; (8006970 <_malloc_r+0xac>)
 80068ec:	6814      	ldr	r4, [r2, #0]
 80068ee:	4621      	mov	r1, r4
 80068f0:	b991      	cbnz	r1, 8006918 <_malloc_r+0x54>
 80068f2:	4c20      	ldr	r4, [pc, #128]	; (8006974 <_malloc_r+0xb0>)
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	b91b      	cbnz	r3, 8006900 <_malloc_r+0x3c>
 80068f8:	4630      	mov	r0, r6
 80068fa:	f000 f863 	bl	80069c4 <_sbrk_r>
 80068fe:	6020      	str	r0, [r4, #0]
 8006900:	4629      	mov	r1, r5
 8006902:	4630      	mov	r0, r6
 8006904:	f000 f85e 	bl	80069c4 <_sbrk_r>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d124      	bne.n	8006956 <_malloc_r+0x92>
 800690c:	230c      	movs	r3, #12
 800690e:	4630      	mov	r0, r6
 8006910:	6033      	str	r3, [r6, #0]
 8006912:	f000 f868 	bl	80069e6 <__malloc_unlock>
 8006916:	e7e4      	b.n	80068e2 <_malloc_r+0x1e>
 8006918:	680b      	ldr	r3, [r1, #0]
 800691a:	1b5b      	subs	r3, r3, r5
 800691c:	d418      	bmi.n	8006950 <_malloc_r+0x8c>
 800691e:	2b0b      	cmp	r3, #11
 8006920:	d90f      	bls.n	8006942 <_malloc_r+0x7e>
 8006922:	600b      	str	r3, [r1, #0]
 8006924:	18cc      	adds	r4, r1, r3
 8006926:	50cd      	str	r5, [r1, r3]
 8006928:	4630      	mov	r0, r6
 800692a:	f000 f85c 	bl	80069e6 <__malloc_unlock>
 800692e:	f104 000b 	add.w	r0, r4, #11
 8006932:	1d23      	adds	r3, r4, #4
 8006934:	f020 0007 	bic.w	r0, r0, #7
 8006938:	1ac3      	subs	r3, r0, r3
 800693a:	d0d3      	beq.n	80068e4 <_malloc_r+0x20>
 800693c:	425a      	negs	r2, r3
 800693e:	50e2      	str	r2, [r4, r3]
 8006940:	e7d0      	b.n	80068e4 <_malloc_r+0x20>
 8006942:	684b      	ldr	r3, [r1, #4]
 8006944:	428c      	cmp	r4, r1
 8006946:	bf16      	itet	ne
 8006948:	6063      	strne	r3, [r4, #4]
 800694a:	6013      	streq	r3, [r2, #0]
 800694c:	460c      	movne	r4, r1
 800694e:	e7eb      	b.n	8006928 <_malloc_r+0x64>
 8006950:	460c      	mov	r4, r1
 8006952:	6849      	ldr	r1, [r1, #4]
 8006954:	e7cc      	b.n	80068f0 <_malloc_r+0x2c>
 8006956:	1cc4      	adds	r4, r0, #3
 8006958:	f024 0403 	bic.w	r4, r4, #3
 800695c:	42a0      	cmp	r0, r4
 800695e:	d005      	beq.n	800696c <_malloc_r+0xa8>
 8006960:	1a21      	subs	r1, r4, r0
 8006962:	4630      	mov	r0, r6
 8006964:	f000 f82e 	bl	80069c4 <_sbrk_r>
 8006968:	3001      	adds	r0, #1
 800696a:	d0cf      	beq.n	800690c <_malloc_r+0x48>
 800696c:	6025      	str	r5, [r4, #0]
 800696e:	e7db      	b.n	8006928 <_malloc_r+0x64>
 8006970:	2000199c 	.word	0x2000199c
 8006974:	200019a0 	.word	0x200019a0

08006978 <_realloc_r>:
 8006978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800697a:	4607      	mov	r7, r0
 800697c:	4614      	mov	r4, r2
 800697e:	460e      	mov	r6, r1
 8006980:	b921      	cbnz	r1, 800698c <_realloc_r+0x14>
 8006982:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006986:	4611      	mov	r1, r2
 8006988:	f7ff bf9c 	b.w	80068c4 <_malloc_r>
 800698c:	b922      	cbnz	r2, 8006998 <_realloc_r+0x20>
 800698e:	f7ff ff4d 	bl	800682c <_free_r>
 8006992:	4625      	mov	r5, r4
 8006994:	4628      	mov	r0, r5
 8006996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006998:	f000 f826 	bl	80069e8 <_malloc_usable_size_r>
 800699c:	42a0      	cmp	r0, r4
 800699e:	d20f      	bcs.n	80069c0 <_realloc_r+0x48>
 80069a0:	4621      	mov	r1, r4
 80069a2:	4638      	mov	r0, r7
 80069a4:	f7ff ff8e 	bl	80068c4 <_malloc_r>
 80069a8:	4605      	mov	r5, r0
 80069aa:	2800      	cmp	r0, #0
 80069ac:	d0f2      	beq.n	8006994 <_realloc_r+0x1c>
 80069ae:	4631      	mov	r1, r6
 80069b0:	4622      	mov	r2, r4
 80069b2:	f7ff fbfd 	bl	80061b0 <memcpy>
 80069b6:	4631      	mov	r1, r6
 80069b8:	4638      	mov	r0, r7
 80069ba:	f7ff ff37 	bl	800682c <_free_r>
 80069be:	e7e9      	b.n	8006994 <_realloc_r+0x1c>
 80069c0:	4635      	mov	r5, r6
 80069c2:	e7e7      	b.n	8006994 <_realloc_r+0x1c>

080069c4 <_sbrk_r>:
 80069c4:	b538      	push	{r3, r4, r5, lr}
 80069c6:	2300      	movs	r3, #0
 80069c8:	4c05      	ldr	r4, [pc, #20]	; (80069e0 <_sbrk_r+0x1c>)
 80069ca:	4605      	mov	r5, r0
 80069cc:	4608      	mov	r0, r1
 80069ce:	6023      	str	r3, [r4, #0]
 80069d0:	f7f9 fffa 	bl	80009c8 <_sbrk>
 80069d4:	1c43      	adds	r3, r0, #1
 80069d6:	d102      	bne.n	80069de <_sbrk_r+0x1a>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	b103      	cbz	r3, 80069de <_sbrk_r+0x1a>
 80069dc:	602b      	str	r3, [r5, #0]
 80069de:	bd38      	pop	{r3, r4, r5, pc}
 80069e0:	20001af4 	.word	0x20001af4

080069e4 <__malloc_lock>:
 80069e4:	4770      	bx	lr

080069e6 <__malloc_unlock>:
 80069e6:	4770      	bx	lr

080069e8 <_malloc_usable_size_r>:
 80069e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069ec:	1f18      	subs	r0, r3, #4
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	bfbc      	itt	lt
 80069f2:	580b      	ldrlt	r3, [r1, r0]
 80069f4:	18c0      	addlt	r0, r0, r3
 80069f6:	4770      	bx	lr

080069f8 <_init>:
 80069f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069fa:	bf00      	nop
 80069fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069fe:	bc08      	pop	{r3}
 8006a00:	469e      	mov	lr, r3
 8006a02:	4770      	bx	lr

08006a04 <_fini>:
 8006a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a06:	bf00      	nop
 8006a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a0a:	bc08      	pop	{r3}
 8006a0c:	469e      	mov	lr, r3
 8006a0e:	4770      	bx	lr
