Classic Timing Analyzer report for sisau
Wed May 22 10:26:34 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzon_1'
 10. Clock Setup: 'senzor_5'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.423 ns                         ; senzor_4                           ; Logica_miscare:inst6|stanga            ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.211 ns                        ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.323 ns                        ; senzor_4                           ; C_IN2_D2                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 16.046 ns                        ; senzor_4                           ; Logica_miscare:inst6|count_ture[1]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 88.44 MHz ( period = 11.307 ns ) ; intarziere_semnal:inst4|semnal_out ; afisare_multiplexata:inst11|mux_out[2] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Selectie_proba:inst1|circuit[0]    ; Selectie_proba:inst1|led1              ; clk        ; clk      ; 47           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                        ;            ;          ; 47           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 88.44 MHz ( period = 11.307 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.590 ns                ;
; N/A                                     ; 89.64 MHz ( period = 11.156 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 91.58 MHz ( period = 10.920 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 91.68 MHz ( period = 10.907 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 93.10 MHz ( period = 10.741 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A                                     ; 97.37 MHz ( period = 10.270 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; 109.94 MHz ( period = 9.096 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.165 ns                ;
; N/A                                     ; 109.94 MHz ( period = 9.096 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 112.13 MHz ( period = 8.918 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 4.849 ns                ;
; N/A                                     ; 112.16 MHz ( period = 8.916 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 121.02 MHz ( period = 8.263 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; 121.29 MHz ( period = 8.245 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; 123.33 MHz ( period = 8.108 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 125.27 MHz ( period = 7.983 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 125.83 MHz ( period = 7.947 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.549 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 132.22 MHz ( period = 7.563 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 142.96 MHz ( period = 6.995 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 145.35 MHz ( period = 6.880 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 6.598 ns                ;
; N/A                                     ; 146.28 MHz ( period = 6.836 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 6.492 ns                ;
; N/A                                     ; 160.77 MHz ( period = 6.220 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; 165.73 MHz ( period = 6.034 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; 173.58 MHz ( period = 5.761 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 5.150 ns                ;
; N/A                                     ; 173.64 MHz ( period = 5.759 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 193.31 MHz ( period = 5.173 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 199.64 MHz ( period = 5.009 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; 238.04 MHz ( period = 4.201 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 242.42 MHz ( period = 4.125 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 243.43 MHz ( period = 4.108 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.728 ns                ;
; N/A                                     ; 260.62 MHz ( period = 3.837 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.457 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 284.98 MHz ( period = 3.509 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.831 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.806 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.855 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.855 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.855 ns                ;
; N/A                                     ; 297.97 MHz ( period = 3.356 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.831 ns                ;
; N/A                                     ; 297.97 MHz ( period = 3.356 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.831 ns                ;
; N/A                                     ; 297.97 MHz ( period = 3.356 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.831 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.719 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.719 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.719 ns                ;
; N/A                                     ; 327.01 MHz ( period = 3.058 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; 327.55 MHz ( period = 3.053 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.414 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.523 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.523 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.523 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|semnal_out                                   ; clk        ; clk      ; None                        ; None                      ; 1.964 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.645 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.533 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.457 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.454 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.337 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.243 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.402 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.352 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|semnal_out                                    ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.211 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst17|inst                                               ; debouncing:inst17|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[0]                                    ; intarziere_semnal:inst|counter[1]                                    ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[0]                                    ; intarziere_semnal:inst|counter[2]                                    ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.166 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.157 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.151 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                        ; None                      ; 1.129 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                        ; None                      ; 1.085 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|counter[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.059 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.059 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.791 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.790 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.787 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                        ; None                      ; 0.782 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 293.43 MHz ( period = 3.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 301.66 MHz ( period = 3.315 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; 328.52 MHz ( period = 3.044 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; 342.58 MHz ( period = 2.919 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.348 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 293.43 MHz ( period = 3.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 301.66 MHz ( period = 3.315 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; 328.52 MHz ( period = 3.044 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; 342.58 MHz ( period = 2.919 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.348 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 293.43 MHz ( period = 3.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 301.66 MHz ( period = 3.315 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; 328.52 MHz ( period = 3.044 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; 342.58 MHz ( period = 2.919 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.348 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 275.25 MHz ( period = 3.633 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 293.43 MHz ( period = 3.408 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 301.66 MHz ( period = 3.315 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; 328.52 MHz ( period = 3.044 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; 342.58 MHz ( period = 2.919 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.348 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                   ; To                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|led1          ; clk        ; clk      ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[0] ; clk        ; clk      ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|led1          ; clk        ; clk      ; None                       ; None                       ; 1.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[0] ; clk        ; clk      ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[2] ; clk        ; clk      ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|led3          ; clk        ; clk      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|reset_counter ; clk        ; clk      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|led2          ; clk        ; clk      ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[1] ; clk        ; clk      ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|reset_counter ; clk        ; clk      ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|led2          ; clk        ; clk      ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|led3          ; clk        ; clk      ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Logica_miscare:inst6|count_ture[3] ; clk        ; clk      ; None                       ; None                       ; 2.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[1] ; clk        ; clk      ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[3] ; clk        ; clk      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Logica_miscare:inst6|count_ture[2] ; clk        ; clk      ; None                       ; None                       ; 2.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 4.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 4.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 4.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 4.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 4.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 4.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 4.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 4.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 4.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 4.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 4.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 4.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 4.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 4.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 4.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 4.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 4.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 4.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 4.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 4.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|circuit[0]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|circuit[1]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                 ; START_STOP:inst15|inst             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.423 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 5.367 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 5.353 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 5.297 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 4.595 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 4.525 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; -0.117 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.122 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.129 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.133 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.134 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.138 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.166 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.171 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.178 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -0.182 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.183 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -0.187 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.187 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.192 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.236 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.241 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.329 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.341 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.345 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.373 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.378 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.378 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.378 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.378 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.383 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.385 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -0.389 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.390 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -0.390 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -0.390 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.390 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -0.394 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.394 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.394 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.394 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.395 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -0.399 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.399 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.427 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.439 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -0.443 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.443 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.448 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.448 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.448 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.448 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.453 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.497 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.585 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.590 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.597 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -0.601 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.602 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -0.606 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.634 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.639 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.646 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -0.650 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.651 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -0.655 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.655 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.660 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.704 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.709 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -2.110 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -2.258 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -4.619 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[2] ; clk      ;
; N/A   ; None         ; -5.636 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[1] ; clk      ;
; N/A   ; None         ; -5.666 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[3] ; clk      ;
; N/A   ; None         ; -7.102 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[0] ; clk      ;
; N/A   ; None         ; -8.458 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -8.463 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -8.670 ns  ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -8.719 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -13.532 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -13.537 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -13.544 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -13.548 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -13.549 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -13.553 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -13.602 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -13.607 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -13.744 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -13.756 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -13.760 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -13.793 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -13.805 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -13.809 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -13.814 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -13.863 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.211 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.039 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.039 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.858 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.686 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.686 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.630 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.627 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.497 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.351 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.277 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.274 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.179 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.179 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.144 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.114 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.942 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.942 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.829 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.770 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.767 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.637 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.533 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.530 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.512 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.476 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.400 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.159 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.969 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.732 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.652 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.415 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.187 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 27.891 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.428 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 27.130 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 26.831 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 26.823 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 26.668 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 26.649 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 26.600 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 26.286 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 23.485 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.313 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.313 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.957 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 22.946 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 22.943 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 22.935 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 22.904 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.901 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.812 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.771 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.640 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.640 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.231 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.228 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.103 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.098 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 21.786 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.430 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.113 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 19.264 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.259 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.092 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.092 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.087 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.087 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.052 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.003 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.911 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.907 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.906 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.880 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.880 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.831 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.831 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.739 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.739 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.734 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.734 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.699 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.683 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.680 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.678 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.675 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.650 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.567 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.550 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.545 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.527 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.527 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.478 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.478 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.471 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.468 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.422 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.419 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.404 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.399 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.338 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.330 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.327 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.325 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.322 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.289 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.232 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.232 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.227 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.227 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.197 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.192 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.192 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.167 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.162 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.143 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.118 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.115 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.069 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.066 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.020 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.020 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.995 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.995 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.990 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.990 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.985 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.971 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.971 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.955 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.936 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.906 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.882 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.877 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.823 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.820 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.818 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.815 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.783 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.783 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.734 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.734 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.690 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.685 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.670 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.621 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.611 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.608 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.586 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.583 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.581 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.578 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.565 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.562 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.560 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.559 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.529 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.524 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.478 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.453 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.448 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.429 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.374 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.371 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.353 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.325 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.322 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.317 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.304 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.268 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.241 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.212 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.207 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.192 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.022 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.017 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.000 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.951 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.810 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.785 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.780 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.761 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.746 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.736 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.705 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.700 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.573 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.524 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.493 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.468 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.463 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.444 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.256 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.207 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 14.318 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 14.001 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.723 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.712 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.546 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.490 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_4   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.323 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 15.017 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 15.017 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 15.006 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 14.883 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.883 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.878 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 14.875 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 14.772 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 14.455 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 14.421 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.282 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.176 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 14.173 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 14.051 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 13.707 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.568 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.337 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 13.329 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.329 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.046 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 13.043 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.903 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 12.586 ns       ; senzor_3 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 16.046 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 16.041 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 16.041 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 16.036 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 15.997 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 15.992 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 15.992 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 15.987 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 15.790 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 15.785 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 15.785 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 15.785 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 15.780 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 15.780 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 15.780 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 15.775 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 8.985 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 8.936 ns  ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 8.729 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 8.724 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 8.237 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[0] ; clk      ;
; N/A           ; None        ; 6.001 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[2] ; clk      ;
; N/A           ; None        ; 5.932 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[3] ; clk      ;
; N/A           ; None        ; 5.902 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[1] ; clk      ;
; N/A           ; None        ; 2.524 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; 2.376 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 2.099 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 2.094 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 2.094 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 2.094 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.089 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.089 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 2.089 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 2.084 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 2.050 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 2.045 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 2.045 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 2.045 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.040 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.040 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 2.040 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 2.035 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 1.887 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.882 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.882 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.877 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.843 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.838 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.838 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.838 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.838 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 1.838 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 1.838 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.833 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.833 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.833 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 1.833 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.833 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.833 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 1.833 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.833 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.833 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.833 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.828 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.828 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.828 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 1.828 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 1.828 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 1.828 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.823 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 1.789 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 1.784 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.784 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.779 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 1.631 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.626 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.626 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.626 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.621 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.621 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.621 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.616 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.582 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 1.577 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 1.577 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.577 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.572 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.572 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.572 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 1.567 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; -3.249 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -3.378 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -4.021 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -4.077 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A           ; None        ; -4.150 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A           ; None        ; -4.206 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 22 10:26:34 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|a~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal6~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[2]~7" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12" as buffer
Info: Clock "clk" has Internal fmax of 88.44 MHz between source register "intarziere_semnal:inst4|semnal_out" and destination register "afisare_multiplexata:inst11|mux_out[2]" (period= 11.307 ns)
    Info: + Longest register to register delay is 2.590 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 7; REG Node = 'intarziere_semnal:inst4|semnal_out'
        Info: 2: + IC(0.758 ns) + CELL(0.370 ns) = 1.128 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_3~0'
        Info: 3: + IC(0.576 ns) + CELL(0.206 ns) = 1.910 ns; Loc. = LCCOMB_X20_Y8_N22; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux1~0'
        Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.482 ns; Loc. = LCCOMB_X20_Y8_N10; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux1~1'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.590 ns; Loc. = LCFF_X20_Y8_N11; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[2]'
        Info: Total cell delay = 0.890 ns ( 34.36 % )
        Info: Total interconnect delay = 1.700 ns ( 65.64 % )
    Info: - Smallest clock skew is -8.453 ns
        Info: + Shortest clock path from clock "clk" to destination register is 14.678 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.586 ns) + CELL(0.970 ns) = 3.656 ns; Loc. = LCFF_X4_Y11_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.761 ns) + CELL(0.970 ns) = 6.387 ns; Loc. = LCFF_X10_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(0.397 ns) + CELL(0.970 ns) = 7.754 ns; Loc. = LCFF_X10_Y9_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.691 ns) + CELL(0.970 ns) = 9.415 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(1.465 ns) + CELL(0.970 ns) = 11.850 ns; Loc. = LCFF_X6_Y6_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(2.162 ns) + CELL(0.666 ns) = 14.678 ns; Loc. = LCFF_X20_Y8_N11; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[2]'
            Info: Total cell delay = 6.616 ns ( 45.07 % )
            Info: Total interconnect delay = 8.062 ns ( 54.93 % )
        Info: - Longest clock path from clock "clk" to source register is 23.131 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.586 ns) + CELL(0.970 ns) = 3.656 ns; Loc. = LCFF_X4_Y11_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.761 ns) + CELL(0.970 ns) = 6.387 ns; Loc. = LCFF_X10_Y9_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.065 ns) + CELL(0.970 ns) = 8.422 ns; Loc. = LCFF_X12_Y9_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(1.853 ns) + CELL(0.970 ns) = 11.245 ns; Loc. = LCFF_X7_Y12_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(0.403 ns) + CELL(0.970 ns) = 12.618 ns; Loc. = LCFF_X7_Y12_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(1.362 ns) + CELL(0.970 ns) = 14.950 ns; Loc. = LCFF_X2_Y12_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(0.396 ns) + CELL(0.970 ns) = 16.316 ns; Loc. = LCFF_X2_Y12_N3; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(2.525 ns) + CELL(0.970 ns) = 19.811 ns; Loc. = LCFF_X15_Y6_N19; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(1.816 ns) + CELL(0.000 ns) = 21.627 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl'
            Info: 11: + IC(0.838 ns) + CELL(0.666 ns) = 23.131 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 7; REG Node = 'intarziere_semnal:inst4|semnal_out'
            Info: Total cell delay = 9.526 ns ( 41.18 % )
            Info: Total interconnect delay = 13.605 ns ( 58.82 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 275.25 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.633 ns)
    Info: + Longest register to register delay is 2.189 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.436 ns) + CELL(0.615 ns) = 1.051 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.622 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.189 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.92 % )
        Info: Total interconnect delay = 1.162 ns ( 53.08 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 8.506 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(2.131 ns) + CELL(0.206 ns) = 3.282 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.507 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.744 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.396 ns) + CELL(0.366 ns) = 8.506 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.723 ns ( 20.26 % )
            Info: Total interconnect delay = 6.783 ns ( 79.74 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 8.507 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(2.131 ns) + CELL(0.206 ns) = 3.282 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.507 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.744 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.397 ns) + CELL(0.366 ns) = 8.507 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.723 ns ( 20.25 % )
            Info: Total interconnect delay = 6.784 ns ( 79.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.443 ns
Info: Clock "senzor_4" has Internal fmax of 275.25 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.633 ns)
    Info: + Longest register to register delay is 2.189 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.436 ns) + CELL(0.615 ns) = 1.051 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.622 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.189 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.92 % )
        Info: Total interconnect delay = 1.162 ns ( 53.08 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 8.457 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.918 ns) + CELL(0.370 ns) = 3.233 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.458 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.695 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.396 ns) + CELL(0.366 ns) = 8.457 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.887 ns ( 22.31 % )
            Info: Total interconnect delay = 6.570 ns ( 77.69 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 8.458 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.918 ns) + CELL(0.370 ns) = 3.233 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.458 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.695 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.397 ns) + CELL(0.366 ns) = 8.458 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.887 ns ( 22.31 % )
            Info: Total interconnect delay = 6.571 ns ( 77.69 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.443 ns
Info: Clock "senzon_1" has Internal fmax of 275.25 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.633 ns)
    Info: + Longest register to register delay is 2.189 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.436 ns) + CELL(0.615 ns) = 1.051 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.622 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.189 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.92 % )
        Info: Total interconnect delay = 1.162 ns ( 53.08 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 8.713 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.955 ns) + CELL(0.589 ns) = 3.489 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.714 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.396 ns) + CELL(0.366 ns) = 8.713 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.106 ns ( 24.17 % )
            Info: Total interconnect delay = 6.607 ns ( 75.83 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 8.714 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.955 ns) + CELL(0.589 ns) = 3.489 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.714 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.397 ns) + CELL(0.366 ns) = 8.714 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 2.106 ns ( 24.17 % )
            Info: Total interconnect delay = 6.608 ns ( 75.83 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.443 ns
Info: Clock "senzor_5" has Internal fmax of 275.25 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.633 ns)
    Info: + Longest register to register delay is 2.189 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.436 ns) + CELL(0.615 ns) = 1.051 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.622 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~6'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.189 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.027 ns ( 46.92 % )
        Info: Total interconnect delay = 1.162 ns ( 53.08 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 8.718 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.945 ns) + CELL(0.614 ns) = 3.494 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.719 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.956 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.396 ns) + CELL(0.366 ns) = 8.718 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.121 ns ( 24.33 % )
            Info: Total interconnect delay = 6.597 ns ( 75.67 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 8.719 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.945 ns) + CELL(0.614 ns) = 3.494 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.019 ns) + CELL(0.206 ns) = 4.719 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
            Info: 4: + IC(2.237 ns) + CELL(0.000 ns) = 6.956 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
            Info: 5: + IC(1.397 ns) + CELL(0.366 ns) = 8.719 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 2.121 ns ( 24.33 % )
            Info: Total interconnect delay = 6.598 ns ( 75.67 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.443 ns
Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Selectie_proba:inst1|circuit[0]" and destination pin or register "Selectie_proba:inst1|led1" for clock "clk" (Hold time is 8.616 ns)
    Info: + Largest clock skew is 9.758 ns
        Info: + Longest clock path from clock "clk" to destination register is 21.939 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.586 ns) + CELL(0.970 ns) = 3.656 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(2.108 ns) + CELL(0.970 ns) = 6.734 ns; Loc. = LCFF_X25_Y10_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(0.408 ns) + CELL(0.970 ns) = 8.112 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(0.696 ns) + CELL(0.970 ns) = 9.778 ns; Loc. = LCFF_X24_Y10_N21; Fanout = 2; REG Node = 'debouncing:inst5|inst'
            Info: 6: + IC(0.468 ns) + CELL(0.647 ns) = 10.893 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(9.529 ns) + CELL(0.000 ns) = 20.422 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 8: + IC(0.851 ns) + CELL(0.666 ns) = 21.939 ns; Loc. = LCFF_X19_Y10_N9; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
            Info: Total cell delay = 6.293 ns ( 28.68 % )
            Info: Total interconnect delay = 15.646 ns ( 71.32 % )
        Info: - Shortest clock path from clock "clk" to source register is 12.181 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.586 ns) + CELL(0.970 ns) = 3.656 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(2.108 ns) + CELL(0.970 ns) = 6.734 ns; Loc. = LCFF_X25_Y10_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(0.408 ns) + CELL(0.970 ns) = 8.112 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(0.696 ns) + CELL(0.970 ns) = 9.778 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 1; REG Node = 'debouncing:inst5|inst1'
            Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 10.171 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(1.344 ns) + CELL(0.666 ns) = 12.181 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 11; REG Node = 'Selectie_proba:inst1|circuit[0]'
            Info: Total cell delay = 6.039 ns ( 49.58 % )
            Info: Total interconnect delay = 6.142 ns ( 50.42 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 11; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.492 ns) + CELL(0.544 ns) = 1.036 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 5; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.144 ns; Loc. = LCFF_X19_Y10_N9; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
        Info: Total cell delay = 0.652 ns ( 56.99 % )
        Info: Total interconnect delay = 0.492 ns ( 43.01 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_4") is 5.423 ns
    Info: + Longest pin to register delay is 8.011 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(6.700 ns) + CELL(0.366 ns) = 8.011 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.311 ns ( 16.36 % )
        Info: Total interconnect delay = 6.700 ns ( 83.64 % )
    Info: + Micro setup delay of destination is 1.217 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.805 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(1.914 ns) + CELL(0.370 ns) = 3.229 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 3.805 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.521 ns ( 39.97 % )
        Info: Total interconnect delay = 2.284 ns ( 60.03 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|count_ture[0]" is 33.211 ns
    Info: + Longest clock path from clock "clk" to source register is 22.666 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.586 ns) + CELL(0.970 ns) = 3.656 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(2.108 ns) + CELL(0.970 ns) = 6.734 ns; Loc. = LCFF_X25_Y10_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.408 ns) + CELL(0.970 ns) = 8.112 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(0.696 ns) + CELL(0.970 ns) = 9.778 ns; Loc. = LCFF_X24_Y10_N21; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.468 ns) + CELL(0.647 ns) = 10.893 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.344 ns) + CELL(0.970 ns) = 13.207 ns; Loc. = LCFF_X19_Y10_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(4.870 ns) + CELL(0.589 ns) = 18.666 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
        Info: 9: + IC(2.237 ns) + CELL(0.000 ns) = 20.903 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
        Info: 10: + IC(1.397 ns) + CELL(0.366 ns) = 22.666 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: Total cell delay = 7.552 ns ( 33.32 % )
        Info: Total interconnect delay = 15.114 ns ( 66.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(1.041 ns) + CELL(0.606 ns) = 1.647 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~0'
        Info: 3: + IC(0.665 ns) + CELL(0.370 ns) = 2.682 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(1.408 ns) + CELL(0.624 ns) = 4.714 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~5'
        Info: 5: + IC(2.595 ns) + CELL(3.236 ns) = 10.545 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 4.836 ns ( 45.86 % )
        Info: Total interconnect delay = 5.709 ns ( 54.14 % )
Info: Longest tpd from source pin "senzor_4" to destination pin "C_IN2_D2" is 15.323 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
    Info: 2: + IC(7.130 ns) + CELL(0.206 ns) = 8.281 ns; Loc. = LCCOMB_X21_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~3'
    Info: 3: + IC(1.517 ns) + CELL(0.651 ns) = 10.449 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~4'
    Info: 4: + IC(1.638 ns) + CELL(3.236 ns) = 15.323 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'C_IN2_D2'
    Info: Total cell delay = 5.038 ns ( 32.88 % )
    Info: Total interconnect delay = 10.285 ns ( 67.12 % )
Info: th for register "Logica_miscare:inst6|count_ture[1]" (data pin = "senzor_4", clock pin = "clk") is 16.046 ns
    Info: + Longest clock path from clock "clk" to destination register is 22.666 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.586 ns) + CELL(0.970 ns) = 3.656 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(2.108 ns) + CELL(0.970 ns) = 6.734 ns; Loc. = LCFF_X25_Y10_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.408 ns) + CELL(0.970 ns) = 8.112 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(0.696 ns) + CELL(0.970 ns) = 9.778 ns; Loc. = LCFF_X24_Y10_N21; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.468 ns) + CELL(0.647 ns) = 10.893 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.344 ns) + CELL(0.970 ns) = 13.207 ns; Loc. = LCFF_X19_Y10_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(4.870 ns) + CELL(0.589 ns) = 18.666 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7'
        Info: 9: + IC(2.237 ns) + CELL(0.000 ns) = 20.903 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~7clkctrl'
        Info: 10: + IC(1.397 ns) + CELL(0.366 ns) = 22.666 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: Total cell delay = 7.552 ns ( 33.32 % )
        Info: Total interconnect delay = 15.114 ns ( 66.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(1.918 ns) + CELL(0.370 ns) = 3.233 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
        Info: 3: + IC(2.172 ns) + CELL(0.646 ns) = 6.051 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~5'
        Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 6.620 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: Total cell delay = 2.167 ns ( 32.73 % )
        Info: Total interconnect delay = 4.453 ns ( 67.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Wed May 22 10:26:34 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


