Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 31 11:29:48 2019
| Host         : DESKTOP-5O617LN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 192 register/latch pins with no clock driven by root clock pin: design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 390 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.481        0.000                      0                 2469        0.013        0.000                      0                 2469        9.020        0.000                       0                  1094  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 10.000}     20.000          50.000          
clk_fpga_1                       {0.000 5.000}      10.000          100.000         
design_1_i/vhdlnoclk_0/U0/i_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            13.481        0.000                      0                 2380        0.013        0.000                      0                 2380        9.020        0.000                       0                  1048  
design_1_i/vhdlnoclk_0/U0/i_clk       15.727        0.000                      0                   89        0.179        0.000                      0                   89        9.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.481ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.271ns (36.207%)  route 4.001ns (63.793%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 23.311 - 20.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.729     3.768    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     4.286 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=18, routed)          1.209     5.495    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.154     5.649 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[1]_INST_0/O
                         net (fo=4, routed)           1.291     6.940    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.355     7.295 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.937     8.232    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.332     8.564 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     8.564    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.170 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.564     9.735    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.306    10.041 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.041    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.553    23.311    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.434    23.744    
                         clock uncertainty           -0.302    23.442    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)        0.079    23.521    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         23.521    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                 13.481    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.706ns (29.598%)  route 4.058ns (70.402%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.649     6.791    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.631     7.545    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.669 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.209     8.879    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X14Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.003 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.568     9.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    23.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                 13.578    

Slack (MET) :             13.616ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.574ns (27.016%)  route 4.252ns (72.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 23.260 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.768     3.807    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     5.257 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=1, routed)           1.439     6.696    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[32]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     6.820 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[0]_INST_0/O
                         net (fo=7, routed)           2.813     9.633    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        1.502    23.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.397    23.656    
                         clock uncertainty           -0.302    23.354    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.105    23.249    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         23.249    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                 13.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.227ns (59.808%)  route 0.153ns (40.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.582     1.412    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.153     1.693    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.792 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0/O
                         net (fo=1, routed)           0.000     1.792    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0_n_0
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.856     1.804    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.778    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.183ns (44.904%)  route 0.225ns (55.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.582     1.412    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.225     1.778    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.042     1.820 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.856     1.804    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.793    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.458%)  route 0.232ns (55.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.569     1.399    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.540 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=1, routed)           0.232     1.772    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg1[24]
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.817    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X8Y50          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.832     1.780    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.783    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.923%)  route 0.218ns (57.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.586     1.416    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.218     1.798    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[28]
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.851     1.799    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.070     1.751    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.580     1.410    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.551 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.775    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.725    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.854%)  route 0.220ns (54.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.586     1.416    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.220     1.777    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[16]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.822    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[16]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.849     1.797    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.771    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.210ns (44.916%)  route 0.258ns (55.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.563     1.393    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.258     1.815    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X6Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.861 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[26]_i_1__1/O
                         net (fo=1, routed)           0.000     1.861    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[26]_i_1__1_n_0
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.837     1.785    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.131     1.798    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.695%)  route 0.243ns (63.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.582     1.412    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.243     1.796    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.725    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.985%)  route 0.247ns (57.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.586     1.416    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.247     1.804    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.849    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[23]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.849     1.797    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.770    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.582     1.412    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.751    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1048, routed)        0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.671    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y38    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y39    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y39    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y36    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y38    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y38    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y38    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y44    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y39    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X12Y43    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y45     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y45     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y44     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y44     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/vhdlnoclk_0/U0/i_clk
  To Clock:  design_1_i/vhdlnoclk_0/U0/i_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.727ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.966ns (23.538%)  route 3.138ns (76.462%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 22.903 - 20.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.672     3.316    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     3.735 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[9]/Q
                         net (fo=6, routed)           1.167     4.902    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/sel0[9]
    SLICE_X21Y42         LUT3 (Prop_lut3_I0_O)        0.299     5.201 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[2]_i_8/O
                         net (fo=2, routed)           1.154     6.355    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[2]_i_8_n_0
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[2]_i_3/O
                         net (fo=1, routed)           0.817     7.296    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[2]_i_3_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.420 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.420    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[2]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.493    22.903    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
                         clock pessimism              0.248    23.151    
                         clock uncertainty           -0.035    23.116    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.031    23.147    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.147    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 15.727    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.201ns (28.024%)  route 3.085ns (71.976%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 22.911 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.456     3.774 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/Q
                         net (fo=54, routed)          1.954     5.728    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[1]
    SLICE_X20Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.852 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_29/O
                         net (fo=1, routed)           0.000     5.852    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_29_n_0
    SLICE_X20Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     6.066 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_13/O
                         net (fo=1, routed)           0.000     6.066    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_13_n_0
    SLICE_X20Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     6.154 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_5/O
                         net (fo=1, routed)           1.130     7.285    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]_i_5_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I5_O)        0.319     7.604 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_1/O
                         net (fo=1, routed)           0.000     7.604    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/leds_ram[0]_0[2]
    SLICE_X16Y47         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.501    22.911    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y47         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
                         clock pessimism              0.383    23.294    
                         clock uncertainty           -0.035    23.259    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.081    23.340    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]
  -------------------------------------------------------------------
                         required time                         23.340    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.310ns (31.512%)  route 2.847ns (68.488%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 22.911 - 20.000 ) 
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.674     3.318    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.419     3.737 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/Q
                         net (fo=30, routed)          2.160     5.897    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[2]
    SLICE_X14Y48         MUXF7 (Prop_muxf7_S_O)       0.471     6.368 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]_i_10/O
                         net (fo=1, routed)           0.000     6.368    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]_i_10_n_0
    SLICE_X14Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     6.472 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]_i_4/O
                         net (fo=1, routed)           0.687     7.159    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]_i_4_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I3_O)        0.316     7.475 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[0]_i_1/O
                         net (fo=1, routed)           0.000     7.475    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/leds_ram[0]_0[0]
    SLICE_X16Y47         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.501    22.911    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y47         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/C
                         clock pessimism              0.383    23.294    
                         clock uncertainty           -0.035    23.259    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.079    23.338    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]
  -------------------------------------------------------------------
                         required time                         23.338    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.873ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.058ns (26.741%)  route 2.898ns (73.259%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 22.903 - 20.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.672     3.316    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.772 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[3]/Q
                         net (fo=14, routed)          1.091     4.863    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/sel0[3]
    SLICE_X18Y40         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_4/O
                         net (fo=1, routed)           0.688     5.703    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_4_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I0_O)        0.326     6.029 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_3/O
                         net (fo=1, routed)           1.120     7.149    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_3_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.273 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.273    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[0]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.493    22.903    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]/C
                         clock pessimism              0.248    23.151    
                         clock uncertainty           -0.035    23.116    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.029    23.145    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.145    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                 15.873    

Slack (MET) :             15.956ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.890ns (46.963%)  route 2.134ns (53.037%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.672     3.316    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.419     3.735 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[1]/Q
                         net (fo=10, routed)          1.024     4.759    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/sel0[1]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     5.571 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.571    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[4]_i_2_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.688    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[8]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.907 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[11]_i_4/O[0]
                         net (fo=1, routed)           1.110     7.018    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data5[9]
    SLICE_X19Y40         LUT2 (Prop_lut2_I1_O)        0.323     7.341 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.341    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/p_0_out[9]
    SLICE_X19Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.498    22.908    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[9]/C
                         clock pessimism              0.349    23.257    
                         clock uncertainty           -0.035    23.222    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.075    23.297    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count_reg[9]
  -------------------------------------------------------------------
                         required time                         23.297    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 15.956    

Slack (MET) :             15.959ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.828ns (20.645%)  route 3.183ns (79.355%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 22.904 - 20.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.667     3.311    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.767 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/Q
                         net (fo=13, routed)          0.751     4.518    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[2]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.642 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          1.475     6.118    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.242 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[1]_i_4/O
                         net (fo=1, routed)           0.956     7.198    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[1]_i_4_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.322 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.322    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state[1]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.494    22.904    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
                         clock pessimism              0.383    23.287    
                         clock uncertainty           -0.035    23.252    
    SLICE_X22Y41         FDRE (Setup_fdre_C_D)        0.029    23.281    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.281    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                 15.959    

Slack (MET) :             16.049ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.828ns (24.835%)  route 2.506ns (75.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.910ns = ( 22.910 - 20.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.667     3.311    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.767 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/Q
                         net (fo=13, routed)          0.751     4.518    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[2]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.642 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          0.688     5.331    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           0.533     5.987    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.111 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.534     6.645    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.500    22.910    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/C
                         clock pessimism              0.248    23.158    
                         clock uncertainty           -0.035    23.123    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429    22.694    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                 16.049    

Slack (MET) :             16.049ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.828ns (24.835%)  route 2.506ns (75.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.910ns = ( 22.910 - 20.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.667     3.311    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.767 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/Q
                         net (fo=13, routed)          0.751     4.518    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[2]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.642 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          0.688     5.331    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           0.533     5.987    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.111 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.534     6.645    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.500    22.910    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]/C
                         clock pessimism              0.248    23.158    
                         clock uncertainty           -0.035    23.123    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429    22.694    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[2]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                 16.049    

Slack (MET) :             16.049ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.828ns (24.835%)  route 2.506ns (75.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.910ns = ( 22.910 - 20.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.667     3.311    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.767 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/Q
                         net (fo=13, routed)          0.751     4.518    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[2]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.642 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          0.688     5.331    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           0.533     5.987    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.111 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.534     6.645    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.500    22.910    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]/C
                         clock pessimism              0.248    23.158    
                         clock uncertainty           -0.035    23.123    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429    22.694    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[3]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                 16.049    

Slack (MET) :             16.049ns  (required time - arrival time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.828ns (24.835%)  route 2.506ns (75.165%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.910ns = ( 22.910 - 20.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.667     3.311    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.767 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/Q
                         net (fo=13, routed)          0.751     4.518    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg_n_0_[2]
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.642 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1/O
                         net (fo=30, routed)          0.688     5.331    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/count[11]_i_1_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2/O
                         net (fo=8, routed)           0.533     5.987    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_2_n_0
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.111 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1/O
                         net (fo=5, routed)           0.534     6.645    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]_i_1_n_0
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          1.500    22.910    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/C
                         clock pessimism              0.248    23.158    
                         clock uncertainty           -0.035    23.123    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.429    22.694    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                 16.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.562     1.173    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X19Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/Q
                         net (fo=1, routed)           0.097     1.411    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data[0]
    SLICE_X18Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.456 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_i_1/O
                         net (fo=1, routed)           0.000     1.456    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.830     1.537    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg/C
                         clock pessimism             -0.351     1.186    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.091     1.277    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bitOut_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.705%)  route 0.154ns (45.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.563     1.174    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[5]/Q
                         net (fo=6, routed)           0.154     1.469    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[5]
    SLICE_X16Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.514 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram[2]_i_1/O
                         net (fo=1, routed)           0.000     1.514    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/leds_ram[0]_0[2]
    SLICE_X16Y47         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.832     1.539    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X16Y47         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
                         clock pessimism             -0.348     1.191    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.121     1.312    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.562     1.173    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDSE (Prop_fdse_C_Q)         0.128     1.301 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]/Q
                         net (fo=5, routed)           0.083     1.384    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]
    SLICE_X17Y41         LUT4 (Prop_lut4_I1_O)        0.099     1.483 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit0[3]
    SLICE_X17Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.830     1.537    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]/C
                         clock pessimism             -0.364     1.173    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.076%)  route 0.154ns (44.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.558     1.169    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.154     1.464    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[2]
    SLICE_X23Y39         LUT5 (Prop_lut5_I1_O)        0.048     1.512 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.512    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[4]
    SLICE_X23Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]/C
                         clock pessimism             -0.351     1.182    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.107     1.289    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.680%)  route 0.154ns (45.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.558     1.169    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.154     1.464    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[2]
    SLICE_X23Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.509 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.509    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[3]
    SLICE_X23Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/C
                         clock pessimism             -0.351     1.182    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.091     1.273    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.361%)  route 0.172ns (47.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.562     1.173    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]/Q
                         net (fo=5, routed)           0.172     1.486    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[3]
    SLICE_X18Y41         LUT5 (Prop_lut5_I3_O)        0.048     1.534 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit0[4]
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.830     1.537    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y41         FDSE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[4]/C
                         clock pessimism             -0.348     1.189    
    SLICE_X18Y41         FDSE (Hold_fdse_C_D)         0.107     1.296    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.558     1.169    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[3]/Q
                         net (fo=6, routed)           0.154     1.464    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[3]
    SLICE_X23Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.509 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.509    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[5]
    SLICE_X23Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y39         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]/C
                         clock pessimism             -0.364     1.169    
    SLICE_X23Y39         FDRE (Hold_fdre_C_D)         0.092     1.261    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.558     1.169    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y38         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/Q
                         net (fo=6, routed)           0.189     1.499    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[7]
    SLICE_X23Y38         LUT4 (Prop_lut4_I2_O)        0.042     1.541 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.541    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[8]
    SLICE_X23Y38         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y38         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[8]/C
                         clock pessimism             -0.364     1.169    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.107     1.276    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.226ns (58.102%)  route 0.163ns (41.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.563     1.174    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.128     1.302 f  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[4]/Q
                         net (fo=7, routed)           0.163     1.465    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[4]
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.098     1.563 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.563    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led[0]_i_1_n_0
    SLICE_X17Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.831     1.538    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X17Y46         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
                         clock pessimism             -0.348     1.190    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     1.281    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.558     1.169    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y38         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/Q
                         net (fo=6, routed)           0.189     1.499    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[7]
    SLICE_X23Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.544 r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.544    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_0[7]
    SLICE_X23Y38         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=45, routed)          0.826     1.533    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/clk
    SLICE_X23Y38         FDRE                                         r  design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]/C
                         clock pessimism             -0.364     1.169    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.091     1.260    design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/bit_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/vhdlnoclk_0/U0/i_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/vhdlnoclk_0/U0/BUFG_i/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y47   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y47   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X16Y47   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X19Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y46   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y46   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/extract_n_led_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y47   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y47   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X16Y47   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_ram_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y42   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[9]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y40   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y40   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/state_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X17Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X18Y41   design_1_i/NeoMatix64_0/U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/led_bit_reg[2]/C



