library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library ieee_proposed;
use ieee_proposed.fixed_pkg.all;
--use ieee_proposed.math_utility_pkg.all;

entity fixed is

    port (
        u_test : buffer ufixed(3 downto -3);
        s_test : buffer sfixed(3 downto -3)
    ) ;

end fixed;


architecture arch of fixed is

-- signals

  begin

    u_test <= "1000101" ;
    s_test <= "1010001" ;

end arch ;