<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>verilog fishladder</title><link>https://feilongfl.github.io/verilog-fl/</link><description>Recent content on verilog fishladder</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><atom:link href="https://feilongfl.github.io/verilog-fl/index.xml" rel="self" type="application/rss+xml"/><item><title>Hello Verilog World</title><link>https://feilongfl.github.io/verilog-fl/00_startup/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://feilongfl.github.io/verilog-fl/00_startup/</guid><description>Chapter 0 Hello Verilog World We will tell you how to use this tool to learn Verilog HDL.
First of all usage verilog practice zone paste the answer to the input zone, then commit it.
In Build Log Timing Answer make -f makefile results.xml make[1]: 进入目录“/home/feilong/Program-ext/chiplearn/verilog/00_startup” mkdir -p sim_build /usr/bin/iverilog -o sim_build/sim.vvp -D COCOTB_SIM=1 -s top_module -f sim_build/cmds.f -g2012 /home/feilong/Program-ext/chiplearn/verilog/00_startup/example.sv MODULE=test TESTCASE= TOPLEVEL=top_module TOPLEVEL_LANG=verilog \ /usr/bin/vvp -M /usr/lib/python3.10/site-packages/cocotb/libs -m libcocotbvpi_icarus sim_build/sim.</description></item><item><title>Verilog Basic</title><link>https://feilongfl.github.io/verilog-fl/01_verilog_basic/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://feilongfl.github.io/verilog-fl/01_verilog_basic/</guid><description>Chapter 1 Basic Verilog This chapter is for the beginner. We will introduct basic language grammer of verilog HDL and the usage of this website.</description></item></channel></rss>