

================================================================
== Vivado HLS Report for 'read_from_ddr'
================================================================
* Date:           Wed Aug 14 15:39:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MLP
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.956|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|   13|   13| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |read_from_ddr_Loop_1_U0  |read_from_ddr_Loop_1  |   12|   12|   12|   12|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      15|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      15|    104|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |read_from_ddr_Loop_1_U0  |read_from_ddr_Loop_1  |        0|      0|  15|  104|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0|  15|  104|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|input_r_dout       |  in |    8|   ap_fifo  |    input_r    |    pointer   |
|input_r_empty_n    |  in |    1|   ap_fifo  |    input_r    |    pointer   |
|input_r_read       | out |    1|   ap_fifo  |    input_r    |    pointer   |
|buffer_r_address0  | out |    4|  ap_memory |    buffer_r   |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |    buffer_r   |     array    |
|buffer_r_d0        | out |    8|  ap_memory |    buffer_r   |     array    |
|buffer_r_q0        |  in |    8|  ap_memory |    buffer_r   |     array    |
|buffer_r_we0       | out |    1|  ap_memory |    buffer_r   |     array    |
|buffer_r_address1  | out |    4|  ap_memory |    buffer_r   |     array    |
|buffer_r_ce1       | out |    1|  ap_memory |    buffer_r   |     array    |
|buffer_r_d1        | out |    8|  ap_memory |    buffer_r   |     array    |
|buffer_r_q1        |  in |    8|  ap_memory |    buffer_r   |     array    |
|buffer_r_we1       | out |    1|  ap_memory |    buffer_r   |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs | read_from_ddr | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | read_from_ddr | return value |
|ap_start           |  in |    1| ap_ctrl_hs | read_from_ddr | return value |
|ap_done            | out |    1| ap_ctrl_hs | read_from_ddr | return value |
|ap_ready           | out |    1| ap_ctrl_hs | read_from_ddr | return value |
|ap_idle            | out |    1| ap_ctrl_hs | read_from_ddr | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | read_from_ddr | return value |
+-------------------+-----+-----+------------+---------------+--------------+

