Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 16 11:33:15 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file posedge_check_output_timing_summary_routed.rpt -rpx posedge_check_output_timing_summary_routed.rpx
| Design       : posedge_check_output
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.128        0.000                      0                  137        0.190        0.000                      0                  137        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.128        0.000                      0                  137        0.190        0.000                      0                  137        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.819ns (46.941%)  route 2.056ns (53.059%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.722     5.325    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  dbf/q_pulse_reg[14]/Q
                         net (fo=2, routed)           0.853     6.634    dbf/q_pulse_reg[14]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  dbf/q_shift[9]_i_3/O
                         net (fo=19, routed)          1.203     7.961    dbf/q_shift[9]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  dbf/q_pulse[0]_i_5/O
                         net (fo=1, routed)           0.000     8.085    dbf/q_pulse[0]_i_5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.635 r  dbf/q_pulse_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    dbf/q_pulse_reg[0]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  dbf/q_pulse_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    dbf/q_pulse_reg[4]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  dbf/q_pulse_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.863    dbf/q_pulse_reg[8]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  dbf/q_pulse_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.977    dbf/q_pulse_reg[12]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.200 r  dbf/q_pulse_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.200    dbf/q_pulse_reg[16]_i_1_n_7
    SLICE_X3Y89          FDCE                                         r  dbf/q_pulse_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.603    15.026    dbf/CLK
    SLICE_X3Y89          FDCE                                         r  dbf/q_pulse_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDCE (Setup_fdce_C_D)        0.062    15.327    dbf/q_pulse_reg[16]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.816ns (46.899%)  route 2.056ns (53.100%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.722     5.325    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  dbf/q_pulse_reg[14]/Q
                         net (fo=2, routed)           0.853     6.634    dbf/q_pulse_reg[14]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  dbf/q_shift[9]_i_3/O
                         net (fo=19, routed)          1.203     7.961    dbf/q_shift[9]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  dbf/q_pulse[0]_i_5/O
                         net (fo=1, routed)           0.000     8.085    dbf/q_pulse[0]_i_5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.635 r  dbf/q_pulse_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    dbf/q_pulse_reg[0]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  dbf/q_pulse_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    dbf/q_pulse_reg[4]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  dbf/q_pulse_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.863    dbf/q_pulse_reg[8]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.197 r  dbf/q_pulse_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.197    dbf/q_pulse_reg[12]_i_1_n_6
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.602    15.025    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[13]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.351    dbf/q_pulse_reg[13]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.795ns (46.610%)  route 2.056ns (53.390%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.722     5.325    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  dbf/q_pulse_reg[14]/Q
                         net (fo=2, routed)           0.853     6.634    dbf/q_pulse_reg[14]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  dbf/q_shift[9]_i_3/O
                         net (fo=19, routed)          1.203     7.961    dbf/q_shift[9]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  dbf/q_pulse[0]_i_5/O
                         net (fo=1, routed)           0.000     8.085    dbf/q_pulse[0]_i_5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.635 r  dbf/q_pulse_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    dbf/q_pulse_reg[0]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  dbf/q_pulse_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    dbf/q_pulse_reg[4]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  dbf/q_pulse_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.863    dbf/q_pulse_reg[8]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.176 r  dbf/q_pulse_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.176    dbf/q_pulse_reg[12]_i_1_n_4
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.602    15.025    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[15]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.351    dbf/q_pulse_reg[15]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.702ns (45.289%)  route 2.056ns (54.711%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.722     5.325    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  dbf/q_pulse_reg[14]/Q
                         net (fo=2, routed)           0.853     6.634    dbf/q_pulse_reg[14]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  dbf/q_shift[9]_i_3/O
                         net (fo=19, routed)          1.203     7.961    dbf/q_shift[9]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  dbf/q_pulse[0]_i_5/O
                         net (fo=1, routed)           0.000     8.085    dbf/q_pulse[0]_i_5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.635 r  dbf/q_pulse_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    dbf/q_pulse_reg[0]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  dbf/q_pulse_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    dbf/q_pulse_reg[4]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.083 r  dbf/q_pulse_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.083    dbf/q_pulse_reg[8]_i_1_n_6
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    15.024    dbf/CLK
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[9]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    dbf/q_pulse_reg[9]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.721ns (45.564%)  route 2.056ns (54.436%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.722     5.325    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  dbf/q_pulse_reg[14]/Q
                         net (fo=2, routed)           0.853     6.634    dbf/q_pulse_reg[14]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  dbf/q_shift[9]_i_3/O
                         net (fo=19, routed)          1.203     7.961    dbf/q_shift[9]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  dbf/q_pulse[0]_i_5/O
                         net (fo=1, routed)           0.000     8.085    dbf/q_pulse[0]_i_5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.635 r  dbf/q_pulse_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    dbf/q_pulse_reg[0]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  dbf/q_pulse_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    dbf/q_pulse_reg[4]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  dbf/q_pulse_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.863    dbf/q_pulse_reg[8]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.102 r  dbf/q_pulse_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.102    dbf/q_pulse_reg[12]_i_1_n_5
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.602    15.025    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.351    dbf/q_pulse_reg[14]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.681ns (44.981%)  route 2.056ns (55.019%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.722     5.325    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  dbf/q_pulse_reg[14]/Q
                         net (fo=2, routed)           0.853     6.634    dbf/q_pulse_reg[14]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  dbf/q_shift[9]_i_3/O
                         net (fo=19, routed)          1.203     7.961    dbf/q_shift[9]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  dbf/q_pulse[0]_i_5/O
                         net (fo=1, routed)           0.000     8.085    dbf/q_pulse[0]_i_5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.635 r  dbf/q_pulse_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    dbf/q_pulse_reg[0]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  dbf/q_pulse_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    dbf/q_pulse_reg[4]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.062 r  dbf/q_pulse_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.062    dbf/q_pulse_reg[8]_i_1_n_4
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    15.024    dbf/CLK
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[11]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    dbf/q_pulse_reg[11]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.705ns (45.332%)  route 2.056ns (54.668%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.722     5.325    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  dbf/q_pulse_reg[14]/Q
                         net (fo=2, routed)           0.853     6.634    dbf/q_pulse_reg[14]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.758 f  dbf/q_shift[9]_i_3/O
                         net (fo=19, routed)          1.203     7.961    dbf/q_shift[9]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.124     8.085 r  dbf/q_pulse[0]_i_5/O
                         net (fo=1, routed)           0.000     8.085    dbf/q_pulse[0]_i_5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.635 r  dbf/q_pulse_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    dbf/q_pulse_reg[0]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  dbf/q_pulse_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    dbf/q_pulse_reg[4]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  dbf/q_pulse_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.863    dbf/q_pulse_reg[8]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.086 r  dbf/q_pulse_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.086    dbf/q_pulse_reg[12]_i_1_n_7
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.602    15.025    dbf/CLK
    SLICE_X3Y88          FDCE                                         r  dbf/q_pulse_reg[12]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.351    dbf/q_pulse_reg[12]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_shift_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.704ns (20.471%)  route 2.735ns (79.529%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.721     5.324    dbf/CLK
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  dbf/q_pulse_reg[8]/Q
                         net (fo=2, routed)           1.004     6.783    dbf/q_pulse_reg[8]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.907 f  dbf/q_shift[9]_i_2/O
                         net (fo=19, routed)          1.090     7.997    dbf/q_shift[9]_i_2_n_0
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  dbf/q_shift[9]_i_1/O
                         net (fo=10, routed)          0.642     8.763    dbf/load
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    15.024    dbf/CLK
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDCE (Setup_fdce_C_CE)      -0.205    15.042    dbf/q_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_shift_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.704ns (20.471%)  route 2.735ns (79.529%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.721     5.324    dbf/CLK
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  dbf/q_pulse_reg[8]/Q
                         net (fo=2, routed)           1.004     6.783    dbf/q_pulse_reg[8]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.907 f  dbf/q_shift[9]_i_2/O
                         net (fo=19, routed)          1.090     7.997    dbf/q_shift[9]_i_2_n_0
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  dbf/q_shift[9]_i_1/O
                         net (fo=10, routed)          0.642     8.763    dbf/load
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    15.024    dbf/CLK
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDCE (Setup_fdce_C_CE)      -0.205    15.042    dbf/q_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 dbf/q_pulse_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_shift_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.704ns (20.471%)  route 2.735ns (79.529%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.721     5.324    dbf/CLK
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  dbf/q_pulse_reg[8]/Q
                         net (fo=2, routed)           1.004     6.783    dbf/q_pulse_reg[8]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.907 f  dbf/q_shift[9]_i_2/O
                         net (fo=19, routed)          1.090     7.997    dbf/q_shift[9]_i_2_n_0
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  dbf/q_shift[9]_i_1/O
                         net (fo=10, routed)          0.642     8.763    dbf/load
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    15.024    dbf/CLK
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDCE (Setup_fdce_C_CE)      -0.205    15.042    dbf/q_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ssd/anode_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/anode_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.309%)  route 0.134ns (48.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.600     1.519    ssd/CLK
    SLICE_X0Y86          FDPE                                         r  ssd/anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  ssd/anode_reg[2]/Q
                         net (fo=2, routed)           0.134     1.794    ssd/Q[2]
    SLICE_X0Y85          FDPE                                         r  ssd/anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.037    ssd/CLK
    SLICE_X0Y85          FDPE                                         r  ssd/anode_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDPE (Hold_fdpe_C_D)         0.070     1.604    ssd/anode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbf/q_shift_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_shift_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.601     1.520    dbf/CLK
    SLICE_X5Y89          FDCE                                         r  dbf/q_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  dbf/q_shift_reg[2]/Q
                         net (fo=2, routed)           0.128     1.790    dbf/p_6_in
    SLICE_X5Y89          FDCE                                         r  dbf/q_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.037    dbf/CLK
    SLICE_X5Y89          FDCE                                         r  dbf/q_shift_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.066     1.586    dbf/q_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dbf/q_shift_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_shift_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.602     1.521    dbf/CLK
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  dbf/q_shift_reg[5]/Q
                         net (fo=2, routed)           0.115     1.777    dbf/p_3_in
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.873     2.038    dbf/CLK
    SLICE_X5Y90          FDCE                                         r  dbf/q_shift_reg[4]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.047     1.568    dbf/q_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ssd/anode_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/anode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.314%)  route 0.139ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.602     1.521    ssd/CLK
    SLICE_X0Y88          FDPE                                         r  ssd/anode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  ssd/anode_reg[7]/Q
                         net (fo=2, routed)           0.139     1.802    ssd/Q[7]
    SLICE_X0Y88          FDCE                                         r  ssd/anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.875     2.040    ssd/CLK
    SLICE_X0Y88          FDCE                                         r  ssd/anode_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.070     1.591    ssd/anode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ssd/anode_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/anode_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.733%)  route 0.189ns (57.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.600     1.519    ssd/CLK
    SLICE_X0Y85          FDPE                                         r  ssd/anode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  ssd/anode_reg[5]/Q
                         net (fo=2, routed)           0.189     1.849    ssd/Q[5]
    SLICE_X0Y87          FDPE                                         r  ssd/anode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.873     2.038    ssd/CLK
    SLICE_X0Y87          FDPE                                         r  ssd/anode_reg[6]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDPE (Hold_fdpe_C_D)         0.070     1.605    ssd/anode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssd/anode_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/anode_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.825%)  route 0.196ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.602     1.521    ssd/CLK
    SLICE_X0Y88          FDPE                                         r  ssd/anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  ssd/anode_reg[1]/Q
                         net (fo=2, routed)           0.196     1.858    ssd/Q[1]
    SLICE_X0Y86          FDPE                                         r  ssd/anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.037    ssd/CLK
    SLICE_X0Y86          FDPE                                         r  ssd/anode_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDPE (Hold_fdpe_C_D)         0.070     1.604    ssd/anode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ssd/anode_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/anode_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.600     1.519    ssd/CLK
    SLICE_X0Y85          FDPE                                         r  ssd/anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  ssd/anode_reg[4]/Q
                         net (fo=2, routed)           0.184     1.845    ssd/Q[4]
    SLICE_X0Y85          FDPE                                         r  ssd/anode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.037    ssd/CLK
    SLICE_X0Y85          FDPE                                         r  ssd/anode_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDPE (Hold_fdpe_C_D)         0.070     1.589    ssd/anode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd/q_pulse_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/q_pulse_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.599     1.518    ssd/CLK
    SLICE_X5Y86          FDCE                                         r  ssd/q_pulse_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  ssd/q_pulse_reg[11]/Q
                         net (fo=2, routed)           0.120     1.780    ssd/q_pulse_reg[11]
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  ssd/q_pulse[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    ssd/q_pulse[8]_i_2__0_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  ssd/q_pulse_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.888    ssd/q_pulse_reg[8]_i_1__0_n_4
    SLICE_X5Y86          FDCE                                         r  ssd/q_pulse_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.869     2.034    ssd/CLK
    SLICE_X5Y86          FDCE                                         r  ssd/q_pulse_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.105     1.623    ssd/q_pulse_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbf/q_pulse_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.601     1.520    dbf/CLK
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  dbf/q_pulse_reg[10]/Q
                         net (fo=2, routed)           0.120     1.782    dbf/q_pulse_reg[10]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  dbf/q_pulse[8]_i_3/O
                         net (fo=1, routed)           0.000     1.827    dbf/q_pulse[8]_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.893 r  dbf/q_pulse_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    dbf/q_pulse_reg[8]_i_1_n_5
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.873     2.038    dbf/CLK
    SLICE_X3Y87          FDCE                                         r  dbf/q_pulse_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    dbf/q_pulse_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbf/q_pulse_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbf/q_pulse_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.600     1.519    dbf/CLK
    SLICE_X3Y85          FDCE                                         r  dbf/q_pulse_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  dbf/q_pulse_reg[2]/Q
                         net (fo=2, routed)           0.120     1.781    dbf/q_pulse_reg[2]
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  dbf/q_pulse[0]_i_4/O
                         net (fo=1, routed)           0.000     1.826    dbf/q_pulse[0]_i_4_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.892 r  dbf/q_pulse_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    dbf/q_pulse_reg[0]_i_1_n_5
    SLICE_X3Y85          FDCE                                         r  dbf/q_pulse_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.872     2.037    dbf/CLK
    SLICE_X3Y85          FDCE                                         r  dbf/q_pulse_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    dbf/q_pulse_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     dbf/q_pulse_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     dbf/q_pulse_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     dbf/q_pulse_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     dbf/q_pulse_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     dbf/q_pulse_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     dbf/q_pulse_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     dbf/q_pulse_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     dbf/q_pulse_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     dbf/q_pulse_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     dbf/q_pulse_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     dbf/q_pulse_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     dbf/q_pulse_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     dbf/q_pulse_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     dbf/q_pulse_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     dbf/q_pulse_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     ssd/q_pulse_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     dbf/q_pulse_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     dbf/q_pulse_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     dbf/q_pulse_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     dbf/q_pulse_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     dbf/q_pulse_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     dbf/q_pulse_reg[11]/C



