{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603969767425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603969767426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 08:09:27 2020 " "Processing started: Thu Oct 29 08:09:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603969767426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969767426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tanh -c tanh " "Command: quartus_map --read_settings_files=on --write_settings_files=off tanh -c tanh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969767426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603969767553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603969767553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/sigmoid.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603969773599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969773599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tanh.sv(54) " "Verilog HDL information at tanh.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603969773599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh.sv 1 1 " "Found 1 design units, including 1 entities, in source file tanh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tanh " "Found entity 1: tanh" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603969773599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969773599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tanh_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tanh_tb " "Found entity 1: tanh_tb" {  } { { "tanh_tb.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603969773600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969773600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file booth_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mult " "Found entity 1: booth_mult" {  } { { "booth_mult.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/booth_mult.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603969773601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969773601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tanh " "Elaborating entity \"tanh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603969773644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid sigmoid:sigmoid_module " "Elaborating entity \"sigmoid\" for hierarchy \"sigmoid:sigmoid_module\"" {  } { { "tanh.sv" "sigmoid_module" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603969773656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sigmoid.sv(17) " "Verilog HDL assignment warning at sigmoid.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/sigmoid.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603969773658 "|tanh|sigmoid:my_sigmoid_module"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[8\] GND " "Pin \"y\[8\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[9\] GND " "Pin \"y\[9\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[10\] GND " "Pin \"y\[10\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[11\] GND " "Pin \"y\[11\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[12\] GND " "Pin \"y\[12\]\" is stuck at GND" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603969775571 "|tanh|y[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603969775571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603969775653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/Documents/GitHub/tanh/output_files/tanh.map.smsg " "Generated suppressed messages file /home/daniel/Documents/GitHub/tanh/output_files/tanh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969776191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603969776252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603969776252 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "tanh.sv" "" { Text "/home/daniel/Documents/GitHub/tanh/tanh.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603969776308 "|tanh|x[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603969776308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603969776309 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603969776309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603969776309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603969776309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603969776313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 08:09:36 2020 " "Processing ended: Thu Oct 29 08:09:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603969776313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603969776313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603969776313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603969776313 ""}
