00000000 W __heap_end
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
00000001 a __zero_reg__
00000026 t __c.0
00000026 T __ctors_end
00000026 T __ctors_start
00000026 T __dtors_end
00000026 T __dtors_start
0000003d a __SP_L__
0000003d a __SP_L__
0000003e t __c.1
0000003e a __SP_H__
0000003e a __SP_H__
0000003f a __SREG__
0000003f a __SREG__
00000051 t __c.2
00000066 t __c.3
0000007e W __init
0000008a T __do_copy_data
00000096 t .do_copy_data_loop
0000009a t .do_copy_data_start
000000a0 T __do_clear_bss
000000a8 t .do_clear_bss_loop
000000aa t .do_clear_bss_start
000000b2 T __bad_interrupt
000000b2 W __vector_1
000000b2 W __vector_10
000000b2 W __vector_13
000000b2 W __vector_14
000000b2 W __vector_15
000000b2 W __vector_16
000000b2 W __vector_17
000000b2 W __vector_18
000000b2 W __vector_2
000000b2 W __vector_3
000000b2 W __vector_4
000000b2 W __vector_5
000000b2 W __vector_6
000000b2 W __vector_7
000000b2 W __vector_8
000000b2 W __vector_9
000000b4 T main
00000136 T __vector_11
00000188 T __vector_12
000001d4 T uart_init
00000202 T uart_getc
0000023c T uart_putc
00000260 T uart_puts
0000027c T uart_puts_p
0000029e T itoa
000002be t divide_loop
000002cc t L_10
000002dc t terminate
000002e4 T strrev
000002e8 t .strrev_eos
000002f0 t .strrev_loop
00000302 t .strrev_done
00000304 t .strrev_end
00000304 T __udivmodhi4
0000030c t __udivmodhi4_loop
0000031a t __udivmodhi4_ep
0000032c A __data_load_start
0000032c T _etext
00000344 A __data_load_end
0000045f W __stack
00800060 D __data_start
00800078 B __bss_start
00800078 D __data_end
00800078 D _edata
00800078 b UART_TxBuf
00800098 b UART_RxBuf
008000b8 b UART_TxHead
008000b9 b UART_TxTail
008000ba b UART_RxHead
008000bb b UART_RxTail
008000bc b UART_LastRxError
008000bd B __bss_end
008000bd ? _end
00810000 ? __eeprom_end
