Opcodes by byte:
----------------
         ADD r/m(u8), reg(u8)                                            ; 00 /r
         ADD r/m(uv), reg(uv)                                            ; 01 /r
         ADD reg(u8), r/m(u8)                                            ; 02 /r
         ADD reg(uv), r/m(uv)                                            ; 03 /r
         ADD AL, I                                                       ; 04 I=imm(u8)
         ADD Av, I                                                       ; 05 I=imm(uv)
        PUSH ES                                                          ; 06
         POP ES                                                          ; 07
          OR r/m(u8), reg(u8)                                            ; 08 /r
          OR r/m(uv), reg(uv)                                            ; 09 /r
          OR reg(u8), r/m(u8)                                            ; 0a /r
          OR reg(uv), r/m(uv)                                            ; 0b /r
          OR AL, I                                                       ; 0c I=imm(u8)
          OR Av, I                                                       ; 0d I=imm(uv)
        PUSH CS                                                          ; 0e
        SLDT r/m(uv)                                                     ; 0f 00 /0
         STR r/m(uv)                                                     ; 0f 00 /1
        LLDT r/m(uv)                                                     ; 0f 00 /2
         LTR r/m(uv)                                                     ; 0f 00 /3
        VERR r/m(uv)                                                     ; 0f 00 /4
        VERW r/m(uv)                                                     ; 0f 00 /5
        SGDT r/m(u48)                                                    ; 0f 01 /0=m
        SIDT r/m(u48)                                                    ; 0f 01 /1=m
        LGDT r/m(u48)                                                    ; 0f 01 /2=m
        LIDT r/m(u48)                                                    ; 0f 01 /3=m
      INVLPG r/m(uv)                                                     ; 0f 01 /7=m
      VMCALL                                                             ; 0f 01 c1
    VMLAUNCH                                                             ; 0f 01 c2
    VMRESUME                                                             ; 0f 01 c3
      VMXOFF                                                             ; 0f 01 c4
     MONITOR EAX, ECX, EDX                                               ; 0f 01 c8
       MWAIT EAX, ECX                                                    ; 0f 01 c9
       VMRUN                                                             ; 0f 01 d8
     VMMCALL                                                             ; 0f 01 d9
      VMLOAD                                                             ; 0f 01 da
      VMSAVE                                                             ; 0f 01 db
        STGI                                                             ; 0f 01 dc
        CLGI                                                             ; 0f 01 dd
      SKINIT                                                             ; 0f 01 de
     INVLPGA                                                             ; 0f 01 df
        SMSW r/m(uv)                                                     ; 0f 01 /4
        LMSW r/m(uv)                                                     ; 0f 01 /6
      SWAPGS                                                             ; 0f 01 f8
      RDTSCP                                                             ; 0f 01 f9
         LAR reg(uv), r/m(uv)                                            ; 0f 02 /r
         LSL reg(uv), r/m(uv)                                            ; 0f 03 /r
     SYSCALL                                                             ; 0f 05
        CLTS                                                             ; 0f 06 /r
      SYSRET                                                             ; 0f 07
        INVD                                                             ; 0f 08
      WBINVD                                                             ; 0f 09
         UD2                                                             ; 0f 0b
    PREFETCH r/m(u8)                                                     ; 0f 0d /0
   PREFETCHW r/m(u8)                                                     ; 0f 0d /1
 PREFETCHWT1 r/m(u8)                                                     ; 0f 0d /2
       FEMMS                                                             ; 0f 0e; 3dnow
       PI2FW mm(reg), mm(rm)                                             ; 0f 0f /r 0c; 3dnow+
       PI2FD mm(reg), mm(rm)                                             ; 0f 0f /r 0d; 3dnow
       PF2IW mm(reg), mm(rm)                                             ; 0f 0f /r 1c; 3dnow+
       PF2ID mm(reg), mm(rm)                                             ; 0f 0f /r 1d; 3dnow
      PFRCPV mm(reg), mm(rm)                                             ; 0f 0f /r 86; 3dnow+
    PFRSQRTV mm(reg), mm(rm)                                             ; 0f 0f /r 87; 3dnow+
      PFNACC mm(reg), mm(rm)                                             ; 0f 0f /r 8a; 3dnow+
     PFPNACC mm(reg), mm(rm)                                             ; 0f 0f /r 8e; 3dnow+
     PFCMPGE mm(reg), mm(rm)                                             ; 0f 0f /r 90; 3dnow
       PFMIN mm(reg), mm(rm)                                             ; 0f 0f /r 94; 3dnow
       PFRCP mm(reg), mm(rm)                                             ; 0f 0f /r 96; 3dnow
     PFRSQRT mm(reg), mm(rm)                                             ; 0f 0f /r 97; 3dnow
       PFSUB mm(reg), mm(rm)                                             ; 0f 0f /r 9a; 3dnow
       PFADD mm(reg), mm(rm)                                             ; 0f 0f /r 9e; 3dnow
     PFCMPGT mm(reg), mm(rm)                                             ; 0f 0f /r a0; 3dnow
       PFMAX mm(reg), mm(rm)                                             ; 0f 0f /r a4; 3dnow
    PFRCPIT1 mm(reg), mm(rm)                                             ; 0f 0f /r a6; 3dnow
    PFRSQIT1 mm(reg), mm(rm)                                             ; 0f 0f /r a7; 3dnow
      PFSUBR mm(reg), mm(rm)                                             ; 0f 0f /r aa; 3dnow
       PFACC mm(reg), mm(rm)                                             ; 0f 0f /r ae; 3dnow
     PFCMPEQ mm(reg), mm(rm)                                             ; 0f 0f /r b0; 3dnow
       PFMUL mm(reg), mm(rm)                                             ; 0f 0f /r b4; 3dnow
    PFRCPIT2 mm(reg), mm(rm)                                             ; 0f 0f /r b6; 3dnow
     PMULHRW mm(reg), mm(rm)                                             ; 0f 0f /r b7; 3dnow
      PSWAPD mm(reg), mm(rm)                                             ; 0f 0f /r bb; 3dnow+
     PAVGUSB mm(reg), mm(rm)                                             ; 0f 0f /r bf; 3dnow
      MOVUPS xmm(reg), xmm(rm)                                           ; 0f 10 /r; sse
      MOVUPS xmm(rm), xmm(reg)                                           ; 0f 11 /r; sse
      MOVLPS xmm(reg), mm(rm)                                            ; 0f 12 /r=m; sse
     MOVHLPS xmm(reg), xmm(rm)                                           ; 0f 12 /r!m; sse
      MOVLPS mm(rm), xmm(reg)                                            ; 0f 13 /r=m; sse
    UNPCKLPS xmm(reg), xmm(rm)                                           ; 0f 14 /r; sse
    UNPCKHPS xmm(reg), xmm(rm)                                           ; 0f 15 /r; sse
      MOVHPS xmm(reg), mm(rm)                                            ; 0f 16 /r=m; sse
     MOVLHPS xmm(reg), xmm(rm)                                           ; 0f 16 /r!m; sse
      MOVHPS mm(rm), xmm(reg)                                            ; 0f 17 /r=m; sse
 PREFETCHNTA mm(rm)                                                      ; 0f 18 /0=m
  PREFETCHT0 mm(rm)                                                      ; 0f 18 /1=m
  PREFETCHT1 mm(rm)                                                      ; 0f 18 /2=m
  PREFETCHT2 mm(rm)                                                      ; 0f 18 /3=m
         NOP                                                             ; 0f 1f /0
         MOV r/m(u32), cr(reg)                                           ; 0f 20 /r!m
         MOV r/m(u32), dr(reg)                                           ; 0f 21 /r!m
         MOV cr(reg), r/m(u32)                                           ; 0f 22 /r!m
         MOV dr(reg), r/m(u32)                                           ; 0f 23 /r!m
         MOV r/m(u32), tr(reg)                                           ; 0f 24 /r!m
         MOV tr(reg), r/m(u32)                                           ; 0f 26 /r!m
      MOVAPS xmm(reg), xmm(rm)                                           ; 0f 28 /r; sse
      MOVAPS xmm(rm), xmm(reg)                                           ; 0f 29 /r; sse
    CVTPI2PS xmm(reg), mm(rm)                                            ; 0f 2a /r; sse
     MOVNTPS xmm(rm), xmm(reg)                                           ; 0f 2b /r=m; sse
   CVTTPS2PI mm(reg), xmm(rm)                                            ; 0f 2c /r; sse
    CVTPS2PI mm(reg), xmm(rm)                                            ; 0f 2d /r; sse
     UCOMISS xmm(reg), xmm(rm)                                           ; 0f 2e /r; sse
      COMISS xmm(reg), xmm(rm)                                           ; 0f 2f /r; sse
       WRMSR                                                             ; 0f 30
       RDTSC                                                             ; 0f 31
       RDMSR                                                             ; 0f 32
       RDPMC                                                             ; 0f 33
    SYSENTER                                                             ; 0f 34
     SYSEXIT                                                             ; 0f 35
       CMOVO reg(uv), r/m(uv)                                            ; 0f 40 /r
      CMOVNO reg(uv), r/m(uv)                                            ; 0f 41 /r
       CMOVC reg(uv), r/m(uv)                                            ; 0f 42 /r
      CMOVNC reg(uv), r/m(uv)                                            ; 0f 43 /r
       CMOVZ reg(uv), r/m(uv)                                            ; 0f 44 /r
      CMOVNZ reg(uv), r/m(uv)                                            ; 0f 45 /r
      CMOVNA reg(uv), r/m(uv)                                            ; 0f 46 /r
       CMOVA reg(uv), r/m(uv)                                            ; 0f 47 /r
       CMOVS reg(uv), r/m(uv)                                            ; 0f 48 /r
      CMOVNS reg(uv), r/m(uv)                                            ; 0f 49 /r
       CMOVP reg(uv), r/m(uv)                                            ; 0f 4a /r
      CMOVNP reg(uv), r/m(uv)                                            ; 0f 4b /r
       CMOVL reg(uv), r/m(uv)                                            ; 0f 4c /r
      CMOVNL reg(uv), r/m(uv)                                            ; 0f 4d /r
      CMOVNG reg(uv), r/m(uv)                                            ; 0f 4e /r
       CMOVG reg(uv), r/m(uv)                                            ; 0f 4f /r
    MOVMSKPS r/m(uv), xmm(reg)                                           ; 0f 50 /r; sse
      SQRTPS xmm(reg), xmm(rm)                                           ; 0f 51 /r; sse
     RSQRTPS xmm(reg), xmm(rm)                                           ; 0f 52 /r; sse
       RCPPS xmm(reg), xmm(rm)                                           ; 0f 53 /r; sse
       ANDPS xmm(reg), xmm(rm)                                           ; 0f 54 /r; sse
      ANDNPS xmm(reg), xmm(rm)                                           ; 0f 55 /r; sse
        ORPS xmm(reg), xmm(rm)                                           ; 0f 56 /r; sse
       XORPS xmm(reg), xmm(rm)                                           ; 0f 57 /r; sse
       ADDPS xmm(reg), xmm(rm)                                           ; 0f 58 /r; sse
       MULPS xmm(reg), xmm(rm)                                           ; 0f 59 /r; sse
    CVTPS2PD xmm(reg), xmm(rm)                                           ; 0f 5a /r; sse2
    CVTDQ2PS xmm(reg), xmm(rm)                                           ; 0f 5b /r; sse2
       SUBPS xmm(reg), xmm(rm)                                           ; 0f 5c /r; sse
       MINPS xmm(reg), xmm(rm)                                           ; 0f 5d /r; sse
       DIVPS xmm(reg), xmm(rm)                                           ; 0f 5e /r; sse
       MAXPS xmm(reg), xmm(rm)                                           ; 0f 5f /r; sse
   PUNPCKLBW mm(reg), mm(rm)                                             ; 0f 60 /r; fpu
   PUNPCKLWD mm(reg), mm(rm)                                             ; 0f 61 /r; fpu
   PUNPCKLDQ mm(reg), mm(rm)                                             ; 0f 62 /r; fpu
    PACKSSWB mm(reg), mm(rm)                                             ; 0f 63 /r; fpu
     PCMPGTB mm(reg), mm(rm)                                             ; 0f 64 /r; fpu
     PCMPGTW mm(reg), mm(rm)                                             ; 0f 65 /r; fpu
     PCMPGTD mm(reg), mm(rm)                                             ; 0f 66 /r; fpu
    PACKUSWB mm(reg), mm(rm)                                             ; 0f 67 /r; fpu
   PUNPCKHBW mm(reg), mm(rm)                                             ; 0f 68 /r; fpu
   PUNPCKHWD mm(reg), mm(rm)                                             ; 0f 69 /r; fpu
   PUNPCKHDQ mm(reg), mm(rm)                                             ; 0f 6a /r; fpu
    PACKSSDW mm(reg), mm(rm)                                             ; 0f 6b /r; fpu
        MOVD mm(reg), r/m(u32)                                           ; 0f 6e /r; fpu
        MOVQ mm(reg), r/m(u64)                                           ; 0f 6f /r; fpu
      PSHUFW mm(reg), mm(rm), I                                          ; 0f 70 /r I=imm(u8)
       PSRLW mm(reg), I                                                  ; 0f 71 /2 I=imm(u8); fpu
       PSRAW mm(reg), I                                                  ; 0f 71 /4 I=imm(u8); fpu
       PSLLW mm(reg), I                                                  ; 0f 71 /6 I=imm(u8); fpu
       PSRLD mm(reg), I                                                  ; 0f 72 /2 I=imm(u8); fpu
       PSRAD mm(reg), I                                                  ; 0f 72 /4 I=imm(u8); fpu
       PSLLD mm(reg), I                                                  ; 0f 72 /6 I=imm(u8); fpu
       PSRLQ mm(reg), I                                                  ; 0f 73 /2 I=imm(u8); fpu
       PSLLQ mm(reg), I                                                  ; 0f 73 /6 I=imm(u8); fpu
     PCMPEQB mm(reg), mm(rm)                                             ; 0f 74 /r; fpu
     PCMPEQW mm(reg), mm(rm)                                             ; 0f 75 /r; fpu
     PCMPEQD mm(reg), mm(rm)                                             ; 0f 76 /r; fpu
        EMMS                                                             ; 0f 77; fpu
      VMREAD r/m(u32), reg(u32)                                          ; 0f 78 /r
     VMWRITE reg(u32), r/m(u32)                                          ; 0f 79 /r
        MOVD r/m(u32), mm(reg)                                           ; 0f 7e /r; fpu
        MOVQ r/m(u64), mm(reg)                                           ; 0f 7f /r; fpu
          JO N                                                           ; 0f 80 P=imm(iv); N=(IPV+P)
         JNO N                                                           ; 0f 81 P=imm(iv); N=(IPV+P)
          JC N                                                           ; 0f 82 P=imm(iv); N=(IPV+P)
         JNC N                                                           ; 0f 83 P=imm(iv); N=(IPV+P)
          JZ N                                                           ; 0f 84 P=imm(iv); N=(IPV+P)
         JNZ N                                                           ; 0f 85 P=imm(iv); N=(IPV+P)
         JNA N                                                           ; 0f 86 P=imm(iv); N=(IPV+P)
          JA N                                                           ; 0f 87 P=imm(iv); N=(IPV+P)
          JS N                                                           ; 0f 88 P=imm(iv); N=(IPV+P)
         JNS N                                                           ; 0f 89 P=imm(iv); N=(IPV+P)
          JP N                                                           ; 0f 8a P=imm(iv); N=(IPV+P)
         JNP N                                                           ; 0f 8b P=imm(iv); N=(IPV+P)
          JL N                                                           ; 0f 8c P=imm(iv); N=(IPV+P)
         JNL N                                                           ; 0f 8d P=imm(iv); N=(IPV+P)
         JNG N                                                           ; 0f 8e P=imm(iv); N=(IPV+P)
          JG N                                                           ; 0f 8f P=imm(iv); N=(IPV+P)
        SETO r/m(u8)                                                     ; 0f 90 /0
       SETNO r/m(u8)                                                     ; 0f 91 /0
        SETC r/m(u8)                                                     ; 0f 92 /0
       SETNC r/m(u8)                                                     ; 0f 93 /0
        SETZ r/m(u8)                                                     ; 0f 94 /0
       SETNZ r/m(u8)                                                     ; 0f 95 /0
       SETNA r/m(u8)                                                     ; 0f 96 /0
        SETA r/m(u8)                                                     ; 0f 97 /0
        SETS r/m(u8)                                                     ; 0f 98 /0
       SETNS r/m(u8)                                                     ; 0f 99 /0
        SETP r/m(u8)                                                     ; 0f 9a /0
       SETNP r/m(u8)                                                     ; 0f 9b /0
        SETL r/m(u8)                                                     ; 0f 9c /0
       SETNL r/m(u8)                                                     ; 0f 9d /0
       SETNG r/m(u8)                                                     ; 0f 9e /0
        SETG r/m(u8)                                                     ; 0f 9f /0
       CPUID                                                             ; 0f a2
          BT r/m(uv), reg(uv)                                            ; 0f a3 /r
         RSM                                                             ; 0f aa
         BTS r/m(uv), reg(uv)                                            ; 0f ab /r
      FXSAVE r/m(f87state)                                               ; 0f ae /0=m
     FXRSTOR r/m(f87state)                                               ; 0f ae /1=m
     LDMXCSR r/m(u32)                                                    ; 0f ae /2=m
     STMXCSR r/m(u32)                                                    ; 0f ae /3=m
     CLFLUSH r/m(u8)                                                     ; 0f ae /7=m
      LFENCE                                                             ; 0f ae e8
      MFENCE                                                             ; 0f ae f0
      SFENCE                                                             ; 0f ae f8
     CMPXCHG r/m(u8), reg(u8)                                            ; 0f b0 /r
     CMPXCHG r/m(uv), reg(uv)                                            ; 0f b1 /r
         BTR r/m(uv), reg(uv)                                            ; 0f b3 /r
         UD2                                                             ; 0f b9
          BT r/m(uv), I                                                  ; 0f ba /4 I=imm(u8)
         BTS r/m(uv), I                                                  ; 0f ba /5 I=imm(u8)
         BTR r/m(uv), I                                                  ; 0f ba /6 I=imm(u8)
         BTC r/m(uv), I                                                  ; 0f ba /7 I=imm(u8)
         BTC r/m(uv), reg(uv)                                            ; 0f bb /r
         BSF reg(uv), r/m(uv)                                            ; 0f bc /r
         BSR reg(uv), r/m(uv)                                            ; 0f bd /r
        XADD r/m(u8), reg(u8)                                            ; 0f c0 /r
        XADD r/m(uv), reg(uv)                                            ; 0f c1 /r
       CMPPS xmm(reg), xmm(rm), I                                        ; 0f c2 /r I=imm(u8); sse
      MOVNTI r/m(u32), reg(u32)                                          ; 0f c3 /r=m
      PINSRW mm(reg), r/m(u16), I                                        ; 0f c4 /r I=imm(u8)
      PEXTRW reg(u32), mm(rm), I                                         ; 0f c5 /r!m I=imm(u8)
      SHUFPS xmm(reg), xmm(rm), I                                        ; 0f c6 /r I=imm(u8); sse
   CMPXCHG8B r/m(u64)                                                    ; 0f c7 /1=m
     VMPTRLD r/m(u64)                                                    ; 0f c7 /6=m
     VMPTRST r/m(u64)                                                    ; 0f c7 /7=m
       BSWAP reg(uv), reg(uv)                                            ; 0f c8+reg; reg=0-7
       PSRLW mm(reg), mm(rm)                                             ; 0f d1 /r; fpu
       PSRLD mm(reg), mm(rm)                                             ; 0f d2 /r; fpu
       PSRLQ mm(reg), mm(rm)                                             ; 0f d3 /r; fpu
       PADDQ mm(reg), mm(rm)                                             ; 0f d4 /r; fpu
      PMULLW mm(reg), mm(rm)                                             ; 0f d5 /r; fpu
    PMOVMSKB reg(u32), mm(rm)                                            ; 0f d7 /r!m
     PSUBUSB mm(reg), mm(rm)                                             ; 0f d8 /r; fpu
     PSUBUSW mm(reg), mm(rm)                                             ; 0f d9 /r; fpu
      PMINUB mm(reg), mm(rm)                                             ; 0f da /r
        PAND mm(reg), mm(rm)                                             ; 0f db /r; fpu
     PADDUSB mm(reg), mm(rm)                                             ; 0f dc /r; fpu
     PADDUSW mm(reg), mm(rm)                                             ; 0f dd /r; fpu
      PMAXUB mm(reg), mm(rm)                                             ; 0f de /r
       PANDN mm(reg), mm(rm)                                             ; 0f df /r; fpu
       PAVGB mm(reg), mm(rm)                                             ; 0f e0 /r
       PSRAW mm(reg), mm(rm)                                             ; 0f e1 /r; fpu
       PSRAD mm(reg), mm(rm)                                             ; 0f e2 /r; fpu
       PAVGW mm(reg), mm(rm)                                             ; 0f e3 /r
     PMULHUW mm(reg), mm(rm)                                             ; 0f e4 /r
      PMULHW mm(reg), mm(rm)                                             ; 0f e5 /r; fpu
      MOVNTQ mm(rm), mm(reg)                                             ; 0f e7 /r=m
      PSUBSB mm(reg), mm(rm)                                             ; 0f e8 /r; fpu
      PSUBSW mm(reg), mm(rm)                                             ; 0f e9 /r; fpu
      PMINSW mm(reg), mm(rm)                                             ; 0f ea /r
         POR mm(reg), mm(rm)                                             ; 0f eb /r; fpu
      PADDSB mm(reg), mm(rm)                                             ; 0f ec /r; fpu
      PADDSW mm(reg), mm(rm)                                             ; 0f ed /r; fpu
      PMAXSW mm(reg), mm(rm)                                             ; 0f ee /r
        PXOR mm(reg), mm(rm)                                             ; 0f ef /r; fpu
       PSLLW mm(reg), mm(rm)                                             ; 0f f1 /r; fpu
       PSLLD mm(reg), mm(rm)                                             ; 0f f2 /r; fpu
       PSLLQ mm(reg), mm(rm)                                             ; 0f f3 /r; fpu
     PMULUDQ mm(reg), mm(rm)                                             ; 0f f4 /r; sse2
     PMADDWD mm(reg), mm(rm)                                             ; 0f f5 /r; fpu
      PSADBW mm(reg), mm(rm)                                             ; 0f f6 /r
    MASKMOVQ u64 [DIV], mm(reg), mm(rm)                                  ; 0f f7 /r
       PSUBB mm(reg), mm(rm)                                             ; 0f f8 /r; fpu
       PSUBW mm(reg), mm(rm)                                             ; 0f f9 /r; fpu
       PSUBD mm(reg), mm(rm)                                             ; 0f fa /r; fpu
       PSUBQ mm(reg), mm(rm)                                             ; 0f fb /r; sse2
       PADDB mm(reg), mm(rm)                                             ; 0f fc /r; fpu
       PADDW mm(reg), mm(rm)                                             ; 0f fd /r; fpu
       PADDD mm(reg), mm(rm)                                             ; 0f fe /r; fpu
         ADC r/m(u8), reg(u8)                                            ; 10 /r
         ADC r/m(uv), reg(uv)                                            ; 11 /r
         ADC reg(u8), r/m(u8)                                            ; 12 /r
         ADC reg(uv), r/m(uv)                                            ; 13 /r
         ADC AL, I                                                       ; 14 I=imm(u8)
         ADC Av, I                                                       ; 15 I=imm(uv)
        PUSH SS                                                          ; 16
         POP SS                                                          ; 17
         SBB r/m(u8), reg(u8)                                            ; 18 /r
         SBB r/m(uv), reg(uv)                                            ; 19 /r
         SBB reg(u8), r/m(u8)                                            ; 1a /r
         SBB reg(uv), r/m(uv)                                            ; 1b /r
         SBB AL, I                                                       ; 1c I=imm(u8)
         SBB Av, I                                                       ; 1d I=imm(uv)
        PUSH DS                                                          ; 1e
         POP DS                                                          ; 1f
         AND r/m(u8), reg(u8)                                            ; 20 /r
         AND r/m(uv), reg(uv)                                            ; 21 /r
         AND reg(u8), r/m(u8)                                            ; 22 /r
         AND reg(uv), r/m(uv)                                            ; 23 /r
         AND AL, I                                                       ; 24 I=imm(u8)
         AND Av, I                                                       ; 25 I=imm(uv)
         ES:                                                    ; prefix ; 26
         DAA                                                             ; 27
         SUB r/m(u8), reg(u8)                                            ; 28 /r
         SUB r/m(uv), reg(uv)                                            ; 29 /r
         SUB reg(u8), r/m(u8)                                            ; 2a /r
         SUB reg(uv), r/m(uv)                                            ; 2b /r
         SUB AL, I                                                       ; 2c I=imm(u8)
         SUB Av, I                                                       ; 2d I=imm(uv)
         CS:                                                    ; prefix ; 2e
         DAS                                                             ; 2f
         XOR r/m(u8), reg(u8)                                            ; 30 /r
         XOR r/m(uv), reg(uv)                                            ; 31 /r
         XOR reg(u8), r/m(u8)                                            ; 32 /r
         XOR reg(uv), r/m(uv)                                            ; 33 /r
         XOR AL, I                                                       ; 34 I=imm(u8)
         XOR Av, I                                                       ; 35 I=imm(uv)
         SS:                                                    ; prefix ; 36
         AAA                                                             ; 37
         CMP r/m(u8), reg(u8)                                            ; 38 /r
         CMP r/m(uv), reg(uv)                                            ; 39 /r
         CMP reg(u8), r/m(u8)                                            ; 3a /r
         CMP reg(uv), r/m(uv)                                            ; 3b /r
         CMP AL, I                                                       ; 3c I=imm(u8)
         CMP Av, I                                                       ; 3d I=imm(uv)
         DS:                                                    ; prefix ; 3e
         AAS                                                             ; 3f
         INC reg(uv)                                                     ; 40+reg; reg=0-7
         DEC reg(uv)                                                     ; 48+reg; reg=0-7
        PUSH reg(uv)                                                     ; 50+reg; reg=0-7
         POP reg(uv)                                                     ; 58+reg; reg=0-7
       PUSHA                                                             ; 60 /r
        POPA                                                             ; 61 /r
       BOUND reg(uv), r/m(uv)                                            ; 62 /r
        ARPL r/m(uv), reg(uv)                                            ; 63 /r
         FS:                                                    ; prefix ; 64
         GS:                                                    ; prefix ; 65
        OPSZ                                                    ; prefix ; 66
      MOVUPD xmm(reg), xmm(rm)                                           ; 66 0f 10 /r; sse2
      MOVUPD xmm(rm), xmm(reg)                                           ; 66 0f 11 /r; sse2
      MOVLPD xmm(reg), xmm(rm)                                           ; 66 0f 12 /r=m; sse2
      MOVLPD xmm(rm), xmm(reg)                                           ; 66 0f 13 /r=m; sse2
    UNPCKLPD xmm(reg), xmm(rm)                                           ; 66 0f 14 /r; sse2
    UNPCKHPD xmm(reg), xmm(rm)                                           ; 66 0f 15 /r; sse2
      MOVHPD xmm(reg), xmm(rm)                                           ; 66 0f 16 /r=m; sse2
      MOVHPD xmm(rm), xmm(reg)                                           ; 66 0f 17 /r=m; sse2
      MOVAPD xmm(reg), xmm(rm)                                           ; 66 0f 28 /r; sse2
      MOVAPD xmm(rm), xmm(reg)                                           ; 66 0f 29 /r; sse2
    CVTPI2PD xmm(reg), mm(rm)                                            ; 66 0f 2a /r; sse2
     MOVNTPD xmm(rm), xmm(reg)                                           ; 66 0f 2b /r=m; sse2
   CVTTPD2PI mm(reg), xmm(rm)                                            ; 66 0f 2c /r; sse2
    CVTPD2PI mm(reg), xmm(rm)                                            ; 66 0f 2d /r; sse2
     UCOMISD xmm(reg), xmm(rm)                                           ; 66 0f 2e /r; sse2
      COMISD xmm(reg), xmm(rm)                                           ; 66 0f 2f /r; sse2
      PSHUFB xmm(reg), xmm(rm)                                           ; 66 0f 38 00 /r
      PHADDW xmm(reg), xmm(rm)                                           ; 66 0f 38 01 /r
      PHADDD xmm(reg), xmm(rm)                                           ; 66 0f 38 02 /r
     PHADDSW xmm(reg), xmm(rm)                                           ; 66 0f 38 03 /r
   PMADDUBSW xmm(reg), xmm(rm)                                           ; 66 0f 38 04 /r
      PHSUBW xmm(reg), xmm(rm)                                           ; 66 0f 38 05 /r
      PHSUBD xmm(reg), xmm(rm)                                           ; 66 0f 38 06 /r
     PHSUBSW xmm(reg), xmm(rm)                                           ; 66 0f 38 07 /r
      PSIGNB xmm(reg), xmm(rm)                                           ; 66 0f 38 08 /r
      PSIGNW xmm(reg), xmm(rm)                                           ; 66 0f 38 09 /r
      PSIGND xmm(reg), xmm(rm)                                           ; 66 0f 38 0a /r
    PMULHRSW xmm(reg), xmm(rm)                                           ; 66 0f 38 0b /r
    PBLENDVB xmm(reg), xmm(rm), xmm(0)                                   ; 66 0f 38 10 /r
    BLENDVPS xmm(reg), xmm(rm), xmm(0)                                   ; 66 0f 38 14 /r
    BLENDVPD xmm(reg), xmm(rm), xmm(0)                                   ; 66 0f 38 15 /r
       PTEST xmm(reg), xmm(rm)                                           ; 66 0f 38 17 /r
       PABSB xmm(reg), xmm(rm)                                           ; 66 0f 38 1c /r
       PABSW xmm(reg), xmm(rm)                                           ; 66 0f 38 1d /r
       PABSD xmm(reg), xmm(rm)                                           ; 66 0f 38 1e /r
    PMOVSXBW xmm(reg), xmm(rm)                                           ; 66 0f 38 20 /r
    PMOVSXBD xmm(reg), xmm(rm)                                           ; 66 0f 38 21 /r
    PMOVSXBQ xmm(reg), xmm(rm)                                           ; 66 0f 38 22 /r
    PMOVSXWD xmm(reg), xmm(rm)                                           ; 66 0f 38 23 /r
    PMOVSXWQ xmm(reg), xmm(rm)                                           ; 66 0f 38 24 /r
    PMOVSXDQ xmm(reg), xmm(rm)                                           ; 66 0f 38 25 /r
      PMULDQ xmm(reg), xmm(rm)                                           ; 66 0f 38 28 /r
     PCMPEQQ xmm(reg), xmm(rm)                                           ; 66 0f 38 29 /r
    MOVNTDQA xmm(reg), xmm(rm)                                           ; 66 0f 38 2a /r=m
    PACKUSDW xmm(reg), xmm(rm)                                           ; 66 0f 38 2b /r
    PMOVZXBW xmm(reg), xmm(rm)                                           ; 66 0f 38 30 /r
    PMOVZXBD xmm(reg), xmm(rm)                                           ; 66 0f 38 31 /r
    PMOVZXBQ xmm(reg), xmm(rm)                                           ; 66 0f 38 32 /r
    PMOVZXWD xmm(reg), xmm(rm)                                           ; 66 0f 38 33 /r
    PMOVZXWQ xmm(reg), xmm(rm)                                           ; 66 0f 38 34 /r
    PMOVZXDQ xmm(reg), xmm(rm)                                           ; 66 0f 38 35 /r
     PCMPGTQ xmm(reg), xmm(rm)                                           ; 66 0f 38 37 /r
      PMINSB xmm(reg), xmm(rm)                                           ; 66 0f 38 38 /r
      PMINSD xmm(reg), xmm(rm)                                           ; 66 0f 38 39 /r
      PMINUW xmm(reg), xmm(rm)                                           ; 66 0f 38 3a /r
      PMINUD xmm(reg), xmm(rm)                                           ; 66 0f 38 3b /r
      PMAXSB xmm(reg), xmm(rm)                                           ; 66 0f 38 3c /r
      PMAXSD xmm(reg), xmm(rm)                                           ; 66 0f 38 3d /r
      PMAXUW xmm(reg), xmm(rm)                                           ; 66 0f 38 3e /r
      PMAXUD xmm(reg), xmm(rm)                                           ; 66 0f 38 3f /r
      PMULLD xmm(reg), xmm(rm)                                           ; 66 0f 38 40 /r
  PHMINPOSUW xmm(reg), xmm(rm)                                           ; 66 0f 38 41 /r
     ROUNDPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 08 /r I=imm(u8)
     ROUNDPD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 09 /r I=imm(u8)
     ROUNDSS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0a /r I=imm(u8)
     ROUNDSD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0b /r I=imm(u8)
     BLENDPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0c /r I=imm(u8)
     BLENDPD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0d /r I=imm(u8)
     PBLENDW xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0e /r I=imm(u8)
     PALIGNR xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0f /r I=imm(u8)
      PEXTRB r/m(u32), xmm(reg), I                                       ; 66 0f 3a 14 /r I=imm(u8)
      PEXTRW r/m(u32), xmm(reg), I                                       ; 66 0f 3a 15 /r I=imm(u8)
      PEXTRD r/m(u32), xmm(reg), I                                       ; 66 0f 3a 16 /r I=imm(u8)
   EXTRACTPS xmm(rm), xmm(reg), I                                        ; 66 0f 3a 17 /r I=imm(u8)
      PINSRB xmm(reg), r/m(u32), I                                       ; 66 0f 3a 20 /r I=imm(u8)
    INSERTPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 21 /r I=imm(u8)
      PINSRD xmm(reg), r/m(u32), I                                       ; 66 0f 3a 22 /r I=imm(u8)
        DPPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 40 /r I=imm(u8)
        DPPD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 41 /r I=imm(u8)
     MPSADBW xmm(reg), xmm(rm), I                                        ; 66 0f 3a 42 /r I=imm(u8)
   PCMPESTRM xmm(reg), xmm(rm), I                                        ; 66 0f 3a 60 /r I=imm(u8)
   PCMPESTRI xmm(reg), xmm(rm), I                                        ; 66 0f 3a 61 /r I=imm(u8)
   PCMPISTRM xmm(reg), xmm(rm), I                                        ; 66 0f 3a 62 /r I=imm(u8)
   PCMPISTRI xmm(reg), xmm(rm), I                                        ; 66 0f 3a 63 /r I=imm(u8)
    MOVMSKPD r/m(u32), xmm(reg)                                          ; 66 0f 50 /r!m; sse2
      SQRTPD xmm(reg), xmm(rm)                                           ; 66 0f 51 /r; sse2
       ANDPD xmm(reg), xmm(rm)                                           ; 66 0f 54 /r; sse2
      ANDNPD xmm(reg), xmm(rm)                                           ; 66 0f 55 /r; sse2
        ORPD xmm(reg), xmm(rm)                                           ; 66 0f 56 /r; sse2
       XORPD xmm(reg), xmm(rm)                                           ; 66 0f 57 /r; sse2
       ADDPD xmm(reg), xmm(rm)                                           ; 66 0f 58 /r; sse2
       MULPD xmm(reg), xmm(rm)                                           ; 66 0f 59 /r; sse2
    CVTPD2PS xmm(reg), xmm(rm)                                           ; 66 0f 5a /r; sse2
    CVTPS2DQ xmm(reg), xmm(rm)                                           ; 66 0f 5b /r; sse2
       SUBPD xmm(reg), xmm(rm)                                           ; 66 0f 5c /r; sse2
       MINPD xmm(reg), xmm(rm)                                           ; 66 0f 5d /r; sse2
       DIVPD xmm(reg), xmm(rm)                                           ; 66 0f 5e /r; sse2
       MAXPD xmm(reg), xmm(rm)                                           ; 66 0f 5f /r; sse2
   PUNPCKLBW xmm(reg), xmm(rm)                                           ; 66 0f 60 /r; sse2
   PUNPCKLWD xmm(reg), xmm(rm)                                           ; 66 0f 61 /r; sse2
   PUNPCKLDQ xmm(reg), xmm(rm)                                           ; 66 0f 62 /r; sse2
    PACKSSWB xmm(reg), xmm(rm)                                           ; 66 0f 63 /r; sse2
     PCMPGTB xmm(reg), xmm(rm)                                           ; 66 0f 64 /r; sse2
     PCMPGTW xmm(reg), xmm(rm)                                           ; 66 0f 65 /r; sse2
     PCMPGTD xmm(reg), xmm(rm)                                           ; 66 0f 66 /r; sse2
    PACKUSWB xmm(reg), xmm(rm)                                           ; 66 0f 67 /r; sse2
   PUNPCKHBW xmm(reg), xmm(rm)                                           ; 66 0f 68 /r; sse2
   PUNPCKHWD xmm(reg), xmm(rm)                                           ; 66 0f 69 /r; sse2
   PUNPCKHDQ xmm(reg), xmm(rm)                                           ; 66 0f 6a /r; sse2
    PACKSSDW xmm(reg), xmm(rm)                                           ; 66 0f 6b /r; sse2
  PUNPCKLQDQ xmm(reg), xmm(rm)                                           ; 66 0f 6c /r; sse2
  PUNPCKHQDQ xmm(reg), xmm(rm)                                           ; 66 0f 6d /r; sse2
        MOVD xmm(reg), r/m(u32)                                          ; 66 0f 6e /r; sse2
      MOVDQA xmm(reg), xmm(rm)                                           ; 66 0f 6f /r; sse2
      PSHUFD xmm(reg), xmm(rm), I                                        ; 66 0f 70 /r I=imm(u8)
       PSRLW xmm(reg), I                                                 ; 66 0f 71 /2 I=imm(u8); sse2
       PSRAW xmm(reg), I                                                 ; 66 0f 71 /4 I=imm(u8); sse2
       PSLLW xmm(reg), I                                                 ; 66 0f 71 /6 I=imm(u8); sse2
       PSRLD xmm(reg), I                                                 ; 66 0f 72 /2 I=imm(u8); sse2
       PSRAD xmm(reg), I                                                 ; 66 0f 72 /4 I=imm(u8); sse2
       PSLLD xmm(reg), I                                                 ; 66 0f 72 /6 I=imm(u8); sse2
       PSRLQ xmm(reg), I                                                 ; 66 0f 73 /2 I=imm(u8); sse2
      PSRLDQ xmm(reg), I                                                 ; 66 0f 73 /3 I=imm(u8); sse2
       PSLLQ xmm(reg), I                                                 ; 66 0f 73 /6 I=imm(u8); sse2
      PSLLDQ xmm(reg), I                                                 ; 66 0f 73 /7 I=imm(u8); sse2
     PCMPEQB xmm(reg), xmm(rm)                                           ; 66 0f 74 /r; sse2
     PCMPEQW xmm(reg), xmm(rm)                                           ; 66 0f 75 /r; sse2
     PCMPEQD xmm(reg), xmm(rm)                                           ; 66 0f 76 /r; sse2
       EXTRQ xmm(rm), A, B                                               ; 66 0f 78 c0+i A=imm(u8) B=imm(u8); i=0-7
       EXTRQ xmm(reg), xmm(rm)                                           ; 66 0f 79 /r!m
      HADDPD xmm(reg), xmm(rm)                                           ; 66 0f 7c /r
      HSUBPD xmm(reg), xmm(rm)                                           ; 66 0f 7d /r
        MOVD r/m(u32), xmm(reg)                                          ; 66 0f 7e /r; sse2
      MOVDQA xmm(rm), xmm(reg)                                           ; 66 0f 7f /r; sse2
       CMPPD xmm(reg), xmm(rm), I                                        ; 66 0f c2 /r I=imm(u8); sse2
      PINSRW xmm(reg), r/m(u16), I                                       ; 66 0f c4 /r I=imm(u8); sse
      PEXTRW reg(u32), xmm(rm), I                                        ; 66 0f c5 /r!m I=imm(u8); sse
      SHUFPD xmm(reg), xmm(rm), I                                        ; 66 0f c6 /r I=imm(u8); sse2
     VMCLEAR r/m(u64)                                                    ; 66 0f c7 /6=m
    ADDSUBPD xmm(reg), xmm(rm)                                           ; 66 0f d0 /r
       PSRLW xmm(reg), xmm(rm)                                           ; 66 0f d1 /r; sse2
       PSRLD xmm(reg), xmm(rm)                                           ; 66 0f d2 /r; sse2
       PSRLQ xmm(reg), xmm(rm)                                           ; 66 0f d3 /r; sse2
       PADDQ xmm(reg), xmm(rm)                                           ; 66 0f d4 /r; sse2
      PMULLW xmm(reg), xmm(rm)                                           ; 66 0f d5 /r; sse2
        MOVQ xmm(rm), xmm(reg)                                           ; 66 0f d6 /r; sse2
    PMOVMSKB reg(u32), xmm(rm)                                           ; 66 0f d7 /r!m; sse
     PSUBUSB xmm(reg), xmm(rm)                                           ; 66 0f d8 /r; sse2
     PSUBUSW xmm(reg), xmm(rm)                                           ; 66 0f d9 /r; sse2
      PMINUB xmm(reg), xmm(rm)                                           ; 66 0f da /r; sse
        PAND xmm(reg), xmm(rm)                                           ; 66 0f db /r; sse2
     PADDUSB xmm(reg), xmm(rm)                                           ; 66 0f dc /r; sse2
     PADDUSW xmm(reg), xmm(rm)                                           ; 66 0f dd /r; sse2
      PMAXUB xmm(reg), xmm(rm)                                           ; 66 0f de /r; sse
       PANDN xmm(reg), xmm(rm)                                           ; 66 0f df /r; sse2
       PAVGB xmm(reg), xmm(rm)                                           ; 66 0f e0 /r; sse
       PSRAW xmm(reg), xmm(rm)                                           ; 66 0f e1 /r; sse2
       PSRAD xmm(reg), xmm(rm)                                           ; 66 0f e2 /r; sse2
       PAVGW xmm(reg), xmm(rm)                                           ; 66 0f e3 /r; sse
     PMULHUW xmm(reg), xmm(rm)                                           ; 66 0f e4 /r; sse
      PMULHW xmm(reg), xmm(rm)                                           ; 66 0f e5 /r; sse2
   CVTTPD2DQ xmm(reg), xmm(rm)                                           ; 66 0f e6 /r; sse2
     MOVNTDQ xmm(rm), xmm(reg)                                           ; 66 0f e7 /r=m
      PSUBSB xmm(reg), xmm(rm)                                           ; 66 0f e8 /r; sse2
      PSUBSW xmm(reg), xmm(rm)                                           ; 66 0f e9 /r; sse2
      PMINSW xmm(reg), xmm(rm)                                           ; 66 0f ea /r; sse
         POR xmm(reg), xmm(rm)                                           ; 66 0f eb /r; sse2
      PADDSB xmm(reg), xmm(rm)                                           ; 66 0f ec /r; sse2
      PADDSW xmm(reg), xmm(rm)                                           ; 66 0f ed /r; sse2
      PMAXSW xmm(reg), xmm(rm)                                           ; 66 0f ee /r; sse
        PXOR xmm(reg), xmm(rm)                                           ; 66 0f ef /r; sse2
       PSLLW xmm(reg), xmm(rm)                                           ; 66 0f f1 /r; sse2
       PSLLD xmm(reg), xmm(rm)                                           ; 66 0f f2 /r; sse2
       PSLLQ xmm(reg), xmm(rm)                                           ; 66 0f f3 /r; sse2
     PMULUDQ xmm(reg), xmm(rm)                                           ; 66 0f f4 /r; sse2
     PMADDWD xmm(reg), xmm(rm)                                           ; 66 0f f5 /r; sse2
      PSADBW xmm(reg), xmm(rm)                                           ; 66 0f f6 /r; sse
  MASKMOVDQU xmm(rm), xmm(reg)                                           ; 66 0f f7 /r; sse2
       PSUBB xmm(reg), xmm(rm)                                           ; 66 0f f8 /r; sse2
       PSUBW xmm(reg), xmm(rm)                                           ; 66 0f f9 /r; sse2
       PSUBD xmm(reg), xmm(rm)                                           ; 66 0f fa /r; sse2
       PSUBQ xmm(reg), xmm(rm)                                           ; 66 0f fb /r; sse2
       PADDB xmm(reg), xmm(rm)                                           ; 66 0f fc /r; sse2
       PADDW xmm(reg), xmm(rm)                                           ; 66 0f fd /r; sse2
       PADDD xmm(reg), xmm(rm)                                           ; 66 0f fe /r; sse2
        ADSZ                                                    ; prefix ; 67
        PUSH I                                                           ; 68 I=imm(uv)
        IMUL reg(uv), r/m(uv), I                                         ; 69 /r I=imm(iv)
        PUSH I                                                           ; 6a I=imm(i8)
        IMUL reg(uv), r/m(uv), I                                         ; 6b /r I=imm(i8)
         INS AL, u8 [SIV]                                                ; 6c
         INS Av, uv [SIV]                                                ; 6d
        OUTS u8 ES:[DIV], AL                                             ; 6e
        OUTS uv ES:[DIV], Av                                             ; 6f
          JO N                                                           ; 70 P=imm(i8); N=(IPV+P)
         JNO N                                                           ; 71 P=imm(i8); N=(IPV+P)
          JC N                                                           ; 72 P=imm(i8); N=(IPV+P)
         JNC N                                                           ; 73 P=imm(i8); N=(IPV+P)
          JZ N                                                           ; 74 P=imm(i8); N=(IPV+P)
         JNZ N                                                           ; 75 P=imm(i8); N=(IPV+P)
         JNA N                                                           ; 76 P=imm(i8); N=(IPV+P)
          JA N                                                           ; 77 P=imm(i8); N=(IPV+P)
          JS N                                                           ; 78 P=imm(i8); N=(IPV+P)
         JNS N                                                           ; 79 P=imm(i8); N=(IPV+P)
          JP N                                                           ; 7a P=imm(i8); N=(IPV+P)
         JNP N                                                           ; 7b P=imm(i8); N=(IPV+P)
          JL N                                                           ; 7c P=imm(i8); N=(IPV+P)
         JNL N                                                           ; 7d P=imm(i8); N=(IPV+P)
         JNG N                                                           ; 7e P=imm(i8); N=(IPV+P)
          JG N                                                           ; 7f P=imm(i8); N=(IPV+P)
         ADD r/m(u8), I                                                  ; 80 /0 I=imm(u8)
          OR r/m(u8), I                                                  ; 80 /1 I=imm(u8)
         ADC r/m(u8), I                                                  ; 80 /2 I=imm(u8)
         SBB r/m(u8), I                                                  ; 80 /3 I=imm(u8)
         AND r/m(u8), I                                                  ; 80 /4 I=imm(u8)
         SUB r/m(u8), I                                                  ; 80 /5 I=imm(u8)
         XOR r/m(u8), I                                                  ; 80 /6 I=imm(u8)
         CMP r/m(u8), I                                                  ; 80 /7 I=imm(u8)
         ADD r/m(uv), I                                                  ; 81 /0 I=imm(uv)
          OR r/m(uv), I                                                  ; 81 /1 I=imm(uv)
         ADC r/m(uv), I                                                  ; 81 /2 I=imm(uv)
         SBB r/m(uv), I                                                  ; 81 /3 I=imm(uv)
         AND r/m(uv), I                                                  ; 81 /4 I=imm(uv)
         SUB r/m(uv), I                                                  ; 81 /5 I=imm(uv)
         XOR r/m(uv), I                                                  ; 81 /6 I=imm(uv)
         CMP r/m(uv), I                                                  ; 81 /7 I=imm(uv)
         ADD r/m(u8), I                                                  ; 82 /0 I=imm(u8)
          OR r/m(u8), I                                                  ; 82 /1 I=imm(u8)
         ADC r/m(u8), I                                                  ; 82 /2 I=imm(u8)
         SBB r/m(u8), I                                                  ; 82 /3 I=imm(u8)
         AND r/m(u8), I                                                  ; 82 /4 I=imm(u8)
         SUB r/m(u8), I                                                  ; 82 /5 I=imm(u8)
         XOR r/m(u8), I                                                  ; 82 /6 I=imm(u8)
         CMP r/m(u8), I                                                  ; 82 /7 I=imm(u8)
         ADD r/m(uv), I                                                  ; 83 /0 I=imm(i8)
          OR r/m(uv), I                                                  ; 83 /1 I=imm(i8)
         ADC r/m(uv), I                                                  ; 83 /2 I=imm(i8)
         SBB r/m(uv), I                                                  ; 83 /3 I=imm(i8)
         AND r/m(uv), I                                                  ; 83 /4 I=imm(i8)
         SUB r/m(uv), I                                                  ; 83 /5 I=imm(i8)
         XOR r/m(uv), I                                                  ; 83 /6 I=imm(i8)
         CMP r/m(uv), I                                                  ; 83 /7 I=imm(i8)
        TEST reg(u8), r/m(u8)                                            ; 84 /r
        TEST reg(uv), r/m(uv)                                            ; 85 /r
        XCHG reg(u8), r/m(u8)                                            ; 86 /r
        XCHG reg(uv), r/m(uv)                                            ; 87 /r
         MOV r/m(u8), reg(u8)                                            ; 88 /r
         MOV r/m(uv), reg(uv)                                            ; 89 /r
         MOV reg(u8), r/m(u8)                                            ; 8a /r
         MOV reg(uv), r/m(uv)                                            ; 8b /r
         MOV reg(uv), segreg(uv)                                         ; 8c /r
         LEA reg(uv), r/m(uv)                                            ; 8d /r=m
         MOV segreg(uv), r/m(uv)                                         ; 8e /r
         POP r/m(uv)                                                     ; 8f /0
         NOP                                                             ; 90
        XCHG reg(uv), Av                                                 ; 90+reg; reg=1-7
         CBW                                                             ; 98
         CWD                                                             ; 99
        CALL P                                                           ; 9a P=imm(farptr)
        WAIT                                                    ; prefix ; 9b
       FCLEX                                                             ; 9b db e2; fpu
       FINIT                                                             ; 9b db e3; fpu
       PUSHF                                                             ; 9c
        POPF                                                             ; 9d
        SAHF                                                             ; 9e
        LAHF                                                             ; 9f
         MOV AL, u8 [A]                                                  ; a0 A=imm(uv)
         MOV Av, uv [A]                                                  ; a1 A=imm(uv)
         MOV u8 [A], AL                                                  ; a2 A=imm(uv)
         MOV uv [A], Av                                                  ; a3 A=imm(uv)
        MOVS u8 ES:[DIV], u8 [SIV]                                       ; a4
        MOVS uv ES:[DIV], uv [SIV]                                       ; a5
        CMPS u8 ES:[DIV], u8 [SIV]                                       ; a6
        CMPS uv ES:[DIV], uv [SIV]                                       ; a7
        TEST AL, I                                                       ; a8 I=imm(u8)
        TEST Av, I                                                       ; a9 I=imm(uv)
        STOS u8 ES:[DIV], AL                                             ; aa
        STOS uv ES:[DIV], Av                                             ; ab
        LODS AL, u8 [SIV]                                                ; ac
        LODS Av, uv [SIV]                                                ; ad
        SCAS AL, u8 ES:[DIV]                                             ; ae
        SCAS Av, uv ES:[DIV]                                             ; af
         MOV reg(u8), I                                                  ; b0+reg; reg=0-7
         MOV reg(uv), I                                                  ; b8+reg; reg=0-7
         ROL r/m(u8), I                                                  ; c0 /0 I=imm(u8)
         ROR r/m(u8), I                                                  ; c0 /1 I=imm(u8)
         RCL r/m(u8), I                                                  ; c0 /2 I=imm(u8)
         RCR r/m(u8), I                                                  ; c0 /3 I=imm(u8)
         SHL r/m(u8), I                                                  ; c0 /4 I=imm(u8)
         SHR r/m(u8), I                                                  ; c0 /5 I=imm(u8)
         SAR r/m(u8), I                                                  ; c0 /7 I=imm(u8)
         ROL r/m(uv), I                                                  ; c1 /0 I=imm(uv)
         ROR r/m(uv), I                                                  ; c1 /1 I=imm(uv)
         RCL r/m(uv), I                                                  ; c1 /2 I=imm(uv)
         RCR r/m(uv), I                                                  ; c1 /3 I=imm(uv)
         SHL r/m(uv), I                                                  ; c1 /4 I=imm(uv)
         SHR r/m(uv), I                                                  ; c1 /5 I=imm(uv)
         SAR r/m(uv), I                                                  ; c1 /7 I=imm(uv)
         RET C                                                           ; c2 C=imm(u16)
         RET                                                             ; c3
         LES reg(uv), r/m(farptr)                                        ; c4 /r=m
         LDS reg(uv), r/m(farptr)                                        ; c5 /r=m
         MOV r/m(u8), I                                                  ; c6 /0 I=imm(u8)
         MOV r/m(uv), I                                                  ; c7 /0 I=imm(uv)
       ENTER A, L                                                        ; c8 A=imm(u16) L=imm(u8)
       LEAVE                                                             ; c9
        RETF C                                                           ; ca C=imm(u16)
        RETF                                                             ; cb
         INT 3                                                           ; cc
         INT I                                                           ; cd I=imm(u8)
        INTO                                                             ; ce
        IRET                                                             ; cf
         ROL r/m(u8), 1                                                  ; d0 /0
         ROR r/m(u8), 1                                                  ; d0 /1
         RCL r/m(u8), 1                                                  ; d0 /2
         RCR r/m(u8), 1                                                  ; d0 /3
         SHL r/m(u8), 1                                                  ; d0 /4
         SHR r/m(u8), 1                                                  ; d0 /5
         SAR r/m(u8), 1                                                  ; d0 /7
         ROL r/m(uv), 1                                                  ; d1 /0
         ROR r/m(uv), 1                                                  ; d1 /1
         RCL r/m(uv), 1                                                  ; d1 /2
         RCR r/m(uv), 1                                                  ; d1 /3
         SHL r/m(uv), 1                                                  ; d1 /4
         SHR r/m(uv), 1                                                  ; d1 /5
         SAR r/m(uv), 1                                                  ; d1 /7
         ROL r/m(u8), CL                                                 ; d2 /0
         ROR r/m(u8), CL                                                 ; d2 /1
         RCL r/m(u8), CL                                                 ; d2 /2
         RCR r/m(u8), CL                                                 ; d2 /3
         SHL r/m(u8), CL                                                 ; d2 /4
         SHR r/m(u8), CL                                                 ; d2 /5
         SAR r/m(u8), CL                                                 ; d2 /7
         ROL r/m(uv), CL                                                 ; d3 /0
         ROR r/m(uv), CL                                                 ; d3 /1
         RCL r/m(uv), CL                                                 ; d3 /2
         RCR r/m(uv), CL                                                 ; d3 /3
         SHL r/m(uv), CL                                                 ; d3 /4
         SHR r/m(uv), CL                                                 ; d3 /5
         SAR r/m(uv), CL                                                 ; d3 /7
         AAM D                                                           ; d4 D=imm(u8)
         AAD D                                                           ; d5 D=imm(u8)
        SALC                                                             ; d6
        XLAT                                                             ; d7
        FADD st(0), r/m(f32)                                             ; d8 /0=m; fpu
        FMUL st(0), r/m(f32)                                             ; d8 /1=m; fpu
        FCOM st(0), r/m(f32)                                             ; d8 /2=m; fpu
       FCOMP st(0), r/m(f32)                                             ; d8 /3=m; fpu
        FSUB st(0), r/m(f32)                                             ; d8 /4=m; fpu
       FSUBR st(0), r/m(f32)                                             ; d8 /5=m; fpu
        FDIV st(0), r/m(f32)                                             ; d8 /6=m; fpu
       FDIVR st(0), r/m(f32)                                             ; d8 /7=m; fpu
        FADD st(0), st(i)                                                ; d8 c0+i; i=0-7 fpu
        FMUL st(0), st(i)                                                ; d8 c8+i; i=0-7 fpu
        FCOM st(0), st(i)                                                ; d8 d0+i; i=0-7 fpu
       FCOMP st(0), st(i)                                                ; d8 d8+i; i=0-7 fpu
        FSUB st(0), st(i)                                                ; d8 e0+i; i=0-7 fpu
       FSUBR st(0), st(i)                                                ; d8 e8+i; i=0-7 fpu
        FDIV st(0), st(i)                                                ; d8 f0+i; i=0-7 fpu
       FDIVR st(0), st(i)                                                ; d8 f8+i; i=0-7 fpu
         FLD st(0), r/m(f32)                                             ; d9 /0=m; fpu
         FST r/m(f32), st(0)                                             ; d9 /2=m; fpu
        FSTP r/m(f32), st(0)                                             ; d9 /3=m; fpu
      FLDENV r/m(f87env)                                                 ; d9 /4=m; fpu
       FLDCW r/m(u16)                                                    ; d9 /5=m; fpu
      FSTENV r/m(f87env)                                                 ; d9 /6=m; fpu
       FSTCW r/m(u16)                                                    ; d9 /7=m; fpu
         FLD st(0), st(i)                                                ; d9 c0+i; i=0-7 fpu
        FXCH st(0), st(i)                                                ; d9 c8+i; i=0-7 fpu
        FNOP                                                             ; d9 d0; fpu
        FCHS st(0), st(0)                                                ; d9 e0; fpu
        FABS st(0), st(0)                                                ; d9 e1; fpu
        FTST st(0)                                                       ; d9 e4; fpu
        FXAM st(0)                                                       ; d9 e5; fpu
        FLD1 st(0), 1                                                    ; d9 e8; fpu
      FLDL2T st(0), const("log2(10)")                                    ; d9 e9; fpu
      FLDL2E st(0), const("log2(e)")                                     ; d9 ea; fpu
       FLDPI st(0), const("pi")                                          ; d9 eb; fpu
      FLDLG2 st(0), const("log10(2)")                                    ; d9 ec; fpu
      FLDLN2 st(0), const("loge(2)")                                     ; d9 ed; fpu
        FLDZ st(0), 0                                                    ; d9 ee; fpu
       F2XM1 st(0), st(0)                                                ; d9 f0; fpu
       FYL2X st(0), st(0), st(1)                                         ; d9 f1; fpu
       FPTAN st(0), st(0)                                                ; d9 f2; fpu
      FPATAN st(1), st(0), st(1)                                         ; d9 f3; fpu
     FXTRACT st(0), st(0), st(1)                                         ; d9 f4; fpu
      FPREM1 st(0), st(0), st(1)                                         ; d9 f5; fpu
     FDECSTP                                                             ; d9 f6; fpu
     FINCSTP                                                             ; d9 f7; fpu
       FPREM st(0), st(0), st(1)                                         ; d9 f8; fpu
     FYL2XP1 st(0), st(0), st(1)                                         ; d9 f9; fpu
       FSQRT st(0), st(0)                                                ; d9 fa; fpu
     FSINCOS st(0), st(0)                                                ; d9 fb
     FRNDINT st(0), st(0)                                                ; d9 fc; fpu
      FSCALE st(0), st(0), st(1)                                         ; d9 fd; fpu
        FSIN st(0), st(0)                                                ; d9 fe
        FCOS st(0), st(0)                                                ; d9 ff
       FIADD st(0), r/m(i32)                                             ; da /0=m; fpu
       FIMUL st(0), r/m(i32)                                             ; da /1=m; fpu
       FICOM st(0), r/m(i32)                                             ; da /2=m; fpu
      FICOMP st(0), r/m(i32)                                             ; da /3=m; fpu
       FISUB st(0), r/m(i32)                                             ; da /4=m; fpu
      FISUBR st(0), r/m(i32)                                             ; da /5=m; fpu
       FIDIV st(0), r/m(i32)                                             ; da /6=m; fpu
      FIDIVR st(0), r/m(i32)                                             ; da /7=m; fpu
      FCMOVB st(0), st(i)                                                ; da c0+i; i=0-7 fpu
      FCMOVE st(0), st(i)                                                ; da c8+i; i=0-7 fpu
     FCMOVBE st(0), st(i)                                                ; da d0+i; i=0-7 fpu
      FCMOVU st(0), st(i)                                                ; da d8+i; i=0-7 fpu
     FUCOMPP st(0), st(1)                                                ; da e9; fpu
        FILD st(0), r/m(i32)                                             ; db /0=m; fpu
      FISTTP r/m(i32), st(0)                                             ; db /1=m; fpu
        FIST r/m(i32), st(0)                                             ; db /2=m; fpu
       FISTP r/m(i32), st(0)                                             ; db /3=m; fpu
         FLD st(0), r/m(f80)                                             ; db /5=m; fpu
        FSTP r/m(f80), st(0)                                             ; db /7=m; fpu
     FCMOVNB st(0), st(i)                                                ; db c0+i; i=0-7 fpu
     FCMOVNE st(0), st(i)                                                ; db c8+i; i=0-7 fpu
    FCMOVNBE st(0), st(i)                                                ; db d0+i; i=0-7 fpu
     FCMOVNU st(0), st(i)                                                ; db d8+i; i=0-7 fpu
        FENI                                                             ; db e0; fpu
       FDISI                                                             ; db e1; fpu
      FNCLEX                                                             ; db e2; fpu
      FNINIT                                                             ; db e3; fpu
      FSETPM                                                             ; db e4
      FUCOMI st(0), st(i)                                                ; db e8+i; i=0-7 fpu
       FCOMI st(0), st(i)                                                ; db f0+i; i=0-7 fpu
        FADD st(0), r/m(f64)                                             ; dc /0=m; fpu
        FMUL st(0), r/m(f64)                                             ; dc /1=m; fpu
        FCOM st(0), r/m(f64)                                             ; dc /2=m; fpu
       FCOMP st(0), r/m(f64)                                             ; dc /3=m; fpu
        FSUB st(0), r/m(f64)                                             ; dc /4=m; fpu
       FSUBR st(0), r/m(f64)                                             ; dc /5=m; fpu
        FDIV st(0), r/m(f64)                                             ; dc /6=m; fpu
       FDIVR st(0), r/m(f64)                                             ; dc /7=m; fpu
        FADD st(i), st(0)                                                ; dc c0+i; i=0-7 fpu
        FMUL st(i), st(0)                                                ; dc c8+i; i=0-7 fpu
        FSUB st(i), st(0)                                                ; dc e0+i; i=0-7 fpu
       FSUBR st(i), st(0)                                                ; dc e8+i; i=0-7 fpu
        FDIV st(i), st(0)                                                ; dc f0+i; i=0-7 fpu
       FDIVR st(i), st(0)                                                ; dc f8+i; i=0-7 fpu
         FLD st(0), r/m(f64)                                             ; dd /0=m; fpu
      FISTTP r/m(i64), st(0)                                             ; dd /1=m; fpu
         FST r/m(f64), st(0)                                             ; dd /2=m; fpu
        FSTP r/m(f64), st(0)                                             ; dd /3=m; fpu
      FRSTOR r/m(f87state)                                               ; dd /4=m; fpu
       FSAVE r/m(f87state)                                               ; dd /6=m; fpu
       FSTSW r/m(u16)                                                    ; dd /7=m; fpu
       FFREE st(i)                                                       ; dd c0+i; i=0-7 fpu
         FST st(i), st(0)                                                ; dd d0+i; i=0-7 fpu
        FSTP st(i), st(0)                                                ; dd d8+i; i=0-7 fpu
       FUCOM st(0), st(i)                                                ; dd e0+rm; fpu
      FUCOMP st(0), st(i)                                                ; dd e8+rm; fpu
       FIADD st(0), r/m(i16)                                             ; de /0=m; fpu
       FIMUL st(0), r/m(i16)                                             ; de /1=m; fpu
       FICOM st(0), r/m(i16)                                             ; de /2=m; fpu
      FICOMP st(0), r/m(i16)                                             ; de /3=m; fpu
       FISUB st(0), r/m(i16)                                             ; de /4=m; fpu
      FISUBR st(0), r/m(i16)                                             ; de /5=m; fpu
       FIDIV st(0), r/m(i16)                                             ; de /6=m; fpu
      FIDIVR st(0), r/m(i16)                                             ; de /7=m; fpu
        FADD st(i), st(0)                                                ; de c0+i; i=0-7 fpu
        FMUL st(i), st(0)                                                ; de c8+i; i=0-7 fpu
      FCOMPP st(0), st(1)                                                ; de d9; fpu
        FSUB st(i), st(0)                                                ; de e0+i; i=0-7 fpu
       FSUBR st(i), st(0)                                                ; de e8+i; i=0-7 fpu
        FDIV st(i), st(0)                                                ; de f0+i; i=0-7 fpu
       FDIVR st(i), st(0)                                                ; de f8+i; i=0-7 fpu
        FILD st(0), r/m(i16)                                             ; df /0=m; fpu
      FISTTP r/m(i16), st(0)                                             ; df /1=m; fpu
        FIST r/m(i16), st(0)                                             ; df /2=m; fpu
       FISTP r/m(i16), st(0)                                             ; df /3=m; fpu
        FBLD st(0), r/m(fbcd)                                            ; df /4=m; fpu
        FILD st(0), r/m(i64)                                             ; df /5=m; fpu
       FBSTP r/m(fbcd), st(0)                                            ; df /6=m; fpu
       FISTP r/m(i64), st(0)                                             ; df /7=m; fpu
     FUCOMIP st(0), st(i)                                                ; df e8+i; i=0-7 fpu
      FCOMIP st(0), st(i)                                                ; df f0+i; i=0-7 fpu
      LOOPNZ N                                                           ; e0 P=imm(i8); N=(IPV+P)
       LOOPZ N                                                           ; e1 P=imm(i8); N=(IPV+P)
        LOOP N                                                           ; e2 P=imm(i8); N=(IPV+P)
        JCXZ N                                                           ; e3 P=imm(i8); N=(IPV+P)
          IN AL, P                                                       ; e4 P=imm(u8)
          IN Av, P                                                       ; e5 P=imm(u8)
         OUT P, AL                                                       ; e6 P=imm(u8)
         OUT P, Av                                                       ; e7 P=imm(u8)
        CALL N                                                           ; e8 P=imm(iv); N=(IPV+P)
         JMP N                                                           ; e9 P=imm(iv); N=(IPV+P)
         JMP P                                                           ; ea P=imm(farptr)
         JMP N                                                           ; eb P=imm(i8); N=(IPV+P)
          IN AL, DX                                                      ; ec
          IN Av, DX                                                      ; ed
         OUT DX, AL                                                      ; ee
         OUT DX, Av                                                      ; ef
        LOCK                                                    ; prefix ; f0
         INT 1                                                           ; f1
       REPNZ                                                    ; prefix ; f2
       MOVSD xmm(reg), xmm(rm)                                           ; f2 0f 10 /r; sse2
       MOVSD xmm(rm), xmm(reg)                                           ; f2 0f 11 /r; sse2
     MOVDDUP xmm(reg), xmm(rm)                                           ; f2 0f 12 /r
    CVTSI2SD xmm(reg), r/m(u32)                                          ; f2 0f 2a /r; sse2
     MOVNTSD xmm(rm), xmm(reg)                                           ; f2 0f 2b /r=m
   CVTTSD2SI reg(u32), xmm(rm)                                           ; f2 0f 2c /r; sse2
    CVTSD2SI reg(u32), xmm(rm)                                           ; f2 0f 2d /r; sse2
       CRC32 r/m(u32), r/m(u8)                                           ; f2 0f 38 f0 /r
       CRC32 r/m(u32), r/m(uv)                                           ; f2 0f 38 f1 /r
      SQRTSD xmm(reg), xmm(rm)                                           ; f2 0f 51 /r; sse2
       ADDSD xmm(reg), xmm(rm)                                           ; f2 0f 58 /r; sse2
       MULSD xmm(reg), xmm(rm)                                           ; f2 0f 59 /r; sse2
    CVTSD2SS xmm(reg), xmm(rm)                                           ; f2 0f 5a /r; sse2
       SUBSD xmm(reg), xmm(rm)                                           ; f2 0f 5c /r; sse2
       MINSD xmm(reg), xmm(rm)                                           ; f2 0f 5d /r; sse2
       DIVSD xmm(reg), xmm(rm)                                           ; f2 0f 5e /r; sse2
       MAXSD xmm(reg), xmm(rm)                                           ; f2 0f 5f /r; sse2
     PSHUFLW xmm(reg), xmm(rm), I                                        ; f2 0f 70 /r I=imm(u8)
     INSERTQ xmm(reg), xmm(rm), B, B                                     ; f2 0f 78 /r!m A=imm(u8) B=imm(u8)
     INSERTQ xmm(reg), xmm(rm)                                           ; f2 0f 79 /r!m
      HADDPS xmm(reg), xmm(rm)                                           ; f2 0f 7c /r
      HSUBPS xmm(reg), xmm(rm)                                           ; f2 0f 7d /r
       CMPSD xmm(reg), xmm(rm), I                                        ; f2 0f c2 /r I=imm(u8); sse2
    ADDSUBPS xmm(reg), xmm(rm)                                           ; f2 0f d0 /r
     MOVDQ2Q mm(rm), xmm(reg)                                            ; f2 0f d6 /r!m; sse2
    CVTPD2DQ xmm(reg), xmm(rm)                                           ; f2 0f e6 /r; sse2
       LDDQU xmm(reg), xmm(rm)                                           ; f2 0f f0 /r=m
        REPZ                                                    ; prefix ; f3
       MOVSS xmm(reg), xmm(rm)                                           ; f3 0f 10 /r; sse
       MOVSS xmm(rm), xmm(reg)                                           ; f3 0f 11 /r; sse
    MOVSLDUP xmm(reg), xmm(rm)                                           ; f3 0f 12 /r
    MOVSHDUP xmm(reg), xmm(rm)                                           ; f3 0f 16 /r
    CVTPI2SS xmm(reg), r/m(u32)                                          ; f3 0f 2a /r; sse
     MOVNTSS xmm(rm), xmm(reg)                                           ; f3 0f 2b /r=m
   CVTTSS2SI reg(u32), xmm(rm)                                           ; f3 0f 2c /r; sse
    CVTSS2SI reg(u32), xmm(rm)                                           ; f3 0f 2d /r; sse
      SQRTSS xmm(reg), xmm(rm)                                           ; f3 0f 51 /r; sse
     RSQRTSS xmm(reg), xmm(rm)                                           ; f3 0f 52 /r; sse
       RCPSS xmm(reg), xmm(rm)                                           ; f3 0f 53 /r; sse
       ADDSS xmm(reg), xmm(rm)                                           ; f3 0f 58 /r; sse
       MULSS xmm(reg), xmm(rm)                                           ; f3 0f 59 /r; sse
    CVTSS2SD xmm(reg), xmm(rm)                                           ; f3 0f 5a /r; sse2
   CVTTPS2DQ xmm(reg), xmm(rm)                                           ; f3 0f 5b /r; sse2
       SUBSS xmm(reg), xmm(rm)                                           ; f3 0f 5c /r; sse
       MINSS xmm(reg), xmm(rm)                                           ; f3 0f 5d /r; sse
       DIVSS xmm(reg), xmm(rm)                                           ; f3 0f 5e /r; sse
       MAXSS xmm(reg), xmm(rm)                                           ; f3 0f 5f /r; sse
      MOVDQU xmm(reg), xmm(rm)                                           ; f3 0f 6f /r; sse2
     PSHUFHW xmm(reg), xmm(rm), I                                        ; f3 0f 70 /r I=imm(u8)
        MOVQ xmm(reg), xmm(rm)                                           ; f3 0f 7e /r; sse2
      MOVDQU xmm(rm), xmm(reg)                                           ; f3 0f 7f /r; sse2
      POPCNT reg(uv), r/m(uv)                                            ; f3 0f b8 /r
       LZCNT reg(uv), r/m(uv)                                            ; f3 0f bd /r
       CMPSS xmm(reg), xmm(rm), I                                        ; f3 0f c2 /r I=imm(u8); sse
       VMXON reg(u64)                                                    ; f3 0f c7 /6=m
     MOVQ2DQ xmm(rm), mm(reg)                                            ; f3 0f d6 /r!m; sse2
    CVTDQ2PD xmm(reg), xmm(rm)                                           ; f3 0f e6 /r; sse2
       PAUSE                                                             ; f3 90
         HLT                                                             ; f4
         CMC                                                             ; f5
        TEST r/m(u8), I                                                  ; f6 /0 I=imm(u8)
         NOT r/m(u8)                                                     ; f6 /2
         NEG r/m(u8)                                                     ; f6 /3
         MUL r/m(u8)                                                     ; f6 /4
        IMUL r/m(u8)                                                     ; f6 /5
         DIV r/m(u8)                                                     ; f6 /6
        IDIV r/m(u8)                                                     ; f6 /7
        TEST r/m(uv), I                                                  ; f7 /0 I=imm(uv)
         NOT r/m(uv)                                                     ; f7 /2
         NEG r/m(uv)                                                     ; f7 /3
         MUL r/m(uv)                                                     ; f7 /4
        IMUL r/m(uv)                                                     ; f7 /5
         DIV r/m(uv)                                                     ; f7 /6
        IDIV r/m(uv)                                                     ; f7 /7
         CLC                                                             ; f8
         STC                                                             ; f9
         CLI                                                             ; fa
         STI                                                             ; fb
         CLD                                                             ; fc
         STD                                                             ; fd
         INC r/m(u8)                                                     ; fe /0
         DEC r/m(u8)                                                     ; fe /1
         INC r/m(uv)                                                     ; ff /0
         DEC r/m(uv)                                                     ; ff /1
        CALL r/m(uv)                                                     ; ff /2
        CALL r/m(farptr)                                                 ; ff /3=m
         JMP r/m(uv)                                                     ; ff /4
         JMP r/m(farptr)                                                 ; ff /5=m
        PUSH r/m(uv)                                                     ; ff /6

Opcodes by name:
----------------
         AAA                                                             ; 37
         AAD D                                                           ; d5 D=imm(u8)
         AAM D                                                           ; d4 D=imm(u8)
         AAS                                                             ; 3f
         ADC r/m(u8), reg(u8)                                            ; 10 /r
         ADC r/m(uv), reg(uv)                                            ; 11 /r
         ADC reg(u8), r/m(u8)                                            ; 12 /r
         ADC reg(uv), r/m(uv)                                            ; 13 /r
         ADC AL, I                                                       ; 14 I=imm(u8)
         ADC Av, I                                                       ; 15 I=imm(uv)
         ADC r/m(u8), I                                                  ; 80 /2 I=imm(u8)
         ADC r/m(uv), I                                                  ; 81 /2 I=imm(uv)
         ADC r/m(u8), I                                                  ; 82 /2 I=imm(u8)
         ADC r/m(uv), I                                                  ; 83 /2 I=imm(i8)
         ADD r/m(u8), reg(u8)                                            ; 00 /r
         ADD r/m(uv), reg(uv)                                            ; 01 /r
         ADD reg(u8), r/m(u8)                                            ; 02 /r
         ADD reg(uv), r/m(uv)                                            ; 03 /r
         ADD AL, I                                                       ; 04 I=imm(u8)
         ADD Av, I                                                       ; 05 I=imm(uv)
         ADD r/m(u8), I                                                  ; 80 /0 I=imm(u8)
         ADD r/m(uv), I                                                  ; 81 /0 I=imm(uv)
         ADD r/m(u8), I                                                  ; 82 /0 I=imm(u8)
         ADD r/m(uv), I                                                  ; 83 /0 I=imm(i8)
       ADDPD xmm(reg), xmm(rm)                                           ; 66 0f 58 /r; sse2
       ADDPS xmm(reg), xmm(rm)                                           ; 0f 58 /r; sse
       ADDSD xmm(reg), xmm(rm)                                           ; f2 0f 58 /r; sse2
       ADDSS xmm(reg), xmm(rm)                                           ; f3 0f 58 /r; sse
    ADDSUBPD xmm(reg), xmm(rm)                                           ; 66 0f d0 /r
    ADDSUBPS xmm(reg), xmm(rm)                                           ; f2 0f d0 /r
        ADSZ                                                    ; prefix ; 67
         AND r/m(u8), reg(u8)                                            ; 20 /r
         AND r/m(uv), reg(uv)                                            ; 21 /r
         AND reg(u8), r/m(u8)                                            ; 22 /r
         AND reg(uv), r/m(uv)                                            ; 23 /r
         AND AL, I                                                       ; 24 I=imm(u8)
         AND Av, I                                                       ; 25 I=imm(uv)
         AND r/m(u8), I                                                  ; 80 /4 I=imm(u8)
         AND r/m(uv), I                                                  ; 81 /4 I=imm(uv)
         AND r/m(u8), I                                                  ; 82 /4 I=imm(u8)
         AND r/m(uv), I                                                  ; 83 /4 I=imm(i8)
      ANDNPD xmm(reg), xmm(rm)                                           ; 66 0f 55 /r; sse2
      ANDNPS xmm(reg), xmm(rm)                                           ; 0f 55 /r; sse
       ANDPD xmm(reg), xmm(rm)                                           ; 66 0f 54 /r; sse2
       ANDPS xmm(reg), xmm(rm)                                           ; 0f 54 /r; sse
        ARPL r/m(uv), reg(uv)                                            ; 63 /r
     BLENDPD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0d /r I=imm(u8)
     BLENDPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0c /r I=imm(u8)
    BLENDVPD xmm(reg), xmm(rm), xmm(0)                                   ; 66 0f 38 15 /r
    BLENDVPS xmm(reg), xmm(rm), xmm(0)                                   ; 66 0f 38 14 /r
       BOUND reg(uv), r/m(uv)                                            ; 62 /r
         BSF reg(uv), r/m(uv)                                            ; 0f bc /r
         BSR reg(uv), r/m(uv)                                            ; 0f bd /r
       BSWAP reg(uv), reg(uv)                                            ; 0f c8+reg; reg=0-7
          BT r/m(uv), reg(uv)                                            ; 0f a3 /r
          BT r/m(uv), I                                                  ; 0f ba /4 I=imm(u8)
         BTC r/m(uv), I                                                  ; 0f ba /7 I=imm(u8)
         BTC r/m(uv), reg(uv)                                            ; 0f bb /r
         BTR r/m(uv), reg(uv)                                            ; 0f b3 /r
         BTR r/m(uv), I                                                  ; 0f ba /6 I=imm(u8)
         BTS r/m(uv), reg(uv)                                            ; 0f ab /r
         BTS r/m(uv), I                                                  ; 0f ba /5 I=imm(u8)
        CALL P                                                           ; 9a P=imm(farptr)
        CALL N                                                           ; e8 P=imm(iv); N=(IPV+P)
        CALL r/m(uv)                                                     ; ff /2
        CALL r/m(farptr)                                                 ; ff /3=m
         CBW                                                             ; 98
         CLC                                                             ; f8
         CLD                                                             ; fc
     CLFLUSH r/m(u8)                                                     ; 0f ae /7=m
        CLGI                                                             ; 0f 01 dd
         CLI                                                             ; fa
        CLTS                                                             ; 0f 06 /r
         CMC                                                             ; f5
       CMOVA reg(uv), r/m(uv)                                            ; 0f 47 /r
       CMOVC reg(uv), r/m(uv)                                            ; 0f 42 /r
       CMOVG reg(uv), r/m(uv)                                            ; 0f 4f /r
       CMOVL reg(uv), r/m(uv)                                            ; 0f 4c /r
      CMOVNA reg(uv), r/m(uv)                                            ; 0f 46 /r
      CMOVNC reg(uv), r/m(uv)                                            ; 0f 43 /r
      CMOVNG reg(uv), r/m(uv)                                            ; 0f 4e /r
      CMOVNL reg(uv), r/m(uv)                                            ; 0f 4d /r
      CMOVNO reg(uv), r/m(uv)                                            ; 0f 41 /r
      CMOVNP reg(uv), r/m(uv)                                            ; 0f 4b /r
      CMOVNS reg(uv), r/m(uv)                                            ; 0f 49 /r
      CMOVNZ reg(uv), r/m(uv)                                            ; 0f 45 /r
       CMOVO reg(uv), r/m(uv)                                            ; 0f 40 /r
       CMOVP reg(uv), r/m(uv)                                            ; 0f 4a /r
       CMOVS reg(uv), r/m(uv)                                            ; 0f 48 /r
       CMOVZ reg(uv), r/m(uv)                                            ; 0f 44 /r
         CMP r/m(u8), reg(u8)                                            ; 38 /r
         CMP r/m(uv), reg(uv)                                            ; 39 /r
         CMP reg(u8), r/m(u8)                                            ; 3a /r
         CMP reg(uv), r/m(uv)                                            ; 3b /r
         CMP AL, I                                                       ; 3c I=imm(u8)
         CMP Av, I                                                       ; 3d I=imm(uv)
         CMP r/m(u8), I                                                  ; 80 /7 I=imm(u8)
         CMP r/m(uv), I                                                  ; 81 /7 I=imm(uv)
         CMP r/m(u8), I                                                  ; 82 /7 I=imm(u8)
         CMP r/m(uv), I                                                  ; 83 /7 I=imm(i8)
       CMPPD xmm(reg), xmm(rm), I                                        ; 66 0f c2 /r I=imm(u8); sse2
       CMPPS xmm(reg), xmm(rm), I                                        ; 0f c2 /r I=imm(u8); sse
        CMPS u8 ES:[DIV], u8 [SIV]                                       ; a6
        CMPS uv ES:[DIV], uv [SIV]                                       ; a7
       CMPSD xmm(reg), xmm(rm), I                                        ; f2 0f c2 /r I=imm(u8); sse2
       CMPSS xmm(reg), xmm(rm), I                                        ; f3 0f c2 /r I=imm(u8); sse
     CMPXCHG r/m(u8), reg(u8)                                            ; 0f b0 /r
     CMPXCHG r/m(uv), reg(uv)                                            ; 0f b1 /r
   CMPXCHG8B r/m(u64)                                                    ; 0f c7 /1=m
      COMISD xmm(reg), xmm(rm)                                           ; 66 0f 2f /r; sse2
      COMISS xmm(reg), xmm(rm)                                           ; 0f 2f /r; sse
       CPUID                                                             ; 0f a2
       CRC32 r/m(u32), r/m(u8)                                           ; f2 0f 38 f0 /r
       CRC32 r/m(u32), r/m(uv)                                           ; f2 0f 38 f1 /r
         CS:                                                    ; prefix ; 2e
    CVTDQ2PD xmm(reg), xmm(rm)                                           ; f3 0f e6 /r; sse2
    CVTDQ2PS xmm(reg), xmm(rm)                                           ; 0f 5b /r; sse2
    CVTPD2DQ xmm(reg), xmm(rm)                                           ; f2 0f e6 /r; sse2
    CVTPD2PI mm(reg), xmm(rm)                                            ; 66 0f 2d /r; sse2
    CVTPD2PS xmm(reg), xmm(rm)                                           ; 66 0f 5a /r; sse2
    CVTPI2PD xmm(reg), mm(rm)                                            ; 66 0f 2a /r; sse2
    CVTPI2PS xmm(reg), mm(rm)                                            ; 0f 2a /r; sse
    CVTPI2SS xmm(reg), r/m(u32)                                          ; f3 0f 2a /r; sse
    CVTPS2DQ xmm(reg), xmm(rm)                                           ; 66 0f 5b /r; sse2
    CVTPS2PD xmm(reg), xmm(rm)                                           ; 0f 5a /r; sse2
    CVTPS2PI mm(reg), xmm(rm)                                            ; 0f 2d /r; sse
    CVTSD2SI reg(u32), xmm(rm)                                           ; f2 0f 2d /r; sse2
    CVTSD2SS xmm(reg), xmm(rm)                                           ; f2 0f 5a /r; sse2
    CVTSI2SD xmm(reg), r/m(u32)                                          ; f2 0f 2a /r; sse2
    CVTSS2SD xmm(reg), xmm(rm)                                           ; f3 0f 5a /r; sse2
    CVTSS2SI reg(u32), xmm(rm)                                           ; f3 0f 2d /r; sse
   CVTTPD2DQ xmm(reg), xmm(rm)                                           ; 66 0f e6 /r; sse2
   CVTTPD2PI mm(reg), xmm(rm)                                            ; 66 0f 2c /r; sse2
   CVTTPS2DQ xmm(reg), xmm(rm)                                           ; f3 0f 5b /r; sse2
   CVTTPS2PI mm(reg), xmm(rm)                                            ; 0f 2c /r; sse
   CVTTSD2SI reg(u32), xmm(rm)                                           ; f2 0f 2c /r; sse2
   CVTTSS2SI reg(u32), xmm(rm)                                           ; f3 0f 2c /r; sse
         CWD                                                             ; 99
         DAA                                                             ; 27
         DAS                                                             ; 2f
         DEC reg(uv)                                                     ; 48+reg; reg=0-7
         DEC r/m(u8)                                                     ; fe /1
         DEC r/m(uv)                                                     ; ff /1
         DIV r/m(u8)                                                     ; f6 /6
         DIV r/m(uv)                                                     ; f7 /6
       DIVPD xmm(reg), xmm(rm)                                           ; 66 0f 5e /r; sse2
       DIVPS xmm(reg), xmm(rm)                                           ; 0f 5e /r; sse
       DIVSD xmm(reg), xmm(rm)                                           ; f2 0f 5e /r; sse2
       DIVSS xmm(reg), xmm(rm)                                           ; f3 0f 5e /r; sse
        DPPD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 41 /r I=imm(u8)
        DPPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 40 /r I=imm(u8)
         DS:                                                    ; prefix ; 3e
        EMMS                                                             ; 0f 77; fpu
       ENTER A, L                                                        ; c8 A=imm(u16) L=imm(u8)
         ES:                                                    ; prefix ; 26
   EXTRACTPS xmm(rm), xmm(reg), I                                        ; 66 0f 3a 17 /r I=imm(u8)
       EXTRQ xmm(rm), A, B                                               ; 66 0f 78 c0+i A=imm(u8) B=imm(u8); i=0-7
       EXTRQ xmm(reg), xmm(rm)                                           ; 66 0f 79 /r!m
       F2XM1 st(0), st(0)                                                ; d9 f0; fpu
        FABS st(0), st(0)                                                ; d9 e1; fpu
        FADD st(0), r/m(f32)                                             ; d8 /0=m; fpu
        FADD st(0), st(i)                                                ; d8 c0+i; i=0-7 fpu
        FADD st(0), r/m(f64)                                             ; dc /0=m; fpu
        FADD st(i), st(0)                                                ; dc c0+i; i=0-7 fpu
        FADD st(i), st(0)                                                ; de c0+i; i=0-7 fpu
        FBLD st(0), r/m(fbcd)                                            ; df /4=m; fpu
       FBSTP r/m(fbcd), st(0)                                            ; df /6=m; fpu
        FCHS st(0), st(0)                                                ; d9 e0; fpu
       FCLEX                                                             ; 9b db e2; fpu
      FCMOVB st(0), st(i)                                                ; da c0+i; i=0-7 fpu
     FCMOVBE st(0), st(i)                                                ; da d0+i; i=0-7 fpu
      FCMOVE st(0), st(i)                                                ; da c8+i; i=0-7 fpu
     FCMOVNB st(0), st(i)                                                ; db c0+i; i=0-7 fpu
    FCMOVNBE st(0), st(i)                                                ; db d0+i; i=0-7 fpu
     FCMOVNE st(0), st(i)                                                ; db c8+i; i=0-7 fpu
     FCMOVNU st(0), st(i)                                                ; db d8+i; i=0-7 fpu
      FCMOVU st(0), st(i)                                                ; da d8+i; i=0-7 fpu
        FCOM st(0), r/m(f32)                                             ; d8 /2=m; fpu
        FCOM st(0), st(i)                                                ; d8 d0+i; i=0-7 fpu
        FCOM st(0), r/m(f64)                                             ; dc /2=m; fpu
       FCOMI st(0), st(i)                                                ; db f0+i; i=0-7 fpu
      FCOMIP st(0), st(i)                                                ; df f0+i; i=0-7 fpu
       FCOMP st(0), r/m(f32)                                             ; d8 /3=m; fpu
       FCOMP st(0), st(i)                                                ; d8 d8+i; i=0-7 fpu
       FCOMP st(0), r/m(f64)                                             ; dc /3=m; fpu
      FCOMPP st(0), st(1)                                                ; de d9; fpu
        FCOS st(0), st(0)                                                ; d9 ff
     FDECSTP                                                             ; d9 f6; fpu
       FDISI                                                             ; db e1; fpu
        FDIV st(0), r/m(f32)                                             ; d8 /6=m; fpu
        FDIV st(0), st(i)                                                ; d8 f0+i; i=0-7 fpu
        FDIV st(0), r/m(f64)                                             ; dc /6=m; fpu
        FDIV st(i), st(0)                                                ; dc f0+i; i=0-7 fpu
        FDIV st(i), st(0)                                                ; de f0+i; i=0-7 fpu
       FDIVR st(0), r/m(f32)                                             ; d8 /7=m; fpu
       FDIVR st(0), st(i)                                                ; d8 f8+i; i=0-7 fpu
       FDIVR st(0), r/m(f64)                                             ; dc /7=m; fpu
       FDIVR st(i), st(0)                                                ; dc f8+i; i=0-7 fpu
       FDIVR st(i), st(0)                                                ; de f8+i; i=0-7 fpu
       FEMMS                                                             ; 0f 0e; 3dnow
        FENI                                                             ; db e0; fpu
       FFREE st(i)                                                       ; dd c0+i; i=0-7 fpu
       FIADD st(0), r/m(i32)                                             ; da /0=m; fpu
       FIADD st(0), r/m(i16)                                             ; de /0=m; fpu
       FICOM st(0), r/m(i32)                                             ; da /2=m; fpu
       FICOM st(0), r/m(i16)                                             ; de /2=m; fpu
      FICOMP st(0), r/m(i32)                                             ; da /3=m; fpu
      FICOMP st(0), r/m(i16)                                             ; de /3=m; fpu
       FIDIV st(0), r/m(i32)                                             ; da /6=m; fpu
       FIDIV st(0), r/m(i16)                                             ; de /6=m; fpu
      FIDIVR st(0), r/m(i32)                                             ; da /7=m; fpu
      FIDIVR st(0), r/m(i16)                                             ; de /7=m; fpu
        FILD st(0), r/m(i32)                                             ; db /0=m; fpu
        FILD st(0), r/m(i16)                                             ; df /0=m; fpu
        FILD st(0), r/m(i64)                                             ; df /5=m; fpu
       FIMUL st(0), r/m(i32)                                             ; da /1=m; fpu
       FIMUL st(0), r/m(i16)                                             ; de /1=m; fpu
     FINCSTP                                                             ; d9 f7; fpu
       FINIT                                                             ; 9b db e3; fpu
        FIST r/m(i32), st(0)                                             ; db /2=m; fpu
        FIST r/m(i16), st(0)                                             ; df /2=m; fpu
       FISTP r/m(i32), st(0)                                             ; db /3=m; fpu
       FISTP r/m(i16), st(0)                                             ; df /3=m; fpu
       FISTP r/m(i64), st(0)                                             ; df /7=m; fpu
      FISTTP r/m(i32), st(0)                                             ; db /1=m; fpu
      FISTTP r/m(i64), st(0)                                             ; dd /1=m; fpu
      FISTTP r/m(i16), st(0)                                             ; df /1=m; fpu
       FISUB st(0), r/m(i32)                                             ; da /4=m; fpu
       FISUB st(0), r/m(i16)                                             ; de /4=m; fpu
      FISUBR st(0), r/m(i32)                                             ; da /5=m; fpu
      FISUBR st(0), r/m(i16)                                             ; de /5=m; fpu
         FLD st(0), r/m(f32)                                             ; d9 /0=m; fpu
         FLD st(0), st(i)                                                ; d9 c0+i; i=0-7 fpu
         FLD st(0), r/m(f80)                                             ; db /5=m; fpu
         FLD st(0), r/m(f64)                                             ; dd /0=m; fpu
        FLD1 st(0), 1                                                    ; d9 e8; fpu
       FLDCW r/m(u16)                                                    ; d9 /5=m; fpu
      FLDENV r/m(f87env)                                                 ; d9 /4=m; fpu
      FLDL2E st(0), const("log2(e)")                                     ; d9 ea; fpu
      FLDL2T st(0), const("log2(10)")                                    ; d9 e9; fpu
      FLDLG2 st(0), const("log10(2)")                                    ; d9 ec; fpu
      FLDLN2 st(0), const("loge(2)")                                     ; d9 ed; fpu
       FLDPI st(0), const("pi")                                          ; d9 eb; fpu
        FLDZ st(0), 0                                                    ; d9 ee; fpu
        FMUL st(0), r/m(f32)                                             ; d8 /1=m; fpu
        FMUL st(0), st(i)                                                ; d8 c8+i; i=0-7 fpu
        FMUL st(0), r/m(f64)                                             ; dc /1=m; fpu
        FMUL st(i), st(0)                                                ; dc c8+i; i=0-7 fpu
        FMUL st(i), st(0)                                                ; de c8+i; i=0-7 fpu
      FNCLEX                                                             ; db e2; fpu
      FNINIT                                                             ; db e3; fpu
        FNOP                                                             ; d9 d0; fpu
      FPATAN st(1), st(0), st(1)                                         ; d9 f3; fpu
       FPREM st(0), st(0), st(1)                                         ; d9 f8; fpu
      FPREM1 st(0), st(0), st(1)                                         ; d9 f5; fpu
       FPTAN st(0), st(0)                                                ; d9 f2; fpu
     FRNDINT st(0), st(0)                                                ; d9 fc; fpu
      FRSTOR r/m(f87state)                                               ; dd /4=m; fpu
         FS:                                                    ; prefix ; 64
       FSAVE r/m(f87state)                                               ; dd /6=m; fpu
      FSCALE st(0), st(0), st(1)                                         ; d9 fd; fpu
      FSETPM                                                             ; db e4
        FSIN st(0), st(0)                                                ; d9 fe
     FSINCOS st(0), st(0)                                                ; d9 fb
       FSQRT st(0), st(0)                                                ; d9 fa; fpu
         FST r/m(f32), st(0)                                             ; d9 /2=m; fpu
         FST r/m(f64), st(0)                                             ; dd /2=m; fpu
         FST st(i), st(0)                                                ; dd d0+i; i=0-7 fpu
       FSTCW r/m(u16)                                                    ; d9 /7=m; fpu
      FSTENV r/m(f87env)                                                 ; d9 /6=m; fpu
        FSTP r/m(f32), st(0)                                             ; d9 /3=m; fpu
        FSTP r/m(f80), st(0)                                             ; db /7=m; fpu
        FSTP r/m(f64), st(0)                                             ; dd /3=m; fpu
        FSTP st(i), st(0)                                                ; dd d8+i; i=0-7 fpu
       FSTSW r/m(u16)                                                    ; dd /7=m; fpu
        FSUB st(0), r/m(f32)                                             ; d8 /4=m; fpu
        FSUB st(0), st(i)                                                ; d8 e0+i; i=0-7 fpu
        FSUB st(0), r/m(f64)                                             ; dc /4=m; fpu
        FSUB st(i), st(0)                                                ; dc e0+i; i=0-7 fpu
        FSUB st(i), st(0)                                                ; de e0+i; i=0-7 fpu
       FSUBR st(0), r/m(f32)                                             ; d8 /5=m; fpu
       FSUBR st(0), st(i)                                                ; d8 e8+i; i=0-7 fpu
       FSUBR st(0), r/m(f64)                                             ; dc /5=m; fpu
       FSUBR st(i), st(0)                                                ; dc e8+i; i=0-7 fpu
       FSUBR st(i), st(0)                                                ; de e8+i; i=0-7 fpu
        FTST st(0)                                                       ; d9 e4; fpu
       FUCOM st(0), st(i)                                                ; dd e0+rm; fpu
      FUCOMI st(0), st(i)                                                ; db e8+i; i=0-7 fpu
     FUCOMIP st(0), st(i)                                                ; df e8+i; i=0-7 fpu
      FUCOMP st(0), st(i)                                                ; dd e8+rm; fpu
     FUCOMPP st(0), st(1)                                                ; da e9; fpu
        FXAM st(0)                                                       ; d9 e5; fpu
        FXCH st(0), st(i)                                                ; d9 c8+i; i=0-7 fpu
     FXRSTOR r/m(f87state)                                               ; 0f ae /1=m
      FXSAVE r/m(f87state)                                               ; 0f ae /0=m
     FXTRACT st(0), st(0), st(1)                                         ; d9 f4; fpu
       FYL2X st(0), st(0), st(1)                                         ; d9 f1; fpu
     FYL2XP1 st(0), st(0), st(1)                                         ; d9 f9; fpu
         GS:                                                    ; prefix ; 65
      HADDPD xmm(reg), xmm(rm)                                           ; 66 0f 7c /r
      HADDPS xmm(reg), xmm(rm)                                           ; f2 0f 7c /r
         HLT                                                             ; f4
      HSUBPD xmm(reg), xmm(rm)                                           ; 66 0f 7d /r
      HSUBPS xmm(reg), xmm(rm)                                           ; f2 0f 7d /r
        IDIV r/m(u8)                                                     ; f6 /7
        IDIV r/m(uv)                                                     ; f7 /7
        IMUL reg(uv), r/m(uv), I                                         ; 69 /r I=imm(iv)
        IMUL reg(uv), r/m(uv), I                                         ; 6b /r I=imm(i8)
        IMUL r/m(u8)                                                     ; f6 /5
        IMUL r/m(uv)                                                     ; f7 /5
          IN AL, P                                                       ; e4 P=imm(u8)
          IN Av, P                                                       ; e5 P=imm(u8)
          IN AL, DX                                                      ; ec
          IN Av, DX                                                      ; ed
         INC reg(uv)                                                     ; 40+reg; reg=0-7
         INC r/m(u8)                                                     ; fe /0
         INC r/m(uv)                                                     ; ff /0
         INS AL, u8 [SIV]                                                ; 6c
         INS Av, uv [SIV]                                                ; 6d
    INSERTPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 21 /r I=imm(u8)
     INSERTQ xmm(reg), xmm(rm), B, B                                     ; f2 0f 78 /r!m A=imm(u8) B=imm(u8)
     INSERTQ xmm(reg), xmm(rm)                                           ; f2 0f 79 /r!m
         INT 3                                                           ; cc
         INT I                                                           ; cd I=imm(u8)
         INT 1                                                           ; f1
        INTO                                                             ; ce
        INVD                                                             ; 0f 08
      INVLPG r/m(uv)                                                     ; 0f 01 /7=m
     INVLPGA                                                             ; 0f 01 df
        IRET                                                             ; cf
          JA N                                                           ; 0f 87 P=imm(iv); N=(IPV+P)
          JA N                                                           ; 77 P=imm(i8); N=(IPV+P)
          JC N                                                           ; 0f 82 P=imm(iv); N=(IPV+P)
          JC N                                                           ; 72 P=imm(i8); N=(IPV+P)
        JCXZ N                                                           ; e3 P=imm(i8); N=(IPV+P)
          JG N                                                           ; 0f 8f P=imm(iv); N=(IPV+P)
          JG N                                                           ; 7f P=imm(i8); N=(IPV+P)
          JL N                                                           ; 0f 8c P=imm(iv); N=(IPV+P)
          JL N                                                           ; 7c P=imm(i8); N=(IPV+P)
         JMP N                                                           ; e9 P=imm(iv); N=(IPV+P)
         JMP P                                                           ; ea P=imm(farptr)
         JMP N                                                           ; eb P=imm(i8); N=(IPV+P)
         JMP r/m(uv)                                                     ; ff /4
         JMP r/m(farptr)                                                 ; ff /5=m
         JNA N                                                           ; 0f 86 P=imm(iv); N=(IPV+P)
         JNA N                                                           ; 76 P=imm(i8); N=(IPV+P)
         JNC N                                                           ; 0f 83 P=imm(iv); N=(IPV+P)
         JNC N                                                           ; 73 P=imm(i8); N=(IPV+P)
         JNG N                                                           ; 0f 8e P=imm(iv); N=(IPV+P)
         JNG N                                                           ; 7e P=imm(i8); N=(IPV+P)
         JNL N                                                           ; 0f 8d P=imm(iv); N=(IPV+P)
         JNL N                                                           ; 7d P=imm(i8); N=(IPV+P)
         JNO N                                                           ; 0f 81 P=imm(iv); N=(IPV+P)
         JNO N                                                           ; 71 P=imm(i8); N=(IPV+P)
         JNP N                                                           ; 0f 8b P=imm(iv); N=(IPV+P)
         JNP N                                                           ; 7b P=imm(i8); N=(IPV+P)
         JNS N                                                           ; 0f 89 P=imm(iv); N=(IPV+P)
         JNS N                                                           ; 79 P=imm(i8); N=(IPV+P)
         JNZ N                                                           ; 0f 85 P=imm(iv); N=(IPV+P)
         JNZ N                                                           ; 75 P=imm(i8); N=(IPV+P)
          JO N                                                           ; 0f 80 P=imm(iv); N=(IPV+P)
          JO N                                                           ; 70 P=imm(i8); N=(IPV+P)
          JP N                                                           ; 0f 8a P=imm(iv); N=(IPV+P)
          JP N                                                           ; 7a P=imm(i8); N=(IPV+P)
          JS N                                                           ; 0f 88 P=imm(iv); N=(IPV+P)
          JS N                                                           ; 78 P=imm(i8); N=(IPV+P)
          JZ N                                                           ; 0f 84 P=imm(iv); N=(IPV+P)
          JZ N                                                           ; 74 P=imm(i8); N=(IPV+P)
        LAHF                                                             ; 9f
         LAR reg(uv), r/m(uv)                                            ; 0f 02 /r
       LDDQU xmm(reg), xmm(rm)                                           ; f2 0f f0 /r=m
     LDMXCSR r/m(u32)                                                    ; 0f ae /2=m
         LDS reg(uv), r/m(farptr)                                        ; c5 /r=m
         LEA reg(uv), r/m(uv)                                            ; 8d /r=m
       LEAVE                                                             ; c9
         LES reg(uv), r/m(farptr)                                        ; c4 /r=m
      LFENCE                                                             ; 0f ae e8
        LGDT r/m(u48)                                                    ; 0f 01 /2=m
        LIDT r/m(u48)                                                    ; 0f 01 /3=m
        LLDT r/m(uv)                                                     ; 0f 00 /2
        LMSW r/m(uv)                                                     ; 0f 01 /6
        LOCK                                                    ; prefix ; f0
        LODS AL, u8 [SIV]                                                ; ac
        LODS Av, uv [SIV]                                                ; ad
        LOOP N                                                           ; e2 P=imm(i8); N=(IPV+P)
      LOOPNZ N                                                           ; e0 P=imm(i8); N=(IPV+P)
       LOOPZ N                                                           ; e1 P=imm(i8); N=(IPV+P)
         LSL reg(uv), r/m(uv)                                            ; 0f 03 /r
         LTR r/m(uv)                                                     ; 0f 00 /3
       LZCNT reg(uv), r/m(uv)                                            ; f3 0f bd /r
  MASKMOVDQU xmm(rm), xmm(reg)                                           ; 66 0f f7 /r; sse2
    MASKMOVQ u64 [DIV], mm(reg), mm(rm)                                  ; 0f f7 /r
       MAXPD xmm(reg), xmm(rm)                                           ; 66 0f 5f /r; sse2
       MAXPS xmm(reg), xmm(rm)                                           ; 0f 5f /r; sse
       MAXSD xmm(reg), xmm(rm)                                           ; f2 0f 5f /r; sse2
       MAXSS xmm(reg), xmm(rm)                                           ; f3 0f 5f /r; sse
      MFENCE                                                             ; 0f ae f0
       MINPD xmm(reg), xmm(rm)                                           ; 66 0f 5d /r; sse2
       MINPS xmm(reg), xmm(rm)                                           ; 0f 5d /r; sse
       MINSD xmm(reg), xmm(rm)                                           ; f2 0f 5d /r; sse2
       MINSS xmm(reg), xmm(rm)                                           ; f3 0f 5d /r; sse
     MONITOR EAX, ECX, EDX                                               ; 0f 01 c8
         MOV r/m(u32), cr(reg)                                           ; 0f 20 /r!m
         MOV r/m(u32), dr(reg)                                           ; 0f 21 /r!m
         MOV cr(reg), r/m(u32)                                           ; 0f 22 /r!m
         MOV dr(reg), r/m(u32)                                           ; 0f 23 /r!m
         MOV r/m(u32), tr(reg)                                           ; 0f 24 /r!m
         MOV tr(reg), r/m(u32)                                           ; 0f 26 /r!m
         MOV r/m(u8), reg(u8)                                            ; 88 /r
         MOV r/m(uv), reg(uv)                                            ; 89 /r
         MOV reg(u8), r/m(u8)                                            ; 8a /r
         MOV reg(uv), r/m(uv)                                            ; 8b /r
         MOV reg(uv), segreg(uv)                                         ; 8c /r
         MOV segreg(uv), r/m(uv)                                         ; 8e /r
         MOV AL, u8 [A]                                                  ; a0 A=imm(uv)
         MOV Av, uv [A]                                                  ; a1 A=imm(uv)
         MOV u8 [A], AL                                                  ; a2 A=imm(uv)
         MOV uv [A], Av                                                  ; a3 A=imm(uv)
         MOV reg(u8), I                                                  ; b0+reg; reg=0-7
         MOV reg(uv), I                                                  ; b8+reg; reg=0-7
         MOV r/m(u8), I                                                  ; c6 /0 I=imm(u8)
         MOV r/m(uv), I                                                  ; c7 /0 I=imm(uv)
      MOVAPD xmm(reg), xmm(rm)                                           ; 66 0f 28 /r; sse2
      MOVAPD xmm(rm), xmm(reg)                                           ; 66 0f 29 /r; sse2
      MOVAPS xmm(reg), xmm(rm)                                           ; 0f 28 /r; sse
      MOVAPS xmm(rm), xmm(reg)                                           ; 0f 29 /r; sse
        MOVD mm(reg), r/m(u32)                                           ; 0f 6e /r; fpu
        MOVD r/m(u32), mm(reg)                                           ; 0f 7e /r; fpu
        MOVD xmm(reg), r/m(u32)                                          ; 66 0f 6e /r; sse2
        MOVD r/m(u32), xmm(reg)                                          ; 66 0f 7e /r; sse2
     MOVDDUP xmm(reg), xmm(rm)                                           ; f2 0f 12 /r
     MOVDQ2Q mm(rm), xmm(reg)                                            ; f2 0f d6 /r!m; sse2
      MOVDQA xmm(reg), xmm(rm)                                           ; 66 0f 6f /r; sse2
      MOVDQA xmm(rm), xmm(reg)                                           ; 66 0f 7f /r; sse2
      MOVDQU xmm(reg), xmm(rm)                                           ; f3 0f 6f /r; sse2
      MOVDQU xmm(rm), xmm(reg)                                           ; f3 0f 7f /r; sse2
     MOVHLPS xmm(reg), xmm(rm)                                           ; 0f 12 /r!m; sse
      MOVHPD xmm(reg), xmm(rm)                                           ; 66 0f 16 /r=m; sse2
      MOVHPD xmm(rm), xmm(reg)                                           ; 66 0f 17 /r=m; sse2
      MOVHPS xmm(reg), mm(rm)                                            ; 0f 16 /r=m; sse
      MOVHPS mm(rm), xmm(reg)                                            ; 0f 17 /r=m; sse
     MOVLHPS xmm(reg), xmm(rm)                                           ; 0f 16 /r!m; sse
      MOVLPD xmm(reg), xmm(rm)                                           ; 66 0f 12 /r=m; sse2
      MOVLPD xmm(rm), xmm(reg)                                           ; 66 0f 13 /r=m; sse2
      MOVLPS xmm(reg), mm(rm)                                            ; 0f 12 /r=m; sse
      MOVLPS mm(rm), xmm(reg)                                            ; 0f 13 /r=m; sse
    MOVMSKPD r/m(u32), xmm(reg)                                          ; 66 0f 50 /r!m; sse2
    MOVMSKPS r/m(uv), xmm(reg)                                           ; 0f 50 /r; sse
     MOVNTDQ xmm(rm), xmm(reg)                                           ; 66 0f e7 /r=m
    MOVNTDQA xmm(reg), xmm(rm)                                           ; 66 0f 38 2a /r=m
      MOVNTI r/m(u32), reg(u32)                                          ; 0f c3 /r=m
     MOVNTPD xmm(rm), xmm(reg)                                           ; 66 0f 2b /r=m; sse2
     MOVNTPS xmm(rm), xmm(reg)                                           ; 0f 2b /r=m; sse
      MOVNTQ mm(rm), mm(reg)                                             ; 0f e7 /r=m
     MOVNTSD xmm(rm), xmm(reg)                                           ; f2 0f 2b /r=m
     MOVNTSS xmm(rm), xmm(reg)                                           ; f3 0f 2b /r=m
        MOVQ mm(reg), r/m(u64)                                           ; 0f 6f /r; fpu
        MOVQ r/m(u64), mm(reg)                                           ; 0f 7f /r; fpu
        MOVQ xmm(rm), xmm(reg)                                           ; 66 0f d6 /r; sse2
        MOVQ xmm(reg), xmm(rm)                                           ; f3 0f 7e /r; sse2
     MOVQ2DQ xmm(rm), mm(reg)                                            ; f3 0f d6 /r!m; sse2
        MOVS u8 ES:[DIV], u8 [SIV]                                       ; a4
        MOVS uv ES:[DIV], uv [SIV]                                       ; a5
       MOVSD xmm(reg), xmm(rm)                                           ; f2 0f 10 /r; sse2
       MOVSD xmm(rm), xmm(reg)                                           ; f2 0f 11 /r; sse2
    MOVSHDUP xmm(reg), xmm(rm)                                           ; f3 0f 16 /r
    MOVSLDUP xmm(reg), xmm(rm)                                           ; f3 0f 12 /r
       MOVSS xmm(reg), xmm(rm)                                           ; f3 0f 10 /r; sse
       MOVSS xmm(rm), xmm(reg)                                           ; f3 0f 11 /r; sse
      MOVUPD xmm(reg), xmm(rm)                                           ; 66 0f 10 /r; sse2
      MOVUPD xmm(rm), xmm(reg)                                           ; 66 0f 11 /r; sse2
      MOVUPS xmm(reg), xmm(rm)                                           ; 0f 10 /r; sse
      MOVUPS xmm(rm), xmm(reg)                                           ; 0f 11 /r; sse
     MPSADBW xmm(reg), xmm(rm), I                                        ; 66 0f 3a 42 /r I=imm(u8)
         MUL r/m(u8)                                                     ; f6 /4
         MUL r/m(uv)                                                     ; f7 /4
       MULPD xmm(reg), xmm(rm)                                           ; 66 0f 59 /r; sse2
       MULPS xmm(reg), xmm(rm)                                           ; 0f 59 /r; sse
       MULSD xmm(reg), xmm(rm)                                           ; f2 0f 59 /r; sse2
       MULSS xmm(reg), xmm(rm)                                           ; f3 0f 59 /r; sse
       MWAIT EAX, ECX                                                    ; 0f 01 c9
         NEG r/m(u8)                                                     ; f6 /3
         NEG r/m(uv)                                                     ; f7 /3
         NOP                                                             ; 0f 1f /0
         NOP                                                             ; 90
         NOT r/m(u8)                                                     ; f6 /2
         NOT r/m(uv)                                                     ; f7 /2
        OPSZ                                                    ; prefix ; 66
          OR r/m(u8), reg(u8)                                            ; 08 /r
          OR r/m(uv), reg(uv)                                            ; 09 /r
          OR reg(u8), r/m(u8)                                            ; 0a /r
          OR reg(uv), r/m(uv)                                            ; 0b /r
          OR AL, I                                                       ; 0c I=imm(u8)
          OR Av, I                                                       ; 0d I=imm(uv)
          OR r/m(u8), I                                                  ; 80 /1 I=imm(u8)
          OR r/m(uv), I                                                  ; 81 /1 I=imm(uv)
          OR r/m(u8), I                                                  ; 82 /1 I=imm(u8)
          OR r/m(uv), I                                                  ; 83 /1 I=imm(i8)
        ORPD xmm(reg), xmm(rm)                                           ; 66 0f 56 /r; sse2
        ORPS xmm(reg), xmm(rm)                                           ; 0f 56 /r; sse
         OUT P, AL                                                       ; e6 P=imm(u8)
         OUT P, Av                                                       ; e7 P=imm(u8)
         OUT DX, AL                                                      ; ee
         OUT DX, Av                                                      ; ef
        OUTS u8 ES:[DIV], AL                                             ; 6e
        OUTS uv ES:[DIV], Av                                             ; 6f
       PABSB xmm(reg), xmm(rm)                                           ; 66 0f 38 1c /r
       PABSD xmm(reg), xmm(rm)                                           ; 66 0f 38 1e /r
       PABSW xmm(reg), xmm(rm)                                           ; 66 0f 38 1d /r
    PACKSSDW mm(reg), mm(rm)                                             ; 0f 6b /r; fpu
    PACKSSDW xmm(reg), xmm(rm)                                           ; 66 0f 6b /r; sse2
    PACKSSWB mm(reg), mm(rm)                                             ; 0f 63 /r; fpu
    PACKSSWB xmm(reg), xmm(rm)                                           ; 66 0f 63 /r; sse2
    PACKUSDW xmm(reg), xmm(rm)                                           ; 66 0f 38 2b /r
    PACKUSWB mm(reg), mm(rm)                                             ; 0f 67 /r; fpu
    PACKUSWB xmm(reg), xmm(rm)                                           ; 66 0f 67 /r; sse2
       PADDB mm(reg), mm(rm)                                             ; 0f fc /r; fpu
       PADDB xmm(reg), xmm(rm)                                           ; 66 0f fc /r; sse2
       PADDD mm(reg), mm(rm)                                             ; 0f fe /r; fpu
       PADDD xmm(reg), xmm(rm)                                           ; 66 0f fe /r; sse2
       PADDQ mm(reg), mm(rm)                                             ; 0f d4 /r; fpu
       PADDQ xmm(reg), xmm(rm)                                           ; 66 0f d4 /r; sse2
      PADDSB mm(reg), mm(rm)                                             ; 0f ec /r; fpu
      PADDSB xmm(reg), xmm(rm)                                           ; 66 0f ec /r; sse2
      PADDSW mm(reg), mm(rm)                                             ; 0f ed /r; fpu
      PADDSW xmm(reg), xmm(rm)                                           ; 66 0f ed /r; sse2
     PADDUSB mm(reg), mm(rm)                                             ; 0f dc /r; fpu
     PADDUSB xmm(reg), xmm(rm)                                           ; 66 0f dc /r; sse2
     PADDUSW mm(reg), mm(rm)                                             ; 0f dd /r; fpu
     PADDUSW xmm(reg), xmm(rm)                                           ; 66 0f dd /r; sse2
       PADDW mm(reg), mm(rm)                                             ; 0f fd /r; fpu
       PADDW xmm(reg), xmm(rm)                                           ; 66 0f fd /r; sse2
     PALIGNR xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0f /r I=imm(u8)
        PAND mm(reg), mm(rm)                                             ; 0f db /r; fpu
        PAND xmm(reg), xmm(rm)                                           ; 66 0f db /r; sse2
       PANDN mm(reg), mm(rm)                                             ; 0f df /r; fpu
       PANDN xmm(reg), xmm(rm)                                           ; 66 0f df /r; sse2
       PAUSE                                                             ; f3 90
       PAVGB mm(reg), mm(rm)                                             ; 0f e0 /r
       PAVGB xmm(reg), xmm(rm)                                           ; 66 0f e0 /r; sse
     PAVGUSB mm(reg), mm(rm)                                             ; 0f 0f /r bf; 3dnow
       PAVGW mm(reg), mm(rm)                                             ; 0f e3 /r
       PAVGW xmm(reg), xmm(rm)                                           ; 66 0f e3 /r; sse
    PBLENDVB xmm(reg), xmm(rm), xmm(0)                                   ; 66 0f 38 10 /r
     PBLENDW xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0e /r I=imm(u8)
     PCMPEQB mm(reg), mm(rm)                                             ; 0f 74 /r; fpu
     PCMPEQB xmm(reg), xmm(rm)                                           ; 66 0f 74 /r; sse2
     PCMPEQD mm(reg), mm(rm)                                             ; 0f 76 /r; fpu
     PCMPEQD xmm(reg), xmm(rm)                                           ; 66 0f 76 /r; sse2
     PCMPEQQ xmm(reg), xmm(rm)                                           ; 66 0f 38 29 /r
     PCMPEQW mm(reg), mm(rm)                                             ; 0f 75 /r; fpu
     PCMPEQW xmm(reg), xmm(rm)                                           ; 66 0f 75 /r; sse2
   PCMPESTRI xmm(reg), xmm(rm), I                                        ; 66 0f 3a 61 /r I=imm(u8)
   PCMPESTRM xmm(reg), xmm(rm), I                                        ; 66 0f 3a 60 /r I=imm(u8)
     PCMPGTB mm(reg), mm(rm)                                             ; 0f 64 /r; fpu
     PCMPGTB xmm(reg), xmm(rm)                                           ; 66 0f 64 /r; sse2
     PCMPGTD mm(reg), mm(rm)                                             ; 0f 66 /r; fpu
     PCMPGTD xmm(reg), xmm(rm)                                           ; 66 0f 66 /r; sse2
     PCMPGTQ xmm(reg), xmm(rm)                                           ; 66 0f 38 37 /r
     PCMPGTW mm(reg), mm(rm)                                             ; 0f 65 /r; fpu
     PCMPGTW xmm(reg), xmm(rm)                                           ; 66 0f 65 /r; sse2
   PCMPISTRI xmm(reg), xmm(rm), I                                        ; 66 0f 3a 63 /r I=imm(u8)
   PCMPISTRM xmm(reg), xmm(rm), I                                        ; 66 0f 3a 62 /r I=imm(u8)
      PEXTRB r/m(u32), xmm(reg), I                                       ; 66 0f 3a 14 /r I=imm(u8)
      PEXTRD r/m(u32), xmm(reg), I                                       ; 66 0f 3a 16 /r I=imm(u8)
      PEXTRW reg(u32), mm(rm), I                                         ; 0f c5 /r!m I=imm(u8)
      PEXTRW r/m(u32), xmm(reg), I                                       ; 66 0f 3a 15 /r I=imm(u8)
      PEXTRW reg(u32), xmm(rm), I                                        ; 66 0f c5 /r!m I=imm(u8); sse
       PF2ID mm(reg), mm(rm)                                             ; 0f 0f /r 1d; 3dnow
       PF2IW mm(reg), mm(rm)                                             ; 0f 0f /r 1c; 3dnow+
       PFACC mm(reg), mm(rm)                                             ; 0f 0f /r ae; 3dnow
       PFADD mm(reg), mm(rm)                                             ; 0f 0f /r 9e; 3dnow
     PFCMPEQ mm(reg), mm(rm)                                             ; 0f 0f /r b0; 3dnow
     PFCMPGE mm(reg), mm(rm)                                             ; 0f 0f /r 90; 3dnow
     PFCMPGT mm(reg), mm(rm)                                             ; 0f 0f /r a0; 3dnow
       PFMAX mm(reg), mm(rm)                                             ; 0f 0f /r a4; 3dnow
       PFMIN mm(reg), mm(rm)                                             ; 0f 0f /r 94; 3dnow
       PFMUL mm(reg), mm(rm)                                             ; 0f 0f /r b4; 3dnow
      PFNACC mm(reg), mm(rm)                                             ; 0f 0f /r 8a; 3dnow+
     PFPNACC mm(reg), mm(rm)                                             ; 0f 0f /r 8e; 3dnow+
       PFRCP mm(reg), mm(rm)                                             ; 0f 0f /r 96; 3dnow
    PFRCPIT1 mm(reg), mm(rm)                                             ; 0f 0f /r a6; 3dnow
    PFRCPIT2 mm(reg), mm(rm)                                             ; 0f 0f /r b6; 3dnow
      PFRCPV mm(reg), mm(rm)                                             ; 0f 0f /r 86; 3dnow+
    PFRSQIT1 mm(reg), mm(rm)                                             ; 0f 0f /r a7; 3dnow
     PFRSQRT mm(reg), mm(rm)                                             ; 0f 0f /r 97; 3dnow
    PFRSQRTV mm(reg), mm(rm)                                             ; 0f 0f /r 87; 3dnow+
       PFSUB mm(reg), mm(rm)                                             ; 0f 0f /r 9a; 3dnow
      PFSUBR mm(reg), mm(rm)                                             ; 0f 0f /r aa; 3dnow
      PHADDD xmm(reg), xmm(rm)                                           ; 66 0f 38 02 /r
     PHADDSW xmm(reg), xmm(rm)                                           ; 66 0f 38 03 /r
      PHADDW xmm(reg), xmm(rm)                                           ; 66 0f 38 01 /r
  PHMINPOSUW xmm(reg), xmm(rm)                                           ; 66 0f 38 41 /r
      PHSUBD xmm(reg), xmm(rm)                                           ; 66 0f 38 06 /r
     PHSUBSW xmm(reg), xmm(rm)                                           ; 66 0f 38 07 /r
      PHSUBW xmm(reg), xmm(rm)                                           ; 66 0f 38 05 /r
       PI2FD mm(reg), mm(rm)                                             ; 0f 0f /r 0d; 3dnow
       PI2FW mm(reg), mm(rm)                                             ; 0f 0f /r 0c; 3dnow+
      PINSRB xmm(reg), r/m(u32), I                                       ; 66 0f 3a 20 /r I=imm(u8)
      PINSRD xmm(reg), r/m(u32), I                                       ; 66 0f 3a 22 /r I=imm(u8)
      PINSRW mm(reg), r/m(u16), I                                        ; 0f c4 /r I=imm(u8)
      PINSRW xmm(reg), r/m(u16), I                                       ; 66 0f c4 /r I=imm(u8); sse
   PMADDUBSW xmm(reg), xmm(rm)                                           ; 66 0f 38 04 /r
     PMADDWD mm(reg), mm(rm)                                             ; 0f f5 /r; fpu
     PMADDWD xmm(reg), xmm(rm)                                           ; 66 0f f5 /r; sse2
      PMAXSB xmm(reg), xmm(rm)                                           ; 66 0f 38 3c /r
      PMAXSD xmm(reg), xmm(rm)                                           ; 66 0f 38 3d /r
      PMAXSW mm(reg), mm(rm)                                             ; 0f ee /r
      PMAXSW xmm(reg), xmm(rm)                                           ; 66 0f ee /r; sse
      PMAXUB mm(reg), mm(rm)                                             ; 0f de /r
      PMAXUB xmm(reg), xmm(rm)                                           ; 66 0f de /r; sse
      PMAXUD xmm(reg), xmm(rm)                                           ; 66 0f 38 3f /r
      PMAXUW xmm(reg), xmm(rm)                                           ; 66 0f 38 3e /r
      PMINSB xmm(reg), xmm(rm)                                           ; 66 0f 38 38 /r
      PMINSD xmm(reg), xmm(rm)                                           ; 66 0f 38 39 /r
      PMINSW mm(reg), mm(rm)                                             ; 0f ea /r
      PMINSW xmm(reg), xmm(rm)                                           ; 66 0f ea /r; sse
      PMINUB mm(reg), mm(rm)                                             ; 0f da /r
      PMINUB xmm(reg), xmm(rm)                                           ; 66 0f da /r; sse
      PMINUD xmm(reg), xmm(rm)                                           ; 66 0f 38 3b /r
      PMINUW xmm(reg), xmm(rm)                                           ; 66 0f 38 3a /r
    PMOVMSKB reg(u32), mm(rm)                                            ; 0f d7 /r!m
    PMOVMSKB reg(u32), xmm(rm)                                           ; 66 0f d7 /r!m; sse
    PMOVSXBD xmm(reg), xmm(rm)                                           ; 66 0f 38 21 /r
    PMOVSXBQ xmm(reg), xmm(rm)                                           ; 66 0f 38 22 /r
    PMOVSXBW xmm(reg), xmm(rm)                                           ; 66 0f 38 20 /r
    PMOVSXDQ xmm(reg), xmm(rm)                                           ; 66 0f 38 25 /r
    PMOVSXWD xmm(reg), xmm(rm)                                           ; 66 0f 38 23 /r
    PMOVSXWQ xmm(reg), xmm(rm)                                           ; 66 0f 38 24 /r
    PMOVZXBD xmm(reg), xmm(rm)                                           ; 66 0f 38 31 /r
    PMOVZXBQ xmm(reg), xmm(rm)                                           ; 66 0f 38 32 /r
    PMOVZXBW xmm(reg), xmm(rm)                                           ; 66 0f 38 30 /r
    PMOVZXDQ xmm(reg), xmm(rm)                                           ; 66 0f 38 35 /r
    PMOVZXWD xmm(reg), xmm(rm)                                           ; 66 0f 38 33 /r
    PMOVZXWQ xmm(reg), xmm(rm)                                           ; 66 0f 38 34 /r
      PMULDQ xmm(reg), xmm(rm)                                           ; 66 0f 38 28 /r
    PMULHRSW xmm(reg), xmm(rm)                                           ; 66 0f 38 0b /r
     PMULHRW mm(reg), mm(rm)                                             ; 0f 0f /r b7; 3dnow
     PMULHUW mm(reg), mm(rm)                                             ; 0f e4 /r
     PMULHUW xmm(reg), xmm(rm)                                           ; 66 0f e4 /r; sse
      PMULHW mm(reg), mm(rm)                                             ; 0f e5 /r; fpu
      PMULHW xmm(reg), xmm(rm)                                           ; 66 0f e5 /r; sse2
      PMULLD xmm(reg), xmm(rm)                                           ; 66 0f 38 40 /r
      PMULLW mm(reg), mm(rm)                                             ; 0f d5 /r; fpu
      PMULLW xmm(reg), xmm(rm)                                           ; 66 0f d5 /r; sse2
     PMULUDQ mm(reg), mm(rm)                                             ; 0f f4 /r; sse2
     PMULUDQ xmm(reg), xmm(rm)                                           ; 66 0f f4 /r; sse2
         POP ES                                                          ; 07
         POP SS                                                          ; 17
         POP DS                                                          ; 1f
         POP reg(uv)                                                     ; 58+reg; reg=0-7
         POP r/m(uv)                                                     ; 8f /0
        POPA                                                             ; 61 /r
      POPCNT reg(uv), r/m(uv)                                            ; f3 0f b8 /r
        POPF                                                             ; 9d
         POR mm(reg), mm(rm)                                             ; 0f eb /r; fpu
         POR xmm(reg), xmm(rm)                                           ; 66 0f eb /r; sse2
    PREFETCH r/m(u8)                                                     ; 0f 0d /0
 PREFETCHNTA mm(rm)                                                      ; 0f 18 /0=m
  PREFETCHT0 mm(rm)                                                      ; 0f 18 /1=m
  PREFETCHT1 mm(rm)                                                      ; 0f 18 /2=m
  PREFETCHT2 mm(rm)                                                      ; 0f 18 /3=m
   PREFETCHW r/m(u8)                                                     ; 0f 0d /1
 PREFETCHWT1 r/m(u8)                                                     ; 0f 0d /2
      PSADBW mm(reg), mm(rm)                                             ; 0f f6 /r
      PSADBW xmm(reg), xmm(rm)                                           ; 66 0f f6 /r; sse
      PSHUFB xmm(reg), xmm(rm)                                           ; 66 0f 38 00 /r
      PSHUFD xmm(reg), xmm(rm), I                                        ; 66 0f 70 /r I=imm(u8)
     PSHUFHW xmm(reg), xmm(rm), I                                        ; f3 0f 70 /r I=imm(u8)
     PSHUFLW xmm(reg), xmm(rm), I                                        ; f2 0f 70 /r I=imm(u8)
      PSHUFW mm(reg), mm(rm), I                                          ; 0f 70 /r I=imm(u8)
      PSIGNB xmm(reg), xmm(rm)                                           ; 66 0f 38 08 /r
      PSIGND xmm(reg), xmm(rm)                                           ; 66 0f 38 0a /r
      PSIGNW xmm(reg), xmm(rm)                                           ; 66 0f 38 09 /r
       PSLLD mm(reg), I                                                  ; 0f 72 /6 I=imm(u8); fpu
       PSLLD mm(reg), mm(rm)                                             ; 0f f2 /r; fpu
       PSLLD xmm(reg), I                                                 ; 66 0f 72 /6 I=imm(u8); sse2
       PSLLD xmm(reg), xmm(rm)                                           ; 66 0f f2 /r; sse2
      PSLLDQ xmm(reg), I                                                 ; 66 0f 73 /7 I=imm(u8); sse2
       PSLLQ mm(reg), I                                                  ; 0f 73 /6 I=imm(u8); fpu
       PSLLQ mm(reg), mm(rm)                                             ; 0f f3 /r; fpu
       PSLLQ xmm(reg), I                                                 ; 66 0f 73 /6 I=imm(u8); sse2
       PSLLQ xmm(reg), xmm(rm)                                           ; 66 0f f3 /r; sse2
       PSLLW mm(reg), I                                                  ; 0f 71 /6 I=imm(u8); fpu
       PSLLW mm(reg), mm(rm)                                             ; 0f f1 /r; fpu
       PSLLW xmm(reg), I                                                 ; 66 0f 71 /6 I=imm(u8); sse2
       PSLLW xmm(reg), xmm(rm)                                           ; 66 0f f1 /r; sse2
       PSRAD mm(reg), I                                                  ; 0f 72 /4 I=imm(u8); fpu
       PSRAD mm(reg), mm(rm)                                             ; 0f e2 /r; fpu
       PSRAD xmm(reg), I                                                 ; 66 0f 72 /4 I=imm(u8); sse2
       PSRAD xmm(reg), xmm(rm)                                           ; 66 0f e2 /r; sse2
       PSRAW mm(reg), I                                                  ; 0f 71 /4 I=imm(u8); fpu
       PSRAW mm(reg), mm(rm)                                             ; 0f e1 /r; fpu
       PSRAW xmm(reg), I                                                 ; 66 0f 71 /4 I=imm(u8); sse2
       PSRAW xmm(reg), xmm(rm)                                           ; 66 0f e1 /r; sse2
       PSRLD mm(reg), I                                                  ; 0f 72 /2 I=imm(u8); fpu
       PSRLD mm(reg), mm(rm)                                             ; 0f d2 /r; fpu
       PSRLD xmm(reg), I                                                 ; 66 0f 72 /2 I=imm(u8); sse2
       PSRLD xmm(reg), xmm(rm)                                           ; 66 0f d2 /r; sse2
      PSRLDQ xmm(reg), I                                                 ; 66 0f 73 /3 I=imm(u8); sse2
       PSRLQ mm(reg), I                                                  ; 0f 73 /2 I=imm(u8); fpu
       PSRLQ mm(reg), mm(rm)                                             ; 0f d3 /r; fpu
       PSRLQ xmm(reg), I                                                 ; 66 0f 73 /2 I=imm(u8); sse2
       PSRLQ xmm(reg), xmm(rm)                                           ; 66 0f d3 /r; sse2
       PSRLW mm(reg), I                                                  ; 0f 71 /2 I=imm(u8); fpu
       PSRLW mm(reg), mm(rm)                                             ; 0f d1 /r; fpu
       PSRLW xmm(reg), I                                                 ; 66 0f 71 /2 I=imm(u8); sse2
       PSRLW xmm(reg), xmm(rm)                                           ; 66 0f d1 /r; sse2
       PSUBB mm(reg), mm(rm)                                             ; 0f f8 /r; fpu
       PSUBB xmm(reg), xmm(rm)                                           ; 66 0f f8 /r; sse2
       PSUBD mm(reg), mm(rm)                                             ; 0f fa /r; fpu
       PSUBD xmm(reg), xmm(rm)                                           ; 66 0f fa /r; sse2
       PSUBQ mm(reg), mm(rm)                                             ; 0f fb /r; sse2
       PSUBQ xmm(reg), xmm(rm)                                           ; 66 0f fb /r; sse2
      PSUBSB mm(reg), mm(rm)                                             ; 0f e8 /r; fpu
      PSUBSB xmm(reg), xmm(rm)                                           ; 66 0f e8 /r; sse2
      PSUBSW mm(reg), mm(rm)                                             ; 0f e9 /r; fpu
      PSUBSW xmm(reg), xmm(rm)                                           ; 66 0f e9 /r; sse2
     PSUBUSB mm(reg), mm(rm)                                             ; 0f d8 /r; fpu
     PSUBUSB xmm(reg), xmm(rm)                                           ; 66 0f d8 /r; sse2
     PSUBUSW mm(reg), mm(rm)                                             ; 0f d9 /r; fpu
     PSUBUSW xmm(reg), xmm(rm)                                           ; 66 0f d9 /r; sse2
       PSUBW mm(reg), mm(rm)                                             ; 0f f9 /r; fpu
       PSUBW xmm(reg), xmm(rm)                                           ; 66 0f f9 /r; sse2
      PSWAPD mm(reg), mm(rm)                                             ; 0f 0f /r bb; 3dnow+
       PTEST xmm(reg), xmm(rm)                                           ; 66 0f 38 17 /r
   PUNPCKHBW mm(reg), mm(rm)                                             ; 0f 68 /r; fpu
   PUNPCKHBW xmm(reg), xmm(rm)                                           ; 66 0f 68 /r; sse2
   PUNPCKHDQ mm(reg), mm(rm)                                             ; 0f 6a /r; fpu
   PUNPCKHDQ xmm(reg), xmm(rm)                                           ; 66 0f 6a /r; sse2
  PUNPCKHQDQ xmm(reg), xmm(rm)                                           ; 66 0f 6d /r; sse2
   PUNPCKHWD mm(reg), mm(rm)                                             ; 0f 69 /r; fpu
   PUNPCKHWD xmm(reg), xmm(rm)                                           ; 66 0f 69 /r; sse2
   PUNPCKLBW mm(reg), mm(rm)                                             ; 0f 60 /r; fpu
   PUNPCKLBW xmm(reg), xmm(rm)                                           ; 66 0f 60 /r; sse2
   PUNPCKLDQ mm(reg), mm(rm)                                             ; 0f 62 /r; fpu
   PUNPCKLDQ xmm(reg), xmm(rm)                                           ; 66 0f 62 /r; sse2
  PUNPCKLQDQ xmm(reg), xmm(rm)                                           ; 66 0f 6c /r; sse2
   PUNPCKLWD mm(reg), mm(rm)                                             ; 0f 61 /r; fpu
   PUNPCKLWD xmm(reg), xmm(rm)                                           ; 66 0f 61 /r; sse2
        PUSH ES                                                          ; 06
        PUSH CS                                                          ; 0e
        PUSH SS                                                          ; 16
        PUSH DS                                                          ; 1e
        PUSH reg(uv)                                                     ; 50+reg; reg=0-7
        PUSH I                                                           ; 68 I=imm(uv)
        PUSH I                                                           ; 6a I=imm(i8)
        PUSH r/m(uv)                                                     ; ff /6
       PUSHA                                                             ; 60 /r
       PUSHF                                                             ; 9c
        PXOR mm(reg), mm(rm)                                             ; 0f ef /r; fpu
        PXOR xmm(reg), xmm(rm)                                           ; 66 0f ef /r; sse2
         RCL r/m(u8), I                                                  ; c0 /2 I=imm(u8)
         RCL r/m(uv), I                                                  ; c1 /2 I=imm(uv)
         RCL r/m(u8), 1                                                  ; d0 /2
         RCL r/m(uv), 1                                                  ; d1 /2
         RCL r/m(u8), CL                                                 ; d2 /2
         RCL r/m(uv), CL                                                 ; d3 /2
       RCPPS xmm(reg), xmm(rm)                                           ; 0f 53 /r; sse
       RCPSS xmm(reg), xmm(rm)                                           ; f3 0f 53 /r; sse
         RCR r/m(u8), I                                                  ; c0 /3 I=imm(u8)
         RCR r/m(uv), I                                                  ; c1 /3 I=imm(uv)
         RCR r/m(u8), 1                                                  ; d0 /3
         RCR r/m(uv), 1                                                  ; d1 /3
         RCR r/m(u8), CL                                                 ; d2 /3
         RCR r/m(uv), CL                                                 ; d3 /3
       RDMSR                                                             ; 0f 32
       RDPMC                                                             ; 0f 33
       RDTSC                                                             ; 0f 31
      RDTSCP                                                             ; 0f 01 f9
       REPNZ                                                    ; prefix ; f2
        REPZ                                                    ; prefix ; f3
         RET C                                                           ; c2 C=imm(u16)
         RET                                                             ; c3
        RETF C                                                           ; ca C=imm(u16)
        RETF                                                             ; cb
         ROL r/m(u8), I                                                  ; c0 /0 I=imm(u8)
         ROL r/m(uv), I                                                  ; c1 /0 I=imm(uv)
         ROL r/m(u8), 1                                                  ; d0 /0
         ROL r/m(uv), 1                                                  ; d1 /0
         ROL r/m(u8), CL                                                 ; d2 /0
         ROL r/m(uv), CL                                                 ; d3 /0
         ROR r/m(u8), I                                                  ; c0 /1 I=imm(u8)
         ROR r/m(uv), I                                                  ; c1 /1 I=imm(uv)
         ROR r/m(u8), 1                                                  ; d0 /1
         ROR r/m(uv), 1                                                  ; d1 /1
         ROR r/m(u8), CL                                                 ; d2 /1
         ROR r/m(uv), CL                                                 ; d3 /1
     ROUNDPD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 09 /r I=imm(u8)
     ROUNDPS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 08 /r I=imm(u8)
     ROUNDSD xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0b /r I=imm(u8)
     ROUNDSS xmm(reg), xmm(rm), I                                        ; 66 0f 3a 0a /r I=imm(u8)
         RSM                                                             ; 0f aa
     RSQRTPS xmm(reg), xmm(rm)                                           ; 0f 52 /r; sse
     RSQRTSS xmm(reg), xmm(rm)                                           ; f3 0f 52 /r; sse
        SAHF                                                             ; 9e
        SALC                                                             ; d6
         SAR r/m(u8), I                                                  ; c0 /7 I=imm(u8)
         SAR r/m(uv), I                                                  ; c1 /7 I=imm(uv)
         SAR r/m(u8), 1                                                  ; d0 /7
         SAR r/m(uv), 1                                                  ; d1 /7
         SAR r/m(u8), CL                                                 ; d2 /7
         SAR r/m(uv), CL                                                 ; d3 /7
         SBB r/m(u8), reg(u8)                                            ; 18 /r
         SBB r/m(uv), reg(uv)                                            ; 19 /r
         SBB reg(u8), r/m(u8)                                            ; 1a /r
         SBB reg(uv), r/m(uv)                                            ; 1b /r
         SBB AL, I                                                       ; 1c I=imm(u8)
         SBB Av, I                                                       ; 1d I=imm(uv)
         SBB r/m(u8), I                                                  ; 80 /3 I=imm(u8)
         SBB r/m(uv), I                                                  ; 81 /3 I=imm(uv)
         SBB r/m(u8), I                                                  ; 82 /3 I=imm(u8)
         SBB r/m(uv), I                                                  ; 83 /3 I=imm(i8)
        SCAS AL, u8 ES:[DIV]                                             ; ae
        SCAS Av, uv ES:[DIV]                                             ; af
        SETA r/m(u8)                                                     ; 0f 97 /0
        SETC r/m(u8)                                                     ; 0f 92 /0
        SETG r/m(u8)                                                     ; 0f 9f /0
        SETL r/m(u8)                                                     ; 0f 9c /0
       SETNA r/m(u8)                                                     ; 0f 96 /0
       SETNC r/m(u8)                                                     ; 0f 93 /0
       SETNG r/m(u8)                                                     ; 0f 9e /0
       SETNL r/m(u8)                                                     ; 0f 9d /0
       SETNO r/m(u8)                                                     ; 0f 91 /0
       SETNP r/m(u8)                                                     ; 0f 9b /0
       SETNS r/m(u8)                                                     ; 0f 99 /0
       SETNZ r/m(u8)                                                     ; 0f 95 /0
        SETO r/m(u8)                                                     ; 0f 90 /0
        SETP r/m(u8)                                                     ; 0f 9a /0
        SETS r/m(u8)                                                     ; 0f 98 /0
        SETZ r/m(u8)                                                     ; 0f 94 /0
      SFENCE                                                             ; 0f ae f8
        SGDT r/m(u48)                                                    ; 0f 01 /0=m
         SHL r/m(u8), I                                                  ; c0 /4 I=imm(u8)
         SHL r/m(uv), I                                                  ; c1 /4 I=imm(uv)
         SHL r/m(u8), 1                                                  ; d0 /4
         SHL r/m(uv), 1                                                  ; d1 /4
         SHL r/m(u8), CL                                                 ; d2 /4
         SHL r/m(uv), CL                                                 ; d3 /4
         SHR r/m(u8), I                                                  ; c0 /5 I=imm(u8)
         SHR r/m(uv), I                                                  ; c1 /5 I=imm(uv)
         SHR r/m(u8), 1                                                  ; d0 /5
         SHR r/m(uv), 1                                                  ; d1 /5
         SHR r/m(u8), CL                                                 ; d2 /5
         SHR r/m(uv), CL                                                 ; d3 /5
      SHUFPD xmm(reg), xmm(rm), I                                        ; 66 0f c6 /r I=imm(u8); sse2
      SHUFPS xmm(reg), xmm(rm), I                                        ; 0f c6 /r I=imm(u8); sse
        SIDT r/m(u48)                                                    ; 0f 01 /1=m
      SKINIT                                                             ; 0f 01 de
        SLDT r/m(uv)                                                     ; 0f 00 /0
        SMSW r/m(uv)                                                     ; 0f 01 /4
      SQRTPD xmm(reg), xmm(rm)                                           ; 66 0f 51 /r; sse2
      SQRTPS xmm(reg), xmm(rm)                                           ; 0f 51 /r; sse
      SQRTSD xmm(reg), xmm(rm)                                           ; f2 0f 51 /r; sse2
      SQRTSS xmm(reg), xmm(rm)                                           ; f3 0f 51 /r; sse
         SS:                                                    ; prefix ; 36
         STC                                                             ; f9
         STD                                                             ; fd
        STGI                                                             ; 0f 01 dc
         STI                                                             ; fb
     STMXCSR r/m(u32)                                                    ; 0f ae /3=m
        STOS u8 ES:[DIV], AL                                             ; aa
        STOS uv ES:[DIV], Av                                             ; ab
         STR r/m(uv)                                                     ; 0f 00 /1
         SUB r/m(u8), reg(u8)                                            ; 28 /r
         SUB r/m(uv), reg(uv)                                            ; 29 /r
         SUB reg(u8), r/m(u8)                                            ; 2a /r
         SUB reg(uv), r/m(uv)                                            ; 2b /r
         SUB AL, I                                                       ; 2c I=imm(u8)
         SUB Av, I                                                       ; 2d I=imm(uv)
         SUB r/m(u8), I                                                  ; 80 /5 I=imm(u8)
         SUB r/m(uv), I                                                  ; 81 /5 I=imm(uv)
         SUB r/m(u8), I                                                  ; 82 /5 I=imm(u8)
         SUB r/m(uv), I                                                  ; 83 /5 I=imm(i8)
       SUBPD xmm(reg), xmm(rm)                                           ; 66 0f 5c /r; sse2
       SUBPS xmm(reg), xmm(rm)                                           ; 0f 5c /r; sse
       SUBSD xmm(reg), xmm(rm)                                           ; f2 0f 5c /r; sse2
       SUBSS xmm(reg), xmm(rm)                                           ; f3 0f 5c /r; sse
      SWAPGS                                                             ; 0f 01 f8
     SYSCALL                                                             ; 0f 05
    SYSENTER                                                             ; 0f 34
     SYSEXIT                                                             ; 0f 35
      SYSRET                                                             ; 0f 07
        TEST reg(u8), r/m(u8)                                            ; 84 /r
        TEST reg(uv), r/m(uv)                                            ; 85 /r
        TEST AL, I                                                       ; a8 I=imm(u8)
        TEST Av, I                                                       ; a9 I=imm(uv)
        TEST r/m(u8), I                                                  ; f6 /0 I=imm(u8)
        TEST r/m(uv), I                                                  ; f7 /0 I=imm(uv)
     UCOMISD xmm(reg), xmm(rm)                                           ; 66 0f 2e /r; sse2
     UCOMISS xmm(reg), xmm(rm)                                           ; 0f 2e /r; sse
         UD2                                                             ; 0f 0b
         UD2                                                             ; 0f b9
    UNPCKHPD xmm(reg), xmm(rm)                                           ; 66 0f 15 /r; sse2
    UNPCKHPS xmm(reg), xmm(rm)                                           ; 0f 15 /r; sse
    UNPCKLPD xmm(reg), xmm(rm)                                           ; 66 0f 14 /r; sse2
    UNPCKLPS xmm(reg), xmm(rm)                                           ; 0f 14 /r; sse
        VERR r/m(uv)                                                     ; 0f 00 /4
        VERW r/m(uv)                                                     ; 0f 00 /5
      VMCALL                                                             ; 0f 01 c1
     VMCLEAR r/m(u64)                                                    ; 66 0f c7 /6=m
    VMLAUNCH                                                             ; 0f 01 c2
      VMLOAD                                                             ; 0f 01 da
     VMMCALL                                                             ; 0f 01 d9
     VMPTRLD r/m(u64)                                                    ; 0f c7 /6=m
     VMPTRST r/m(u64)                                                    ; 0f c7 /7=m
      VMREAD r/m(u32), reg(u32)                                          ; 0f 78 /r
    VMRESUME                                                             ; 0f 01 c3
       VMRUN                                                             ; 0f 01 d8
      VMSAVE                                                             ; 0f 01 db
     VMWRITE reg(u32), r/m(u32)                                          ; 0f 79 /r
      VMXOFF                                                             ; 0f 01 c4
       VMXON reg(u64)                                                    ; f3 0f c7 /6=m
        WAIT                                                    ; prefix ; 9b
      WBINVD                                                             ; 0f 09
       WRMSR                                                             ; 0f 30
        XADD r/m(u8), reg(u8)                                            ; 0f c0 /r
        XADD r/m(uv), reg(uv)                                            ; 0f c1 /r
        XCHG reg(u8), r/m(u8)                                            ; 86 /r
        XCHG reg(uv), r/m(uv)                                            ; 87 /r
        XCHG reg(uv), Av                                                 ; 90+reg; reg=1-7
        XLAT                                                             ; d7
         XOR r/m(u8), reg(u8)                                            ; 30 /r
         XOR r/m(uv), reg(uv)                                            ; 31 /r
         XOR reg(u8), r/m(u8)                                            ; 32 /r
         XOR reg(uv), r/m(uv)                                            ; 33 /r
         XOR AL, I                                                       ; 34 I=imm(u8)
         XOR Av, I                                                       ; 35 I=imm(uv)
         XOR r/m(u8), I                                                  ; 80 /6 I=imm(u8)
         XOR r/m(uv), I                                                  ; 81 /6 I=imm(uv)
         XOR r/m(u8), I                                                  ; 82 /6 I=imm(u8)
         XOR r/m(uv), I                                                  ; 83 /6 I=imm(i8)
       XORPD xmm(reg), xmm(rm)                                           ; 66 0f 57 /r; sse2
       XORPS xmm(reg), xmm(rm)                                           ; 0f 57 /r; sse

Opcode coverage (single opcode):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|X X X X X X X X X X X X X X X M 
  1|X X X X X X X X X X X X X X X X 
  2|X X X X X X P X X X X X X X P X 
  3|X X X X X X P X X X X X X X P X 
  4|X X X X X X X X X X X X X X X X 
  5|X X X X X X X X X X X X X X X X 
  6|X X X X P P PmP X X X X X X X X 
  7|X X X X X X X X X X X X X X X X 
  8|R R R R X X X X X X X X X R X R 
  9|X X X X X X X X X X X PmX X X X 
  a|X X X X X X X X X X X X X X X X 
  b|X X X X X X X X X X X X X X X X 
  c|R R X X R R R R X X X X X X X X 
  d|R R R R X X X X R R R R R R R R 
  e|X X X X X X X X X X X X X X X X 
  f|P X PmPmX X R R X X X X X X R R 

Opcode coverage (0f ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|R R X X   X X X X X   X   R X M 
  1|X X R R X X R R R             R 
  2|R R R R R   R   X X X R X X X X 
  3|X X X X X X                     
  4|X X X X X X X X X X X X X X X X 
  5|X X X X X X X X X X X X X X X X 
  6|X X X X X X X X X X X X     X X 
  7|X R R R X X X X X X         X X 
  8|X X X X X X X X X X X X X X X X 
  9|R R R R R R R R R R R R R R R R 
  a|    X X             X X     R   
  b|X X   X           X R X X X     
  c|X X X R X R X R X X X X X X X X 
  d|  X X X X X   R X X X X X X X X 
  e|X X X X X X   R X X X X X X X X 
  f|  X X X X X X X X X X X X X X   

Opcode coverage (66 ... mandatory prefix):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                              M 
  1|                                
  2|                                
  3|                                
  4|                                
  5|                                
  6|                                
  7|                                
  8|                                
  9|                                
  a|                                
  b|                                
  c|                                
  d|                                
  e|                                
  f|                                

Opcode coverage (9b ... mandatory prefix):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                                
  1|                                
  2|                                
  3|                                
  4|                                
  5|                                
  6|                                
  7|                                
  8|                                
  9|                                
  a|                                
  b|                                
  c|                                
  d|                      R         
  e|                                
  f|                                

Opcode coverage (f2 ... mandatory prefix):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                              M 
  1|                                
  2|                                
  3|                                
  4|                                
  5|                                
  6|                                
  7|                                
  8|                                
  9|                                
  a|                                
  b|                                
  c|                                
  d|                                
  e|                                
  f|                                

Opcode coverage (f3 ... mandatory prefix):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                              M 
  1|                                
  2|                                
  3|                                
  4|                                
  5|                                
  6|                                
  7|                                
  8|                                
  9|X                               
  a|                                
  b|                                
  c|                                
  d|                                
  e|                                
  f|                                

Opcode coverage (0f 0f ... with mod/reg/rm before last byte):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                        X X     
  1|                        X X     
  2|                                
  3|                                
  4|                                
  5|                                
  6|                                
  7|                                
  8|            X X     X       X   
  9|X       X   X X     X       X   
  a|X       X   X X     X       X   
  b|X       X   X X       X       X 
  c|                                
  d|                                
  e|                                
  f|                                

Opcode coverage (66 0f ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                                
  1|X X R R X X R R                 
  2|                X X X R X X X X 
  3|                M   M           
  4|                                
  5|R X     X X X X X X X X X X X X 
  6|X X X X X X X X X X X X X X X X 
  7|X R R R X X X   R R     X X X X 
  8|                                
  9|                                
  a|                                
  b|                                
  c|    X   X R X R                 
  d|X X X X X X X R X X X X X X X X 
  e|X X X X X X X R X X X X X X X X 
  f|  X X X X X X X X X X X X X X   

Opcode coverage (f2 0f ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                                
  1|X X X                           
  2|                    X R X X     
  3|                M               
  4|                                
  5|  X             X X X   X X X X 
  6|                                
  7|X               R R     X X     
  8|                                
  9|                                
  a|                                
  b|                                
  c|    X                           
  d|X           R                   
  e|            X                   
  f|R                               

Opcode coverage (f3 0f ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                                
  1|X X X       X                   
  2|                    X R X X     
  3|                                
  4|                                
  5|  X X X         X X X X X X X X 
  6|                              X 
  7|X                           X X 
  8|                                
  9|                                
  a|                                
  b|                X         X     
  c|    X         R                 
  d|            R                   
  e|            X                   
  f|                                

Opcode coverage (66 0f 38 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|X X X X X X X X X X X X         
  1|X       X X   X         X X X   
  2|X X X X X X     X X R X         
  3|X X X X X X   X X X X X X X X X 
  4|X X                             
  5|                                
  6|                                
  7|                                
  8|                                
  9|                                
  a|                                
  b|                                
  c|                                
  d|                                
  e|                                
  f|                                

Opcode coverage (66 0f 3a ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                X X X X X X X X 
  1|        X X X X                 
  2|X X X                           
  3|                                
  4|X X X                           
  5|                                
  6|X X X X                         
  7|                                
  8|                                
  9|                                
  a|                                
  b|                                
  c|                                
  d|                                
  e|                                
  f|                                

Opcode coverage (f2 0f 38 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix    Pm = mandatory prefix (modifies opcodes)

    0 1 2 3 4 5 6 7 8 9 a b c d e f 
   --------------------------------
  0|                                
  1|                                
  2|                                
  3|                                
  4|                                
  5|                                
  6|                                
  7|                                
  8|                                
  9|                                
  a|                                
  b|                                
  c|                                
  d|                                
  e|                                
  f|X X                             

Opcode coverage mod/reg/rm (80 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (81 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (82 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (83 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (8d ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (8f ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (c0 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (c1 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (c4 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (c5 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (c6 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (c7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (d0 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (d1 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (d2 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (d3 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (d8 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (d9 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X                reg=2
 d8|                 reg=3
 e0|X X     X X      reg=4
 e8|X X X X X X X    reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (da ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|                 reg=4
 e8|  X              reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (db ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|                 reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|                 reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|                 reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X        reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (dc ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (dd ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (de ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|                 reg=2
 d8|  X              reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (df ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (f6 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (f7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (fe ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (ff ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|                 reg=3
 e0|X X X X X X X X  reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 00 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 01 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|  X X X X        reg=0
 c8|X X              reg=1
 d0|                 reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|X X              reg=7


Opcode coverage mod/reg/rm (0f 0d ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 12 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 13 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 16 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 17 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 18 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 1f ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 20 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 21 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 22 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 23 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 24 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 26 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f 2b ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 71 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|                 reg=3
 20|X X X X X X X X  reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|                 reg=3
 60|X X X X X X X X  reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|                 reg=3
 a0|X X X X X X X X  reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|                 reg=3
 e0|X X X X X X X X  reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 72 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|                 reg=3
 20|X X X X X X X X  reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|                 reg=3
 60|X X X X X X X X  reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|                 reg=3
 a0|X X X X X X X X  reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|                 reg=3
 e0|X X X X X X X X  reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 73 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 90 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 91 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 92 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 93 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 94 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 95 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 96 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 97 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 98 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 99 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 9a ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 9b ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 9c ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 9d ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 9e ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f 9f ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f ae ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|X                reg=5
 f0|X                reg=6
 f8|X                reg=7


Opcode coverage mod/reg/rm (0f ba ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f c3 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f c5 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f c7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|X X X X X X X X  reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|X X X X X X X X  reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|X X X X X X X X  reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (0f d7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (0f e7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (9b db ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|    X X          reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 12 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 13 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 16 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 17 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 2b ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 50 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (66 0f 71 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|                 reg=3
 20|X X X X X X X X  reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|                 reg=3
 60|X X X X X X X X  reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|                 reg=3
 a0|X X X X X X X X  reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|                 reg=3
 e0|X X X X X X X X  reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 72 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|                 reg=3
 20|X X X X X X X X  reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|                 reg=3
 60|X X X X X X X X  reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|                 reg=3
 a0|X X X X X X X X  reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|                 reg=3
 e0|X X X X X X X X  reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 73 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|                 reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|                 reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (66 0f 78 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f 79 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (66 0f c5 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (66 0f c7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (66 0f d7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (66 0f e7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (f2 0f 2b ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (f2 0f 78 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (f2 0f 79 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (f2 0f d6 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (f2 0f f0 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (f3 0f 2b ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (f3 0f c7 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|X X X X X X X X  reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|X X X X X X X X  reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|X X X X X X X X  reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


Opcode coverage mod/reg/rm (f3 0f d6 ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|                 reg=0
 08|                 reg=1
 10|                 reg=2
 18|                 reg=3
 20|                 reg=4
 28|                 reg=5
 30|                 reg=6
 38|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|                 reg=0
 48|                 reg=1
 50|                 reg=2
 58|                 reg=3
 60|                 reg=4
 68|                 reg=5
 70|                 reg=6
 78|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|                 reg=0
 88|                 reg=1
 90|                 reg=2
 98|                 reg=3
 a0|                 reg=4
 a8|                 reg=5
 b0|                 reg=6
 b8|                 reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|X X X X X X X X  reg=0
 c8|X X X X X X X X  reg=1
 d0|X X X X X X X X  reg=2
 d8|X X X X X X X X  reg=3
 e0|X X X X X X X X  reg=4
 e8|X X X X X X X X  reg=5
 f0|X X X X X X X X  reg=6
 f8|X X X X X X X X  reg=7


Opcode coverage mod/reg/rm (66 0f 38 2a ...):
------------------------------
X = coverage  O = overlap(!)  M = multi-byte  R = group by mod/reg/rm
P = prefix

    0 1 2 3 4 5 6 7  rm with mod==0
   ----------------
 00|X X X X X X X X  reg=0
 08|X X X X X X X X  reg=1
 10|X X X X X X X X  reg=2
 18|X X X X X X X X  reg=3
 20|X X X X X X X X  reg=4
 28|X X X X X X X X  reg=5
 30|X X X X X X X X  reg=6
 38|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==1
   ----------------
 40|X X X X X X X X  reg=0
 48|X X X X X X X X  reg=1
 50|X X X X X X X X  reg=2
 58|X X X X X X X X  reg=3
 60|X X X X X X X X  reg=4
 68|X X X X X X X X  reg=5
 70|X X X X X X X X  reg=6
 78|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==2
   ----------------
 80|X X X X X X X X  reg=0
 88|X X X X X X X X  reg=1
 90|X X X X X X X X  reg=2
 98|X X X X X X X X  reg=3
 a0|X X X X X X X X  reg=4
 a8|X X X X X X X X  reg=5
 b0|X X X X X X X X  reg=6
 b8|X X X X X X X X  reg=7

    0 1 2 3 4 5 6 7  rm with mod==3
   ----------------
 c0|                 reg=0
 c8|                 reg=1
 d0|                 reg=2
 d8|                 reg=3
 e0|                 reg=4
 e8|                 reg=5
 f0|                 reg=6
 f8|                 reg=7


