set NETLIST_CACHE(controlunit,cells) {{schematic Inverters8Bits} {schematic InstructionDecoder} {schematic programcounter} {schematic SequenceCounter} {schematic cell32trans} {icon nor2 has_schematic} {schematic mux42132bbits} {schematic Inverters32Bit} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(controlunit,version) MMI_SUE4.4.0
set NETLIST_CACHE(controlunit) {{module controlunit (ADDRESS_SOURCE_SELECT, ALU_UNIT_ACTIVATOR, } {		BRANCH_ENABLE, BRANCH_TARGET, BRANCH_UNIT_ACTIVATOR, CLOCK, IR_OUT, } {		LOAD_UNIT_ACTIVATOR, LOAD_UNIT_ADDRESS, MAR_OUT, MAR_WE, MDR_IN, } {		MDR_OUT, MDR_WE, MDW_IN, MDW_OUT, MDW_WE, PC_OUT, PC_OVERFLOW, } {		SC_RESET, STORE_UNIT_ACTIVATOR, STORE_UNIT_ADDRESS, T_OUT);} {	input		BRANCH_ENABLE;} {	input		CLOCK;} {	input		MAR_WE;} {	input		MDR_WE;} {	input		MDW_WE;} {	input		SC_RESET;} {	input	[1:0]	ADDRESS_SOURCE_SELECT;} {	input	[31:0]	BRANCH_TARGET;} {	input	[31:0]	LOAD_UNIT_ADDRESS;} {	input	[31:0]	MDR_IN;} {	input	[31:0]	MDW_IN;} {	input	[31:0]	STORE_UNIT_ADDRESS;} {	output		ALU_UNIT_ACTIVATOR;} {	output		BRANCH_UNIT_ACTIVATOR;} {	output		LOAD_UNIT_ACTIVATOR;} {	output		PC_OVERFLOW;} {	output		STORE_UNIT_ACTIVATOR;} {	output	[31:0]	IR_OUT;} {	output	[31:0]	MAR_OUT;} {	output	[31:0]	MDR_OUT;} {	output	[31:0]	MDW_OUT;} {	output	[31:0]	PC_OUT;} {	output	[7:0]	T_OUT;} { } {	wire	[31:0]	IR;} {	wire	[7:0]	T;} {	wire	[31:0]	net_1;} {	wire		net_2;} {	wire		net_3;} { } {	assign net_3 = !(T[0] || MAR_WE);} {	not #0 inv(net_2, net_3);} {	programcounter PC(.s(BRANCH_ENABLE), .clock(T[2]), } {		.overflow(PC_OVERFLOW), .out(PC_OUT[31:0]), } {		.BT(BRANCH_TARGET[31:0]));} {	cell32trans cell32trans(.out(IR[31:0]), .w(T[2]), } {		.in(MDR_OUT[31:0]));} {	cell32trans cell32trans_1(.in(MDR_IN[31:0]), .out(MDR_OUT[31:0]), } {		.w(MDR_WE));} {	cell32trans cell32trans_2(.in(MDW_IN[31:0]), .w(MDW_WE), } {		.out(MDW_OUT[31:0]));} {	cell32trans cell32trans_3(.in(net_1[31:0]), .w(net_2), } {		.out(MAR_OUT[31:0]));} {	SequenceCounter SequenceCounter(.T(T[7:0]), .CLOCK(CLOCK), } {		.reset(SC_RESET));} {	InstructionDecoder } {		InstructionDecoder(.BRANCH_UNIT_ACTIVATOR(BRANCH_UNIT_ACTIVATOR), } {		.IR_OUT_27(IR[27]), .IR_OUT_29(IR[29]), .IR_OUT_30(IR[30]), } {		.IR_OUT_31(IR[31]), .ALU_UNIT_ACTIVATOR(ALU_UNIT_ACTIVATOR), } {		.STORE_UNIT_ACTIVATOR(STORE_UNIT_ACTIVATOR), } {		.LOAD_UNIT_ACTIVATOR(LOAD_UNIT_ACTIVATOR));} {	Inverters32Bit Inverters32Bit(.in(IR[31:0]), .out(IR_OUT[31:0]));} {	Inverters8Bits Inverters8Bits(.in(T[7:0]), .out(T_OUT[7:0]));} {	mux42132bbits mux42132bbits(.y(net_1[31:0]), } {		.s(ADDRESS_SOURCE_SELECT[1:0]), .c(STORE_UNIT_ADDRESS[31:0]), } {		.b(PC_OUT[31:0]), .d(LOAD_UNIT_ADDRESS[31:0]), .a(MAR_OUT[31:0]));} {} {endmodule		// controlunit} {}}
set NETLIST_CACHE(controlunit,names) {{330 20 {0 IR[31]}} {540 -30 {0 InstructionDecoder}} {-60 510 {0 PC}} {-160 500 {0 BRANCH_ENABLE} {2 BRANCH_ENABLE}} {390 -460 {0 MDR_IN[31:0]} {2 MDR_IN[31:0]}} {670 -450 {1 MDR_OUT[31:0]}} {750 -20 {0 BRANCH_UNIT_ACTIVATOR} {2 BRANCH_UNIT_ACTIVATOR}} {750 0 {0 LOAD_UNIT_ACTIVATOR} {2 LOAD_UNIT_ACTIVATOR}} {70 340 {1 PC_OUT[31:0]}} {-50 -260 {0 T[7:0]}} {650 500 {0 LOAD_UNIT_ADDRESS[31:0]}} {-260 -430 {0 T[2]}} {1250 450 {1 MAR_OUT[31:0]}} {110 -460 {1 IR[31:0]}} {890 650 {0 inv}} {980 480 {0 net_2}} {330 0 {0 IR[30]}} {-150 -250 {0 SequenceCounter}} {-400 70 {0 IR[31:0]}} {-310 80 {0 Inverters32Bit}} {860 650 {0 net_3} {1 net_3}} {1180 450 {0 MAR_OUT[31:0]}} {750 -40 {0 ALU_UNIT_ACTIVATOR} {2 ALU_UNIT_ACTIVATOR}} {210 20 {1 IR[31]}} {640 480 {1 STORE_UNIT_ADDRESS[31:0]}} {-240 480 {1 T[2]}} {-480 70 {1 IR[31:0]}} {690 630 {1 T[0]}} {-30 -40 {1 IR[27]}} {650 520 {0 ADDRESS_SOURCE_SELECT[1:0]}} {-60 -460 {0 IR[31:0]}} {650 440 {0 MAR_OUT[31:0]}} {-200 220 {1 T_OUT[7:0]} {2 T_OUT[7:0]}} {40 520 {0 PC_OVERFLOW} {2 PC_OVERFLOW}} {770 670 {0 MAR_WE}} {-300 240 {0 Inverters8Bits}} {390 -420 {0 MDR_WE} {2 MDR_WE}} {640 500 {1 LOAD_UNIT_ADDRESS[31:0]}} {390 -260 {0 MDW_WE} {2 MDW_WE}} {-160 -450 {0 cell32trans}} {-250 -280 {1 CLOCK} {2 CLOCK}} {140 0 {1 IR[30]}} {-160 460 {0 BRANCH_TARGET[31:0]}} {750 20 {0 STORE_UNIT_ACTIVATOR} {2 STORE_UNIT_ACTIVATOR}} {110 -260 {1 T[7:0]}} {980 440 {0 net_1[31:0]}} {490 -440 {0 cell32trans_1}} {-410 -470 {1 MDR_OUT[31:0]}} {1080 460 {0 cell32trans_3}} {490 -280 {0 cell32trans_2}} {590 -450 {0 MDR_OUT[31:0]}} {650 460 {0 PC_OUT[31:0]}} {-260 -470 {0 MDR_OUT[31:0]}} {330 -20 {0 IR[29]}} {-490 220 {1 T[7:0]}} {40 460 {0 PC_OUT[31:0]}} {590 -290 {0 MDW_OUT[31:0]} {2 MDW_OUT[31:0]}} {-250 460 {1 BRANCH_TARGET[31:0]}} {940 650 {0 net_2}} {640 520 {1 ADDRESS_SOURCE_SELECT[1:0]}} {770 630 {0 T[0]}} {800 530 {0 mux42132bbits}} {-160 480 {0 T[2]}} {690 670 {1 MAR_WE}} {390 -300 {0 MDW_IN[31:0]} {2 MDW_IN[31:0]}} {50 -20 {1 IR[29]}} {850 440 {0 net_1[31:0]}} {-400 220 {0 T[7:0]}} {-320 -430 {1 T[2]}} {-200 70 {0 IR_OUT[31:0]} {2 IR_OUT[31:0]}} {650 480 {0 STORE_UNIT_ADDRESS[31:0]}} {-250 -240 {1 SC_RESET} {2 SC_RESET}} {330 -40 {0 IR[27]}}}
set NETLIST_CACHE(controlunit,wires) {{640 520 650 520 ADDRESS_SOURCE_SELECT[1:0]} {640 480 650 480 STORE_UNIT_ADDRESS[31:0]} {-240 480 -160 480 T[2]} {-30 -40 330 -40 IR[27]} {50 -20 330 -20 IR[29]} {140 0 330 0 IR[30]} {210 20 330 20 IR[31]} {-50 -260 110 -260 T[7:0]} {-60 -460 110 -460 IR[31:0]} {-480 70 -400 70 IR[31:0]} {-490 220 -400 220 T[7:0]} {1210 450 1250 450 MAR_OUT[31:0]} {630 440 650 440 MAR_OUT[31:0]} {1210 370 1210 450 MAR_OUT[31:0]} {590 -450 670 -450 MDR_OUT[31:0]} {-320 -430 -260 -430 T[2]} {-410 -470 -260 -470 MDR_OUT[31:0]} {640 500 650 500 LOAD_UNIT_ADDRESS[31:0]} {70 340 70 460 PC_OUT[31:0]} {40 460 70 460 PC_OUT[31:0]} {70 460 650 460 PC_OUT[31:0]} {940 480 980 480 net_2} {940 480 940 650 net_2} {1180 450 1210 450 MAR_OUT[31:0]} {690 670 770 670 MAR_WE} {690 630 770 630 T[0]} {630 370 1210 370 MAR_OUT[31:0]} {630 370 630 440 MAR_OUT[31:0]} {850 440 980 440 net_1[31:0]} {-250 460 -160 460 BRANCH_TARGET[31:0]}}
