INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/project_1/project_1.srcs/sources_1/new/LOGIC_GATES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_GATES
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/project_1/project_1.srcs/sources_1/new/logic_gates_test_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_test_code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECADVLSI/Documents/Pacchu_437/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
