module FDC(D, C, CLR, Q);

	input D;
	input C,
	input CLK,
	output Q;
	
	reg Q;
	
	always_ff @(posedge C, posedge CLR) begin
		if(CLR) Q <= 1'b0;
		else Q <= D;
	end
	
endmodule

