[{"DBLP title": "Practical exhaustive optimization phase order exploration and evaluation.", "DBLP authors": ["Prasad A. Kulkarni", "David B. Whalley", "Gary S. Tyson", "Jack W. Davidson"], "year": 2009, "MAG papers": [{"PaperId": 2077115703, "PaperTitle": "practical exhaustive optimization phase order exploration and evaluation", "Year": 2009, "CitationCount": 48, "EstimatedCitation": 72, "Affiliations": {"florida state university": 2.0, "university of kansas": 1.0, "university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "A SIMD optimization framework for retargetable compilers.", "DBLP authors": ["Manuel Hohenauer", "Felix Engel", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2009, "MAG papers": [{"PaperId": 2064508949, "PaperTitle": "a simd optimization framework for retargetable compilers", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"rwth aachen university": 5.0}}], "source": "ES"}, {"DBLP title": "Memory-level parallelism aware fetch policies for simultaneous multithreading processors.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2009, "MAG papers": [{"PaperId": 2116360965, "PaperTitle": "memory level parallelism aware fetch policies for simultaneous multithreading processors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Energy- and area-efficient architectures through application clustering and architectural heterogeneity.", "DBLP authors": ["Lukasz Strozek", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 1964322643, "PaperTitle": "energy and area efficient architectures through application clustering and architectural heterogeneity", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"harvard university": 2.0}}], "source": "ES"}, {"DBLP title": "MemTracker: An accelerator for memory debugging and monitoring.", "DBLP authors": ["Guru Venkataramani", "Ioannis Doudalis", "Yan Solihin", "Milos Prvulovic"], "year": 2009, "MAG papers": [{"PaperId": 2041150587, "PaperTitle": "memtracker an accelerator for memory debugging and monitoring", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"georgia institute of technology": 3.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "Service level agreement for multithreaded processors.", "DBLP authors": ["Ron Gabor", "Avi Mendelson", "Shlomo Weiss"], "year": 2009, "MAG papers": [{"PaperId": 2027783656, "PaperTitle": "service level agreement for multithreaded processors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tel aviv university": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware.", "DBLP authors": ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "year": 2009, "MAG papers": [{"PaperId": 2081373884, "PaperTitle": "dynamic warp formation efficient mimd control flow on simd graphics hardware", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 95, "Affiliations": {"university of british columbia": 4.0}}], "source": "ES"}, {"DBLP title": "Tolerating process variations in large, set-associative caches: The buddy cache.", "DBLP authors": ["Cheng-Kok Koh", "Weng-Fai Wong", "Yiran Chen", "Hai Li"], "year": 2009, "MAG papers": [{"PaperId": 1992912817, "PaperTitle": "tolerating process variations in large set associative caches the buddy cache", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"seagate technology": 2.0, "purdue university": 1.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Compiler-directed scratchpad memory management via graph coloring.", "DBLP authors": ["Lian Li", "Hui Feng", "Jingling Xue"], "year": 2009, "MAG papers": [{"PaperId": 2104009155, "PaperTitle": "compiler directed scratchpad memory management via graph coloring", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "Checkpoint allocation and release.", "DBLP authors": ["Amit Golander", "Shlomo Weiss"], "year": 2009, "MAG papers": [{"PaperId": 2066543901, "PaperTitle": "checkpoint allocation and release", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tel aviv university": 2.0}}], "source": "ES"}, {"DBLP title": "Tetris-XL: A performance-driven spill reduction technique for embedded VLIW processors.", "DBLP authors": ["Weifeng Xu", "Russell Tessier"], "year": 2009, "MAG papers": [{"PaperId": 2094571272, "PaperTitle": "tetris xl a performance driven spill reduction technique for embedded vliw processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the limits of early register release: Exploiting compiler analysis.", "DBLP authors": ["Timothy M. Jones", "Michael F. P. O&aposBoyle", "Jaume Abella", "Antonio Gonz\u00e1lez", "Oguz Ergin"], "year": 2009, "MAG papers": [{"PaperId": 2168870607, "PaperTitle": "exploring the limits of early register release exploiting compiler analysis", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"tobb university of economics and technology": 1.0, "intel": 2.0, "university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient register caching with compiler assistance.", "DBLP authors": ["Timothy M. Jones", "Michael F. P. O&aposBoyle", "Jaume Abella", "Antonio Gonz\u00e1lez", "Oguz Ergin"], "year": 2009, "MAG papers": [{"PaperId": 2148060071, "PaperTitle": "energy efficient register caching with compiler assistance", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"intel": 2.0, "university of edinburgh": 2.0, "tobb university of economics and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Towards update-conscious compilation for energy-efficient code dissemination in WSNs.", "DBLP authors": ["Weijia Li", "Youtao Zhang", "Jun Yang", "Jiang Zheng"], "year": 2009, "MAG papers": [{"PaperId": 1967063603, "PaperTitle": "towards update conscious compilation for energy efficient code dissemination in wsns", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "The single-referent collector: Optimizing compaction for the common case.", "DBLP authors": ["Michal Wegiel", "Chandra Krintz"], "year": 2009, "MAG papers": [{"PaperId": 2007928819, "PaperTitle": "the single referent collector optimizing compaction for the common case", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Design and optimization of the store vectors memory dependence predictor.", "DBLP authors": ["Samantika Subramaniam", "Gabriel H. Loh"], "year": 2009, "MAG papers": [{"PaperId": 1991871877, "PaperTitle": "design and optimization of the store vectors memory dependence predictor", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Making secure processors OS- and performance-friendly.", "DBLP authors": ["Siddhartha Chhabra", "Brian Rogers", "Yan Solihin", "Milos Prvulovic"], "year": 2009, "MAG papers": [{"PaperId": 2008941869, "PaperTitle": "making secure processors os and performance friendly", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"georgia institute of technology": 1.0, "north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "Generalizing neural branch prediction.", "DBLP authors": ["Daniel A. Jim\u00e9nez"], "year": 2009, "MAG papers": [{"PaperId": 2313889587, "PaperTitle": "generalizing neural branch prediction", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2075943024, "PaperTitle": "generalizing neural branch prediction", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rutgers university": 1.0}}], "source": "ES"}, {"DBLP title": "Abstracting access patterns of dynamic memory using regular expressions.", "DBLP authors": ["Jinseong Jeon", "Keoncheol Shin", "Hwansoo Han"], "year": 2009, "MAG papers": [{"PaperId": 2040717438, "PaperTitle": "abstracting access patterns of dynamic memory using regular expressions", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"sungkyunkwan university": 1.0, "kaist": 1.0, "agency for defense development": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal trace scheduling using enumeration.", "DBLP authors": ["Ghassan Shobaki", "Kent D. Wilken", "Mark Heffernan"], "year": 2009, "MAG papers": [{"PaperId": 2094304406, "PaperTitle": "optimal trace scheduling using enumeration", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california davis": 3.0}}], "source": "ES"}]