Running in Lattice mode


Starting:    C:\ispLEVER_Classic2_0\synpbase\win64\mbin\synbatch.exe
Install:     C:\ispLEVER_Classic2_0\synpbase
Date:        Wed Sep 06 16:02:46 2017
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch c:/users/asgerber/documents/atmel studio/6.2/embedded-system-project/es_project_atmel/vhdl\es_vhdl_module.prj
ProductType: synplify_pro





log file: "C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.srr"

Running es_vhdl_module|vhdl

Running: Compile on es_vhdl_module|vhdl

Running: Compile Process on es_vhdl_module|vhdl

Running: Compile Input on es_vhdl_module|vhdl
Copied C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\synwork\es_vhdl_module_comp.srs to C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.srs
compiler Completed
Return Code: 0
Run Time:0h:00m:01s

Running: Multi-srs Generator on es_vhdl_module|vhdl
Copied C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\synwork\es_vhdl_module_comp.srs to C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\synwork\es_vhdl_module_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:01s
Copied C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\synwork\es_vhdl_module_mult.srs to C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.srs
Copied C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.srr to C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.srf
Complete: Compile Process on es_vhdl_module|vhdl
Complete: Compile on es_vhdl_module|vhdl

Running: Map on es_vhdl_module|vhdl

Running: Map & Optimize on es_vhdl_module|vhdl
fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:00s
Complete: Map on es_vhdl_module|vhdl
Complete: Logic Synthesis on es_vhdl_module|vhdl

exit status=0

exit status=0

