

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Thu Dec 14 23:08:10 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        gemm_hls
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131369|   131369|  1.314 ms|  1.314 ms|  131370|  131370|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer_middle  |   131367|   131367|       328|         32|          1|  4096|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 328


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 330
* Pipeline : 1
  Pipeline-0 : II = 32, D = 328, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 330 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 2 
330 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 331 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 333 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 335 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 337 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.84ns)   --->   "%br_ln8 = br void" [gemm.c:8]   --->   Operation 338 'br' 'br_ln8' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void, i13 %add_ln8, void %.split4" [gemm.c:8]   --->   Operation 339 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%i = phi i7 0, void, i7 %select_ln8_2, void %.split4" [gemm.c:8]   --->   Operation 340 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%j = phi i7 0, void, i7 %add_ln9, void %.split4" [gemm.c:9]   --->   Operation 341 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.32ns)   --->   "%add_ln8 = add i13 %indvar_flatten, i13 1" [gemm.c:8]   --->   Operation 342 'add' 'add_ln8' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i" [gemm.c:8]   --->   Operation 343 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [gemm.c:8]   --->   Operation 344 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (1.06ns)   --->   "%icmp_ln8 = icmp_eq  i13 %indvar_flatten, i13 4096" [gemm.c:8]   --->   Operation 345 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split4, void" [gemm.c:8]   --->   Operation 346 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.86ns)   --->   "%icmp_ln9 = icmp_eq  i7 %j, i7 64" [gemm.c:9]   --->   Operation 347 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.51ns)   --->   "%select_ln8 = select i1 %icmp_ln9, i7 0, i7 %j" [gemm.c:8]   --->   Operation 348 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (1.27ns)   --->   "%add_ln8_1 = add i7 %i, i7 1" [gemm.c:8]   --->   Operation 349 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%empty_6 = trunc i7 %add_ln8_1" [gemm.c:8]   --->   Operation 350 'trunc' 'empty_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_6, i6 0" [gemm.c:8]   --->   Operation 351 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.60ns)   --->   "%select_ln8_1 = select i1 %icmp_ln9, i12 %p_mid1, i12 %tmp_1" [gemm.c:8]   --->   Operation 352 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i12 %select_ln8_1" [gemm.c:8]   --->   Operation 353 'zext' 'zext_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln8" [gemm.c:14]   --->   Operation 354 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 355 [2/2] (2.26ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:8]   --->   Operation 355 'load' 'm1_load' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln8 = or i12 %select_ln8_1, i12 1" [gemm.c:8]   --->   Operation 356 'or' 'or_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i12 %or_ln8" [gemm.c:8]   --->   Operation 357 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%m1_addr_1 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_1" [gemm.c:14]   --->   Operation 358 'getelementptr' 'm1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 359 [2/2] (2.26ns)   --->   "%m1_load_1 = load i12 %m1_addr_1" [gemm.c:8]   --->   Operation 359 'load' 'm1_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 360 [1/1] (0.51ns)   --->   "%select_ln8_2 = select i1 %icmp_ln9, i7 %add_ln8_1, i7 %i" [gemm.c:8]   --->   Operation 360 'select' 'select_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %select_ln8" [gemm.c:9]   --->   Operation 361 'zext' 'zext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln9" [gemm.c:14]   --->   Operation 362 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 363 [2/2] (2.26ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:14]   --->   Operation 363 'load' 'm2_load' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 364 [1/1] (0.54ns)   --->   "%xor_ln14 = xor i7 %select_ln8, i7 64" [gemm.c:14]   --->   Operation 364 'xor' 'xor_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %xor_ln14" [gemm.c:14]   --->   Operation 365 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%m2_addr_1 = getelementptr i64 %m2, i64 0, i64 %zext_ln14" [gemm.c:14]   --->   Operation 366 'getelementptr' 'm2_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 367 [2/2] (2.26ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:14]   --->   Operation 367 'load' 'm2_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 368 [1/2] (2.26ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:8]   --->   Operation 368 'load' 'm1_load' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 369 [1/2] (2.26ns)   --->   "%m1_load_1 = load i12 %m1_addr_1" [gemm.c:8]   --->   Operation 369 'load' 'm1_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln8_1 = or i12 %select_ln8_1, i12 2" [gemm.c:8]   --->   Operation 370 'or' 'or_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i12 %or_ln8_1" [gemm.c:8]   --->   Operation 371 'zext' 'zext_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%m1_addr_2 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_2" [gemm.c:14]   --->   Operation 372 'getelementptr' 'm1_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 373 [2/2] (2.26ns)   --->   "%m1_load_2 = load i12 %m1_addr_2" [gemm.c:8]   --->   Operation 373 'load' 'm1_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln8_2 = or i12 %select_ln8_1, i12 3" [gemm.c:8]   --->   Operation 374 'or' 'or_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln8_3 = zext i12 %or_ln8_2" [gemm.c:8]   --->   Operation 375 'zext' 'zext_ln8_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%m1_addr_3 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_3" [gemm.c:14]   --->   Operation 376 'getelementptr' 'm1_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 377 [2/2] (2.26ns)   --->   "%m1_load_3 = load i12 %m1_addr_3" [gemm.c:8]   --->   Operation 377 'load' 'm1_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 378 [1/2] (2.26ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:14]   --->   Operation 378 'load' 'm2_load' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 379 [1/2] (2.26ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:14]   --->   Operation 379 'load' 'm2_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln14_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln8" [gemm.c:14]   --->   Operation 380 'bitconcatenate' 'or_ln14_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i8 %or_ln14_s" [gemm.c:14]   --->   Operation 381 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%m2_addr_2 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_1" [gemm.c:14]   --->   Operation 382 'getelementptr' 'm2_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 383 [2/2] (2.26ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:14]   --->   Operation 383 'load' 'm2_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i7 %xor_ln14" [gemm.c:14]   --->   Operation 384 'sext' 'sext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i8 %sext_ln14" [gemm.c:14]   --->   Operation 385 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%m2_addr_3 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_2" [gemm.c:14]   --->   Operation 386 'getelementptr' 'm2_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 387 [2/2] (2.26ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:14]   --->   Operation 387 'load' 'm2_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln8 = bitcast i64 %m1_load" [gemm.c:8]   --->   Operation 388 'bitcast' 'bitcast_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln8_1 = bitcast i64 %m1_load_1" [gemm.c:8]   --->   Operation 389 'bitcast' 'bitcast_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 390 [1/2] (2.26ns)   --->   "%m1_load_2 = load i12 %m1_addr_2" [gemm.c:8]   --->   Operation 390 'load' 'm1_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 391 [1/2] (2.26ns)   --->   "%m1_load_3 = load i12 %m1_addr_3" [gemm.c:8]   --->   Operation 391 'load' 'm1_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln8_3 = or i12 %select_ln8_1, i12 4" [gemm.c:8]   --->   Operation 392 'or' 'or_ln8_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln8_4 = zext i12 %or_ln8_3" [gemm.c:8]   --->   Operation 393 'zext' 'zext_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%m1_addr_4 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_4" [gemm.c:14]   --->   Operation 394 'getelementptr' 'm1_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 395 [2/2] (2.26ns)   --->   "%m1_load_4 = load i12 %m1_addr_4" [gemm.c:8]   --->   Operation 395 'load' 'm1_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln8_4 = or i12 %select_ln8_1, i12 5" [gemm.c:8]   --->   Operation 396 'or' 'or_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln8_5 = zext i12 %or_ln8_4" [gemm.c:8]   --->   Operation 397 'zext' 'zext_ln8_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%m1_addr_5 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_5" [gemm.c:14]   --->   Operation 398 'getelementptr' 'm1_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 399 [2/2] (2.26ns)   --->   "%m1_load_5 = load i12 %m1_addr_5" [gemm.c:8]   --->   Operation 399 'load' 'm1_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i7 %select_ln8" [gemm.c:9]   --->   Operation 400 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %m2_load" [gemm.c:14]   --->   Operation 401 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 402 [5/5] (7.14ns)   --->   "%mult = dmul i64 %bitcast_ln8, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 402 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %m2_load_1" [gemm.c:14]   --->   Operation 403 'bitcast' 'bitcast_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 404 [5/5] (7.14ns)   --->   "%mult_1 = dmul i64 %bitcast_ln8_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 404 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/2] (2.26ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:14]   --->   Operation 405 'load' 'm2_load_2' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 406 [1/2] (2.26ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:14]   --->   Operation 406 'load' 'm2_load_3' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln14_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln8" [gemm.c:14]   --->   Operation 407 'bitconcatenate' 'or_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i9 %or_ln14_1" [gemm.c:14]   --->   Operation 408 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%m2_addr_4 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_3" [gemm.c:14]   --->   Operation 409 'getelementptr' 'm2_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 410 [2/2] (2.26ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:14]   --->   Operation 410 'load' 'm2_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 411 [1/1] (1.35ns)   --->   "%add_ln14 = add i9 %zext_ln9_2, i9 320" [gemm.c:14]   --->   Operation 411 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i9 %add_ln14" [gemm.c:14]   --->   Operation 412 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%m2_addr_5 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_4" [gemm.c:14]   --->   Operation 413 'getelementptr' 'm2_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 414 [2/2] (2.26ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:14]   --->   Operation 414 'load' 'm2_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln8_2 = bitcast i64 %m1_load_2" [gemm.c:8]   --->   Operation 415 'bitcast' 'bitcast_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln8_3 = bitcast i64 %m1_load_3" [gemm.c:8]   --->   Operation 416 'bitcast' 'bitcast_ln8_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 417 [1/2] (2.26ns)   --->   "%m1_load_4 = load i12 %m1_addr_4" [gemm.c:8]   --->   Operation 417 'load' 'm1_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 418 [1/2] (2.26ns)   --->   "%m1_load_5 = load i12 %m1_addr_5" [gemm.c:8]   --->   Operation 418 'load' 'm1_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%or_ln8_5 = or i12 %select_ln8_1, i12 6" [gemm.c:8]   --->   Operation 419 'or' 'or_ln8_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln8_6 = zext i12 %or_ln8_5" [gemm.c:8]   --->   Operation 420 'zext' 'zext_ln8_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%m1_addr_6 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_6" [gemm.c:14]   --->   Operation 421 'getelementptr' 'm1_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 422 [2/2] (2.26ns)   --->   "%m1_load_6 = load i12 %m1_addr_6" [gemm.c:8]   --->   Operation 422 'load' 'm1_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%or_ln8_6 = or i12 %select_ln8_1, i12 7" [gemm.c:8]   --->   Operation 423 'or' 'or_ln8_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln8_7 = zext i12 %or_ln8_6" [gemm.c:8]   --->   Operation 424 'zext' 'zext_ln8_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%m1_addr_7 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_7" [gemm.c:14]   --->   Operation 425 'getelementptr' 'm1_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 426 [2/2] (2.26ns)   --->   "%m1_load_7 = load i12 %m1_addr_7" [gemm.c:8]   --->   Operation 426 'load' 'm1_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 427 [4/5] (7.14ns)   --->   "%mult = dmul i64 %bitcast_ln8, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 427 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [4/5] (7.14ns)   --->   "%mult_1 = dmul i64 %bitcast_ln8_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 428 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln14_2 = bitcast i64 %m2_load_2" [gemm.c:14]   --->   Operation 429 'bitcast' 'bitcast_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 430 [5/5] (7.14ns)   --->   "%mult_2 = dmul i64 %bitcast_ln8_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 430 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln14_3 = bitcast i64 %m2_load_3" [gemm.c:14]   --->   Operation 431 'bitcast' 'bitcast_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 432 [5/5] (7.14ns)   --->   "%mult_3 = dmul i64 %bitcast_ln8_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 432 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/2] (2.26ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:14]   --->   Operation 433 'load' 'm2_load_4' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 434 [1/2] (2.26ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:14]   --->   Operation 434 'load' 'm2_load_5' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i8 %or_ln14_s" [gemm.c:14]   --->   Operation 435 'sext' 'sext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %sext_ln14_1" [gemm.c:14]   --->   Operation 436 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%m2_addr_6 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_5" [gemm.c:14]   --->   Operation 437 'getelementptr' 'm2_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 438 [2/2] (2.26ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:14]   --->   Operation 438 'load' 'm2_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i7 %xor_ln14" [gemm.c:14]   --->   Operation 439 'sext' 'sext_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i9 %sext_ln14_2" [gemm.c:14]   --->   Operation 440 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%m2_addr_7 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_6" [gemm.c:14]   --->   Operation 441 'getelementptr' 'm2_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 442 [2/2] (2.26ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:14]   --->   Operation 442 'load' 'm2_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln8_4 = bitcast i64 %m1_load_4" [gemm.c:8]   --->   Operation 443 'bitcast' 'bitcast_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln8_5 = bitcast i64 %m1_load_5" [gemm.c:8]   --->   Operation 444 'bitcast' 'bitcast_ln8_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 445 [1/2] (2.26ns)   --->   "%m1_load_6 = load i12 %m1_addr_6" [gemm.c:8]   --->   Operation 445 'load' 'm1_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 446 [1/2] (2.26ns)   --->   "%m1_load_7 = load i12 %m1_addr_7" [gemm.c:8]   --->   Operation 446 'load' 'm1_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln8_7 = or i12 %select_ln8_1, i12 8" [gemm.c:8]   --->   Operation 447 'or' 'or_ln8_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln8_8 = zext i12 %or_ln8_7" [gemm.c:8]   --->   Operation 448 'zext' 'zext_ln8_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%m1_addr_8 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_8" [gemm.c:14]   --->   Operation 449 'getelementptr' 'm1_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 450 [2/2] (2.26ns)   --->   "%m1_load_8 = load i12 %m1_addr_8" [gemm.c:8]   --->   Operation 450 'load' 'm1_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln8_8 = or i12 %select_ln8_1, i12 9" [gemm.c:8]   --->   Operation 451 'or' 'or_ln8_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln8_9 = zext i12 %or_ln8_8" [gemm.c:8]   --->   Operation 452 'zext' 'zext_ln8_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%m1_addr_9 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_9" [gemm.c:14]   --->   Operation 453 'getelementptr' 'm1_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 454 [2/2] (2.26ns)   --->   "%m1_load_9 = load i12 %m1_addr_9" [gemm.c:8]   --->   Operation 454 'load' 'm1_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i7 %select_ln8" [gemm.c:9]   --->   Operation 455 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 456 [3/5] (7.14ns)   --->   "%mult = dmul i64 %bitcast_ln8, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 456 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 457 [3/5] (7.14ns)   --->   "%mult_1 = dmul i64 %bitcast_ln8_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 457 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [4/5] (7.14ns)   --->   "%mult_2 = dmul i64 %bitcast_ln8_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 458 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [4/5] (7.14ns)   --->   "%mult_3 = dmul i64 %bitcast_ln8_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 459 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln14_4 = bitcast i64 %m2_load_4" [gemm.c:14]   --->   Operation 460 'bitcast' 'bitcast_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 461 [5/5] (7.14ns)   --->   "%mult_4 = dmul i64 %bitcast_ln8_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 461 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln14_5 = bitcast i64 %m2_load_5" [gemm.c:14]   --->   Operation 462 'bitcast' 'bitcast_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 463 [5/5] (7.14ns)   --->   "%mult_5 = dmul i64 %bitcast_ln8_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 463 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/2] (2.26ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:14]   --->   Operation 464 'load' 'm2_load_6' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 465 [1/2] (2.26ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:14]   --->   Operation 465 'load' 'm2_load_7' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln14_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln8" [gemm.c:14]   --->   Operation 466 'bitconcatenate' 'or_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i10 %or_ln14_2" [gemm.c:14]   --->   Operation 467 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%m2_addr_8 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_7" [gemm.c:14]   --->   Operation 468 'getelementptr' 'm2_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 469 [2/2] (2.26ns)   --->   "%m2_load_8 = load i12 %m2_addr_8" [gemm.c:14]   --->   Operation 469 'load' 'm2_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 470 [1/1] (1.34ns)   --->   "%add_ln14_1 = add i10 %zext_ln9_3, i10 576" [gemm.c:14]   --->   Operation 470 'add' 'add_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i10 %add_ln14_1" [gemm.c:14]   --->   Operation 471 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%m2_addr_9 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_8" [gemm.c:14]   --->   Operation 472 'getelementptr' 'm2_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 473 [2/2] (2.26ns)   --->   "%m2_load_9 = load i12 %m2_addr_9" [gemm.c:14]   --->   Operation 473 'load' 'm2_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln8_6 = bitcast i64 %m1_load_6" [gemm.c:8]   --->   Operation 474 'bitcast' 'bitcast_ln8_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln8_7 = bitcast i64 %m1_load_7" [gemm.c:8]   --->   Operation 475 'bitcast' 'bitcast_ln8_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 476 [1/2] (2.26ns)   --->   "%m1_load_8 = load i12 %m1_addr_8" [gemm.c:8]   --->   Operation 476 'load' 'm1_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 477 [1/2] (2.26ns)   --->   "%m1_load_9 = load i12 %m1_addr_9" [gemm.c:8]   --->   Operation 477 'load' 'm1_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln8_9 = or i12 %select_ln8_1, i12 10" [gemm.c:8]   --->   Operation 478 'or' 'or_ln8_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln8_10 = zext i12 %or_ln8_9" [gemm.c:8]   --->   Operation 479 'zext' 'zext_ln8_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%m1_addr_10 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_10" [gemm.c:14]   --->   Operation 480 'getelementptr' 'm1_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 481 [2/2] (2.26ns)   --->   "%m1_load_10 = load i12 %m1_addr_10" [gemm.c:8]   --->   Operation 481 'load' 'm1_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln8_10 = or i12 %select_ln8_1, i12 11" [gemm.c:8]   --->   Operation 482 'or' 'or_ln8_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln8_11 = zext i12 %or_ln8_10" [gemm.c:8]   --->   Operation 483 'zext' 'zext_ln8_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns)   --->   "%m1_addr_11 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_11" [gemm.c:14]   --->   Operation 484 'getelementptr' 'm1_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 485 [2/2] (2.26ns)   --->   "%m1_load_11 = load i12 %m1_addr_11" [gemm.c:8]   --->   Operation 485 'load' 'm1_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 486 [2/5] (7.14ns)   --->   "%mult = dmul i64 %bitcast_ln8, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 486 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [2/5] (7.14ns)   --->   "%mult_1 = dmul i64 %bitcast_ln8_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 487 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 488 [3/5] (7.14ns)   --->   "%mult_2 = dmul i64 %bitcast_ln8_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 488 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 489 [3/5] (7.14ns)   --->   "%mult_3 = dmul i64 %bitcast_ln8_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 489 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 490 [4/5] (7.14ns)   --->   "%mult_4 = dmul i64 %bitcast_ln8_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 490 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [4/5] (7.14ns)   --->   "%mult_5 = dmul i64 %bitcast_ln8_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 491 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%bitcast_ln14_6 = bitcast i64 %m2_load_6" [gemm.c:14]   --->   Operation 492 'bitcast' 'bitcast_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 493 [5/5] (7.14ns)   --->   "%mult_6 = dmul i64 %bitcast_ln8_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 493 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln14_7 = bitcast i64 %m2_load_7" [gemm.c:14]   --->   Operation 494 'bitcast' 'bitcast_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 495 [5/5] (7.14ns)   --->   "%mult_7 = dmul i64 %bitcast_ln8_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 495 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [1/2] (2.26ns)   --->   "%m2_load_8 = load i12 %m2_addr_8" [gemm.c:14]   --->   Operation 496 'load' 'm2_load_8' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 497 [1/2] (2.26ns)   --->   "%m2_load_9 = load i12 %m2_addr_9" [gemm.c:14]   --->   Operation 497 'load' 'm2_load_9' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln14_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln8" [gemm.c:14]   --->   Operation 498 'bitconcatenate' 'or_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i10 %or_ln14_3" [gemm.c:14]   --->   Operation 499 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%m2_addr_10 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_9" [gemm.c:14]   --->   Operation 500 'getelementptr' 'm2_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 501 [2/2] (2.26ns)   --->   "%m2_load_10 = load i12 %m2_addr_10" [gemm.c:14]   --->   Operation 501 'load' 'm2_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 502 [1/1] (1.34ns)   --->   "%add_ln14_2 = add i10 %zext_ln9_3, i10 704" [gemm.c:14]   --->   Operation 502 'add' 'add_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i10 %add_ln14_2" [gemm.c:14]   --->   Operation 503 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%m2_addr_11 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_10" [gemm.c:14]   --->   Operation 504 'getelementptr' 'm2_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 505 [2/2] (2.26ns)   --->   "%m2_load_11 = load i12 %m2_addr_11" [gemm.c:14]   --->   Operation 505 'load' 'm2_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln8_8 = bitcast i64 %m1_load_8" [gemm.c:8]   --->   Operation 506 'bitcast' 'bitcast_ln8_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln8_9 = bitcast i64 %m1_load_9" [gemm.c:8]   --->   Operation 507 'bitcast' 'bitcast_ln8_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 508 [1/2] (2.26ns)   --->   "%m1_load_10 = load i12 %m1_addr_10" [gemm.c:8]   --->   Operation 508 'load' 'm1_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 509 [1/2] (2.26ns)   --->   "%m1_load_11 = load i12 %m1_addr_11" [gemm.c:8]   --->   Operation 509 'load' 'm1_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln8_11 = or i12 %select_ln8_1, i12 12" [gemm.c:8]   --->   Operation 510 'or' 'or_ln8_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln8_12 = zext i12 %or_ln8_11" [gemm.c:8]   --->   Operation 511 'zext' 'zext_ln8_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (0.00ns)   --->   "%m1_addr_12 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_12" [gemm.c:14]   --->   Operation 512 'getelementptr' 'm1_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 513 [2/2] (2.26ns)   --->   "%m1_load_12 = load i12 %m1_addr_12" [gemm.c:8]   --->   Operation 513 'load' 'm1_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln8_12 = or i12 %select_ln8_1, i12 13" [gemm.c:8]   --->   Operation 514 'or' 'or_ln8_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln8_13 = zext i12 %or_ln8_12" [gemm.c:8]   --->   Operation 515 'zext' 'zext_ln8_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%m1_addr_13 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_13" [gemm.c:14]   --->   Operation 516 'getelementptr' 'm1_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 517 [2/2] (2.26ns)   --->   "%m1_load_13 = load i12 %m1_addr_13" [gemm.c:8]   --->   Operation 517 'load' 'm1_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 518 [1/5] (7.14ns)   --->   "%mult = dmul i64 %bitcast_ln8, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 518 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 519 [1/5] (7.14ns)   --->   "%mult_1 = dmul i64 %bitcast_ln8_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 519 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 520 [2/5] (7.14ns)   --->   "%mult_2 = dmul i64 %bitcast_ln8_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 520 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 521 [2/5] (7.14ns)   --->   "%mult_3 = dmul i64 %bitcast_ln8_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 521 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 522 [3/5] (7.14ns)   --->   "%mult_4 = dmul i64 %bitcast_ln8_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 522 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 523 [3/5] (7.14ns)   --->   "%mult_5 = dmul i64 %bitcast_ln8_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 523 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 524 [4/5] (7.14ns)   --->   "%mult_6 = dmul i64 %bitcast_ln8_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 524 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 525 [4/5] (7.14ns)   --->   "%mult_7 = dmul i64 %bitcast_ln8_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 525 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln14_8 = bitcast i64 %m2_load_8" [gemm.c:14]   --->   Operation 526 'bitcast' 'bitcast_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 527 [5/5] (7.14ns)   --->   "%mult_8 = dmul i64 %bitcast_ln8_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 527 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln14_9 = bitcast i64 %m2_load_9" [gemm.c:14]   --->   Operation 528 'bitcast' 'bitcast_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 529 [5/5] (7.14ns)   --->   "%mult_9 = dmul i64 %bitcast_ln8_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 529 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 530 [1/2] (2.26ns)   --->   "%m2_load_10 = load i12 %m2_addr_10" [gemm.c:14]   --->   Operation 530 'load' 'm2_load_10' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 531 [1/2] (2.26ns)   --->   "%m2_load_11 = load i12 %m2_addr_11" [gemm.c:14]   --->   Operation 531 'load' 'm2_load_11' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i9 %or_ln14_1" [gemm.c:14]   --->   Operation 532 'sext' 'sext_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i10 %sext_ln14_3" [gemm.c:14]   --->   Operation 533 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%m2_addr_12 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_11" [gemm.c:14]   --->   Operation 534 'getelementptr' 'm2_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 535 [2/2] (2.26ns)   --->   "%m2_load_12 = load i12 %m2_addr_12" [gemm.c:14]   --->   Operation 535 'load' 'm2_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln14_4 = sext i9 %add_ln14" [gemm.c:14]   --->   Operation 536 'sext' 'sext_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i10 %sext_ln14_4" [gemm.c:14]   --->   Operation 537 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 538 [1/1] (0.00ns)   --->   "%m2_addr_13 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_12" [gemm.c:14]   --->   Operation 538 'getelementptr' 'm2_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 539 [2/2] (2.26ns)   --->   "%m2_load_13 = load i12 %m2_addr_13" [gemm.c:14]   --->   Operation 539 'load' 'm2_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln8_10 = bitcast i64 %m1_load_10" [gemm.c:8]   --->   Operation 540 'bitcast' 'bitcast_ln8_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln8_11 = bitcast i64 %m1_load_11" [gemm.c:8]   --->   Operation 541 'bitcast' 'bitcast_ln8_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 542 [1/2] (2.26ns)   --->   "%m1_load_12 = load i12 %m1_addr_12" [gemm.c:8]   --->   Operation 542 'load' 'm1_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 543 [1/2] (2.26ns)   --->   "%m1_load_13 = load i12 %m1_addr_13" [gemm.c:8]   --->   Operation 543 'load' 'm1_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln8_13 = or i12 %select_ln8_1, i12 14" [gemm.c:8]   --->   Operation 544 'or' 'or_ln8_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln8_14 = zext i12 %or_ln8_13" [gemm.c:8]   --->   Operation 545 'zext' 'zext_ln8_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%m1_addr_14 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_14" [gemm.c:14]   --->   Operation 546 'getelementptr' 'm1_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 547 [2/2] (2.26ns)   --->   "%m1_load_14 = load i12 %m1_addr_14" [gemm.c:8]   --->   Operation 547 'load' 'm1_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln8_14 = or i12 %select_ln8_1, i12 15" [gemm.c:8]   --->   Operation 548 'or' 'or_ln8_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln8_15 = zext i12 %or_ln8_14" [gemm.c:8]   --->   Operation 549 'zext' 'zext_ln8_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%m1_addr_15 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_15" [gemm.c:14]   --->   Operation 550 'getelementptr' 'm1_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 551 [2/2] (2.26ns)   --->   "%m1_load_15 = load i12 %m1_addr_15" [gemm.c:8]   --->   Operation 551 'load' 'm1_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 552 [5/5] (5.86ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 552 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 553 [1/5] (7.14ns)   --->   "%mult_2 = dmul i64 %bitcast_ln8_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 553 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 554 [1/5] (7.14ns)   --->   "%mult_3 = dmul i64 %bitcast_ln8_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 554 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 555 [2/5] (7.14ns)   --->   "%mult_4 = dmul i64 %bitcast_ln8_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 555 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [2/5] (7.14ns)   --->   "%mult_5 = dmul i64 %bitcast_ln8_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 556 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [3/5] (7.14ns)   --->   "%mult_6 = dmul i64 %bitcast_ln8_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 557 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 558 [3/5] (7.14ns)   --->   "%mult_7 = dmul i64 %bitcast_ln8_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 558 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 559 [4/5] (7.14ns)   --->   "%mult_8 = dmul i64 %bitcast_ln8_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 559 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 560 [4/5] (7.14ns)   --->   "%mult_9 = dmul i64 %bitcast_ln8_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 560 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%bitcast_ln14_10 = bitcast i64 %m2_load_10" [gemm.c:14]   --->   Operation 561 'bitcast' 'bitcast_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 562 [5/5] (7.14ns)   --->   "%mult_s = dmul i64 %bitcast_ln8_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 562 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln14_11 = bitcast i64 %m2_load_11" [gemm.c:14]   --->   Operation 563 'bitcast' 'bitcast_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 564 [5/5] (7.14ns)   --->   "%mult_10 = dmul i64 %bitcast_ln8_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 564 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 565 [1/2] (2.26ns)   --->   "%m2_load_12 = load i12 %m2_addr_12" [gemm.c:14]   --->   Operation 565 'load' 'm2_load_12' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 566 [1/2] (2.26ns)   --->   "%m2_load_13 = load i12 %m2_addr_13" [gemm.c:14]   --->   Operation 566 'load' 'm2_load_13' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln14_5 = sext i8 %or_ln14_s" [gemm.c:14]   --->   Operation 567 'sext' 'sext_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i10 %sext_ln14_5" [gemm.c:14]   --->   Operation 568 'zext' 'zext_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 569 [1/1] (0.00ns)   --->   "%m2_addr_14 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_13" [gemm.c:14]   --->   Operation 569 'getelementptr' 'm2_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 570 [2/2] (2.26ns)   --->   "%m2_load_14 = load i12 %m2_addr_14" [gemm.c:14]   --->   Operation 570 'load' 'm2_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln14_6 = sext i7 %xor_ln14" [gemm.c:14]   --->   Operation 571 'sext' 'sext_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i10 %sext_ln14_6" [gemm.c:14]   --->   Operation 572 'zext' 'zext_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%m2_addr_15 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_14" [gemm.c:14]   --->   Operation 573 'getelementptr' 'm2_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 574 [2/2] (2.26ns)   --->   "%m2_load_15 = load i12 %m2_addr_15" [gemm.c:14]   --->   Operation 574 'load' 'm2_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%bitcast_ln8_12 = bitcast i64 %m1_load_12" [gemm.c:8]   --->   Operation 575 'bitcast' 'bitcast_ln8_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln8_13 = bitcast i64 %m1_load_13" [gemm.c:8]   --->   Operation 576 'bitcast' 'bitcast_ln8_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 577 [1/2] (2.26ns)   --->   "%m1_load_14 = load i12 %m1_addr_14" [gemm.c:8]   --->   Operation 577 'load' 'm1_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 578 [1/2] (2.26ns)   --->   "%m1_load_15 = load i12 %m1_addr_15" [gemm.c:8]   --->   Operation 578 'load' 'm1_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln8_15 = or i12 %select_ln8_1, i12 16" [gemm.c:8]   --->   Operation 579 'or' 'or_ln8_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln8_16 = zext i12 %or_ln8_15" [gemm.c:8]   --->   Operation 580 'zext' 'zext_ln8_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (0.00ns)   --->   "%m1_addr_16 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_16" [gemm.c:14]   --->   Operation 581 'getelementptr' 'm1_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 582 [2/2] (2.26ns)   --->   "%m1_load_16 = load i12 %m1_addr_16" [gemm.c:8]   --->   Operation 582 'load' 'm1_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln8_16 = or i12 %select_ln8_1, i12 17" [gemm.c:8]   --->   Operation 583 'or' 'or_ln8_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln8_17 = zext i12 %or_ln8_16" [gemm.c:8]   --->   Operation 584 'zext' 'zext_ln8_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%m1_addr_17 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_17" [gemm.c:14]   --->   Operation 585 'getelementptr' 'm1_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 586 [2/2] (2.26ns)   --->   "%m1_load_17 = load i12 %m1_addr_17" [gemm.c:8]   --->   Operation 586 'load' 'm1_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i7 %select_ln8" [gemm.c:9]   --->   Operation 587 'zext' 'zext_ln9_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 588 [4/5] (5.86ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 588 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 589 [1/5] (7.14ns)   --->   "%mult_4 = dmul i64 %bitcast_ln8_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 589 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 590 [1/5] (7.14ns)   --->   "%mult_5 = dmul i64 %bitcast_ln8_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 590 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 591 [2/5] (7.14ns)   --->   "%mult_6 = dmul i64 %bitcast_ln8_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 591 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [2/5] (7.14ns)   --->   "%mult_7 = dmul i64 %bitcast_ln8_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 592 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [3/5] (7.14ns)   --->   "%mult_8 = dmul i64 %bitcast_ln8_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 593 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 594 [3/5] (7.14ns)   --->   "%mult_9 = dmul i64 %bitcast_ln8_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 594 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [4/5] (7.14ns)   --->   "%mult_s = dmul i64 %bitcast_ln8_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 595 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 596 [4/5] (7.14ns)   --->   "%mult_10 = dmul i64 %bitcast_ln8_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 596 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 597 [1/1] (0.00ns)   --->   "%bitcast_ln14_12 = bitcast i64 %m2_load_12" [gemm.c:14]   --->   Operation 597 'bitcast' 'bitcast_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 598 [5/5] (7.14ns)   --->   "%mult_11 = dmul i64 %bitcast_ln8_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 598 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln14_13 = bitcast i64 %m2_load_13" [gemm.c:14]   --->   Operation 599 'bitcast' 'bitcast_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 600 [5/5] (7.14ns)   --->   "%mult_12 = dmul i64 %bitcast_ln8_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 600 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [1/2] (2.26ns)   --->   "%m2_load_14 = load i12 %m2_addr_14" [gemm.c:14]   --->   Operation 601 'load' 'm2_load_14' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 602 [1/2] (2.26ns)   --->   "%m2_load_15 = load i12 %m2_addr_15" [gemm.c:14]   --->   Operation 602 'load' 'm2_load_15' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln14_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %select_ln8" [gemm.c:14]   --->   Operation 603 'bitconcatenate' 'or_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i11 %or_ln14_4" [gemm.c:14]   --->   Operation 604 'zext' 'zext_ln14_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (0.00ns)   --->   "%m2_addr_16 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_15" [gemm.c:14]   --->   Operation 605 'getelementptr' 'm2_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 606 [2/2] (2.26ns)   --->   "%m2_load_16 = load i12 %m2_addr_16" [gemm.c:14]   --->   Operation 606 'load' 'm2_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 607 [1/1] (1.33ns)   --->   "%add_ln14_3 = add i11 %zext_ln9_4, i11 1088" [gemm.c:14]   --->   Operation 607 'add' 'add_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i11 %add_ln14_3" [gemm.c:14]   --->   Operation 608 'zext' 'zext_ln14_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 609 [1/1] (0.00ns)   --->   "%m2_addr_17 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_16" [gemm.c:14]   --->   Operation 609 'getelementptr' 'm2_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 610 [2/2] (2.26ns)   --->   "%m2_load_17 = load i12 %m2_addr_17" [gemm.c:14]   --->   Operation 610 'load' 'm2_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln8_14 = bitcast i64 %m1_load_14" [gemm.c:8]   --->   Operation 611 'bitcast' 'bitcast_ln8_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 612 [1/1] (0.00ns)   --->   "%bitcast_ln8_15 = bitcast i64 %m1_load_15" [gemm.c:8]   --->   Operation 612 'bitcast' 'bitcast_ln8_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 613 [1/2] (2.26ns)   --->   "%m1_load_16 = load i12 %m1_addr_16" [gemm.c:8]   --->   Operation 613 'load' 'm1_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 614 [1/2] (2.26ns)   --->   "%m1_load_17 = load i12 %m1_addr_17" [gemm.c:8]   --->   Operation 614 'load' 'm1_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 615 [1/1] (0.00ns)   --->   "%or_ln8_17 = or i12 %select_ln8_1, i12 18" [gemm.c:8]   --->   Operation 615 'or' 'or_ln8_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln8_18 = zext i12 %or_ln8_17" [gemm.c:8]   --->   Operation 616 'zext' 'zext_ln8_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 617 [1/1] (0.00ns)   --->   "%m1_addr_18 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_18" [gemm.c:14]   --->   Operation 617 'getelementptr' 'm1_addr_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 618 [2/2] (2.26ns)   --->   "%m1_load_18 = load i12 %m1_addr_18" [gemm.c:8]   --->   Operation 618 'load' 'm1_load_18' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 619 [1/1] (0.00ns)   --->   "%or_ln8_18 = or i12 %select_ln8_1, i12 19" [gemm.c:8]   --->   Operation 619 'or' 'or_ln8_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln8_19 = zext i12 %or_ln8_18" [gemm.c:8]   --->   Operation 620 'zext' 'zext_ln8_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 621 [1/1] (0.00ns)   --->   "%m1_addr_19 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_19" [gemm.c:14]   --->   Operation 621 'getelementptr' 'm1_addr_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 622 [2/2] (2.26ns)   --->   "%m1_load_19 = load i12 %m1_addr_19" [gemm.c:8]   --->   Operation 622 'load' 'm1_load_19' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 623 [3/5] (5.86ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 623 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 624 [1/5] (7.14ns)   --->   "%mult_6 = dmul i64 %bitcast_ln8_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 624 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [1/5] (7.14ns)   --->   "%mult_7 = dmul i64 %bitcast_ln8_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 625 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 626 [2/5] (7.14ns)   --->   "%mult_8 = dmul i64 %bitcast_ln8_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 626 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [2/5] (7.14ns)   --->   "%mult_9 = dmul i64 %bitcast_ln8_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 627 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [3/5] (7.14ns)   --->   "%mult_s = dmul i64 %bitcast_ln8_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 628 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [3/5] (7.14ns)   --->   "%mult_10 = dmul i64 %bitcast_ln8_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 629 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [4/5] (7.14ns)   --->   "%mult_11 = dmul i64 %bitcast_ln8_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 630 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 631 [4/5] (7.14ns)   --->   "%mult_12 = dmul i64 %bitcast_ln8_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 631 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln14_14 = bitcast i64 %m2_load_14" [gemm.c:14]   --->   Operation 632 'bitcast' 'bitcast_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 633 [5/5] (7.14ns)   --->   "%mult_13 = dmul i64 %bitcast_ln8_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 633 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln14_15 = bitcast i64 %m2_load_15" [gemm.c:14]   --->   Operation 634 'bitcast' 'bitcast_ln14_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 635 [5/5] (7.14ns)   --->   "%mult_14 = dmul i64 %bitcast_ln8_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 635 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [1/2] (2.26ns)   --->   "%m2_load_16 = load i12 %m2_addr_16" [gemm.c:14]   --->   Operation 636 'load' 'm2_load_16' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 637 [1/2] (2.26ns)   --->   "%m2_load_17 = load i12 %m2_addr_17" [gemm.c:14]   --->   Operation 637 'load' 'm2_load_17' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 638 [1/1] (0.00ns)   --->   "%or_ln14_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %select_ln8" [gemm.c:14]   --->   Operation 638 'bitconcatenate' 'or_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i11 %or_ln14_5" [gemm.c:14]   --->   Operation 639 'zext' 'zext_ln14_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 640 [1/1] (0.00ns)   --->   "%m2_addr_18 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_17" [gemm.c:14]   --->   Operation 640 'getelementptr' 'm2_addr_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 641 [2/2] (2.26ns)   --->   "%m2_load_18 = load i12 %m2_addr_18" [gemm.c:14]   --->   Operation 641 'load' 'm2_load_18' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 642 [1/1] (1.33ns)   --->   "%add_ln14_4 = add i11 %zext_ln9_4, i11 1216" [gemm.c:14]   --->   Operation 642 'add' 'add_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i11 %add_ln14_4" [gemm.c:14]   --->   Operation 643 'zext' 'zext_ln14_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 644 [1/1] (0.00ns)   --->   "%m2_addr_19 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_18" [gemm.c:14]   --->   Operation 644 'getelementptr' 'm2_addr_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 645 [2/2] (2.26ns)   --->   "%m2_load_19 = load i12 %m2_addr_19" [gemm.c:14]   --->   Operation 645 'load' 'm2_load_19' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%bitcast_ln8_16 = bitcast i64 %m1_load_16" [gemm.c:8]   --->   Operation 646 'bitcast' 'bitcast_ln8_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.00ns)   --->   "%bitcast_ln8_17 = bitcast i64 %m1_load_17" [gemm.c:8]   --->   Operation 647 'bitcast' 'bitcast_ln8_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 648 [1/2] (2.26ns)   --->   "%m1_load_18 = load i12 %m1_addr_18" [gemm.c:8]   --->   Operation 648 'load' 'm1_load_18' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 649 [1/2] (2.26ns)   --->   "%m1_load_19 = load i12 %m1_addr_19" [gemm.c:8]   --->   Operation 649 'load' 'm1_load_19' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 650 [1/1] (0.00ns)   --->   "%or_ln8_19 = or i12 %select_ln8_1, i12 20" [gemm.c:8]   --->   Operation 650 'or' 'or_ln8_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln8_20 = zext i12 %or_ln8_19" [gemm.c:8]   --->   Operation 651 'zext' 'zext_ln8_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%m1_addr_20 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_20" [gemm.c:14]   --->   Operation 652 'getelementptr' 'm1_addr_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 653 [2/2] (2.26ns)   --->   "%m1_load_20 = load i12 %m1_addr_20" [gemm.c:8]   --->   Operation 653 'load' 'm1_load_20' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 654 [1/1] (0.00ns)   --->   "%or_ln8_20 = or i12 %select_ln8_1, i12 21" [gemm.c:8]   --->   Operation 654 'or' 'or_ln8_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln8_21 = zext i12 %or_ln8_20" [gemm.c:8]   --->   Operation 655 'zext' 'zext_ln8_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (0.00ns)   --->   "%m1_addr_21 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_21" [gemm.c:14]   --->   Operation 656 'getelementptr' 'm1_addr_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 657 [2/2] (2.26ns)   --->   "%m1_load_21 = load i12 %m1_addr_21" [gemm.c:8]   --->   Operation 657 'load' 'm1_load_21' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 658 [2/5] (5.86ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 658 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 659 [1/5] (7.14ns)   --->   "%mult_8 = dmul i64 %bitcast_ln8_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 659 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 660 [1/5] (7.14ns)   --->   "%mult_9 = dmul i64 %bitcast_ln8_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 660 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 661 [2/5] (7.14ns)   --->   "%mult_s = dmul i64 %bitcast_ln8_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 661 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 662 [2/5] (7.14ns)   --->   "%mult_10 = dmul i64 %bitcast_ln8_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 662 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 663 [3/5] (7.14ns)   --->   "%mult_11 = dmul i64 %bitcast_ln8_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 663 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 664 [3/5] (7.14ns)   --->   "%mult_12 = dmul i64 %bitcast_ln8_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 664 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 665 [4/5] (7.14ns)   --->   "%mult_13 = dmul i64 %bitcast_ln8_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 665 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 666 [4/5] (7.14ns)   --->   "%mult_14 = dmul i64 %bitcast_ln8_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 666 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%bitcast_ln14_16 = bitcast i64 %m2_load_16" [gemm.c:14]   --->   Operation 667 'bitcast' 'bitcast_ln14_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 668 [5/5] (7.14ns)   --->   "%mult_15 = dmul i64 %bitcast_ln8_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 668 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%bitcast_ln14_17 = bitcast i64 %m2_load_17" [gemm.c:14]   --->   Operation 669 'bitcast' 'bitcast_ln14_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 670 [5/5] (7.14ns)   --->   "%mult_16 = dmul i64 %bitcast_ln8_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 670 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 671 [1/2] (2.26ns)   --->   "%m2_load_18 = load i12 %m2_addr_18" [gemm.c:14]   --->   Operation 671 'load' 'm2_load_18' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 672 [1/2] (2.26ns)   --->   "%m2_load_19 = load i12 %m2_addr_19" [gemm.c:14]   --->   Operation 672 'load' 'm2_load_19' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "%or_ln14_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %select_ln8" [gemm.c:14]   --->   Operation 673 'bitconcatenate' 'or_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i11 %or_ln14_6" [gemm.c:14]   --->   Operation 674 'zext' 'zext_ln14_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%m2_addr_20 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_19" [gemm.c:14]   --->   Operation 675 'getelementptr' 'm2_addr_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 676 [2/2] (2.26ns)   --->   "%m2_load_20 = load i12 %m2_addr_20" [gemm.c:14]   --->   Operation 676 'load' 'm2_load_20' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 677 [1/1] (1.33ns)   --->   "%add_ln14_5 = add i11 %zext_ln9_4, i11 1344" [gemm.c:14]   --->   Operation 677 'add' 'add_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i11 %add_ln14_5" [gemm.c:14]   --->   Operation 678 'zext' 'zext_ln14_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 679 [1/1] (0.00ns)   --->   "%m2_addr_21 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_20" [gemm.c:14]   --->   Operation 679 'getelementptr' 'm2_addr_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 680 [2/2] (2.26ns)   --->   "%m2_load_21 = load i12 %m2_addr_21" [gemm.c:14]   --->   Operation 680 'load' 'm2_load_21' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 681 [1/1] (0.00ns)   --->   "%bitcast_ln8_18 = bitcast i64 %m1_load_18" [gemm.c:8]   --->   Operation 681 'bitcast' 'bitcast_ln8_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 682 [1/1] (0.00ns)   --->   "%bitcast_ln8_19 = bitcast i64 %m1_load_19" [gemm.c:8]   --->   Operation 682 'bitcast' 'bitcast_ln8_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 683 [1/2] (2.26ns)   --->   "%m1_load_20 = load i12 %m1_addr_20" [gemm.c:8]   --->   Operation 683 'load' 'm1_load_20' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 684 [1/2] (2.26ns)   --->   "%m1_load_21 = load i12 %m1_addr_21" [gemm.c:8]   --->   Operation 684 'load' 'm1_load_21' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 685 [1/1] (0.00ns)   --->   "%or_ln8_21 = or i12 %select_ln8_1, i12 22" [gemm.c:8]   --->   Operation 685 'or' 'or_ln8_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln8_22 = zext i12 %or_ln8_21" [gemm.c:8]   --->   Operation 686 'zext' 'zext_ln8_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 687 [1/1] (0.00ns)   --->   "%m1_addr_22 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_22" [gemm.c:14]   --->   Operation 687 'getelementptr' 'm1_addr_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 688 [2/2] (2.26ns)   --->   "%m1_load_22 = load i12 %m1_addr_22" [gemm.c:8]   --->   Operation 688 'load' 'm1_load_22' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 689 [1/1] (0.00ns)   --->   "%or_ln8_22 = or i12 %select_ln8_1, i12 23" [gemm.c:8]   --->   Operation 689 'or' 'or_ln8_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln8_23 = zext i12 %or_ln8_22" [gemm.c:8]   --->   Operation 690 'zext' 'zext_ln8_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 691 [1/1] (0.00ns)   --->   "%m1_addr_23 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_23" [gemm.c:14]   --->   Operation 691 'getelementptr' 'm1_addr_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 692 [2/2] (2.26ns)   --->   "%m1_load_23 = load i12 %m1_addr_23" [gemm.c:8]   --->   Operation 692 'load' 'm1_load_23' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 693 [1/5] (5.86ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 693 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 694 [1/5] (7.14ns)   --->   "%mult_s = dmul i64 %bitcast_ln8_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 694 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 695 [1/5] (7.14ns)   --->   "%mult_10 = dmul i64 %bitcast_ln8_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 695 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 696 [2/5] (7.14ns)   --->   "%mult_11 = dmul i64 %bitcast_ln8_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 696 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 697 [2/5] (7.14ns)   --->   "%mult_12 = dmul i64 %bitcast_ln8_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 697 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 698 [3/5] (7.14ns)   --->   "%mult_13 = dmul i64 %bitcast_ln8_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 698 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 699 [3/5] (7.14ns)   --->   "%mult_14 = dmul i64 %bitcast_ln8_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 699 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 700 [4/5] (7.14ns)   --->   "%mult_15 = dmul i64 %bitcast_ln8_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 700 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 701 [4/5] (7.14ns)   --->   "%mult_16 = dmul i64 %bitcast_ln8_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 701 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 702 [1/1] (0.00ns)   --->   "%bitcast_ln14_18 = bitcast i64 %m2_load_18" [gemm.c:14]   --->   Operation 702 'bitcast' 'bitcast_ln14_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 703 [5/5] (7.14ns)   --->   "%mult_17 = dmul i64 %bitcast_ln8_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 703 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln14_19 = bitcast i64 %m2_load_19" [gemm.c:14]   --->   Operation 704 'bitcast' 'bitcast_ln14_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 705 [5/5] (7.14ns)   --->   "%mult_18 = dmul i64 %bitcast_ln8_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 705 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 706 [1/2] (2.26ns)   --->   "%m2_load_20 = load i12 %m2_addr_20" [gemm.c:14]   --->   Operation 706 'load' 'm2_load_20' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 707 [1/2] (2.26ns)   --->   "%m2_load_21 = load i12 %m2_addr_21" [gemm.c:14]   --->   Operation 707 'load' 'm2_load_21' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 708 [1/1] (0.00ns)   --->   "%or_ln14_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %select_ln8" [gemm.c:14]   --->   Operation 708 'bitconcatenate' 'or_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i11 %or_ln14_7" [gemm.c:14]   --->   Operation 709 'zext' 'zext_ln14_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 710 [1/1] (0.00ns)   --->   "%m2_addr_22 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_21" [gemm.c:14]   --->   Operation 710 'getelementptr' 'm2_addr_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 711 [2/2] (2.26ns)   --->   "%m2_load_22 = load i12 %m2_addr_22" [gemm.c:14]   --->   Operation 711 'load' 'm2_load_22' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 712 [1/1] (1.33ns)   --->   "%add_ln14_6 = add i11 %zext_ln9_4, i11 1472" [gemm.c:14]   --->   Operation 712 'add' 'add_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i11 %add_ln14_6" [gemm.c:14]   --->   Operation 713 'zext' 'zext_ln14_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 714 [1/1] (0.00ns)   --->   "%m2_addr_23 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_22" [gemm.c:14]   --->   Operation 714 'getelementptr' 'm2_addr_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 715 [2/2] (2.26ns)   --->   "%m2_load_23 = load i12 %m2_addr_23" [gemm.c:14]   --->   Operation 715 'load' 'm2_load_23' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 716 [1/1] (0.00ns)   --->   "%bitcast_ln8_20 = bitcast i64 %m1_load_20" [gemm.c:8]   --->   Operation 716 'bitcast' 'bitcast_ln8_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln8_21 = bitcast i64 %m1_load_21" [gemm.c:8]   --->   Operation 717 'bitcast' 'bitcast_ln8_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 718 [1/2] (2.26ns)   --->   "%m1_load_22 = load i12 %m1_addr_22" [gemm.c:8]   --->   Operation 718 'load' 'm1_load_22' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 719 [1/2] (2.26ns)   --->   "%m1_load_23 = load i12 %m1_addr_23" [gemm.c:8]   --->   Operation 719 'load' 'm1_load_23' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 720 [1/1] (0.00ns)   --->   "%or_ln8_23 = or i12 %select_ln8_1, i12 24" [gemm.c:8]   --->   Operation 720 'or' 'or_ln8_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln8_24 = zext i12 %or_ln8_23" [gemm.c:8]   --->   Operation 721 'zext' 'zext_ln8_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 722 [1/1] (0.00ns)   --->   "%m1_addr_24 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_24" [gemm.c:14]   --->   Operation 722 'getelementptr' 'm1_addr_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 723 [2/2] (2.26ns)   --->   "%m1_load_24 = load i12 %m1_addr_24" [gemm.c:8]   --->   Operation 723 'load' 'm1_load_24' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 724 [1/1] (0.00ns)   --->   "%or_ln8_24 = or i12 %select_ln8_1, i12 25" [gemm.c:8]   --->   Operation 724 'or' 'or_ln8_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln8_25 = zext i12 %or_ln8_24" [gemm.c:8]   --->   Operation 725 'zext' 'zext_ln8_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 726 [1/1] (0.00ns)   --->   "%m1_addr_25 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_25" [gemm.c:14]   --->   Operation 726 'getelementptr' 'm1_addr_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 727 [2/2] (2.26ns)   --->   "%m1_load_25 = load i12 %m1_addr_25" [gemm.c:8]   --->   Operation 727 'load' 'm1_load_25' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 728 [5/5] (5.86ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 728 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 729 [1/5] (7.14ns)   --->   "%mult_11 = dmul i64 %bitcast_ln8_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 729 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 730 [1/5] (7.14ns)   --->   "%mult_12 = dmul i64 %bitcast_ln8_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 730 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 731 [2/5] (7.14ns)   --->   "%mult_13 = dmul i64 %bitcast_ln8_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 731 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 732 [2/5] (7.14ns)   --->   "%mult_14 = dmul i64 %bitcast_ln8_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 732 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 733 [3/5] (7.14ns)   --->   "%mult_15 = dmul i64 %bitcast_ln8_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 733 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 734 [3/5] (7.14ns)   --->   "%mult_16 = dmul i64 %bitcast_ln8_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 734 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 735 [4/5] (7.14ns)   --->   "%mult_17 = dmul i64 %bitcast_ln8_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 735 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 736 [4/5] (7.14ns)   --->   "%mult_18 = dmul i64 %bitcast_ln8_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 736 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 737 [1/1] (0.00ns)   --->   "%bitcast_ln14_20 = bitcast i64 %m2_load_20" [gemm.c:14]   --->   Operation 737 'bitcast' 'bitcast_ln14_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 738 [5/5] (7.14ns)   --->   "%mult_19 = dmul i64 %bitcast_ln8_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 738 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 739 [1/1] (0.00ns)   --->   "%bitcast_ln14_21 = bitcast i64 %m2_load_21" [gemm.c:14]   --->   Operation 739 'bitcast' 'bitcast_ln14_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 740 [5/5] (7.14ns)   --->   "%mult_20 = dmul i64 %bitcast_ln8_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 740 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 741 [1/2] (2.26ns)   --->   "%m2_load_22 = load i12 %m2_addr_22" [gemm.c:14]   --->   Operation 741 'load' 'm2_load_22' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 742 [1/2] (2.26ns)   --->   "%m2_load_23 = load i12 %m2_addr_23" [gemm.c:14]   --->   Operation 742 'load' 'm2_load_23' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln14_7 = sext i10 %or_ln14_2" [gemm.c:14]   --->   Operation 743 'sext' 'sext_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i11 %sext_ln14_7" [gemm.c:14]   --->   Operation 744 'zext' 'zext_ln14_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 745 [1/1] (0.00ns)   --->   "%m2_addr_24 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_23" [gemm.c:14]   --->   Operation 745 'getelementptr' 'm2_addr_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 746 [2/2] (2.26ns)   --->   "%m2_load_24 = load i12 %m2_addr_24" [gemm.c:14]   --->   Operation 746 'load' 'm2_load_24' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln14_8 = sext i10 %add_ln14_1" [gemm.c:14]   --->   Operation 747 'sext' 'sext_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i11 %sext_ln14_8" [gemm.c:14]   --->   Operation 748 'zext' 'zext_ln14_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 749 [1/1] (0.00ns)   --->   "%m2_addr_25 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_24" [gemm.c:14]   --->   Operation 749 'getelementptr' 'm2_addr_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 750 [2/2] (2.26ns)   --->   "%m2_load_25 = load i12 %m2_addr_25" [gemm.c:14]   --->   Operation 750 'load' 'm2_load_25' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln8_22 = bitcast i64 %m1_load_22" [gemm.c:8]   --->   Operation 751 'bitcast' 'bitcast_ln8_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 752 [1/1] (0.00ns)   --->   "%bitcast_ln8_23 = bitcast i64 %m1_load_23" [gemm.c:8]   --->   Operation 752 'bitcast' 'bitcast_ln8_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 753 [1/2] (2.26ns)   --->   "%m1_load_24 = load i12 %m1_addr_24" [gemm.c:8]   --->   Operation 753 'load' 'm1_load_24' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 754 [1/2] (2.26ns)   --->   "%m1_load_25 = load i12 %m1_addr_25" [gemm.c:8]   --->   Operation 754 'load' 'm1_load_25' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln8_25 = or i12 %select_ln8_1, i12 26" [gemm.c:8]   --->   Operation 755 'or' 'or_ln8_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln8_26 = zext i12 %or_ln8_25" [gemm.c:8]   --->   Operation 756 'zext' 'zext_ln8_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 757 [1/1] (0.00ns)   --->   "%m1_addr_26 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_26" [gemm.c:14]   --->   Operation 757 'getelementptr' 'm1_addr_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 758 [2/2] (2.26ns)   --->   "%m1_load_26 = load i12 %m1_addr_26" [gemm.c:8]   --->   Operation 758 'load' 'm1_load_26' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 759 [1/1] (0.00ns)   --->   "%or_ln8_26 = or i12 %select_ln8_1, i12 27" [gemm.c:8]   --->   Operation 759 'or' 'or_ln8_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln8_27 = zext i12 %or_ln8_26" [gemm.c:8]   --->   Operation 760 'zext' 'zext_ln8_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 761 [1/1] (0.00ns)   --->   "%m1_addr_27 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_27" [gemm.c:14]   --->   Operation 761 'getelementptr' 'm1_addr_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 762 [2/2] (2.26ns)   --->   "%m1_load_27 = load i12 %m1_addr_27" [gemm.c:8]   --->   Operation 762 'load' 'm1_load_27' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 763 [4/5] (5.86ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 763 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 764 [1/5] (7.14ns)   --->   "%mult_13 = dmul i64 %bitcast_ln8_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 764 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 765 [1/5] (7.14ns)   --->   "%mult_14 = dmul i64 %bitcast_ln8_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 765 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 766 [2/5] (7.14ns)   --->   "%mult_15 = dmul i64 %bitcast_ln8_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 766 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 767 [2/5] (7.14ns)   --->   "%mult_16 = dmul i64 %bitcast_ln8_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 767 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 768 [3/5] (7.14ns)   --->   "%mult_17 = dmul i64 %bitcast_ln8_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 768 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 769 [3/5] (7.14ns)   --->   "%mult_18 = dmul i64 %bitcast_ln8_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 769 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 770 [4/5] (7.14ns)   --->   "%mult_19 = dmul i64 %bitcast_ln8_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 770 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 771 [4/5] (7.14ns)   --->   "%mult_20 = dmul i64 %bitcast_ln8_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 771 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 772 [1/1] (0.00ns)   --->   "%bitcast_ln14_22 = bitcast i64 %m2_load_22" [gemm.c:14]   --->   Operation 772 'bitcast' 'bitcast_ln14_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 773 [5/5] (7.14ns)   --->   "%mult_21 = dmul i64 %bitcast_ln8_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 773 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 774 [1/1] (0.00ns)   --->   "%bitcast_ln14_23 = bitcast i64 %m2_load_23" [gemm.c:14]   --->   Operation 774 'bitcast' 'bitcast_ln14_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 775 [5/5] (7.14ns)   --->   "%mult_22 = dmul i64 %bitcast_ln8_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 775 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 776 [1/2] (2.26ns)   --->   "%m2_load_24 = load i12 %m2_addr_24" [gemm.c:14]   --->   Operation 776 'load' 'm2_load_24' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 777 [1/2] (2.26ns)   --->   "%m2_load_25 = load i12 %m2_addr_25" [gemm.c:14]   --->   Operation 777 'load' 'm2_load_25' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln14_9 = sext i10 %or_ln14_3" [gemm.c:14]   --->   Operation 778 'sext' 'sext_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i11 %sext_ln14_9" [gemm.c:14]   --->   Operation 779 'zext' 'zext_ln14_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 780 [1/1] (0.00ns)   --->   "%m2_addr_26 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_25" [gemm.c:14]   --->   Operation 780 'getelementptr' 'm2_addr_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 781 [2/2] (2.26ns)   --->   "%m2_load_26 = load i12 %m2_addr_26" [gemm.c:14]   --->   Operation 781 'load' 'm2_load_26' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln14_10 = sext i10 %add_ln14_2" [gemm.c:14]   --->   Operation 782 'sext' 'sext_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln14_26 = zext i11 %sext_ln14_10" [gemm.c:14]   --->   Operation 783 'zext' 'zext_ln14_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 784 [1/1] (0.00ns)   --->   "%m2_addr_27 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_26" [gemm.c:14]   --->   Operation 784 'getelementptr' 'm2_addr_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 785 [2/2] (2.26ns)   --->   "%m2_load_27 = load i12 %m2_addr_27" [gemm.c:14]   --->   Operation 785 'load' 'm2_load_27' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 786 [1/1] (0.00ns)   --->   "%bitcast_ln8_24 = bitcast i64 %m1_load_24" [gemm.c:8]   --->   Operation 786 'bitcast' 'bitcast_ln8_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 787 [1/1] (0.00ns)   --->   "%bitcast_ln8_25 = bitcast i64 %m1_load_25" [gemm.c:8]   --->   Operation 787 'bitcast' 'bitcast_ln8_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 788 [1/2] (2.26ns)   --->   "%m1_load_26 = load i12 %m1_addr_26" [gemm.c:8]   --->   Operation 788 'load' 'm1_load_26' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 789 [1/2] (2.26ns)   --->   "%m1_load_27 = load i12 %m1_addr_27" [gemm.c:8]   --->   Operation 789 'load' 'm1_load_27' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 790 [1/1] (0.00ns)   --->   "%or_ln8_27 = or i12 %select_ln8_1, i12 28" [gemm.c:8]   --->   Operation 790 'or' 'or_ln8_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln8_28 = zext i12 %or_ln8_27" [gemm.c:8]   --->   Operation 791 'zext' 'zext_ln8_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 792 [1/1] (0.00ns)   --->   "%m1_addr_28 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_28" [gemm.c:14]   --->   Operation 792 'getelementptr' 'm1_addr_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 793 [2/2] (2.26ns)   --->   "%m1_load_28 = load i12 %m1_addr_28" [gemm.c:8]   --->   Operation 793 'load' 'm1_load_28' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 794 [1/1] (0.00ns)   --->   "%or_ln8_28 = or i12 %select_ln8_1, i12 29" [gemm.c:8]   --->   Operation 794 'or' 'or_ln8_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln8_29 = zext i12 %or_ln8_28" [gemm.c:8]   --->   Operation 795 'zext' 'zext_ln8_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 796 [1/1] (0.00ns)   --->   "%m1_addr_29 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_29" [gemm.c:14]   --->   Operation 796 'getelementptr' 'm1_addr_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 797 [2/2] (2.26ns)   --->   "%m1_load_29 = load i12 %m1_addr_29" [gemm.c:8]   --->   Operation 797 'load' 'm1_load_29' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 798 [3/5] (5.86ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 798 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 799 [1/5] (7.14ns)   --->   "%mult_15 = dmul i64 %bitcast_ln8_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 799 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 800 [1/5] (7.14ns)   --->   "%mult_16 = dmul i64 %bitcast_ln8_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 800 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 801 [2/5] (7.14ns)   --->   "%mult_17 = dmul i64 %bitcast_ln8_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 801 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 802 [2/5] (7.14ns)   --->   "%mult_18 = dmul i64 %bitcast_ln8_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 802 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 803 [3/5] (7.14ns)   --->   "%mult_19 = dmul i64 %bitcast_ln8_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 803 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 804 [3/5] (7.14ns)   --->   "%mult_20 = dmul i64 %bitcast_ln8_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 804 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 805 [4/5] (7.14ns)   --->   "%mult_21 = dmul i64 %bitcast_ln8_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 805 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 806 [4/5] (7.14ns)   --->   "%mult_22 = dmul i64 %bitcast_ln8_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 806 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 807 [1/1] (0.00ns)   --->   "%bitcast_ln14_24 = bitcast i64 %m2_load_24" [gemm.c:14]   --->   Operation 807 'bitcast' 'bitcast_ln14_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 808 [5/5] (7.14ns)   --->   "%mult_23 = dmul i64 %bitcast_ln8_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 808 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 809 [1/1] (0.00ns)   --->   "%bitcast_ln14_25 = bitcast i64 %m2_load_25" [gemm.c:14]   --->   Operation 809 'bitcast' 'bitcast_ln14_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 810 [5/5] (7.14ns)   --->   "%mult_24 = dmul i64 %bitcast_ln8_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 810 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 811 [1/2] (2.26ns)   --->   "%m2_load_26 = load i12 %m2_addr_26" [gemm.c:14]   --->   Operation 811 'load' 'm2_load_26' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 812 [1/2] (2.26ns)   --->   "%m2_load_27 = load i12 %m2_addr_27" [gemm.c:14]   --->   Operation 812 'load' 'm2_load_27' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln14_11 = sext i9 %or_ln14_1" [gemm.c:14]   --->   Operation 813 'sext' 'sext_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i11 %sext_ln14_11" [gemm.c:14]   --->   Operation 814 'zext' 'zext_ln14_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 815 [1/1] (0.00ns)   --->   "%m2_addr_28 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_27" [gemm.c:14]   --->   Operation 815 'getelementptr' 'm2_addr_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 816 [2/2] (2.26ns)   --->   "%m2_load_28 = load i12 %m2_addr_28" [gemm.c:14]   --->   Operation 816 'load' 'm2_load_28' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln14_12 = sext i9 %add_ln14" [gemm.c:14]   --->   Operation 817 'sext' 'sext_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln14_28 = zext i11 %sext_ln14_12" [gemm.c:14]   --->   Operation 818 'zext' 'zext_ln14_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 819 [1/1] (0.00ns)   --->   "%m2_addr_29 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_28" [gemm.c:14]   --->   Operation 819 'getelementptr' 'm2_addr_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 820 [2/2] (2.26ns)   --->   "%m2_load_29 = load i12 %m2_addr_29" [gemm.c:14]   --->   Operation 820 'load' 'm2_load_29' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 821 [1/1] (0.00ns)   --->   "%bitcast_ln8_26 = bitcast i64 %m1_load_26" [gemm.c:8]   --->   Operation 821 'bitcast' 'bitcast_ln8_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln8_27 = bitcast i64 %m1_load_27" [gemm.c:8]   --->   Operation 822 'bitcast' 'bitcast_ln8_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 823 [1/2] (2.26ns)   --->   "%m1_load_28 = load i12 %m1_addr_28" [gemm.c:8]   --->   Operation 823 'load' 'm1_load_28' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 824 [1/2] (2.26ns)   --->   "%m1_load_29 = load i12 %m1_addr_29" [gemm.c:8]   --->   Operation 824 'load' 'm1_load_29' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 825 [1/1] (0.00ns)   --->   "%or_ln8_29 = or i12 %select_ln8_1, i12 30" [gemm.c:8]   --->   Operation 825 'or' 'or_ln8_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln8_30 = zext i12 %or_ln8_29" [gemm.c:8]   --->   Operation 826 'zext' 'zext_ln8_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 827 [1/1] (0.00ns)   --->   "%m1_addr_30 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_30" [gemm.c:14]   --->   Operation 827 'getelementptr' 'm1_addr_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 828 [2/2] (2.26ns)   --->   "%m1_load_30 = load i12 %m1_addr_30" [gemm.c:8]   --->   Operation 828 'load' 'm1_load_30' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 829 [1/1] (0.00ns)   --->   "%or_ln8_30 = or i12 %select_ln8_1, i12 31" [gemm.c:8]   --->   Operation 829 'or' 'or_ln8_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln8_31 = zext i12 %or_ln8_30" [gemm.c:8]   --->   Operation 830 'zext' 'zext_ln8_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 831 [1/1] (0.00ns)   --->   "%m1_addr_31 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_31" [gemm.c:14]   --->   Operation 831 'getelementptr' 'm1_addr_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 832 [2/2] (2.26ns)   --->   "%m1_load_31 = load i12 %m1_addr_31" [gemm.c:8]   --->   Operation 832 'load' 'm1_load_31' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 833 [2/5] (5.86ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 833 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 834 [1/5] (7.14ns)   --->   "%mult_17 = dmul i64 %bitcast_ln8_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 834 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 835 [1/5] (7.14ns)   --->   "%mult_18 = dmul i64 %bitcast_ln8_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 835 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 836 [2/5] (7.14ns)   --->   "%mult_19 = dmul i64 %bitcast_ln8_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 836 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 837 [2/5] (7.14ns)   --->   "%mult_20 = dmul i64 %bitcast_ln8_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 837 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 838 [3/5] (7.14ns)   --->   "%mult_21 = dmul i64 %bitcast_ln8_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 838 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 839 [3/5] (7.14ns)   --->   "%mult_22 = dmul i64 %bitcast_ln8_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 839 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 840 [4/5] (7.14ns)   --->   "%mult_23 = dmul i64 %bitcast_ln8_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 840 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 841 [4/5] (7.14ns)   --->   "%mult_24 = dmul i64 %bitcast_ln8_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 841 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 842 [1/1] (0.00ns)   --->   "%bitcast_ln14_26 = bitcast i64 %m2_load_26" [gemm.c:14]   --->   Operation 842 'bitcast' 'bitcast_ln14_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 843 [5/5] (7.14ns)   --->   "%mult_25 = dmul i64 %bitcast_ln8_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 843 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 844 [1/1] (0.00ns)   --->   "%bitcast_ln14_27 = bitcast i64 %m2_load_27" [gemm.c:14]   --->   Operation 844 'bitcast' 'bitcast_ln14_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 845 [5/5] (7.14ns)   --->   "%mult_26 = dmul i64 %bitcast_ln8_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 845 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 846 [1/2] (2.26ns)   --->   "%m2_load_28 = load i12 %m2_addr_28" [gemm.c:14]   --->   Operation 846 'load' 'm2_load_28' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 847 [1/2] (2.26ns)   --->   "%m2_load_29 = load i12 %m2_addr_29" [gemm.c:14]   --->   Operation 847 'load' 'm2_load_29' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln14_13 = sext i8 %or_ln14_s" [gemm.c:14]   --->   Operation 848 'sext' 'sext_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln14_29 = zext i11 %sext_ln14_13" [gemm.c:14]   --->   Operation 849 'zext' 'zext_ln14_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 850 [1/1] (0.00ns)   --->   "%m2_addr_30 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_29" [gemm.c:14]   --->   Operation 850 'getelementptr' 'm2_addr_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 851 [2/2] (2.26ns)   --->   "%m2_load_30 = load i12 %m2_addr_30" [gemm.c:14]   --->   Operation 851 'load' 'm2_load_30' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln14_14 = sext i7 %xor_ln14" [gemm.c:14]   --->   Operation 852 'sext' 'sext_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln14_30 = zext i11 %sext_ln14_14" [gemm.c:14]   --->   Operation 853 'zext' 'zext_ln14_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 854 [1/1] (0.00ns)   --->   "%m2_addr_31 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_30" [gemm.c:14]   --->   Operation 854 'getelementptr' 'm2_addr_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 855 [2/2] (2.26ns)   --->   "%m2_load_31 = load i12 %m2_addr_31" [gemm.c:14]   --->   Operation 855 'load' 'm2_load_31' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 7.14>
ST_18 : Operation 856 [1/1] (0.00ns)   --->   "%bitcast_ln8_28 = bitcast i64 %m1_load_28" [gemm.c:8]   --->   Operation 856 'bitcast' 'bitcast_ln8_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln8_29 = bitcast i64 %m1_load_29" [gemm.c:8]   --->   Operation 857 'bitcast' 'bitcast_ln8_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 858 [1/2] (2.26ns)   --->   "%m1_load_30 = load i12 %m1_addr_30" [gemm.c:8]   --->   Operation 858 'load' 'm1_load_30' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 859 [1/2] (2.26ns)   --->   "%m1_load_31 = load i12 %m1_addr_31" [gemm.c:8]   --->   Operation 859 'load' 'm1_load_31' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 860 [1/1] (0.00ns)   --->   "%or_ln8_31 = or i12 %select_ln8_1, i12 32" [gemm.c:8]   --->   Operation 860 'or' 'or_ln8_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln8_32 = zext i12 %or_ln8_31" [gemm.c:8]   --->   Operation 861 'zext' 'zext_ln8_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 862 [1/1] (0.00ns)   --->   "%m1_addr_32 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_32" [gemm.c:14]   --->   Operation 862 'getelementptr' 'm1_addr_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 863 [2/2] (2.26ns)   --->   "%m1_load_32 = load i12 %m1_addr_32" [gemm.c:8]   --->   Operation 863 'load' 'm1_load_32' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 864 [1/1] (0.00ns)   --->   "%or_ln8_32 = or i12 %select_ln8_1, i12 33" [gemm.c:8]   --->   Operation 864 'or' 'or_ln8_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln8_33 = zext i12 %or_ln8_32" [gemm.c:8]   --->   Operation 865 'zext' 'zext_ln8_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 866 [1/1] (0.00ns)   --->   "%m1_addr_33 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_33" [gemm.c:14]   --->   Operation 866 'getelementptr' 'm1_addr_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 867 [2/2] (2.26ns)   --->   "%m1_load_33 = load i12 %m1_addr_33" [gemm.c:8]   --->   Operation 867 'load' 'm1_load_33' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i7 %select_ln8" [gemm.c:9]   --->   Operation 868 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 869 [1/5] (5.86ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 869 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 870 [1/5] (7.14ns)   --->   "%mult_19 = dmul i64 %bitcast_ln8_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 870 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 871 [1/5] (7.14ns)   --->   "%mult_20 = dmul i64 %bitcast_ln8_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 871 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 872 [2/5] (7.14ns)   --->   "%mult_21 = dmul i64 %bitcast_ln8_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 872 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 873 [2/5] (7.14ns)   --->   "%mult_22 = dmul i64 %bitcast_ln8_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 873 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 874 [3/5] (7.14ns)   --->   "%mult_23 = dmul i64 %bitcast_ln8_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 874 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 875 [3/5] (7.14ns)   --->   "%mult_24 = dmul i64 %bitcast_ln8_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 875 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 876 [4/5] (7.14ns)   --->   "%mult_25 = dmul i64 %bitcast_ln8_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 876 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 877 [4/5] (7.14ns)   --->   "%mult_26 = dmul i64 %bitcast_ln8_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 877 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 878 [1/1] (0.00ns)   --->   "%bitcast_ln14_28 = bitcast i64 %m2_load_28" [gemm.c:14]   --->   Operation 878 'bitcast' 'bitcast_ln14_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 879 [5/5] (7.14ns)   --->   "%mult_27 = dmul i64 %bitcast_ln8_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 879 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 880 [1/1] (0.00ns)   --->   "%bitcast_ln14_29 = bitcast i64 %m2_load_29" [gemm.c:14]   --->   Operation 880 'bitcast' 'bitcast_ln14_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 881 [5/5] (7.14ns)   --->   "%mult_28 = dmul i64 %bitcast_ln8_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 881 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 882 [1/2] (2.26ns)   --->   "%m2_load_30 = load i12 %m2_addr_30" [gemm.c:14]   --->   Operation 882 'load' 'm2_load_30' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 883 [1/2] (2.26ns)   --->   "%m2_load_31 = load i12 %m2_addr_31" [gemm.c:14]   --->   Operation 883 'load' 'm2_load_31' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 884 [1/1] (0.00ns)   --->   "%or_ln14_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 16, i7 %select_ln8" [gemm.c:14]   --->   Operation 884 'bitconcatenate' 'or_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln14_31 = zext i12 %or_ln14_8" [gemm.c:14]   --->   Operation 885 'zext' 'zext_ln14_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 886 [1/1] (0.00ns)   --->   "%m2_addr_32 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_31" [gemm.c:14]   --->   Operation 886 'getelementptr' 'm2_addr_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 887 [2/2] (2.26ns)   --->   "%m2_load_32 = load i12 %m2_addr_32" [gemm.c:14]   --->   Operation 887 'load' 'm2_load_32' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 888 [1/1] (1.33ns)   --->   "%add_ln14_7 = add i12 %zext_ln9_1, i12 2112" [gemm.c:14]   --->   Operation 888 'add' 'add_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln14_32 = zext i12 %add_ln14_7" [gemm.c:14]   --->   Operation 889 'zext' 'zext_ln14_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 890 [1/1] (0.00ns)   --->   "%m2_addr_33 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_32" [gemm.c:14]   --->   Operation 890 'getelementptr' 'm2_addr_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 891 [2/2] (2.26ns)   --->   "%m2_load_33 = load i12 %m2_addr_33" [gemm.c:14]   --->   Operation 891 'load' 'm2_load_33' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 7.14>
ST_19 : Operation 892 [1/1] (0.00ns)   --->   "%bitcast_ln8_30 = bitcast i64 %m1_load_30" [gemm.c:8]   --->   Operation 892 'bitcast' 'bitcast_ln8_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 893 [1/1] (0.00ns)   --->   "%bitcast_ln8_31 = bitcast i64 %m1_load_31" [gemm.c:8]   --->   Operation 893 'bitcast' 'bitcast_ln8_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 894 [1/2] (2.26ns)   --->   "%m1_load_32 = load i12 %m1_addr_32" [gemm.c:8]   --->   Operation 894 'load' 'm1_load_32' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 895 [1/2] (2.26ns)   --->   "%m1_load_33 = load i12 %m1_addr_33" [gemm.c:8]   --->   Operation 895 'load' 'm1_load_33' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 896 [1/1] (0.00ns)   --->   "%or_ln8_33 = or i12 %select_ln8_1, i12 34" [gemm.c:8]   --->   Operation 896 'or' 'or_ln8_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln8_34 = zext i12 %or_ln8_33" [gemm.c:8]   --->   Operation 897 'zext' 'zext_ln8_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 898 [1/1] (0.00ns)   --->   "%m1_addr_34 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_34" [gemm.c:14]   --->   Operation 898 'getelementptr' 'm1_addr_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 899 [2/2] (2.26ns)   --->   "%m1_load_34 = load i12 %m1_addr_34" [gemm.c:8]   --->   Operation 899 'load' 'm1_load_34' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 900 [1/1] (0.00ns)   --->   "%or_ln8_34 = or i12 %select_ln8_1, i12 35" [gemm.c:8]   --->   Operation 900 'or' 'or_ln8_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln8_35 = zext i12 %or_ln8_34" [gemm.c:8]   --->   Operation 901 'zext' 'zext_ln8_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 902 [1/1] (0.00ns)   --->   "%m1_addr_35 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_35" [gemm.c:14]   --->   Operation 902 'getelementptr' 'm1_addr_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 903 [2/2] (2.26ns)   --->   "%m1_load_35 = load i12 %m1_addr_35" [gemm.c:8]   --->   Operation 903 'load' 'm1_load_35' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 904 [5/5] (5.86ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 904 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 905 [1/5] (7.14ns)   --->   "%mult_21 = dmul i64 %bitcast_ln8_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 905 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 906 [1/5] (7.14ns)   --->   "%mult_22 = dmul i64 %bitcast_ln8_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 906 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 907 [2/5] (7.14ns)   --->   "%mult_23 = dmul i64 %bitcast_ln8_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 907 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 908 [2/5] (7.14ns)   --->   "%mult_24 = dmul i64 %bitcast_ln8_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 908 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 909 [3/5] (7.14ns)   --->   "%mult_25 = dmul i64 %bitcast_ln8_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 909 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 910 [3/5] (7.14ns)   --->   "%mult_26 = dmul i64 %bitcast_ln8_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 910 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 911 [4/5] (7.14ns)   --->   "%mult_27 = dmul i64 %bitcast_ln8_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 911 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 912 [4/5] (7.14ns)   --->   "%mult_28 = dmul i64 %bitcast_ln8_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 912 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 913 [1/1] (0.00ns)   --->   "%bitcast_ln14_30 = bitcast i64 %m2_load_30" [gemm.c:14]   --->   Operation 913 'bitcast' 'bitcast_ln14_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 914 [5/5] (7.14ns)   --->   "%mult_29 = dmul i64 %bitcast_ln8_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 914 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln14_31 = bitcast i64 %m2_load_31" [gemm.c:14]   --->   Operation 915 'bitcast' 'bitcast_ln14_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 916 [5/5] (7.14ns)   --->   "%mult_30 = dmul i64 %bitcast_ln8_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 916 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 917 [1/2] (2.26ns)   --->   "%m2_load_32 = load i12 %m2_addr_32" [gemm.c:14]   --->   Operation 917 'load' 'm2_load_32' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 918 [1/2] (2.26ns)   --->   "%m2_load_33 = load i12 %m2_addr_33" [gemm.c:14]   --->   Operation 918 'load' 'm2_load_33' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 919 [1/1] (0.00ns)   --->   "%or_ln14_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %select_ln8" [gemm.c:14]   --->   Operation 919 'bitconcatenate' 'or_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln14_33 = zext i12 %or_ln14_9" [gemm.c:14]   --->   Operation 920 'zext' 'zext_ln14_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 921 [1/1] (0.00ns)   --->   "%m2_addr_34 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_33" [gemm.c:14]   --->   Operation 921 'getelementptr' 'm2_addr_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 922 [2/2] (2.26ns)   --->   "%m2_load_34 = load i12 %m2_addr_34" [gemm.c:14]   --->   Operation 922 'load' 'm2_load_34' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 923 [1/1] (1.33ns)   --->   "%add_ln14_8 = add i12 %zext_ln9_1, i12 2240" [gemm.c:14]   --->   Operation 923 'add' 'add_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln14_34 = zext i12 %add_ln14_8" [gemm.c:14]   --->   Operation 924 'zext' 'zext_ln14_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 925 [1/1] (0.00ns)   --->   "%m2_addr_35 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_34" [gemm.c:14]   --->   Operation 925 'getelementptr' 'm2_addr_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 926 [2/2] (2.26ns)   --->   "%m2_load_35 = load i12 %m2_addr_35" [gemm.c:14]   --->   Operation 926 'load' 'm2_load_35' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 7.14>
ST_20 : Operation 927 [1/1] (0.00ns)   --->   "%bitcast_ln8_32 = bitcast i64 %m1_load_32" [gemm.c:8]   --->   Operation 927 'bitcast' 'bitcast_ln8_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 928 [1/1] (0.00ns)   --->   "%bitcast_ln8_33 = bitcast i64 %m1_load_33" [gemm.c:8]   --->   Operation 928 'bitcast' 'bitcast_ln8_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 929 [1/2] (2.26ns)   --->   "%m1_load_34 = load i12 %m1_addr_34" [gemm.c:8]   --->   Operation 929 'load' 'm1_load_34' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 930 [1/2] (2.26ns)   --->   "%m1_load_35 = load i12 %m1_addr_35" [gemm.c:8]   --->   Operation 930 'load' 'm1_load_35' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 931 [1/1] (0.00ns)   --->   "%or_ln8_35 = or i12 %select_ln8_1, i12 36" [gemm.c:8]   --->   Operation 931 'or' 'or_ln8_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln8_36 = zext i12 %or_ln8_35" [gemm.c:8]   --->   Operation 932 'zext' 'zext_ln8_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 933 [1/1] (0.00ns)   --->   "%m1_addr_36 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_36" [gemm.c:14]   --->   Operation 933 'getelementptr' 'm1_addr_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 934 [2/2] (2.26ns)   --->   "%m1_load_36 = load i12 %m1_addr_36" [gemm.c:8]   --->   Operation 934 'load' 'm1_load_36' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 935 [1/1] (0.00ns)   --->   "%or_ln8_36 = or i12 %select_ln8_1, i12 37" [gemm.c:8]   --->   Operation 935 'or' 'or_ln8_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln8_37 = zext i12 %or_ln8_36" [gemm.c:8]   --->   Operation 936 'zext' 'zext_ln8_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 937 [1/1] (0.00ns)   --->   "%m1_addr_37 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_37" [gemm.c:14]   --->   Operation 937 'getelementptr' 'm1_addr_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 938 [2/2] (2.26ns)   --->   "%m1_load_37 = load i12 %m1_addr_37" [gemm.c:8]   --->   Operation 938 'load' 'm1_load_37' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 939 [4/5] (5.86ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 939 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 940 [1/5] (7.14ns)   --->   "%mult_23 = dmul i64 %bitcast_ln8_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 940 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 941 [1/5] (7.14ns)   --->   "%mult_24 = dmul i64 %bitcast_ln8_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 941 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 942 [2/5] (7.14ns)   --->   "%mult_25 = dmul i64 %bitcast_ln8_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 942 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 943 [2/5] (7.14ns)   --->   "%mult_26 = dmul i64 %bitcast_ln8_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 943 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 944 [3/5] (7.14ns)   --->   "%mult_27 = dmul i64 %bitcast_ln8_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 944 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 945 [3/5] (7.14ns)   --->   "%mult_28 = dmul i64 %bitcast_ln8_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 945 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 946 [4/5] (7.14ns)   --->   "%mult_29 = dmul i64 %bitcast_ln8_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 946 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 947 [4/5] (7.14ns)   --->   "%mult_30 = dmul i64 %bitcast_ln8_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 947 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln14_32 = bitcast i64 %m2_load_32" [gemm.c:14]   --->   Operation 948 'bitcast' 'bitcast_ln14_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 949 [5/5] (7.14ns)   --->   "%mult_31 = dmul i64 %bitcast_ln8_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 949 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 950 [1/1] (0.00ns)   --->   "%bitcast_ln14_33 = bitcast i64 %m2_load_33" [gemm.c:14]   --->   Operation 950 'bitcast' 'bitcast_ln14_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 951 [5/5] (7.14ns)   --->   "%mult_32 = dmul i64 %bitcast_ln8_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 951 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 952 [1/2] (2.26ns)   --->   "%m2_load_34 = load i12 %m2_addr_34" [gemm.c:14]   --->   Operation 952 'load' 'm2_load_34' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 953 [1/2] (2.26ns)   --->   "%m2_load_35 = load i12 %m2_addr_35" [gemm.c:14]   --->   Operation 953 'load' 'm2_load_35' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 954 [1/1] (0.00ns)   --->   "%or_ln14_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 18, i7 %select_ln8" [gemm.c:14]   --->   Operation 954 'bitconcatenate' 'or_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln14_35 = zext i12 %or_ln14_10" [gemm.c:14]   --->   Operation 955 'zext' 'zext_ln14_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 956 [1/1] (0.00ns)   --->   "%m2_addr_36 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_35" [gemm.c:14]   --->   Operation 956 'getelementptr' 'm2_addr_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 957 [2/2] (2.26ns)   --->   "%m2_load_36 = load i12 %m2_addr_36" [gemm.c:14]   --->   Operation 957 'load' 'm2_load_36' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 958 [1/1] (1.33ns)   --->   "%add_ln14_9 = add i12 %zext_ln9_1, i12 2368" [gemm.c:14]   --->   Operation 958 'add' 'add_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln14_36 = zext i12 %add_ln14_9" [gemm.c:14]   --->   Operation 959 'zext' 'zext_ln14_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 960 [1/1] (0.00ns)   --->   "%m2_addr_37 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_36" [gemm.c:14]   --->   Operation 960 'getelementptr' 'm2_addr_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 961 [2/2] (2.26ns)   --->   "%m2_load_37 = load i12 %m2_addr_37" [gemm.c:14]   --->   Operation 961 'load' 'm2_load_37' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 7.14>
ST_21 : Operation 962 [1/1] (0.00ns)   --->   "%bitcast_ln8_34 = bitcast i64 %m1_load_34" [gemm.c:8]   --->   Operation 962 'bitcast' 'bitcast_ln8_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln8_35 = bitcast i64 %m1_load_35" [gemm.c:8]   --->   Operation 963 'bitcast' 'bitcast_ln8_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 964 [1/2] (2.26ns)   --->   "%m1_load_36 = load i12 %m1_addr_36" [gemm.c:8]   --->   Operation 964 'load' 'm1_load_36' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 965 [1/2] (2.26ns)   --->   "%m1_load_37 = load i12 %m1_addr_37" [gemm.c:8]   --->   Operation 965 'load' 'm1_load_37' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 966 [1/1] (0.00ns)   --->   "%or_ln8_37 = or i12 %select_ln8_1, i12 38" [gemm.c:8]   --->   Operation 966 'or' 'or_ln8_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln8_38 = zext i12 %or_ln8_37" [gemm.c:8]   --->   Operation 967 'zext' 'zext_ln8_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 968 [1/1] (0.00ns)   --->   "%m1_addr_38 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_38" [gemm.c:14]   --->   Operation 968 'getelementptr' 'm1_addr_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 969 [2/2] (2.26ns)   --->   "%m1_load_38 = load i12 %m1_addr_38" [gemm.c:8]   --->   Operation 969 'load' 'm1_load_38' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 970 [1/1] (0.00ns)   --->   "%or_ln8_38 = or i12 %select_ln8_1, i12 39" [gemm.c:8]   --->   Operation 970 'or' 'or_ln8_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln8_39 = zext i12 %or_ln8_38" [gemm.c:8]   --->   Operation 971 'zext' 'zext_ln8_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 972 [1/1] (0.00ns)   --->   "%m1_addr_39 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_39" [gemm.c:14]   --->   Operation 972 'getelementptr' 'm1_addr_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 973 [2/2] (2.26ns)   --->   "%m1_load_39 = load i12 %m1_addr_39" [gemm.c:8]   --->   Operation 973 'load' 'm1_load_39' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 974 [3/5] (5.86ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 974 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 975 [1/5] (7.14ns)   --->   "%mult_25 = dmul i64 %bitcast_ln8_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 975 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 976 [1/5] (7.14ns)   --->   "%mult_26 = dmul i64 %bitcast_ln8_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 976 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 977 [2/5] (7.14ns)   --->   "%mult_27 = dmul i64 %bitcast_ln8_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 977 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 978 [2/5] (7.14ns)   --->   "%mult_28 = dmul i64 %bitcast_ln8_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 978 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 979 [3/5] (7.14ns)   --->   "%mult_29 = dmul i64 %bitcast_ln8_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 979 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 980 [3/5] (7.14ns)   --->   "%mult_30 = dmul i64 %bitcast_ln8_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 980 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 981 [4/5] (7.14ns)   --->   "%mult_31 = dmul i64 %bitcast_ln8_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 981 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 982 [4/5] (7.14ns)   --->   "%mult_32 = dmul i64 %bitcast_ln8_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 982 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 983 [1/1] (0.00ns)   --->   "%bitcast_ln14_34 = bitcast i64 %m2_load_34" [gemm.c:14]   --->   Operation 983 'bitcast' 'bitcast_ln14_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 984 [5/5] (7.14ns)   --->   "%mult_33 = dmul i64 %bitcast_ln8_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 984 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 985 [1/1] (0.00ns)   --->   "%bitcast_ln14_35 = bitcast i64 %m2_load_35" [gemm.c:14]   --->   Operation 985 'bitcast' 'bitcast_ln14_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 986 [5/5] (7.14ns)   --->   "%mult_34 = dmul i64 %bitcast_ln8_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 986 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 987 [1/2] (2.26ns)   --->   "%m2_load_36 = load i12 %m2_addr_36" [gemm.c:14]   --->   Operation 987 'load' 'm2_load_36' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 988 [1/2] (2.26ns)   --->   "%m2_load_37 = load i12 %m2_addr_37" [gemm.c:14]   --->   Operation 988 'load' 'm2_load_37' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 989 [1/1] (0.00ns)   --->   "%or_ln14_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 19, i7 %select_ln8" [gemm.c:14]   --->   Operation 989 'bitconcatenate' 'or_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln14_37 = zext i12 %or_ln14_11" [gemm.c:14]   --->   Operation 990 'zext' 'zext_ln14_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 991 [1/1] (0.00ns)   --->   "%m2_addr_38 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_37" [gemm.c:14]   --->   Operation 991 'getelementptr' 'm2_addr_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 992 [2/2] (2.26ns)   --->   "%m2_load_38 = load i12 %m2_addr_38" [gemm.c:14]   --->   Operation 992 'load' 'm2_load_38' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 993 [1/1] (1.33ns)   --->   "%add_ln14_10 = add i12 %zext_ln9_1, i12 2496" [gemm.c:14]   --->   Operation 993 'add' 'add_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln14_38 = zext i12 %add_ln14_10" [gemm.c:14]   --->   Operation 994 'zext' 'zext_ln14_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 995 [1/1] (0.00ns)   --->   "%m2_addr_39 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_38" [gemm.c:14]   --->   Operation 995 'getelementptr' 'm2_addr_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 996 [2/2] (2.26ns)   --->   "%m2_load_39 = load i12 %m2_addr_39" [gemm.c:14]   --->   Operation 996 'load' 'm2_load_39' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 7.14>
ST_22 : Operation 997 [1/1] (0.00ns)   --->   "%bitcast_ln8_36 = bitcast i64 %m1_load_36" [gemm.c:8]   --->   Operation 997 'bitcast' 'bitcast_ln8_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 998 [1/1] (0.00ns)   --->   "%bitcast_ln8_37 = bitcast i64 %m1_load_37" [gemm.c:8]   --->   Operation 998 'bitcast' 'bitcast_ln8_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 999 [1/2] (2.26ns)   --->   "%m1_load_38 = load i12 %m1_addr_38" [gemm.c:8]   --->   Operation 999 'load' 'm1_load_38' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1000 [1/2] (2.26ns)   --->   "%m1_load_39 = load i12 %m1_addr_39" [gemm.c:8]   --->   Operation 1000 'load' 'm1_load_39' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1001 [1/1] (0.00ns)   --->   "%or_ln8_39 = or i12 %select_ln8_1, i12 40" [gemm.c:8]   --->   Operation 1001 'or' 'or_ln8_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln8_40 = zext i12 %or_ln8_39" [gemm.c:8]   --->   Operation 1002 'zext' 'zext_ln8_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1003 [1/1] (0.00ns)   --->   "%m1_addr_40 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_40" [gemm.c:14]   --->   Operation 1003 'getelementptr' 'm1_addr_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1004 [2/2] (2.26ns)   --->   "%m1_load_40 = load i12 %m1_addr_40" [gemm.c:8]   --->   Operation 1004 'load' 'm1_load_40' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1005 [1/1] (0.00ns)   --->   "%or_ln8_40 = or i12 %select_ln8_1, i12 41" [gemm.c:8]   --->   Operation 1005 'or' 'or_ln8_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln8_41 = zext i12 %or_ln8_40" [gemm.c:8]   --->   Operation 1006 'zext' 'zext_ln8_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1007 [1/1] (0.00ns)   --->   "%m1_addr_41 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_41" [gemm.c:14]   --->   Operation 1007 'getelementptr' 'm1_addr_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1008 [2/2] (2.26ns)   --->   "%m1_load_41 = load i12 %m1_addr_41" [gemm.c:8]   --->   Operation 1008 'load' 'm1_load_41' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1009 [2/5] (5.86ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1009 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1010 [1/5] (7.14ns)   --->   "%mult_27 = dmul i64 %bitcast_ln8_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 1010 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1011 [1/5] (7.14ns)   --->   "%mult_28 = dmul i64 %bitcast_ln8_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 1011 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1012 [2/5] (7.14ns)   --->   "%mult_29 = dmul i64 %bitcast_ln8_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 1012 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1013 [2/5] (7.14ns)   --->   "%mult_30 = dmul i64 %bitcast_ln8_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 1013 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1014 [3/5] (7.14ns)   --->   "%mult_31 = dmul i64 %bitcast_ln8_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1014 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1015 [3/5] (7.14ns)   --->   "%mult_32 = dmul i64 %bitcast_ln8_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 1015 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1016 [4/5] (7.14ns)   --->   "%mult_33 = dmul i64 %bitcast_ln8_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1016 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1017 [4/5] (7.14ns)   --->   "%mult_34 = dmul i64 %bitcast_ln8_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1017 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1018 [1/1] (0.00ns)   --->   "%bitcast_ln14_36 = bitcast i64 %m2_load_36" [gemm.c:14]   --->   Operation 1018 'bitcast' 'bitcast_ln14_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1019 [5/5] (7.14ns)   --->   "%mult_35 = dmul i64 %bitcast_ln8_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1019 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1020 [1/1] (0.00ns)   --->   "%bitcast_ln14_37 = bitcast i64 %m2_load_37" [gemm.c:14]   --->   Operation 1020 'bitcast' 'bitcast_ln14_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1021 [5/5] (7.14ns)   --->   "%mult_36 = dmul i64 %bitcast_ln8_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1021 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1022 [1/2] (2.26ns)   --->   "%m2_load_38 = load i12 %m2_addr_38" [gemm.c:14]   --->   Operation 1022 'load' 'm2_load_38' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1023 [1/2] (2.26ns)   --->   "%m2_load_39 = load i12 %m2_addr_39" [gemm.c:14]   --->   Operation 1023 'load' 'm2_load_39' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1024 [1/1] (0.00ns)   --->   "%or_ln14_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 20, i7 %select_ln8" [gemm.c:14]   --->   Operation 1024 'bitconcatenate' 'or_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln14_39 = zext i12 %or_ln14_12" [gemm.c:14]   --->   Operation 1025 'zext' 'zext_ln14_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1026 [1/1] (0.00ns)   --->   "%m2_addr_40 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_39" [gemm.c:14]   --->   Operation 1026 'getelementptr' 'm2_addr_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1027 [2/2] (2.26ns)   --->   "%m2_load_40 = load i12 %m2_addr_40" [gemm.c:14]   --->   Operation 1027 'load' 'm2_load_40' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1028 [1/1] (1.33ns)   --->   "%add_ln14_11 = add i12 %zext_ln9_1, i12 2624" [gemm.c:14]   --->   Operation 1028 'add' 'add_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln14_40 = zext i12 %add_ln14_11" [gemm.c:14]   --->   Operation 1029 'zext' 'zext_ln14_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1030 [1/1] (0.00ns)   --->   "%m2_addr_41 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_40" [gemm.c:14]   --->   Operation 1030 'getelementptr' 'm2_addr_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1031 [2/2] (2.26ns)   --->   "%m2_load_41 = load i12 %m2_addr_41" [gemm.c:14]   --->   Operation 1031 'load' 'm2_load_41' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 7.14>
ST_23 : Operation 1032 [1/1] (0.00ns)   --->   "%bitcast_ln8_38 = bitcast i64 %m1_load_38" [gemm.c:8]   --->   Operation 1032 'bitcast' 'bitcast_ln8_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1033 [1/1] (0.00ns)   --->   "%bitcast_ln8_39 = bitcast i64 %m1_load_39" [gemm.c:8]   --->   Operation 1033 'bitcast' 'bitcast_ln8_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1034 [1/2] (2.26ns)   --->   "%m1_load_40 = load i12 %m1_addr_40" [gemm.c:8]   --->   Operation 1034 'load' 'm1_load_40' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1035 [1/2] (2.26ns)   --->   "%m1_load_41 = load i12 %m1_addr_41" [gemm.c:8]   --->   Operation 1035 'load' 'm1_load_41' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1036 [1/1] (0.00ns)   --->   "%or_ln8_41 = or i12 %select_ln8_1, i12 42" [gemm.c:8]   --->   Operation 1036 'or' 'or_ln8_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln8_42 = zext i12 %or_ln8_41" [gemm.c:8]   --->   Operation 1037 'zext' 'zext_ln8_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1038 [1/1] (0.00ns)   --->   "%m1_addr_42 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_42" [gemm.c:14]   --->   Operation 1038 'getelementptr' 'm1_addr_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1039 [2/2] (2.26ns)   --->   "%m1_load_42 = load i12 %m1_addr_42" [gemm.c:8]   --->   Operation 1039 'load' 'm1_load_42' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1040 [1/1] (0.00ns)   --->   "%or_ln8_42 = or i12 %select_ln8_1, i12 43" [gemm.c:8]   --->   Operation 1040 'or' 'or_ln8_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln8_43 = zext i12 %or_ln8_42" [gemm.c:8]   --->   Operation 1041 'zext' 'zext_ln8_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1042 [1/1] (0.00ns)   --->   "%m1_addr_43 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_43" [gemm.c:14]   --->   Operation 1042 'getelementptr' 'm1_addr_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1043 [2/2] (2.26ns)   --->   "%m1_load_43 = load i12 %m1_addr_43" [gemm.c:8]   --->   Operation 1043 'load' 'm1_load_43' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1044 [1/5] (5.86ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1044 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1045 [1/5] (7.14ns)   --->   "%mult_29 = dmul i64 %bitcast_ln8_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 1045 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1046 [1/5] (7.14ns)   --->   "%mult_30 = dmul i64 %bitcast_ln8_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 1046 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1047 [2/5] (7.14ns)   --->   "%mult_31 = dmul i64 %bitcast_ln8_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1047 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1048 [2/5] (7.14ns)   --->   "%mult_32 = dmul i64 %bitcast_ln8_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 1048 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1049 [3/5] (7.14ns)   --->   "%mult_33 = dmul i64 %bitcast_ln8_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1049 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1050 [3/5] (7.14ns)   --->   "%mult_34 = dmul i64 %bitcast_ln8_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1050 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1051 [4/5] (7.14ns)   --->   "%mult_35 = dmul i64 %bitcast_ln8_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1051 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1052 [4/5] (7.14ns)   --->   "%mult_36 = dmul i64 %bitcast_ln8_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1052 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln14_38 = bitcast i64 %m2_load_38" [gemm.c:14]   --->   Operation 1053 'bitcast' 'bitcast_ln14_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1054 [5/5] (7.14ns)   --->   "%mult_37 = dmul i64 %bitcast_ln8_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1054 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1055 [1/1] (0.00ns)   --->   "%bitcast_ln14_39 = bitcast i64 %m2_load_39" [gemm.c:14]   --->   Operation 1055 'bitcast' 'bitcast_ln14_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1056 [5/5] (7.14ns)   --->   "%mult_38 = dmul i64 %bitcast_ln8_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1056 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1057 [1/2] (2.26ns)   --->   "%m2_load_40 = load i12 %m2_addr_40" [gemm.c:14]   --->   Operation 1057 'load' 'm2_load_40' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1058 [1/2] (2.26ns)   --->   "%m2_load_41 = load i12 %m2_addr_41" [gemm.c:14]   --->   Operation 1058 'load' 'm2_load_41' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1059 [1/1] (0.00ns)   --->   "%or_ln14_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 21, i7 %select_ln8" [gemm.c:14]   --->   Operation 1059 'bitconcatenate' 'or_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln14_41 = zext i12 %or_ln14_13" [gemm.c:14]   --->   Operation 1060 'zext' 'zext_ln14_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1061 [1/1] (0.00ns)   --->   "%m2_addr_42 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_41" [gemm.c:14]   --->   Operation 1061 'getelementptr' 'm2_addr_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1062 [2/2] (2.26ns)   --->   "%m2_load_42 = load i12 %m2_addr_42" [gemm.c:14]   --->   Operation 1062 'load' 'm2_load_42' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1063 [1/1] (1.33ns)   --->   "%add_ln14_12 = add i12 %zext_ln9_1, i12 2752" [gemm.c:14]   --->   Operation 1063 'add' 'add_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln14_42 = zext i12 %add_ln14_12" [gemm.c:14]   --->   Operation 1064 'zext' 'zext_ln14_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1065 [1/1] (0.00ns)   --->   "%m2_addr_43 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_42" [gemm.c:14]   --->   Operation 1065 'getelementptr' 'm2_addr_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1066 [2/2] (2.26ns)   --->   "%m2_load_43 = load i12 %m2_addr_43" [gemm.c:14]   --->   Operation 1066 'load' 'm2_load_43' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 1067 [1/1] (0.00ns)   --->   "%bitcast_ln8_40 = bitcast i64 %m1_load_40" [gemm.c:8]   --->   Operation 1067 'bitcast' 'bitcast_ln8_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1068 [1/1] (0.00ns)   --->   "%bitcast_ln8_41 = bitcast i64 %m1_load_41" [gemm.c:8]   --->   Operation 1068 'bitcast' 'bitcast_ln8_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1069 [1/2] (2.26ns)   --->   "%m1_load_42 = load i12 %m1_addr_42" [gemm.c:8]   --->   Operation 1069 'load' 'm1_load_42' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1070 [1/2] (2.26ns)   --->   "%m1_load_43 = load i12 %m1_addr_43" [gemm.c:8]   --->   Operation 1070 'load' 'm1_load_43' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1071 [1/1] (0.00ns)   --->   "%or_ln8_43 = or i12 %select_ln8_1, i12 44" [gemm.c:8]   --->   Operation 1071 'or' 'or_ln8_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln8_44 = zext i12 %or_ln8_43" [gemm.c:8]   --->   Operation 1072 'zext' 'zext_ln8_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1073 [1/1] (0.00ns)   --->   "%m1_addr_44 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_44" [gemm.c:14]   --->   Operation 1073 'getelementptr' 'm1_addr_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1074 [2/2] (2.26ns)   --->   "%m1_load_44 = load i12 %m1_addr_44" [gemm.c:8]   --->   Operation 1074 'load' 'm1_load_44' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1075 [1/1] (0.00ns)   --->   "%or_ln8_44 = or i12 %select_ln8_1, i12 45" [gemm.c:8]   --->   Operation 1075 'or' 'or_ln8_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln8_45 = zext i12 %or_ln8_44" [gemm.c:8]   --->   Operation 1076 'zext' 'zext_ln8_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1077 [1/1] (0.00ns)   --->   "%m1_addr_45 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_45" [gemm.c:14]   --->   Operation 1077 'getelementptr' 'm1_addr_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1078 [2/2] (2.26ns)   --->   "%m1_load_45 = load i12 %m1_addr_45" [gemm.c:8]   --->   Operation 1078 'load' 'm1_load_45' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1079 [5/5] (5.86ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1079 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1080 [1/5] (7.14ns)   --->   "%mult_31 = dmul i64 %bitcast_ln8_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1080 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1081 [1/5] (7.14ns)   --->   "%mult_32 = dmul i64 %bitcast_ln8_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 1081 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1082 [2/5] (7.14ns)   --->   "%mult_33 = dmul i64 %bitcast_ln8_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1082 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1083 [2/5] (7.14ns)   --->   "%mult_34 = dmul i64 %bitcast_ln8_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1083 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1084 [3/5] (7.14ns)   --->   "%mult_35 = dmul i64 %bitcast_ln8_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1084 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1085 [3/5] (7.14ns)   --->   "%mult_36 = dmul i64 %bitcast_ln8_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1085 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1086 [4/5] (7.14ns)   --->   "%mult_37 = dmul i64 %bitcast_ln8_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1086 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1087 [4/5] (7.14ns)   --->   "%mult_38 = dmul i64 %bitcast_ln8_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1087 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln14_40 = bitcast i64 %m2_load_40" [gemm.c:14]   --->   Operation 1088 'bitcast' 'bitcast_ln14_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1089 [5/5] (7.14ns)   --->   "%mult_39 = dmul i64 %bitcast_ln8_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1089 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1090 [1/1] (0.00ns)   --->   "%bitcast_ln14_41 = bitcast i64 %m2_load_41" [gemm.c:14]   --->   Operation 1090 'bitcast' 'bitcast_ln14_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1091 [5/5] (7.14ns)   --->   "%mult_40 = dmul i64 %bitcast_ln8_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1091 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1092 [1/2] (2.26ns)   --->   "%m2_load_42 = load i12 %m2_addr_42" [gemm.c:14]   --->   Operation 1092 'load' 'm2_load_42' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1093 [1/2] (2.26ns)   --->   "%m2_load_43 = load i12 %m2_addr_43" [gemm.c:14]   --->   Operation 1093 'load' 'm2_load_43' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1094 [1/1] (0.00ns)   --->   "%or_ln14_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 22, i7 %select_ln8" [gemm.c:14]   --->   Operation 1094 'bitconcatenate' 'or_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln14_43 = zext i12 %or_ln14_14" [gemm.c:14]   --->   Operation 1095 'zext' 'zext_ln14_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1096 [1/1] (0.00ns)   --->   "%m2_addr_44 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_43" [gemm.c:14]   --->   Operation 1096 'getelementptr' 'm2_addr_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1097 [2/2] (2.26ns)   --->   "%m2_load_44 = load i12 %m2_addr_44" [gemm.c:14]   --->   Operation 1097 'load' 'm2_load_44' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1098 [1/1] (1.33ns)   --->   "%add_ln14_13 = add i12 %zext_ln9_1, i12 2880" [gemm.c:14]   --->   Operation 1098 'add' 'add_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln14_44 = zext i12 %add_ln14_13" [gemm.c:14]   --->   Operation 1099 'zext' 'zext_ln14_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1100 [1/1] (0.00ns)   --->   "%m2_addr_45 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_44" [gemm.c:14]   --->   Operation 1100 'getelementptr' 'm2_addr_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1101 [2/2] (2.26ns)   --->   "%m2_load_45 = load i12 %m2_addr_45" [gemm.c:14]   --->   Operation 1101 'load' 'm2_load_45' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 7.14>
ST_25 : Operation 1102 [1/1] (0.00ns)   --->   "%bitcast_ln8_42 = bitcast i64 %m1_load_42" [gemm.c:8]   --->   Operation 1102 'bitcast' 'bitcast_ln8_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1103 [1/1] (0.00ns)   --->   "%bitcast_ln8_43 = bitcast i64 %m1_load_43" [gemm.c:8]   --->   Operation 1103 'bitcast' 'bitcast_ln8_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1104 [1/2] (2.26ns)   --->   "%m1_load_44 = load i12 %m1_addr_44" [gemm.c:8]   --->   Operation 1104 'load' 'm1_load_44' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1105 [1/2] (2.26ns)   --->   "%m1_load_45 = load i12 %m1_addr_45" [gemm.c:8]   --->   Operation 1105 'load' 'm1_load_45' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1106 [1/1] (0.00ns)   --->   "%or_ln8_45 = or i12 %select_ln8_1, i12 46" [gemm.c:8]   --->   Operation 1106 'or' 'or_ln8_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln8_46 = zext i12 %or_ln8_45" [gemm.c:8]   --->   Operation 1107 'zext' 'zext_ln8_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1108 [1/1] (0.00ns)   --->   "%m1_addr_46 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_46" [gemm.c:14]   --->   Operation 1108 'getelementptr' 'm1_addr_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1109 [2/2] (2.26ns)   --->   "%m1_load_46 = load i12 %m1_addr_46" [gemm.c:8]   --->   Operation 1109 'load' 'm1_load_46' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1110 [1/1] (0.00ns)   --->   "%or_ln8_46 = or i12 %select_ln8_1, i12 47" [gemm.c:8]   --->   Operation 1110 'or' 'or_ln8_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln8_47 = zext i12 %or_ln8_46" [gemm.c:8]   --->   Operation 1111 'zext' 'zext_ln8_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1112 [1/1] (0.00ns)   --->   "%m1_addr_47 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_47" [gemm.c:14]   --->   Operation 1112 'getelementptr' 'm1_addr_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1113 [2/2] (2.26ns)   --->   "%m1_load_47 = load i12 %m1_addr_47" [gemm.c:8]   --->   Operation 1113 'load' 'm1_load_47' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1114 [4/5] (5.86ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1114 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1115 [1/5] (7.14ns)   --->   "%mult_33 = dmul i64 %bitcast_ln8_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1115 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1116 [1/5] (7.14ns)   --->   "%mult_34 = dmul i64 %bitcast_ln8_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1116 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1117 [2/5] (7.14ns)   --->   "%mult_35 = dmul i64 %bitcast_ln8_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1117 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1118 [2/5] (7.14ns)   --->   "%mult_36 = dmul i64 %bitcast_ln8_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1118 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1119 [3/5] (7.14ns)   --->   "%mult_37 = dmul i64 %bitcast_ln8_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1119 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1120 [3/5] (7.14ns)   --->   "%mult_38 = dmul i64 %bitcast_ln8_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1120 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1121 [4/5] (7.14ns)   --->   "%mult_39 = dmul i64 %bitcast_ln8_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1121 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1122 [4/5] (7.14ns)   --->   "%mult_40 = dmul i64 %bitcast_ln8_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1122 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1123 [1/1] (0.00ns)   --->   "%bitcast_ln14_42 = bitcast i64 %m2_load_42" [gemm.c:14]   --->   Operation 1123 'bitcast' 'bitcast_ln14_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1124 [5/5] (7.14ns)   --->   "%mult_41 = dmul i64 %bitcast_ln8_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1124 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1125 [1/1] (0.00ns)   --->   "%bitcast_ln14_43 = bitcast i64 %m2_load_43" [gemm.c:14]   --->   Operation 1125 'bitcast' 'bitcast_ln14_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1126 [5/5] (7.14ns)   --->   "%mult_42 = dmul i64 %bitcast_ln8_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1126 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1127 [1/2] (2.26ns)   --->   "%m2_load_44 = load i12 %m2_addr_44" [gemm.c:14]   --->   Operation 1127 'load' 'm2_load_44' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1128 [1/2] (2.26ns)   --->   "%m2_load_45 = load i12 %m2_addr_45" [gemm.c:14]   --->   Operation 1128 'load' 'm2_load_45' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1129 [1/1] (0.00ns)   --->   "%or_ln14_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 23, i7 %select_ln8" [gemm.c:14]   --->   Operation 1129 'bitconcatenate' 'or_ln14_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln14_45 = zext i12 %or_ln14_15" [gemm.c:14]   --->   Operation 1130 'zext' 'zext_ln14_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1131 [1/1] (0.00ns)   --->   "%m2_addr_46 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_45" [gemm.c:14]   --->   Operation 1131 'getelementptr' 'm2_addr_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1132 [2/2] (2.26ns)   --->   "%m2_load_46 = load i12 %m2_addr_46" [gemm.c:14]   --->   Operation 1132 'load' 'm2_load_46' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1133 [1/1] (1.33ns)   --->   "%add_ln14_14 = add i12 %zext_ln9_1, i12 3008" [gemm.c:14]   --->   Operation 1133 'add' 'add_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln14_46 = zext i12 %add_ln14_14" [gemm.c:14]   --->   Operation 1134 'zext' 'zext_ln14_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1135 [1/1] (0.00ns)   --->   "%m2_addr_47 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_46" [gemm.c:14]   --->   Operation 1135 'getelementptr' 'm2_addr_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1136 [2/2] (2.26ns)   --->   "%m2_load_47 = load i12 %m2_addr_47" [gemm.c:14]   --->   Operation 1136 'load' 'm2_load_47' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 7.14>
ST_26 : Operation 1137 [1/1] (0.00ns)   --->   "%bitcast_ln8_44 = bitcast i64 %m1_load_44" [gemm.c:8]   --->   Operation 1137 'bitcast' 'bitcast_ln8_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln8_45 = bitcast i64 %m1_load_45" [gemm.c:8]   --->   Operation 1138 'bitcast' 'bitcast_ln8_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1139 [1/2] (2.26ns)   --->   "%m1_load_46 = load i12 %m1_addr_46" [gemm.c:8]   --->   Operation 1139 'load' 'm1_load_46' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1140 [1/2] (2.26ns)   --->   "%m1_load_47 = load i12 %m1_addr_47" [gemm.c:8]   --->   Operation 1140 'load' 'm1_load_47' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1141 [1/1] (0.00ns)   --->   "%or_ln8_47 = or i12 %select_ln8_1, i12 48" [gemm.c:8]   --->   Operation 1141 'or' 'or_ln8_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln8_48 = zext i12 %or_ln8_47" [gemm.c:8]   --->   Operation 1142 'zext' 'zext_ln8_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1143 [1/1] (0.00ns)   --->   "%m1_addr_48 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_48" [gemm.c:14]   --->   Operation 1143 'getelementptr' 'm1_addr_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1144 [2/2] (2.26ns)   --->   "%m1_load_48 = load i12 %m1_addr_48" [gemm.c:8]   --->   Operation 1144 'load' 'm1_load_48' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1145 [1/1] (0.00ns)   --->   "%or_ln8_48 = or i12 %select_ln8_1, i12 49" [gemm.c:8]   --->   Operation 1145 'or' 'or_ln8_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln8_49 = zext i12 %or_ln8_48" [gemm.c:8]   --->   Operation 1146 'zext' 'zext_ln8_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1147 [1/1] (0.00ns)   --->   "%m1_addr_49 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_49" [gemm.c:14]   --->   Operation 1147 'getelementptr' 'm1_addr_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1148 [2/2] (2.26ns)   --->   "%m1_load_49 = load i12 %m1_addr_49" [gemm.c:8]   --->   Operation 1148 'load' 'm1_load_49' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1149 [3/5] (5.86ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1149 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1150 [1/5] (7.14ns)   --->   "%mult_35 = dmul i64 %bitcast_ln8_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1150 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1151 [1/5] (7.14ns)   --->   "%mult_36 = dmul i64 %bitcast_ln8_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1151 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1152 [2/5] (7.14ns)   --->   "%mult_37 = dmul i64 %bitcast_ln8_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1152 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1153 [2/5] (7.14ns)   --->   "%mult_38 = dmul i64 %bitcast_ln8_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1153 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1154 [3/5] (7.14ns)   --->   "%mult_39 = dmul i64 %bitcast_ln8_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1154 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1155 [3/5] (7.14ns)   --->   "%mult_40 = dmul i64 %bitcast_ln8_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1155 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1156 [4/5] (7.14ns)   --->   "%mult_41 = dmul i64 %bitcast_ln8_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1156 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1157 [4/5] (7.14ns)   --->   "%mult_42 = dmul i64 %bitcast_ln8_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1157 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1158 [1/1] (0.00ns)   --->   "%bitcast_ln14_44 = bitcast i64 %m2_load_44" [gemm.c:14]   --->   Operation 1158 'bitcast' 'bitcast_ln14_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1159 [5/5] (7.14ns)   --->   "%mult_43 = dmul i64 %bitcast_ln8_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1159 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1160 [1/1] (0.00ns)   --->   "%bitcast_ln14_45 = bitcast i64 %m2_load_45" [gemm.c:14]   --->   Operation 1160 'bitcast' 'bitcast_ln14_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1161 [5/5] (7.14ns)   --->   "%mult_44 = dmul i64 %bitcast_ln8_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1161 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1162 [1/2] (2.26ns)   --->   "%m2_load_46 = load i12 %m2_addr_46" [gemm.c:14]   --->   Operation 1162 'load' 'm2_load_46' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1163 [1/2] (2.26ns)   --->   "%m2_load_47 = load i12 %m2_addr_47" [gemm.c:14]   --->   Operation 1163 'load' 'm2_load_47' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln14_15 = sext i11 %or_ln14_4" [gemm.c:14]   --->   Operation 1164 'sext' 'sext_ln14_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln14_47 = zext i12 %sext_ln14_15" [gemm.c:14]   --->   Operation 1165 'zext' 'zext_ln14_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1166 [1/1] (0.00ns)   --->   "%m2_addr_48 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_47" [gemm.c:14]   --->   Operation 1166 'getelementptr' 'm2_addr_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1167 [2/2] (2.26ns)   --->   "%m2_load_48 = load i12 %m2_addr_48" [gemm.c:14]   --->   Operation 1167 'load' 'm2_load_48' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln14_16 = sext i11 %add_ln14_3" [gemm.c:14]   --->   Operation 1168 'sext' 'sext_ln14_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln14_48 = zext i12 %sext_ln14_16" [gemm.c:14]   --->   Operation 1169 'zext' 'zext_ln14_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1170 [1/1] (0.00ns)   --->   "%m2_addr_49 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_48" [gemm.c:14]   --->   Operation 1170 'getelementptr' 'm2_addr_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1171 [2/2] (2.26ns)   --->   "%m2_load_49 = load i12 %m2_addr_49" [gemm.c:14]   --->   Operation 1171 'load' 'm2_load_49' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 1172 [1/1] (0.00ns)   --->   "%bitcast_ln8_46 = bitcast i64 %m1_load_46" [gemm.c:8]   --->   Operation 1172 'bitcast' 'bitcast_ln8_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1173 [1/1] (0.00ns)   --->   "%bitcast_ln8_47 = bitcast i64 %m1_load_47" [gemm.c:8]   --->   Operation 1173 'bitcast' 'bitcast_ln8_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1174 [1/2] (2.26ns)   --->   "%m1_load_48 = load i12 %m1_addr_48" [gemm.c:8]   --->   Operation 1174 'load' 'm1_load_48' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1175 [1/2] (2.26ns)   --->   "%m1_load_49 = load i12 %m1_addr_49" [gemm.c:8]   --->   Operation 1175 'load' 'm1_load_49' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1176 [1/1] (0.00ns)   --->   "%or_ln8_49 = or i12 %select_ln8_1, i12 50" [gemm.c:8]   --->   Operation 1176 'or' 'or_ln8_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln8_50 = zext i12 %or_ln8_49" [gemm.c:8]   --->   Operation 1177 'zext' 'zext_ln8_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1178 [1/1] (0.00ns)   --->   "%m1_addr_50 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_50" [gemm.c:14]   --->   Operation 1178 'getelementptr' 'm1_addr_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1179 [2/2] (2.26ns)   --->   "%m1_load_50 = load i12 %m1_addr_50" [gemm.c:8]   --->   Operation 1179 'load' 'm1_load_50' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1180 [1/1] (0.00ns)   --->   "%or_ln8_50 = or i12 %select_ln8_1, i12 51" [gemm.c:8]   --->   Operation 1180 'or' 'or_ln8_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln8_51 = zext i12 %or_ln8_50" [gemm.c:8]   --->   Operation 1181 'zext' 'zext_ln8_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1182 [1/1] (0.00ns)   --->   "%m1_addr_51 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_51" [gemm.c:14]   --->   Operation 1182 'getelementptr' 'm1_addr_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1183 [2/2] (2.26ns)   --->   "%m1_load_51 = load i12 %m1_addr_51" [gemm.c:8]   --->   Operation 1183 'load' 'm1_load_51' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1184 [2/5] (5.86ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1184 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1185 [1/5] (7.14ns)   --->   "%mult_37 = dmul i64 %bitcast_ln8_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1185 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1186 [1/5] (7.14ns)   --->   "%mult_38 = dmul i64 %bitcast_ln8_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1186 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1187 [2/5] (7.14ns)   --->   "%mult_39 = dmul i64 %bitcast_ln8_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1187 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1188 [2/5] (7.14ns)   --->   "%mult_40 = dmul i64 %bitcast_ln8_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1188 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1189 [3/5] (7.14ns)   --->   "%mult_41 = dmul i64 %bitcast_ln8_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1189 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1190 [3/5] (7.14ns)   --->   "%mult_42 = dmul i64 %bitcast_ln8_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1190 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1191 [4/5] (7.14ns)   --->   "%mult_43 = dmul i64 %bitcast_ln8_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1191 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1192 [4/5] (7.14ns)   --->   "%mult_44 = dmul i64 %bitcast_ln8_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1192 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1193 [1/1] (0.00ns)   --->   "%bitcast_ln14_46 = bitcast i64 %m2_load_46" [gemm.c:14]   --->   Operation 1193 'bitcast' 'bitcast_ln14_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1194 [5/5] (7.14ns)   --->   "%mult_45 = dmul i64 %bitcast_ln8_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1194 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1195 [1/1] (0.00ns)   --->   "%bitcast_ln14_47 = bitcast i64 %m2_load_47" [gemm.c:14]   --->   Operation 1195 'bitcast' 'bitcast_ln14_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1196 [5/5] (7.14ns)   --->   "%mult_46 = dmul i64 %bitcast_ln8_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1196 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1197 [1/2] (2.26ns)   --->   "%m2_load_48 = load i12 %m2_addr_48" [gemm.c:14]   --->   Operation 1197 'load' 'm2_load_48' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1198 [1/2] (2.26ns)   --->   "%m2_load_49 = load i12 %m2_addr_49" [gemm.c:14]   --->   Operation 1198 'load' 'm2_load_49' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln14_17 = sext i11 %or_ln14_5" [gemm.c:14]   --->   Operation 1199 'sext' 'sext_ln14_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln14_49 = zext i12 %sext_ln14_17" [gemm.c:14]   --->   Operation 1200 'zext' 'zext_ln14_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1201 [1/1] (0.00ns)   --->   "%m2_addr_50 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_49" [gemm.c:14]   --->   Operation 1201 'getelementptr' 'm2_addr_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1202 [2/2] (2.26ns)   --->   "%m2_load_50 = load i12 %m2_addr_50" [gemm.c:14]   --->   Operation 1202 'load' 'm2_load_50' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln14_18 = sext i11 %add_ln14_4" [gemm.c:14]   --->   Operation 1203 'sext' 'sext_ln14_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln14_50 = zext i12 %sext_ln14_18" [gemm.c:14]   --->   Operation 1204 'zext' 'zext_ln14_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1205 [1/1] (0.00ns)   --->   "%m2_addr_51 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_50" [gemm.c:14]   --->   Operation 1205 'getelementptr' 'm2_addr_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1206 [2/2] (2.26ns)   --->   "%m2_load_51 = load i12 %m2_addr_51" [gemm.c:14]   --->   Operation 1206 'load' 'm2_load_51' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 1207 [1/1] (0.00ns)   --->   "%bitcast_ln8_48 = bitcast i64 %m1_load_48" [gemm.c:8]   --->   Operation 1207 'bitcast' 'bitcast_ln8_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1208 [1/1] (0.00ns)   --->   "%bitcast_ln8_49 = bitcast i64 %m1_load_49" [gemm.c:8]   --->   Operation 1208 'bitcast' 'bitcast_ln8_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1209 [1/2] (2.26ns)   --->   "%m1_load_50 = load i12 %m1_addr_50" [gemm.c:8]   --->   Operation 1209 'load' 'm1_load_50' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1210 [1/2] (2.26ns)   --->   "%m1_load_51 = load i12 %m1_addr_51" [gemm.c:8]   --->   Operation 1210 'load' 'm1_load_51' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1211 [1/1] (0.00ns)   --->   "%or_ln8_51 = or i12 %select_ln8_1, i12 52" [gemm.c:8]   --->   Operation 1211 'or' 'or_ln8_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln8_52 = zext i12 %or_ln8_51" [gemm.c:8]   --->   Operation 1212 'zext' 'zext_ln8_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1213 [1/1] (0.00ns)   --->   "%m1_addr_52 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_52" [gemm.c:14]   --->   Operation 1213 'getelementptr' 'm1_addr_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1214 [2/2] (2.26ns)   --->   "%m1_load_52 = load i12 %m1_addr_52" [gemm.c:8]   --->   Operation 1214 'load' 'm1_load_52' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1215 [1/1] (0.00ns)   --->   "%or_ln8_52 = or i12 %select_ln8_1, i12 53" [gemm.c:8]   --->   Operation 1215 'or' 'or_ln8_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln8_53 = zext i12 %or_ln8_52" [gemm.c:8]   --->   Operation 1216 'zext' 'zext_ln8_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1217 [1/1] (0.00ns)   --->   "%m1_addr_53 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_53" [gemm.c:14]   --->   Operation 1217 'getelementptr' 'm1_addr_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1218 [2/2] (2.26ns)   --->   "%m1_load_53 = load i12 %m1_addr_53" [gemm.c:8]   --->   Operation 1218 'load' 'm1_load_53' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1219 [1/5] (5.86ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1219 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1220 [1/5] (7.14ns)   --->   "%mult_39 = dmul i64 %bitcast_ln8_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1220 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1221 [1/5] (7.14ns)   --->   "%mult_40 = dmul i64 %bitcast_ln8_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1221 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1222 [2/5] (7.14ns)   --->   "%mult_41 = dmul i64 %bitcast_ln8_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1222 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1223 [2/5] (7.14ns)   --->   "%mult_42 = dmul i64 %bitcast_ln8_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1223 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1224 [3/5] (7.14ns)   --->   "%mult_43 = dmul i64 %bitcast_ln8_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1224 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1225 [3/5] (7.14ns)   --->   "%mult_44 = dmul i64 %bitcast_ln8_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1225 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1226 [4/5] (7.14ns)   --->   "%mult_45 = dmul i64 %bitcast_ln8_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1226 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1227 [4/5] (7.14ns)   --->   "%mult_46 = dmul i64 %bitcast_ln8_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1227 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln14_48 = bitcast i64 %m2_load_48" [gemm.c:14]   --->   Operation 1228 'bitcast' 'bitcast_ln14_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1229 [5/5] (7.14ns)   --->   "%mult_47 = dmul i64 %bitcast_ln8_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1229 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1230 [1/1] (0.00ns)   --->   "%bitcast_ln14_49 = bitcast i64 %m2_load_49" [gemm.c:14]   --->   Operation 1230 'bitcast' 'bitcast_ln14_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1231 [5/5] (7.14ns)   --->   "%mult_48 = dmul i64 %bitcast_ln8_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1231 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1232 [1/2] (2.26ns)   --->   "%m2_load_50 = load i12 %m2_addr_50" [gemm.c:14]   --->   Operation 1232 'load' 'm2_load_50' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1233 [1/2] (2.26ns)   --->   "%m2_load_51 = load i12 %m2_addr_51" [gemm.c:14]   --->   Operation 1233 'load' 'm2_load_51' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln14_19 = sext i11 %or_ln14_6" [gemm.c:14]   --->   Operation 1234 'sext' 'sext_ln14_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln14_51 = zext i12 %sext_ln14_19" [gemm.c:14]   --->   Operation 1235 'zext' 'zext_ln14_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1236 [1/1] (0.00ns)   --->   "%m2_addr_52 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_51" [gemm.c:14]   --->   Operation 1236 'getelementptr' 'm2_addr_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1237 [2/2] (2.26ns)   --->   "%m2_load_52 = load i12 %m2_addr_52" [gemm.c:14]   --->   Operation 1237 'load' 'm2_load_52' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln14_20 = sext i11 %add_ln14_5" [gemm.c:14]   --->   Operation 1238 'sext' 'sext_ln14_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln14_52 = zext i12 %sext_ln14_20" [gemm.c:14]   --->   Operation 1239 'zext' 'zext_ln14_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1240 [1/1] (0.00ns)   --->   "%m2_addr_53 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_52" [gemm.c:14]   --->   Operation 1240 'getelementptr' 'm2_addr_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1241 [2/2] (2.26ns)   --->   "%m2_load_53 = load i12 %m2_addr_53" [gemm.c:14]   --->   Operation 1241 'load' 'm2_load_53' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 7.14>
ST_29 : Operation 1242 [1/1] (0.00ns)   --->   "%bitcast_ln8_50 = bitcast i64 %m1_load_50" [gemm.c:8]   --->   Operation 1242 'bitcast' 'bitcast_ln8_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1243 [1/1] (0.00ns)   --->   "%bitcast_ln8_51 = bitcast i64 %m1_load_51" [gemm.c:8]   --->   Operation 1243 'bitcast' 'bitcast_ln8_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1244 [1/2] (2.26ns)   --->   "%m1_load_52 = load i12 %m1_addr_52" [gemm.c:8]   --->   Operation 1244 'load' 'm1_load_52' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1245 [1/2] (2.26ns)   --->   "%m1_load_53 = load i12 %m1_addr_53" [gemm.c:8]   --->   Operation 1245 'load' 'm1_load_53' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1246 [1/1] (0.00ns)   --->   "%or_ln8_53 = or i12 %select_ln8_1, i12 54" [gemm.c:8]   --->   Operation 1246 'or' 'or_ln8_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln8_54 = zext i12 %or_ln8_53" [gemm.c:8]   --->   Operation 1247 'zext' 'zext_ln8_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1248 [1/1] (0.00ns)   --->   "%m1_addr_54 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_54" [gemm.c:14]   --->   Operation 1248 'getelementptr' 'm1_addr_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1249 [2/2] (2.26ns)   --->   "%m1_load_54 = load i12 %m1_addr_54" [gemm.c:8]   --->   Operation 1249 'load' 'm1_load_54' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1250 [1/1] (0.00ns)   --->   "%or_ln8_54 = or i12 %select_ln8_1, i12 55" [gemm.c:8]   --->   Operation 1250 'or' 'or_ln8_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln8_55 = zext i12 %or_ln8_54" [gemm.c:8]   --->   Operation 1251 'zext' 'zext_ln8_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1252 [1/1] (0.00ns)   --->   "%m1_addr_55 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_55" [gemm.c:14]   --->   Operation 1252 'getelementptr' 'm1_addr_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1253 [2/2] (2.26ns)   --->   "%m1_load_55 = load i12 %m1_addr_55" [gemm.c:8]   --->   Operation 1253 'load' 'm1_load_55' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1254 [5/5] (5.86ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1254 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1255 [1/5] (7.14ns)   --->   "%mult_41 = dmul i64 %bitcast_ln8_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1255 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1256 [1/5] (7.14ns)   --->   "%mult_42 = dmul i64 %bitcast_ln8_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1256 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1257 [2/5] (7.14ns)   --->   "%mult_43 = dmul i64 %bitcast_ln8_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1257 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1258 [2/5] (7.14ns)   --->   "%mult_44 = dmul i64 %bitcast_ln8_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1258 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1259 [3/5] (7.14ns)   --->   "%mult_45 = dmul i64 %bitcast_ln8_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1259 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1260 [3/5] (7.14ns)   --->   "%mult_46 = dmul i64 %bitcast_ln8_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1260 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1261 [4/5] (7.14ns)   --->   "%mult_47 = dmul i64 %bitcast_ln8_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1261 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1262 [4/5] (7.14ns)   --->   "%mult_48 = dmul i64 %bitcast_ln8_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1262 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1263 [1/1] (0.00ns)   --->   "%bitcast_ln14_50 = bitcast i64 %m2_load_50" [gemm.c:14]   --->   Operation 1263 'bitcast' 'bitcast_ln14_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1264 [5/5] (7.14ns)   --->   "%mult_49 = dmul i64 %bitcast_ln8_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1264 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln14_51 = bitcast i64 %m2_load_51" [gemm.c:14]   --->   Operation 1265 'bitcast' 'bitcast_ln14_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1266 [5/5] (7.14ns)   --->   "%mult_50 = dmul i64 %bitcast_ln8_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1266 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1267 [1/2] (2.26ns)   --->   "%m2_load_52 = load i12 %m2_addr_52" [gemm.c:14]   --->   Operation 1267 'load' 'm2_load_52' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1268 [1/2] (2.26ns)   --->   "%m2_load_53 = load i12 %m2_addr_53" [gemm.c:14]   --->   Operation 1268 'load' 'm2_load_53' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln14_21 = sext i11 %or_ln14_7" [gemm.c:14]   --->   Operation 1269 'sext' 'sext_ln14_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln14_53 = zext i12 %sext_ln14_21" [gemm.c:14]   --->   Operation 1270 'zext' 'zext_ln14_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1271 [1/1] (0.00ns)   --->   "%m2_addr_54 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_53" [gemm.c:14]   --->   Operation 1271 'getelementptr' 'm2_addr_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1272 [2/2] (2.26ns)   --->   "%m2_load_54 = load i12 %m2_addr_54" [gemm.c:14]   --->   Operation 1272 'load' 'm2_load_54' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln14_22 = sext i11 %add_ln14_6" [gemm.c:14]   --->   Operation 1273 'sext' 'sext_ln14_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln14_54 = zext i12 %sext_ln14_22" [gemm.c:14]   --->   Operation 1274 'zext' 'zext_ln14_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1275 [1/1] (0.00ns)   --->   "%m2_addr_55 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_54" [gemm.c:14]   --->   Operation 1275 'getelementptr' 'm2_addr_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1276 [2/2] (2.26ns)   --->   "%m2_load_55 = load i12 %m2_addr_55" [gemm.c:14]   --->   Operation 1276 'load' 'm2_load_55' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 7.14>
ST_30 : Operation 1277 [1/1] (0.00ns)   --->   "%bitcast_ln8_52 = bitcast i64 %m1_load_52" [gemm.c:8]   --->   Operation 1277 'bitcast' 'bitcast_ln8_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1278 [1/1] (0.00ns)   --->   "%bitcast_ln8_53 = bitcast i64 %m1_load_53" [gemm.c:8]   --->   Operation 1278 'bitcast' 'bitcast_ln8_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1279 [1/2] (2.26ns)   --->   "%m1_load_54 = load i12 %m1_addr_54" [gemm.c:8]   --->   Operation 1279 'load' 'm1_load_54' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1280 [1/2] (2.26ns)   --->   "%m1_load_55 = load i12 %m1_addr_55" [gemm.c:8]   --->   Operation 1280 'load' 'm1_load_55' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1281 [1/1] (0.00ns)   --->   "%or_ln8_55 = or i12 %select_ln8_1, i12 56" [gemm.c:8]   --->   Operation 1281 'or' 'or_ln8_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln8_56 = zext i12 %or_ln8_55" [gemm.c:8]   --->   Operation 1282 'zext' 'zext_ln8_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1283 [1/1] (0.00ns)   --->   "%m1_addr_56 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_56" [gemm.c:14]   --->   Operation 1283 'getelementptr' 'm1_addr_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1284 [2/2] (2.26ns)   --->   "%m1_load_56 = load i12 %m1_addr_56" [gemm.c:8]   --->   Operation 1284 'load' 'm1_load_56' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1285 [1/1] (0.00ns)   --->   "%or_ln8_56 = or i12 %select_ln8_1, i12 57" [gemm.c:8]   --->   Operation 1285 'or' 'or_ln8_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln8_57 = zext i12 %or_ln8_56" [gemm.c:8]   --->   Operation 1286 'zext' 'zext_ln8_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1287 [1/1] (0.00ns)   --->   "%m1_addr_57 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_57" [gemm.c:14]   --->   Operation 1287 'getelementptr' 'm1_addr_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1288 [2/2] (2.26ns)   --->   "%m1_load_57 = load i12 %m1_addr_57" [gemm.c:8]   --->   Operation 1288 'load' 'm1_load_57' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1289 [4/5] (5.86ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1289 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1290 [1/5] (7.14ns)   --->   "%mult_43 = dmul i64 %bitcast_ln8_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1290 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1291 [1/5] (7.14ns)   --->   "%mult_44 = dmul i64 %bitcast_ln8_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1291 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1292 [2/5] (7.14ns)   --->   "%mult_45 = dmul i64 %bitcast_ln8_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1292 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1293 [2/5] (7.14ns)   --->   "%mult_46 = dmul i64 %bitcast_ln8_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1293 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1294 [3/5] (7.14ns)   --->   "%mult_47 = dmul i64 %bitcast_ln8_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1294 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1295 [3/5] (7.14ns)   --->   "%mult_48 = dmul i64 %bitcast_ln8_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1295 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1296 [4/5] (7.14ns)   --->   "%mult_49 = dmul i64 %bitcast_ln8_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1296 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1297 [4/5] (7.14ns)   --->   "%mult_50 = dmul i64 %bitcast_ln8_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1297 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln14_52 = bitcast i64 %m2_load_52" [gemm.c:14]   --->   Operation 1298 'bitcast' 'bitcast_ln14_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1299 [5/5] (7.14ns)   --->   "%mult_51 = dmul i64 %bitcast_ln8_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1299 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1300 [1/1] (0.00ns)   --->   "%bitcast_ln14_53 = bitcast i64 %m2_load_53" [gemm.c:14]   --->   Operation 1300 'bitcast' 'bitcast_ln14_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1301 [5/5] (7.14ns)   --->   "%mult_52 = dmul i64 %bitcast_ln8_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1301 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1302 [1/2] (2.26ns)   --->   "%m2_load_54 = load i12 %m2_addr_54" [gemm.c:14]   --->   Operation 1302 'load' 'm2_load_54' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1303 [1/2] (2.26ns)   --->   "%m2_load_55 = load i12 %m2_addr_55" [gemm.c:14]   --->   Operation 1303 'load' 'm2_load_55' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln14_23 = sext i10 %or_ln14_2" [gemm.c:14]   --->   Operation 1304 'sext' 'sext_ln14_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln14_55 = zext i12 %sext_ln14_23" [gemm.c:14]   --->   Operation 1305 'zext' 'zext_ln14_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1306 [1/1] (0.00ns)   --->   "%m2_addr_56 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_55" [gemm.c:14]   --->   Operation 1306 'getelementptr' 'm2_addr_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1307 [2/2] (2.26ns)   --->   "%m2_load_56 = load i12 %m2_addr_56" [gemm.c:14]   --->   Operation 1307 'load' 'm2_load_56' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln14_24 = sext i10 %add_ln14_1" [gemm.c:14]   --->   Operation 1308 'sext' 'sext_ln14_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln14_56 = zext i12 %sext_ln14_24" [gemm.c:14]   --->   Operation 1309 'zext' 'zext_ln14_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1310 [1/1] (0.00ns)   --->   "%m2_addr_57 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_56" [gemm.c:14]   --->   Operation 1310 'getelementptr' 'm2_addr_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1311 [2/2] (2.26ns)   --->   "%m2_load_57 = load i12 %m2_addr_57" [gemm.c:14]   --->   Operation 1311 'load' 'm2_load_57' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 7.14>
ST_31 : Operation 1312 [1/1] (0.00ns)   --->   "%bitcast_ln8_54 = bitcast i64 %m1_load_54" [gemm.c:8]   --->   Operation 1312 'bitcast' 'bitcast_ln8_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1313 [1/1] (0.00ns)   --->   "%bitcast_ln8_55 = bitcast i64 %m1_load_55" [gemm.c:8]   --->   Operation 1313 'bitcast' 'bitcast_ln8_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1314 [1/2] (2.26ns)   --->   "%m1_load_56 = load i12 %m1_addr_56" [gemm.c:8]   --->   Operation 1314 'load' 'm1_load_56' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1315 [1/2] (2.26ns)   --->   "%m1_load_57 = load i12 %m1_addr_57" [gemm.c:8]   --->   Operation 1315 'load' 'm1_load_57' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1316 [1/1] (0.00ns)   --->   "%or_ln8_57 = or i12 %select_ln8_1, i12 58" [gemm.c:8]   --->   Operation 1316 'or' 'or_ln8_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln8_58 = zext i12 %or_ln8_57" [gemm.c:8]   --->   Operation 1317 'zext' 'zext_ln8_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1318 [1/1] (0.00ns)   --->   "%m1_addr_58 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_58" [gemm.c:14]   --->   Operation 1318 'getelementptr' 'm1_addr_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1319 [2/2] (2.26ns)   --->   "%m1_load_58 = load i12 %m1_addr_58" [gemm.c:8]   --->   Operation 1319 'load' 'm1_load_58' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1320 [1/1] (0.00ns)   --->   "%or_ln8_58 = or i12 %select_ln8_1, i12 59" [gemm.c:8]   --->   Operation 1320 'or' 'or_ln8_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln8_59 = zext i12 %or_ln8_58" [gemm.c:8]   --->   Operation 1321 'zext' 'zext_ln8_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1322 [1/1] (0.00ns)   --->   "%m1_addr_59 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_59" [gemm.c:14]   --->   Operation 1322 'getelementptr' 'm1_addr_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1323 [2/2] (2.26ns)   --->   "%m1_load_59 = load i12 %m1_addr_59" [gemm.c:8]   --->   Operation 1323 'load' 'm1_load_59' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1324 [3/5] (5.86ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1324 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1325 [1/5] (7.14ns)   --->   "%mult_45 = dmul i64 %bitcast_ln8_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1325 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1326 [1/5] (7.14ns)   --->   "%mult_46 = dmul i64 %bitcast_ln8_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1326 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1327 [2/5] (7.14ns)   --->   "%mult_47 = dmul i64 %bitcast_ln8_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1327 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1328 [2/5] (7.14ns)   --->   "%mult_48 = dmul i64 %bitcast_ln8_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1328 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1329 [3/5] (7.14ns)   --->   "%mult_49 = dmul i64 %bitcast_ln8_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1329 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1330 [3/5] (7.14ns)   --->   "%mult_50 = dmul i64 %bitcast_ln8_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1330 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1331 [4/5] (7.14ns)   --->   "%mult_51 = dmul i64 %bitcast_ln8_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1331 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1332 [4/5] (7.14ns)   --->   "%mult_52 = dmul i64 %bitcast_ln8_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1332 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1333 [1/1] (0.00ns)   --->   "%bitcast_ln14_54 = bitcast i64 %m2_load_54" [gemm.c:14]   --->   Operation 1333 'bitcast' 'bitcast_ln14_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1334 [5/5] (7.14ns)   --->   "%mult_53 = dmul i64 %bitcast_ln8_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1334 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1335 [1/1] (0.00ns)   --->   "%bitcast_ln14_55 = bitcast i64 %m2_load_55" [gemm.c:14]   --->   Operation 1335 'bitcast' 'bitcast_ln14_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1336 [5/5] (7.14ns)   --->   "%mult_54 = dmul i64 %bitcast_ln8_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1336 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1337 [1/2] (2.26ns)   --->   "%m2_load_56 = load i12 %m2_addr_56" [gemm.c:14]   --->   Operation 1337 'load' 'm2_load_56' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1338 [1/2] (2.26ns)   --->   "%m2_load_57 = load i12 %m2_addr_57" [gemm.c:14]   --->   Operation 1338 'load' 'm2_load_57' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln14_25 = sext i10 %or_ln14_3" [gemm.c:14]   --->   Operation 1339 'sext' 'sext_ln14_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln14_57 = zext i12 %sext_ln14_25" [gemm.c:14]   --->   Operation 1340 'zext' 'zext_ln14_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1341 [1/1] (0.00ns)   --->   "%m2_addr_58 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_57" [gemm.c:14]   --->   Operation 1341 'getelementptr' 'm2_addr_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1342 [2/2] (2.26ns)   --->   "%m2_load_58 = load i12 %m2_addr_58" [gemm.c:14]   --->   Operation 1342 'load' 'm2_load_58' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln14_26 = sext i10 %add_ln14_2" [gemm.c:14]   --->   Operation 1343 'sext' 'sext_ln14_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln14_58 = zext i12 %sext_ln14_26" [gemm.c:14]   --->   Operation 1344 'zext' 'zext_ln14_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1345 [1/1] (0.00ns)   --->   "%m2_addr_59 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_58" [gemm.c:14]   --->   Operation 1345 'getelementptr' 'm2_addr_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1346 [2/2] (2.26ns)   --->   "%m2_load_59 = load i12 %m2_addr_59" [gemm.c:14]   --->   Operation 1346 'load' 'm2_load_59' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 7.14>
ST_32 : Operation 1347 [1/1] (0.00ns)   --->   "%bitcast_ln8_56 = bitcast i64 %m1_load_56" [gemm.c:8]   --->   Operation 1347 'bitcast' 'bitcast_ln8_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1348 [1/1] (0.00ns)   --->   "%bitcast_ln8_57 = bitcast i64 %m1_load_57" [gemm.c:8]   --->   Operation 1348 'bitcast' 'bitcast_ln8_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1349 [1/2] (2.26ns)   --->   "%m1_load_58 = load i12 %m1_addr_58" [gemm.c:8]   --->   Operation 1349 'load' 'm1_load_58' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1350 [1/2] (2.26ns)   --->   "%m1_load_59 = load i12 %m1_addr_59" [gemm.c:8]   --->   Operation 1350 'load' 'm1_load_59' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1351 [1/1] (0.00ns)   --->   "%or_ln8_59 = or i12 %select_ln8_1, i12 60" [gemm.c:8]   --->   Operation 1351 'or' 'or_ln8_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln8_60 = zext i12 %or_ln8_59" [gemm.c:8]   --->   Operation 1352 'zext' 'zext_ln8_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1353 [1/1] (0.00ns)   --->   "%m1_addr_60 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_60" [gemm.c:14]   --->   Operation 1353 'getelementptr' 'm1_addr_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1354 [2/2] (2.26ns)   --->   "%m1_load_60 = load i12 %m1_addr_60" [gemm.c:8]   --->   Operation 1354 'load' 'm1_load_60' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1355 [1/1] (0.00ns)   --->   "%or_ln8_60 = or i12 %select_ln8_1, i12 61" [gemm.c:8]   --->   Operation 1355 'or' 'or_ln8_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln8_61 = zext i12 %or_ln8_60" [gemm.c:8]   --->   Operation 1356 'zext' 'zext_ln8_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1357 [1/1] (0.00ns)   --->   "%m1_addr_61 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_61" [gemm.c:14]   --->   Operation 1357 'getelementptr' 'm1_addr_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1358 [2/2] (2.26ns)   --->   "%m1_load_61 = load i12 %m1_addr_61" [gemm.c:8]   --->   Operation 1358 'load' 'm1_load_61' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1359 [2/5] (5.86ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1359 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1360 [1/5] (7.14ns)   --->   "%mult_47 = dmul i64 %bitcast_ln8_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1360 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1361 [1/5] (7.14ns)   --->   "%mult_48 = dmul i64 %bitcast_ln8_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1361 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1362 [2/5] (7.14ns)   --->   "%mult_49 = dmul i64 %bitcast_ln8_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1362 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1363 [2/5] (7.14ns)   --->   "%mult_50 = dmul i64 %bitcast_ln8_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1363 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1364 [3/5] (7.14ns)   --->   "%mult_51 = dmul i64 %bitcast_ln8_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1364 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1365 [3/5] (7.14ns)   --->   "%mult_52 = dmul i64 %bitcast_ln8_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1365 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1366 [4/5] (7.14ns)   --->   "%mult_53 = dmul i64 %bitcast_ln8_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1366 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1367 [4/5] (7.14ns)   --->   "%mult_54 = dmul i64 %bitcast_ln8_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1367 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1368 [1/1] (0.00ns)   --->   "%bitcast_ln14_56 = bitcast i64 %m2_load_56" [gemm.c:14]   --->   Operation 1368 'bitcast' 'bitcast_ln14_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1369 [5/5] (7.14ns)   --->   "%mult_55 = dmul i64 %bitcast_ln8_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1369 'dmul' 'mult_55' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1370 [1/1] (0.00ns)   --->   "%bitcast_ln14_57 = bitcast i64 %m2_load_57" [gemm.c:14]   --->   Operation 1370 'bitcast' 'bitcast_ln14_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1371 [5/5] (7.14ns)   --->   "%mult_56 = dmul i64 %bitcast_ln8_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1371 'dmul' 'mult_56' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1372 [1/2] (2.26ns)   --->   "%m2_load_58 = load i12 %m2_addr_58" [gemm.c:14]   --->   Operation 1372 'load' 'm2_load_58' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1373 [1/2] (2.26ns)   --->   "%m2_load_59 = load i12 %m2_addr_59" [gemm.c:14]   --->   Operation 1373 'load' 'm2_load_59' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln14_27 = sext i9 %or_ln14_1" [gemm.c:14]   --->   Operation 1374 'sext' 'sext_ln14_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln14_59 = zext i12 %sext_ln14_27" [gemm.c:14]   --->   Operation 1375 'zext' 'zext_ln14_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1376 [1/1] (0.00ns)   --->   "%m2_addr_60 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_59" [gemm.c:14]   --->   Operation 1376 'getelementptr' 'm2_addr_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1377 [2/2] (2.26ns)   --->   "%m2_load_60 = load i12 %m2_addr_60" [gemm.c:14]   --->   Operation 1377 'load' 'm2_load_60' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln14_28 = sext i9 %add_ln14" [gemm.c:14]   --->   Operation 1378 'sext' 'sext_ln14_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln14_60 = zext i12 %sext_ln14_28" [gemm.c:14]   --->   Operation 1379 'zext' 'zext_ln14_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1380 [1/1] (0.00ns)   --->   "%m2_addr_61 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_60" [gemm.c:14]   --->   Operation 1380 'getelementptr' 'm2_addr_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1381 [2/2] (2.26ns)   --->   "%m2_load_61 = load i12 %m2_addr_61" [gemm.c:14]   --->   Operation 1381 'load' 'm2_load_61' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 7.14>
ST_33 : Operation 1382 [1/1] (0.00ns)   --->   "%bitcast_ln8_58 = bitcast i64 %m1_load_58" [gemm.c:8]   --->   Operation 1382 'bitcast' 'bitcast_ln8_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1383 [1/1] (0.00ns)   --->   "%bitcast_ln8_59 = bitcast i64 %m1_load_59" [gemm.c:8]   --->   Operation 1383 'bitcast' 'bitcast_ln8_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1384 [1/2] (2.26ns)   --->   "%m1_load_60 = load i12 %m1_addr_60" [gemm.c:8]   --->   Operation 1384 'load' 'm1_load_60' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1385 [1/2] (2.26ns)   --->   "%m1_load_61 = load i12 %m1_addr_61" [gemm.c:8]   --->   Operation 1385 'load' 'm1_load_61' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1386 [1/1] (0.00ns)   --->   "%or_ln8_61 = or i12 %select_ln8_1, i12 62" [gemm.c:8]   --->   Operation 1386 'or' 'or_ln8_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln8_62 = zext i12 %or_ln8_61" [gemm.c:8]   --->   Operation 1387 'zext' 'zext_ln8_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1388 [1/1] (0.00ns)   --->   "%m1_addr_62 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_62" [gemm.c:14]   --->   Operation 1388 'getelementptr' 'm1_addr_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1389 [2/2] (2.26ns)   --->   "%m1_load_62 = load i12 %m1_addr_62" [gemm.c:8]   --->   Operation 1389 'load' 'm1_load_62' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1390 [1/1] (0.00ns)   --->   "%or_ln8_62 = or i12 %select_ln8_1, i12 63" [gemm.c:8]   --->   Operation 1390 'or' 'or_ln8_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln8_63 = zext i12 %or_ln8_62" [gemm.c:8]   --->   Operation 1391 'zext' 'zext_ln8_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1392 [1/1] (0.00ns)   --->   "%m1_addr_63 = getelementptr i64 %m1, i64 0, i64 %zext_ln8_63" [gemm.c:14]   --->   Operation 1392 'getelementptr' 'm1_addr_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1393 [2/2] (2.26ns)   --->   "%m1_load_63 = load i12 %m1_addr_63" [gemm.c:8]   --->   Operation 1393 'load' 'm1_load_63' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1394 [1/5] (5.86ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1394 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1395 [1/5] (7.14ns)   --->   "%mult_49 = dmul i64 %bitcast_ln8_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1395 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1396 [1/5] (7.14ns)   --->   "%mult_50 = dmul i64 %bitcast_ln8_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1396 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1397 [2/5] (7.14ns)   --->   "%mult_51 = dmul i64 %bitcast_ln8_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1397 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1398 [2/5] (7.14ns)   --->   "%mult_52 = dmul i64 %bitcast_ln8_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1398 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1399 [3/5] (7.14ns)   --->   "%mult_53 = dmul i64 %bitcast_ln8_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1399 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1400 [3/5] (7.14ns)   --->   "%mult_54 = dmul i64 %bitcast_ln8_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1400 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1401 [4/5] (7.14ns)   --->   "%mult_55 = dmul i64 %bitcast_ln8_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1401 'dmul' 'mult_55' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1402 [4/5] (7.14ns)   --->   "%mult_56 = dmul i64 %bitcast_ln8_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1402 'dmul' 'mult_56' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1403 [1/1] (0.00ns)   --->   "%bitcast_ln14_58 = bitcast i64 %m2_load_58" [gemm.c:14]   --->   Operation 1403 'bitcast' 'bitcast_ln14_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1404 [5/5] (7.14ns)   --->   "%mult_57 = dmul i64 %bitcast_ln8_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1404 'dmul' 'mult_57' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1405 [1/1] (0.00ns)   --->   "%bitcast_ln14_59 = bitcast i64 %m2_load_59" [gemm.c:14]   --->   Operation 1405 'bitcast' 'bitcast_ln14_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1406 [5/5] (7.14ns)   --->   "%mult_58 = dmul i64 %bitcast_ln8_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1406 'dmul' 'mult_58' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1407 [1/2] (2.26ns)   --->   "%m2_load_60 = load i12 %m2_addr_60" [gemm.c:14]   --->   Operation 1407 'load' 'm2_load_60' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1408 [1/2] (2.26ns)   --->   "%m2_load_61 = load i12 %m2_addr_61" [gemm.c:14]   --->   Operation 1408 'load' 'm2_load_61' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln14_29 = sext i8 %or_ln14_s" [gemm.c:14]   --->   Operation 1409 'sext' 'sext_ln14_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln14_61 = zext i12 %sext_ln14_29" [gemm.c:14]   --->   Operation 1410 'zext' 'zext_ln14_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1411 [1/1] (0.00ns)   --->   "%m2_addr_62 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_61" [gemm.c:14]   --->   Operation 1411 'getelementptr' 'm2_addr_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1412 [2/2] (2.26ns)   --->   "%m2_load_62 = load i12 %m2_addr_62" [gemm.c:14]   --->   Operation 1412 'load' 'm2_load_62' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln14_30 = sext i7 %xor_ln14" [gemm.c:14]   --->   Operation 1413 'sext' 'sext_ln14_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln14_62 = zext i12 %sext_ln14_30" [gemm.c:14]   --->   Operation 1414 'zext' 'zext_ln14_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1415 [1/1] (0.00ns)   --->   "%m2_addr_63 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_62" [gemm.c:14]   --->   Operation 1415 'getelementptr' 'm2_addr_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_33 : Operation 1416 [2/2] (2.26ns)   --->   "%m2_load_63 = load i12 %m2_addr_63" [gemm.c:14]   --->   Operation 1416 'load' 'm2_load_63' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1417 [1/1] (1.33ns)   --->   "%add_ln17 = add i12 %zext_ln9_1, i12 %select_ln8_1" [gemm.c:17]   --->   Operation 1417 'add' 'add_ln17' <Predicate = (!icmp_ln8)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1418 [1/1] (1.27ns)   --->   "%add_ln9 = add i7 %select_ln8, i7 1" [gemm.c:9]   --->   Operation 1418 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.14>
ST_34 : Operation 1419 [1/1] (0.00ns)   --->   "%bitcast_ln8_60 = bitcast i64 %m1_load_60" [gemm.c:8]   --->   Operation 1419 'bitcast' 'bitcast_ln8_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_34 : Operation 1420 [1/1] (0.00ns)   --->   "%bitcast_ln8_61 = bitcast i64 %m1_load_61" [gemm.c:8]   --->   Operation 1420 'bitcast' 'bitcast_ln8_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_34 : Operation 1421 [1/2] (2.26ns)   --->   "%m1_load_62 = load i12 %m1_addr_62" [gemm.c:8]   --->   Operation 1421 'load' 'm1_load_62' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 1422 [1/2] (2.26ns)   --->   "%m1_load_63 = load i12 %m1_addr_63" [gemm.c:8]   --->   Operation 1422 'load' 'm1_load_63' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 1423 [5/5] (5.86ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1423 'dadd' 'sum_1_5' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1424 [1/5] (7.14ns)   --->   "%mult_51 = dmul i64 %bitcast_ln8_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1424 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1425 [1/5] (7.14ns)   --->   "%mult_52 = dmul i64 %bitcast_ln8_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1425 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1426 [2/5] (7.14ns)   --->   "%mult_53 = dmul i64 %bitcast_ln8_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1426 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1427 [2/5] (7.14ns)   --->   "%mult_54 = dmul i64 %bitcast_ln8_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1427 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1428 [3/5] (7.14ns)   --->   "%mult_55 = dmul i64 %bitcast_ln8_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1428 'dmul' 'mult_55' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1429 [3/5] (7.14ns)   --->   "%mult_56 = dmul i64 %bitcast_ln8_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1429 'dmul' 'mult_56' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1430 [4/5] (7.14ns)   --->   "%mult_57 = dmul i64 %bitcast_ln8_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1430 'dmul' 'mult_57' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1431 [4/5] (7.14ns)   --->   "%mult_58 = dmul i64 %bitcast_ln8_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1431 'dmul' 'mult_58' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1432 [1/1] (0.00ns)   --->   "%bitcast_ln14_60 = bitcast i64 %m2_load_60" [gemm.c:14]   --->   Operation 1432 'bitcast' 'bitcast_ln14_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_34 : Operation 1433 [5/5] (7.14ns)   --->   "%mult_59 = dmul i64 %bitcast_ln8_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1433 'dmul' 'mult_59' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1434 [1/1] (0.00ns)   --->   "%bitcast_ln14_61 = bitcast i64 %m2_load_61" [gemm.c:14]   --->   Operation 1434 'bitcast' 'bitcast_ln14_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_34 : Operation 1435 [5/5] (7.14ns)   --->   "%mult_60 = dmul i64 %bitcast_ln8_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1435 'dmul' 'mult_60' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1436 [1/2] (2.26ns)   --->   "%m2_load_62 = load i12 %m2_addr_62" [gemm.c:14]   --->   Operation 1436 'load' 'm2_load_62' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 1437 [1/2] (2.26ns)   --->   "%m2_load_63 = load i12 %m2_addr_63" [gemm.c:14]   --->   Operation 1437 'load' 'm2_load_63' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 35 <SV = 34> <Delay = 7.14>
ST_35 : Operation 1438 [1/1] (0.00ns)   --->   "%bitcast_ln8_62 = bitcast i64 %m1_load_62" [gemm.c:8]   --->   Operation 1438 'bitcast' 'bitcast_ln8_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_35 : Operation 1439 [1/1] (0.00ns)   --->   "%bitcast_ln8_63 = bitcast i64 %m1_load_63" [gemm.c:8]   --->   Operation 1439 'bitcast' 'bitcast_ln8_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_35 : Operation 1440 [4/5] (5.86ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1440 'dadd' 'sum_1_5' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1441 [1/5] (7.14ns)   --->   "%mult_53 = dmul i64 %bitcast_ln8_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1441 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1442 [1/5] (7.14ns)   --->   "%mult_54 = dmul i64 %bitcast_ln8_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1442 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1443 [2/5] (7.14ns)   --->   "%mult_55 = dmul i64 %bitcast_ln8_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1443 'dmul' 'mult_55' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1444 [2/5] (7.14ns)   --->   "%mult_56 = dmul i64 %bitcast_ln8_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1444 'dmul' 'mult_56' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1445 [3/5] (7.14ns)   --->   "%mult_57 = dmul i64 %bitcast_ln8_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1445 'dmul' 'mult_57' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1446 [3/5] (7.14ns)   --->   "%mult_58 = dmul i64 %bitcast_ln8_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1446 'dmul' 'mult_58' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1447 [4/5] (7.14ns)   --->   "%mult_59 = dmul i64 %bitcast_ln8_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1447 'dmul' 'mult_59' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1448 [4/5] (7.14ns)   --->   "%mult_60 = dmul i64 %bitcast_ln8_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1448 'dmul' 'mult_60' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1449 [1/1] (0.00ns)   --->   "%bitcast_ln14_62 = bitcast i64 %m2_load_62" [gemm.c:14]   --->   Operation 1449 'bitcast' 'bitcast_ln14_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_35 : Operation 1450 [5/5] (7.14ns)   --->   "%mult_61 = dmul i64 %bitcast_ln8_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1450 'dmul' 'mult_61' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1451 [1/1] (0.00ns)   --->   "%bitcast_ln14_63 = bitcast i64 %m2_load_63" [gemm.c:14]   --->   Operation 1451 'bitcast' 'bitcast_ln14_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_35 : Operation 1452 [5/5] (7.14ns)   --->   "%mult_62 = dmul i64 %bitcast_ln8_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1452 'dmul' 'mult_62' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.14>
ST_36 : Operation 1453 [3/5] (5.86ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1453 'dadd' 'sum_1_5' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1454 [1/5] (7.14ns)   --->   "%mult_55 = dmul i64 %bitcast_ln8_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1454 'dmul' 'mult_55' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1455 [1/5] (7.14ns)   --->   "%mult_56 = dmul i64 %bitcast_ln8_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1455 'dmul' 'mult_56' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1456 [2/5] (7.14ns)   --->   "%mult_57 = dmul i64 %bitcast_ln8_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1456 'dmul' 'mult_57' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1457 [2/5] (7.14ns)   --->   "%mult_58 = dmul i64 %bitcast_ln8_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1457 'dmul' 'mult_58' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1458 [3/5] (7.14ns)   --->   "%mult_59 = dmul i64 %bitcast_ln8_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1458 'dmul' 'mult_59' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1459 [3/5] (7.14ns)   --->   "%mult_60 = dmul i64 %bitcast_ln8_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1459 'dmul' 'mult_60' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1460 [4/5] (7.14ns)   --->   "%mult_61 = dmul i64 %bitcast_ln8_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1460 'dmul' 'mult_61' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1461 [4/5] (7.14ns)   --->   "%mult_62 = dmul i64 %bitcast_ln8_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1461 'dmul' 'mult_62' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.14>
ST_37 : Operation 1462 [2/5] (5.86ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1462 'dadd' 'sum_1_5' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1463 [1/5] (7.14ns)   --->   "%mult_57 = dmul i64 %bitcast_ln8_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1463 'dmul' 'mult_57' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1464 [1/5] (7.14ns)   --->   "%mult_58 = dmul i64 %bitcast_ln8_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1464 'dmul' 'mult_58' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1465 [2/5] (7.14ns)   --->   "%mult_59 = dmul i64 %bitcast_ln8_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1465 'dmul' 'mult_59' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1466 [2/5] (7.14ns)   --->   "%mult_60 = dmul i64 %bitcast_ln8_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1466 'dmul' 'mult_60' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1467 [3/5] (7.14ns)   --->   "%mult_61 = dmul i64 %bitcast_ln8_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1467 'dmul' 'mult_61' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1468 [3/5] (7.14ns)   --->   "%mult_62 = dmul i64 %bitcast_ln8_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1468 'dmul' 'mult_62' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.14>
ST_38 : Operation 1469 [1/5] (5.86ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1469 'dadd' 'sum_1_5' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1470 [1/5] (7.14ns)   --->   "%mult_59 = dmul i64 %bitcast_ln8_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1470 'dmul' 'mult_59' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1471 [1/5] (7.14ns)   --->   "%mult_60 = dmul i64 %bitcast_ln8_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1471 'dmul' 'mult_60' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1472 [2/5] (7.14ns)   --->   "%mult_61 = dmul i64 %bitcast_ln8_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1472 'dmul' 'mult_61' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1473 [2/5] (7.14ns)   --->   "%mult_62 = dmul i64 %bitcast_ln8_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1473 'dmul' 'mult_62' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.14>
ST_39 : Operation 1474 [5/5] (5.86ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1474 'dadd' 'sum_1_6' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1475 [1/5] (7.14ns)   --->   "%mult_61 = dmul i64 %bitcast_ln8_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1475 'dmul' 'mult_61' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1476 [1/5] (7.14ns)   --->   "%mult_62 = dmul i64 %bitcast_ln8_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1476 'dmul' 'mult_62' <Predicate = (!icmp_ln8)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.86>
ST_40 : Operation 1477 [4/5] (5.86ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1477 'dadd' 'sum_1_6' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.86>
ST_41 : Operation 1478 [3/5] (5.86ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1478 'dadd' 'sum_1_6' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.86>
ST_42 : Operation 1479 [2/5] (5.86ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1479 'dadd' 'sum_1_6' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.86>
ST_43 : Operation 1480 [1/5] (5.86ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1480 'dadd' 'sum_1_6' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.86>
ST_44 : Operation 1481 [5/5] (5.86ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1481 'dadd' 'sum_1_7' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.86>
ST_45 : Operation 1482 [4/5] (5.86ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1482 'dadd' 'sum_1_7' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.86>
ST_46 : Operation 1483 [3/5] (5.86ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1483 'dadd' 'sum_1_7' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.86>
ST_47 : Operation 1484 [2/5] (5.86ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1484 'dadd' 'sum_1_7' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.86>
ST_48 : Operation 1485 [1/5] (5.86ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1485 'dadd' 'sum_1_7' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.86>
ST_49 : Operation 1486 [5/5] (5.86ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1486 'dadd' 'sum_1_8' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.86>
ST_50 : Operation 1487 [4/5] (5.86ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1487 'dadd' 'sum_1_8' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.86>
ST_51 : Operation 1488 [3/5] (5.86ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1488 'dadd' 'sum_1_8' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.86>
ST_52 : Operation 1489 [2/5] (5.86ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1489 'dadd' 'sum_1_8' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.86>
ST_53 : Operation 1490 [1/5] (5.86ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1490 'dadd' 'sum_1_8' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.86>
ST_54 : Operation 1491 [5/5] (5.86ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1491 'dadd' 'sum_1_9' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.86>
ST_55 : Operation 1492 [4/5] (5.86ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1492 'dadd' 'sum_1_9' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.86>
ST_56 : Operation 1493 [3/5] (5.86ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1493 'dadd' 'sum_1_9' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.86>
ST_57 : Operation 1494 [2/5] (5.86ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1494 'dadd' 'sum_1_9' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.86>
ST_58 : Operation 1495 [1/5] (5.86ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1495 'dadd' 'sum_1_9' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.86>
ST_59 : Operation 1496 [5/5] (5.86ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1496 'dadd' 'sum_1_s' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.86>
ST_60 : Operation 1497 [4/5] (5.86ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1497 'dadd' 'sum_1_s' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.86>
ST_61 : Operation 1498 [3/5] (5.86ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1498 'dadd' 'sum_1_s' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.86>
ST_62 : Operation 1499 [2/5] (5.86ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1499 'dadd' 'sum_1_s' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.86>
ST_63 : Operation 1500 [1/5] (5.86ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1500 'dadd' 'sum_1_s' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.86>
ST_64 : Operation 1501 [5/5] (5.86ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1501 'dadd' 'sum_1_10' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.86>
ST_65 : Operation 1502 [4/5] (5.86ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1502 'dadd' 'sum_1_10' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.86>
ST_66 : Operation 1503 [3/5] (5.86ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1503 'dadd' 'sum_1_10' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.86>
ST_67 : Operation 1504 [2/5] (5.86ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1504 'dadd' 'sum_1_10' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.86>
ST_68 : Operation 1505 [1/5] (5.86ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1505 'dadd' 'sum_1_10' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.86>
ST_69 : Operation 1506 [5/5] (5.86ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1506 'dadd' 'sum_1_11' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.86>
ST_70 : Operation 1507 [4/5] (5.86ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1507 'dadd' 'sum_1_11' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.86>
ST_71 : Operation 1508 [3/5] (5.86ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1508 'dadd' 'sum_1_11' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.86>
ST_72 : Operation 1509 [2/5] (5.86ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1509 'dadd' 'sum_1_11' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.86>
ST_73 : Operation 1510 [1/5] (5.86ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1510 'dadd' 'sum_1_11' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.86>
ST_74 : Operation 1511 [5/5] (5.86ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1511 'dadd' 'sum_1_12' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.86>
ST_75 : Operation 1512 [4/5] (5.86ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1512 'dadd' 'sum_1_12' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.86>
ST_76 : Operation 1513 [3/5] (5.86ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1513 'dadd' 'sum_1_12' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.86>
ST_77 : Operation 1514 [2/5] (5.86ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1514 'dadd' 'sum_1_12' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.86>
ST_78 : Operation 1515 [1/5] (5.86ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1515 'dadd' 'sum_1_12' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.86>
ST_79 : Operation 1516 [5/5] (5.86ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1516 'dadd' 'sum_1_13' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.86>
ST_80 : Operation 1517 [4/5] (5.86ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1517 'dadd' 'sum_1_13' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.86>
ST_81 : Operation 1518 [3/5] (5.86ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1518 'dadd' 'sum_1_13' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.86>
ST_82 : Operation 1519 [2/5] (5.86ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1519 'dadd' 'sum_1_13' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.86>
ST_83 : Operation 1520 [1/5] (5.86ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1520 'dadd' 'sum_1_13' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.86>
ST_84 : Operation 1521 [5/5] (5.86ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1521 'dadd' 'sum_1_14' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.86>
ST_85 : Operation 1522 [4/5] (5.86ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1522 'dadd' 'sum_1_14' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.86>
ST_86 : Operation 1523 [3/5] (5.86ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1523 'dadd' 'sum_1_14' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.86>
ST_87 : Operation 1524 [2/5] (5.86ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1524 'dadd' 'sum_1_14' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.86>
ST_88 : Operation 1525 [1/5] (5.86ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1525 'dadd' 'sum_1_14' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.86>
ST_89 : Operation 1526 [5/5] (5.86ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1526 'dadd' 'sum_1_15' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.86>
ST_90 : Operation 1527 [4/5] (5.86ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1527 'dadd' 'sum_1_15' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.86>
ST_91 : Operation 1528 [3/5] (5.86ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1528 'dadd' 'sum_1_15' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.86>
ST_92 : Operation 1529 [2/5] (5.86ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1529 'dadd' 'sum_1_15' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.86>
ST_93 : Operation 1530 [1/5] (5.86ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1530 'dadd' 'sum_1_15' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.86>
ST_94 : Operation 1531 [5/5] (5.86ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1531 'dadd' 'sum_1_16' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.86>
ST_95 : Operation 1532 [4/5] (5.86ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1532 'dadd' 'sum_1_16' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.86>
ST_96 : Operation 1533 [3/5] (5.86ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1533 'dadd' 'sum_1_16' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.86>
ST_97 : Operation 1534 [2/5] (5.86ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1534 'dadd' 'sum_1_16' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.86>
ST_98 : Operation 1535 [1/5] (5.86ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1535 'dadd' 'sum_1_16' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.86>
ST_99 : Operation 1536 [5/5] (5.86ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1536 'dadd' 'sum_1_17' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.86>
ST_100 : Operation 1537 [4/5] (5.86ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1537 'dadd' 'sum_1_17' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.86>
ST_101 : Operation 1538 [3/5] (5.86ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1538 'dadd' 'sum_1_17' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.86>
ST_102 : Operation 1539 [2/5] (5.86ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1539 'dadd' 'sum_1_17' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.86>
ST_103 : Operation 1540 [1/5] (5.86ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1540 'dadd' 'sum_1_17' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.86>
ST_104 : Operation 1541 [5/5] (5.86ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1541 'dadd' 'sum_1_18' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.86>
ST_105 : Operation 1542 [4/5] (5.86ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1542 'dadd' 'sum_1_18' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.86>
ST_106 : Operation 1543 [3/5] (5.86ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1543 'dadd' 'sum_1_18' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.86>
ST_107 : Operation 1544 [2/5] (5.86ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1544 'dadd' 'sum_1_18' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.86>
ST_108 : Operation 1545 [1/5] (5.86ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1545 'dadd' 'sum_1_18' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.86>
ST_109 : Operation 1546 [5/5] (5.86ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1546 'dadd' 'sum_1_19' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.86>
ST_110 : Operation 1547 [4/5] (5.86ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1547 'dadd' 'sum_1_19' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.86>
ST_111 : Operation 1548 [3/5] (5.86ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1548 'dadd' 'sum_1_19' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.86>
ST_112 : Operation 1549 [2/5] (5.86ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1549 'dadd' 'sum_1_19' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.86>
ST_113 : Operation 1550 [1/5] (5.86ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1550 'dadd' 'sum_1_19' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.86>
ST_114 : Operation 1551 [5/5] (5.86ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1551 'dadd' 'sum_1_20' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.86>
ST_115 : Operation 1552 [4/5] (5.86ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1552 'dadd' 'sum_1_20' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.86>
ST_116 : Operation 1553 [3/5] (5.86ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1553 'dadd' 'sum_1_20' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.86>
ST_117 : Operation 1554 [2/5] (5.86ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1554 'dadd' 'sum_1_20' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.86>
ST_118 : Operation 1555 [1/5] (5.86ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1555 'dadd' 'sum_1_20' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.86>
ST_119 : Operation 1556 [5/5] (5.86ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1556 'dadd' 'sum_1_21' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.86>
ST_120 : Operation 1557 [4/5] (5.86ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1557 'dadd' 'sum_1_21' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.86>
ST_121 : Operation 1558 [3/5] (5.86ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1558 'dadd' 'sum_1_21' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.86>
ST_122 : Operation 1559 [2/5] (5.86ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1559 'dadd' 'sum_1_21' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.86>
ST_123 : Operation 1560 [1/5] (5.86ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1560 'dadd' 'sum_1_21' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.86>
ST_124 : Operation 1561 [5/5] (5.86ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1561 'dadd' 'sum_1_22' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.86>
ST_125 : Operation 1562 [4/5] (5.86ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1562 'dadd' 'sum_1_22' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.86>
ST_126 : Operation 1563 [3/5] (5.86ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1563 'dadd' 'sum_1_22' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.86>
ST_127 : Operation 1564 [2/5] (5.86ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1564 'dadd' 'sum_1_22' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.86>
ST_128 : Operation 1565 [1/5] (5.86ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1565 'dadd' 'sum_1_22' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.86>
ST_129 : Operation 1566 [5/5] (5.86ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1566 'dadd' 'sum_1_23' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.86>
ST_130 : Operation 1567 [4/5] (5.86ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1567 'dadd' 'sum_1_23' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.86>
ST_131 : Operation 1568 [3/5] (5.86ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1568 'dadd' 'sum_1_23' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.86>
ST_132 : Operation 1569 [2/5] (5.86ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1569 'dadd' 'sum_1_23' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.86>
ST_133 : Operation 1570 [1/5] (5.86ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1570 'dadd' 'sum_1_23' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.86>
ST_134 : Operation 1571 [5/5] (5.86ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1571 'dadd' 'sum_1_24' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.86>
ST_135 : Operation 1572 [4/5] (5.86ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1572 'dadd' 'sum_1_24' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.86>
ST_136 : Operation 1573 [3/5] (5.86ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1573 'dadd' 'sum_1_24' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.86>
ST_137 : Operation 1574 [2/5] (5.86ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1574 'dadd' 'sum_1_24' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.86>
ST_138 : Operation 1575 [1/5] (5.86ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1575 'dadd' 'sum_1_24' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.86>
ST_139 : Operation 1576 [5/5] (5.86ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1576 'dadd' 'sum_1_25' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.86>
ST_140 : Operation 1577 [4/5] (5.86ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1577 'dadd' 'sum_1_25' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.86>
ST_141 : Operation 1578 [3/5] (5.86ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1578 'dadd' 'sum_1_25' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.86>
ST_142 : Operation 1579 [2/5] (5.86ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1579 'dadd' 'sum_1_25' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.86>
ST_143 : Operation 1580 [1/5] (5.86ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1580 'dadd' 'sum_1_25' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.86>
ST_144 : Operation 1581 [5/5] (5.86ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1581 'dadd' 'sum_1_26' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.86>
ST_145 : Operation 1582 [4/5] (5.86ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1582 'dadd' 'sum_1_26' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.86>
ST_146 : Operation 1583 [3/5] (5.86ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1583 'dadd' 'sum_1_26' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.86>
ST_147 : Operation 1584 [2/5] (5.86ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1584 'dadd' 'sum_1_26' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 5.86>
ST_148 : Operation 1585 [1/5] (5.86ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1585 'dadd' 'sum_1_26' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.86>
ST_149 : Operation 1586 [5/5] (5.86ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1586 'dadd' 'sum_1_27' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.86>
ST_150 : Operation 1587 [4/5] (5.86ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1587 'dadd' 'sum_1_27' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.86>
ST_151 : Operation 1588 [3/5] (5.86ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1588 'dadd' 'sum_1_27' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.86>
ST_152 : Operation 1589 [2/5] (5.86ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1589 'dadd' 'sum_1_27' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.86>
ST_153 : Operation 1590 [1/5] (5.86ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1590 'dadd' 'sum_1_27' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.86>
ST_154 : Operation 1591 [5/5] (5.86ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1591 'dadd' 'sum_1_28' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.86>
ST_155 : Operation 1592 [4/5] (5.86ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1592 'dadd' 'sum_1_28' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 5.86>
ST_156 : Operation 1593 [3/5] (5.86ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1593 'dadd' 'sum_1_28' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 5.86>
ST_157 : Operation 1594 [2/5] (5.86ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1594 'dadd' 'sum_1_28' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 5.86>
ST_158 : Operation 1595 [1/5] (5.86ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1595 'dadd' 'sum_1_28' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 5.86>
ST_159 : Operation 1596 [5/5] (5.86ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1596 'dadd' 'sum_1_29' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 5.86>
ST_160 : Operation 1597 [4/5] (5.86ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1597 'dadd' 'sum_1_29' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 5.86>
ST_161 : Operation 1598 [3/5] (5.86ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1598 'dadd' 'sum_1_29' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.86>
ST_162 : Operation 1599 [2/5] (5.86ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1599 'dadd' 'sum_1_29' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 5.86>
ST_163 : Operation 1600 [1/5] (5.86ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1600 'dadd' 'sum_1_29' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.86>
ST_164 : Operation 1601 [5/5] (5.86ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1601 'dadd' 'sum_1_30' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.86>
ST_165 : Operation 1602 [4/5] (5.86ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1602 'dadd' 'sum_1_30' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 5.86>
ST_166 : Operation 1603 [3/5] (5.86ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1603 'dadd' 'sum_1_30' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.86>
ST_167 : Operation 1604 [2/5] (5.86ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1604 'dadd' 'sum_1_30' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 5.86>
ST_168 : Operation 1605 [1/5] (5.86ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1605 'dadd' 'sum_1_30' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.86>
ST_169 : Operation 1606 [5/5] (5.86ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1606 'dadd' 'sum_1_31' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.86>
ST_170 : Operation 1607 [4/5] (5.86ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1607 'dadd' 'sum_1_31' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.86>
ST_171 : Operation 1608 [3/5] (5.86ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1608 'dadd' 'sum_1_31' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 5.86>
ST_172 : Operation 1609 [2/5] (5.86ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1609 'dadd' 'sum_1_31' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 5.86>
ST_173 : Operation 1610 [1/5] (5.86ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1610 'dadd' 'sum_1_31' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 5.86>
ST_174 : Operation 1611 [5/5] (5.86ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1611 'dadd' 'sum_1_32' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 5.86>
ST_175 : Operation 1612 [4/5] (5.86ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1612 'dadd' 'sum_1_32' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 5.86>
ST_176 : Operation 1613 [3/5] (5.86ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1613 'dadd' 'sum_1_32' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 5.86>
ST_177 : Operation 1614 [2/5] (5.86ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1614 'dadd' 'sum_1_32' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 5.86>
ST_178 : Operation 1615 [1/5] (5.86ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1615 'dadd' 'sum_1_32' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 5.86>
ST_179 : Operation 1616 [5/5] (5.86ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1616 'dadd' 'sum_1_33' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 5.86>
ST_180 : Operation 1617 [4/5] (5.86ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1617 'dadd' 'sum_1_33' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 5.86>
ST_181 : Operation 1618 [3/5] (5.86ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1618 'dadd' 'sum_1_33' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 5.86>
ST_182 : Operation 1619 [2/5] (5.86ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1619 'dadd' 'sum_1_33' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 5.86>
ST_183 : Operation 1620 [1/5] (5.86ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1620 'dadd' 'sum_1_33' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 5.86>
ST_184 : Operation 1621 [5/5] (5.86ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1621 'dadd' 'sum_1_34' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.86>
ST_185 : Operation 1622 [4/5] (5.86ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1622 'dadd' 'sum_1_34' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 5.86>
ST_186 : Operation 1623 [3/5] (5.86ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1623 'dadd' 'sum_1_34' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 5.86>
ST_187 : Operation 1624 [2/5] (5.86ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1624 'dadd' 'sum_1_34' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 5.86>
ST_188 : Operation 1625 [1/5] (5.86ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1625 'dadd' 'sum_1_34' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 5.86>
ST_189 : Operation 1626 [5/5] (5.86ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1626 'dadd' 'sum_1_35' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 5.86>
ST_190 : Operation 1627 [4/5] (5.86ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1627 'dadd' 'sum_1_35' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 5.86>
ST_191 : Operation 1628 [3/5] (5.86ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1628 'dadd' 'sum_1_35' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 5.86>
ST_192 : Operation 1629 [2/5] (5.86ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1629 'dadd' 'sum_1_35' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 5.86>
ST_193 : Operation 1630 [1/5] (5.86ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1630 'dadd' 'sum_1_35' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 5.86>
ST_194 : Operation 1631 [5/5] (5.86ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1631 'dadd' 'sum_1_36' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 5.86>
ST_195 : Operation 1632 [4/5] (5.86ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1632 'dadd' 'sum_1_36' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 5.86>
ST_196 : Operation 1633 [3/5] (5.86ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1633 'dadd' 'sum_1_36' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 5.86>
ST_197 : Operation 1634 [2/5] (5.86ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1634 'dadd' 'sum_1_36' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 5.86>
ST_198 : Operation 1635 [1/5] (5.86ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1635 'dadd' 'sum_1_36' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 5.86>
ST_199 : Operation 1636 [5/5] (5.86ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1636 'dadd' 'sum_1_37' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 5.86>
ST_200 : Operation 1637 [4/5] (5.86ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1637 'dadd' 'sum_1_37' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 5.86>
ST_201 : Operation 1638 [3/5] (5.86ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1638 'dadd' 'sum_1_37' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 5.86>
ST_202 : Operation 1639 [2/5] (5.86ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1639 'dadd' 'sum_1_37' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 5.86>
ST_203 : Operation 1640 [1/5] (5.86ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1640 'dadd' 'sum_1_37' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 5.86>
ST_204 : Operation 1641 [5/5] (5.86ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1641 'dadd' 'sum_1_38' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 5.86>
ST_205 : Operation 1642 [4/5] (5.86ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1642 'dadd' 'sum_1_38' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 5.86>
ST_206 : Operation 1643 [3/5] (5.86ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1643 'dadd' 'sum_1_38' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 5.86>
ST_207 : Operation 1644 [2/5] (5.86ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1644 'dadd' 'sum_1_38' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 5.86>
ST_208 : Operation 1645 [1/5] (5.86ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1645 'dadd' 'sum_1_38' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 5.86>
ST_209 : Operation 1646 [5/5] (5.86ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1646 'dadd' 'sum_1_39' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 5.86>
ST_210 : Operation 1647 [4/5] (5.86ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1647 'dadd' 'sum_1_39' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 5.86>
ST_211 : Operation 1648 [3/5] (5.86ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1648 'dadd' 'sum_1_39' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 5.86>
ST_212 : Operation 1649 [2/5] (5.86ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1649 'dadd' 'sum_1_39' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 5.86>
ST_213 : Operation 1650 [1/5] (5.86ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1650 'dadd' 'sum_1_39' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 5.86>
ST_214 : Operation 1651 [5/5] (5.86ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1651 'dadd' 'sum_1_40' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 5.86>
ST_215 : Operation 1652 [4/5] (5.86ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1652 'dadd' 'sum_1_40' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 5.86>
ST_216 : Operation 1653 [3/5] (5.86ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1653 'dadd' 'sum_1_40' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 5.86>
ST_217 : Operation 1654 [2/5] (5.86ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1654 'dadd' 'sum_1_40' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 5.86>
ST_218 : Operation 1655 [1/5] (5.86ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1655 'dadd' 'sum_1_40' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 5.86>
ST_219 : Operation 1656 [5/5] (5.86ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1656 'dadd' 'sum_1_41' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 5.86>
ST_220 : Operation 1657 [4/5] (5.86ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1657 'dadd' 'sum_1_41' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 5.86>
ST_221 : Operation 1658 [3/5] (5.86ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1658 'dadd' 'sum_1_41' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 5.86>
ST_222 : Operation 1659 [2/5] (5.86ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1659 'dadd' 'sum_1_41' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 5.86>
ST_223 : Operation 1660 [1/5] (5.86ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1660 'dadd' 'sum_1_41' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 5.86>
ST_224 : Operation 1661 [5/5] (5.86ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1661 'dadd' 'sum_1_42' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 5.86>
ST_225 : Operation 1662 [4/5] (5.86ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1662 'dadd' 'sum_1_42' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 5.86>
ST_226 : Operation 1663 [3/5] (5.86ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1663 'dadd' 'sum_1_42' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 5.86>
ST_227 : Operation 1664 [2/5] (5.86ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1664 'dadd' 'sum_1_42' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 5.86>
ST_228 : Operation 1665 [1/5] (5.86ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1665 'dadd' 'sum_1_42' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 5.86>
ST_229 : Operation 1666 [5/5] (5.86ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1666 'dadd' 'sum_1_43' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 5.86>
ST_230 : Operation 1667 [4/5] (5.86ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1667 'dadd' 'sum_1_43' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 5.86>
ST_231 : Operation 1668 [3/5] (5.86ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1668 'dadd' 'sum_1_43' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 5.86>
ST_232 : Operation 1669 [2/5] (5.86ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1669 'dadd' 'sum_1_43' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 5.86>
ST_233 : Operation 1670 [1/5] (5.86ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1670 'dadd' 'sum_1_43' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 5.86>
ST_234 : Operation 1671 [5/5] (5.86ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1671 'dadd' 'sum_1_44' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 5.86>
ST_235 : Operation 1672 [4/5] (5.86ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1672 'dadd' 'sum_1_44' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 5.86>
ST_236 : Operation 1673 [3/5] (5.86ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1673 'dadd' 'sum_1_44' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 5.86>
ST_237 : Operation 1674 [2/5] (5.86ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1674 'dadd' 'sum_1_44' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 5.86>
ST_238 : Operation 1675 [1/5] (5.86ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1675 'dadd' 'sum_1_44' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 5.86>
ST_239 : Operation 1676 [5/5] (5.86ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1676 'dadd' 'sum_1_45' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 5.86>
ST_240 : Operation 1677 [4/5] (5.86ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1677 'dadd' 'sum_1_45' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 5.86>
ST_241 : Operation 1678 [3/5] (5.86ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1678 'dadd' 'sum_1_45' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 5.86>
ST_242 : Operation 1679 [2/5] (5.86ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1679 'dadd' 'sum_1_45' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 5.86>
ST_243 : Operation 1680 [1/5] (5.86ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1680 'dadd' 'sum_1_45' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 5.86>
ST_244 : Operation 1681 [5/5] (5.86ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1681 'dadd' 'sum_1_46' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 5.86>
ST_245 : Operation 1682 [4/5] (5.86ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1682 'dadd' 'sum_1_46' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 5.86>
ST_246 : Operation 1683 [3/5] (5.86ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1683 'dadd' 'sum_1_46' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 5.86>
ST_247 : Operation 1684 [2/5] (5.86ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1684 'dadd' 'sum_1_46' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 5.86>
ST_248 : Operation 1685 [1/5] (5.86ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1685 'dadd' 'sum_1_46' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 5.86>
ST_249 : Operation 1686 [5/5] (5.86ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1686 'dadd' 'sum_1_47' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 5.86>
ST_250 : Operation 1687 [4/5] (5.86ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1687 'dadd' 'sum_1_47' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 5.86>
ST_251 : Operation 1688 [3/5] (5.86ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1688 'dadd' 'sum_1_47' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 5.86>
ST_252 : Operation 1689 [2/5] (5.86ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1689 'dadd' 'sum_1_47' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 5.86>
ST_253 : Operation 1690 [1/5] (5.86ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1690 'dadd' 'sum_1_47' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 5.86>
ST_254 : Operation 1691 [5/5] (5.86ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1691 'dadd' 'sum_1_48' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 5.86>
ST_255 : Operation 1692 [4/5] (5.86ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1692 'dadd' 'sum_1_48' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 5.86>
ST_256 : Operation 1693 [3/5] (5.86ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1693 'dadd' 'sum_1_48' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 5.86>
ST_257 : Operation 1694 [2/5] (5.86ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1694 'dadd' 'sum_1_48' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 5.86>
ST_258 : Operation 1695 [1/5] (5.86ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1695 'dadd' 'sum_1_48' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 5.86>
ST_259 : Operation 1696 [5/5] (5.86ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1696 'dadd' 'sum_1_49' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 5.86>
ST_260 : Operation 1697 [4/5] (5.86ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1697 'dadd' 'sum_1_49' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 5.86>
ST_261 : Operation 1698 [3/5] (5.86ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1698 'dadd' 'sum_1_49' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 5.86>
ST_262 : Operation 1699 [2/5] (5.86ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1699 'dadd' 'sum_1_49' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 5.86>
ST_263 : Operation 1700 [1/5] (5.86ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1700 'dadd' 'sum_1_49' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 5.86>
ST_264 : Operation 1701 [5/5] (5.86ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1701 'dadd' 'sum_1_50' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 5.86>
ST_265 : Operation 1702 [4/5] (5.86ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1702 'dadd' 'sum_1_50' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 5.86>
ST_266 : Operation 1703 [3/5] (5.86ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1703 'dadd' 'sum_1_50' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 5.86>
ST_267 : Operation 1704 [2/5] (5.86ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1704 'dadd' 'sum_1_50' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 5.86>
ST_268 : Operation 1705 [1/5] (5.86ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1705 'dadd' 'sum_1_50' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 5.86>
ST_269 : Operation 1706 [5/5] (5.86ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1706 'dadd' 'sum_1_51' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 5.86>
ST_270 : Operation 1707 [4/5] (5.86ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1707 'dadd' 'sum_1_51' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 5.86>
ST_271 : Operation 1708 [3/5] (5.86ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1708 'dadd' 'sum_1_51' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 5.86>
ST_272 : Operation 1709 [2/5] (5.86ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1709 'dadd' 'sum_1_51' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 5.86>
ST_273 : Operation 1710 [1/5] (5.86ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1710 'dadd' 'sum_1_51' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 5.86>
ST_274 : Operation 1711 [5/5] (5.86ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1711 'dadd' 'sum_1_52' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 5.86>
ST_275 : Operation 1712 [4/5] (5.86ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1712 'dadd' 'sum_1_52' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 5.86>
ST_276 : Operation 1713 [3/5] (5.86ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1713 'dadd' 'sum_1_52' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 5.86>
ST_277 : Operation 1714 [2/5] (5.86ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1714 'dadd' 'sum_1_52' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 5.86>
ST_278 : Operation 1715 [1/5] (5.86ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1715 'dadd' 'sum_1_52' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 5.86>
ST_279 : Operation 1716 [5/5] (5.86ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1716 'dadd' 'sum_1_53' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 5.86>
ST_280 : Operation 1717 [4/5] (5.86ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1717 'dadd' 'sum_1_53' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 5.86>
ST_281 : Operation 1718 [3/5] (5.86ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1718 'dadd' 'sum_1_53' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 5.86>
ST_282 : Operation 1719 [2/5] (5.86ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1719 'dadd' 'sum_1_53' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 5.86>
ST_283 : Operation 1720 [1/5] (5.86ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1720 'dadd' 'sum_1_53' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 5.86>
ST_284 : Operation 1721 [5/5] (5.86ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1721 'dadd' 'sum_1_54' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 5.86>
ST_285 : Operation 1722 [4/5] (5.86ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1722 'dadd' 'sum_1_54' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 5.86>
ST_286 : Operation 1723 [3/5] (5.86ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1723 'dadd' 'sum_1_54' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 5.86>
ST_287 : Operation 1724 [2/5] (5.86ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1724 'dadd' 'sum_1_54' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 5.86>
ST_288 : Operation 1725 [1/5] (5.86ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1725 'dadd' 'sum_1_54' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 5.86>
ST_289 : Operation 1726 [5/5] (5.86ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1726 'dadd' 'sum_1_55' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 5.86>
ST_290 : Operation 1727 [4/5] (5.86ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1727 'dadd' 'sum_1_55' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 5.86>
ST_291 : Operation 1728 [3/5] (5.86ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1728 'dadd' 'sum_1_55' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 5.86>
ST_292 : Operation 1729 [2/5] (5.86ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1729 'dadd' 'sum_1_55' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 5.86>
ST_293 : Operation 1730 [1/5] (5.86ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1730 'dadd' 'sum_1_55' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 5.86>
ST_294 : Operation 1731 [5/5] (5.86ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1731 'dadd' 'sum_1_56' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 5.86>
ST_295 : Operation 1732 [4/5] (5.86ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1732 'dadd' 'sum_1_56' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 5.86>
ST_296 : Operation 1733 [3/5] (5.86ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1733 'dadd' 'sum_1_56' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 5.86>
ST_297 : Operation 1734 [2/5] (5.86ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1734 'dadd' 'sum_1_56' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 5.86>
ST_298 : Operation 1735 [1/5] (5.86ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1735 'dadd' 'sum_1_56' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 5.86>
ST_299 : Operation 1736 [5/5] (5.86ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1736 'dadd' 'sum_1_57' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 5.86>
ST_300 : Operation 1737 [4/5] (5.86ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1737 'dadd' 'sum_1_57' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 5.86>
ST_301 : Operation 1738 [3/5] (5.86ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1738 'dadd' 'sum_1_57' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 5.86>
ST_302 : Operation 1739 [2/5] (5.86ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1739 'dadd' 'sum_1_57' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 5.86>
ST_303 : Operation 1740 [1/5] (5.86ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1740 'dadd' 'sum_1_57' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 5.86>
ST_304 : Operation 1741 [5/5] (5.86ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1741 'dadd' 'sum_1_58' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 5.86>
ST_305 : Operation 1742 [4/5] (5.86ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1742 'dadd' 'sum_1_58' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 5.86>
ST_306 : Operation 1743 [3/5] (5.86ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1743 'dadd' 'sum_1_58' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 5.86>
ST_307 : Operation 1744 [2/5] (5.86ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1744 'dadd' 'sum_1_58' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 5.86>
ST_308 : Operation 1745 [1/5] (5.86ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1745 'dadd' 'sum_1_58' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 5.86>
ST_309 : Operation 1746 [5/5] (5.86ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1746 'dadd' 'sum_1_59' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 5.86>
ST_310 : Operation 1747 [4/5] (5.86ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1747 'dadd' 'sum_1_59' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 5.86>
ST_311 : Operation 1748 [3/5] (5.86ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1748 'dadd' 'sum_1_59' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 5.86>
ST_312 : Operation 1749 [2/5] (5.86ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1749 'dadd' 'sum_1_59' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 5.86>
ST_313 : Operation 1750 [1/5] (5.86ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1750 'dadd' 'sum_1_59' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 5.86>
ST_314 : Operation 1751 [5/5] (5.86ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1751 'dadd' 'sum_1_60' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 5.86>
ST_315 : Operation 1752 [4/5] (5.86ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1752 'dadd' 'sum_1_60' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 5.86>
ST_316 : Operation 1753 [3/5] (5.86ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1753 'dadd' 'sum_1_60' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 5.86>
ST_317 : Operation 1754 [2/5] (5.86ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1754 'dadd' 'sum_1_60' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 5.86>
ST_318 : Operation 1755 [1/5] (5.86ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1755 'dadd' 'sum_1_60' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 5.86>
ST_319 : Operation 1756 [5/5] (5.86ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1756 'dadd' 'sum_1_61' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 5.86>
ST_320 : Operation 1757 [4/5] (5.86ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1757 'dadd' 'sum_1_61' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 5.86>
ST_321 : Operation 1758 [3/5] (5.86ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1758 'dadd' 'sum_1_61' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 5.86>
ST_322 : Operation 1759 [2/5] (5.86ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1759 'dadd' 'sum_1_61' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 5.86>
ST_323 : Operation 1760 [1/5] (5.86ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1760 'dadd' 'sum_1_61' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 5.86>
ST_324 : Operation 1761 [5/5] (5.86ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1761 'dadd' 'sum_1_62' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 5.86>
ST_325 : Operation 1762 [4/5] (5.86ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1762 'dadd' 'sum_1_62' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 5.86>
ST_326 : Operation 1763 [3/5] (5.86ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1763 'dadd' 'sum_1_62' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 5.86>
ST_327 : Operation 1764 [2/5] (5.86ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1764 'dadd' 'sum_1_62' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 5.86>
ST_328 : Operation 1765 [1/5] (5.86ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1765 'dadd' 'sum_1_62' <Predicate = (!icmp_ln8)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 2.26>
ST_329 : Operation 1766 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @outer_middle_str"   --->   Operation 1766 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_329 : Operation 1767 [1/1] (0.00ns)   --->   "%empty_5 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1767 'speclooptripcount' 'empty_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_329 : Operation 1768 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [gemm.c:11]   --->   Operation 1768 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_329 : Operation 1769 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm.c:11]   --->   Operation 1769 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_329 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %add_ln17" [gemm.c:17]   --->   Operation 1770 'zext' 'zext_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_329 : Operation 1771 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %sum_1_62" [gemm.c:17]   --->   Operation 1771 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_329 : Operation 1772 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln17" [gemm.c:17]   --->   Operation 1772 'getelementptr' 'prod_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_329 : Operation 1773 [1/1] (2.26ns)   --->   "%store_ln17 = store i64 %bitcast_ln17, i12 %prod_addr" [gemm.c:17]   --->   Operation 1773 'store' 'store_ln17' <Predicate = (!icmp_ln8)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_329 : Operation 1774 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1774 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 330 <SV = 2> <Delay = 0.00>
ST_330 : Operation 1775 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [gemm.c:20]   --->   Operation 1775 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', gemm.c:8) with incoming values : ('add_ln8', gemm.c:8) [13]  (0.844 ns)

 <State 2>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j', gemm.c:9) with incoming values : ('add_ln9', gemm.c:9) [15]  (0 ns)
	'icmp' operation ('icmp_ln9', gemm.c:9) [24]  (0.864 ns)
	'select' operation ('select_ln8', gemm.c:8) [25]  (0.517 ns)
	'xor' operation ('xor_ln14', gemm.c:14) [362]  (0.542 ns)
	'getelementptr' operation ('m2_addr_1', gemm.c:14) [364]  (0 ns)
	'load' operation ('m2_load_1', gemm.c:14) on array 'm2' [365]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('m1_load', gemm.c:8) on array 'm1' [32]  (2.27 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [360]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [360]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [360]  (7.15 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [360]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [360]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_2', gemm.c:14) [374]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_4', gemm.c:14) [388]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_6', gemm.c:14) [402]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_8', gemm.c:14) [416]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_s', gemm.c:14) [430]  (7.15 ns)

 <State 14>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_11', gemm.c:14) [444]  (7.15 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_13', gemm.c:14) [458]  (7.15 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_15', gemm.c:14) [472]  (7.15 ns)

 <State 17>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_17', gemm.c:14) [486]  (7.15 ns)

 <State 18>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_19', gemm.c:14) [500]  (7.15 ns)

 <State 19>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_21', gemm.c:14) [514]  (7.15 ns)

 <State 20>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_23', gemm.c:14) [528]  (7.15 ns)

 <State 21>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_25', gemm.c:14) [542]  (7.15 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_27', gemm.c:14) [556]  (7.15 ns)

 <State 23>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_29', gemm.c:14) [570]  (7.15 ns)

 <State 24>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_31', gemm.c:14) [584]  (7.15 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_33', gemm.c:14) [598]  (7.15 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_35', gemm.c:14) [612]  (7.15 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_37', gemm.c:14) [626]  (7.15 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_39', gemm.c:14) [640]  (7.15 ns)

 <State 29>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_41', gemm.c:14) [654]  (7.15 ns)

 <State 30>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_43', gemm.c:14) [668]  (7.15 ns)

 <State 31>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_45', gemm.c:14) [682]  (7.15 ns)

 <State 32>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_47', gemm.c:14) [696]  (7.15 ns)

 <State 33>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_49', gemm.c:14) [710]  (7.15 ns)

 <State 34>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_51', gemm.c:14) [724]  (7.15 ns)

 <State 35>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_53', gemm.c:14) [738]  (7.15 ns)

 <State 36>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_55', gemm.c:14) [752]  (7.15 ns)

 <State 37>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_57', gemm.c:14) [766]  (7.15 ns)

 <State 38>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_59', gemm.c:14) [780]  (7.15 ns)

 <State 39>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mult_61', gemm.c:14) [794]  (7.15 ns)

 <State 40>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [403]  (5.87 ns)

 <State 41>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [403]  (5.87 ns)

 <State 42>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [403]  (5.87 ns)

 <State 43>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [403]  (5.87 ns)

 <State 44>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [410]  (5.87 ns)

 <State 45>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [410]  (5.87 ns)

 <State 46>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [410]  (5.87 ns)

 <State 47>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [410]  (5.87 ns)

 <State 48>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [410]  (5.87 ns)

 <State 49>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [417]  (5.87 ns)

 <State 50>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [417]  (5.87 ns)

 <State 51>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [417]  (5.87 ns)

 <State 52>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [417]  (5.87 ns)

 <State 53>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [417]  (5.87 ns)

 <State 54>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [424]  (5.87 ns)

 <State 55>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [424]  (5.87 ns)

 <State 56>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [424]  (5.87 ns)

 <State 57>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [424]  (5.87 ns)

 <State 58>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [424]  (5.87 ns)

 <State 59>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [431]  (5.87 ns)

 <State 60>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [431]  (5.87 ns)

 <State 61>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [431]  (5.87 ns)

 <State 62>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [431]  (5.87 ns)

 <State 63>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [431]  (5.87 ns)

 <State 64>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [438]  (5.87 ns)

 <State 65>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [438]  (5.87 ns)

 <State 66>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [438]  (5.87 ns)

 <State 67>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [438]  (5.87 ns)

 <State 68>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [438]  (5.87 ns)

 <State 69>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [445]  (5.87 ns)

 <State 70>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [445]  (5.87 ns)

 <State 71>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [445]  (5.87 ns)

 <State 72>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [445]  (5.87 ns)

 <State 73>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [445]  (5.87 ns)

 <State 74>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [452]  (5.87 ns)

 <State 75>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [452]  (5.87 ns)

 <State 76>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [452]  (5.87 ns)

 <State 77>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [452]  (5.87 ns)

 <State 78>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [452]  (5.87 ns)

 <State 79>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [459]  (5.87 ns)

 <State 80>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [459]  (5.87 ns)

 <State 81>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [459]  (5.87 ns)

 <State 82>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [459]  (5.87 ns)

 <State 83>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [459]  (5.87 ns)

 <State 84>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [466]  (5.87 ns)

 <State 85>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [466]  (5.87 ns)

 <State 86>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [466]  (5.87 ns)

 <State 87>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [466]  (5.87 ns)

 <State 88>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [466]  (5.87 ns)

 <State 89>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [473]  (5.87 ns)

 <State 90>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [473]  (5.87 ns)

 <State 91>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [473]  (5.87 ns)

 <State 92>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [473]  (5.87 ns)

 <State 93>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [473]  (5.87 ns)

 <State 94>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [480]  (5.87 ns)

 <State 95>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [480]  (5.87 ns)

 <State 96>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [480]  (5.87 ns)

 <State 97>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [480]  (5.87 ns)

 <State 98>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [480]  (5.87 ns)

 <State 99>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [487]  (5.87 ns)

 <State 100>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [487]  (5.87 ns)

 <State 101>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [487]  (5.87 ns)

 <State 102>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [487]  (5.87 ns)

 <State 103>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [487]  (5.87 ns)

 <State 104>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [494]  (5.87 ns)

 <State 105>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [494]  (5.87 ns)

 <State 106>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [494]  (5.87 ns)

 <State 107>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [494]  (5.87 ns)

 <State 108>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [494]  (5.87 ns)

 <State 109>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [501]  (5.87 ns)

 <State 110>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [501]  (5.87 ns)

 <State 111>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [501]  (5.87 ns)

 <State 112>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [501]  (5.87 ns)

 <State 113>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [501]  (5.87 ns)

 <State 114>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [508]  (5.87 ns)

 <State 115>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [508]  (5.87 ns)

 <State 116>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [508]  (5.87 ns)

 <State 117>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [508]  (5.87 ns)

 <State 118>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [508]  (5.87 ns)

 <State 119>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [515]  (5.87 ns)

 <State 120>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [515]  (5.87 ns)

 <State 121>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [515]  (5.87 ns)

 <State 122>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [515]  (5.87 ns)

 <State 123>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [515]  (5.87 ns)

 <State 124>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [522]  (5.87 ns)

 <State 125>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [522]  (5.87 ns)

 <State 126>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [522]  (5.87 ns)

 <State 127>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [522]  (5.87 ns)

 <State 128>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [522]  (5.87 ns)

 <State 129>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [529]  (5.87 ns)

 <State 130>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [529]  (5.87 ns)

 <State 131>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [529]  (5.87 ns)

 <State 132>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [529]  (5.87 ns)

 <State 133>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [529]  (5.87 ns)

 <State 134>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [536]  (5.87 ns)

 <State 135>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [536]  (5.87 ns)

 <State 136>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [536]  (5.87 ns)

 <State 137>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [536]  (5.87 ns)

 <State 138>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [536]  (5.87 ns)

 <State 139>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [543]  (5.87 ns)

 <State 140>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [543]  (5.87 ns)

 <State 141>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [543]  (5.87 ns)

 <State 142>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [543]  (5.87 ns)

 <State 143>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [543]  (5.87 ns)

 <State 144>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [550]  (5.87 ns)

 <State 145>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [550]  (5.87 ns)

 <State 146>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [550]  (5.87 ns)

 <State 147>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [550]  (5.87 ns)

 <State 148>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [550]  (5.87 ns)

 <State 149>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [557]  (5.87 ns)

 <State 150>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [557]  (5.87 ns)

 <State 151>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [557]  (5.87 ns)

 <State 152>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [557]  (5.87 ns)

 <State 153>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [557]  (5.87 ns)

 <State 154>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [564]  (5.87 ns)

 <State 155>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [564]  (5.87 ns)

 <State 156>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [564]  (5.87 ns)

 <State 157>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [564]  (5.87 ns)

 <State 158>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [564]  (5.87 ns)

 <State 159>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [571]  (5.87 ns)

 <State 160>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [571]  (5.87 ns)

 <State 161>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [571]  (5.87 ns)

 <State 162>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [571]  (5.87 ns)

 <State 163>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [571]  (5.87 ns)

 <State 164>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [578]  (5.87 ns)

 <State 165>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [578]  (5.87 ns)

 <State 166>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [578]  (5.87 ns)

 <State 167>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [578]  (5.87 ns)

 <State 168>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [578]  (5.87 ns)

 <State 169>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [585]  (5.87 ns)

 <State 170>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [585]  (5.87 ns)

 <State 171>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [585]  (5.87 ns)

 <State 172>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [585]  (5.87 ns)

 <State 173>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [585]  (5.87 ns)

 <State 174>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [592]  (5.87 ns)

 <State 175>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [592]  (5.87 ns)

 <State 176>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [592]  (5.87 ns)

 <State 177>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [592]  (5.87 ns)

 <State 178>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [592]  (5.87 ns)

 <State 179>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [599]  (5.87 ns)

 <State 180>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [599]  (5.87 ns)

 <State 181>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [599]  (5.87 ns)

 <State 182>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [599]  (5.87 ns)

 <State 183>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [599]  (5.87 ns)

 <State 184>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [606]  (5.87 ns)

 <State 185>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [606]  (5.87 ns)

 <State 186>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [606]  (5.87 ns)

 <State 187>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [606]  (5.87 ns)

 <State 188>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [606]  (5.87 ns)

 <State 189>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [613]  (5.87 ns)

 <State 190>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [613]  (5.87 ns)

 <State 191>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [613]  (5.87 ns)

 <State 192>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [613]  (5.87 ns)

 <State 193>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [613]  (5.87 ns)

 <State 194>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [620]  (5.87 ns)

 <State 195>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [620]  (5.87 ns)

 <State 196>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [620]  (5.87 ns)

 <State 197>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [620]  (5.87 ns)

 <State 198>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [620]  (5.87 ns)

 <State 199>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [627]  (5.87 ns)

 <State 200>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [627]  (5.87 ns)

 <State 201>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [627]  (5.87 ns)

 <State 202>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [627]  (5.87 ns)

 <State 203>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [627]  (5.87 ns)

 <State 204>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [634]  (5.87 ns)

 <State 205>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [634]  (5.87 ns)

 <State 206>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [634]  (5.87 ns)

 <State 207>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [634]  (5.87 ns)

 <State 208>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [634]  (5.87 ns)

 <State 209>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [641]  (5.87 ns)

 <State 210>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [641]  (5.87 ns)

 <State 211>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [641]  (5.87 ns)

 <State 212>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [641]  (5.87 ns)

 <State 213>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [641]  (5.87 ns)

 <State 214>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [648]  (5.87 ns)

 <State 215>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [648]  (5.87 ns)

 <State 216>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [648]  (5.87 ns)

 <State 217>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [648]  (5.87 ns)

 <State 218>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [648]  (5.87 ns)

 <State 219>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [655]  (5.87 ns)

 <State 220>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [655]  (5.87 ns)

 <State 221>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [655]  (5.87 ns)

 <State 222>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [655]  (5.87 ns)

 <State 223>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [655]  (5.87 ns)

 <State 224>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [662]  (5.87 ns)

 <State 225>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [662]  (5.87 ns)

 <State 226>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [662]  (5.87 ns)

 <State 227>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [662]  (5.87 ns)

 <State 228>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [662]  (5.87 ns)

 <State 229>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [669]  (5.87 ns)

 <State 230>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [669]  (5.87 ns)

 <State 231>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [669]  (5.87 ns)

 <State 232>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [669]  (5.87 ns)

 <State 233>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [669]  (5.87 ns)

 <State 234>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [676]  (5.87 ns)

 <State 235>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [676]  (5.87 ns)

 <State 236>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [676]  (5.87 ns)

 <State 237>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [676]  (5.87 ns)

 <State 238>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [676]  (5.87 ns)

 <State 239>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [683]  (5.87 ns)

 <State 240>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [683]  (5.87 ns)

 <State 241>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [683]  (5.87 ns)

 <State 242>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [683]  (5.87 ns)

 <State 243>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [683]  (5.87 ns)

 <State 244>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [690]  (5.87 ns)

 <State 245>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [690]  (5.87 ns)

 <State 246>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [690]  (5.87 ns)

 <State 247>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [690]  (5.87 ns)

 <State 248>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [690]  (5.87 ns)

 <State 249>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [697]  (5.87 ns)

 <State 250>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [697]  (5.87 ns)

 <State 251>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [697]  (5.87 ns)

 <State 252>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [697]  (5.87 ns)

 <State 253>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [697]  (5.87 ns)

 <State 254>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [704]  (5.87 ns)

 <State 255>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [704]  (5.87 ns)

 <State 256>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [704]  (5.87 ns)

 <State 257>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [704]  (5.87 ns)

 <State 258>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [704]  (5.87 ns)

 <State 259>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [711]  (5.87 ns)

 <State 260>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [711]  (5.87 ns)

 <State 261>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [711]  (5.87 ns)

 <State 262>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [711]  (5.87 ns)

 <State 263>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [711]  (5.87 ns)

 <State 264>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [718]  (5.87 ns)

 <State 265>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [718]  (5.87 ns)

 <State 266>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [718]  (5.87 ns)

 <State 267>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [718]  (5.87 ns)

 <State 268>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [718]  (5.87 ns)

 <State 269>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [725]  (5.87 ns)

 <State 270>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [725]  (5.87 ns)

 <State 271>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [725]  (5.87 ns)

 <State 272>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [725]  (5.87 ns)

 <State 273>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [725]  (5.87 ns)

 <State 274>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [732]  (5.87 ns)

 <State 275>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [732]  (5.87 ns)

 <State 276>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [732]  (5.87 ns)

 <State 277>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [732]  (5.87 ns)

 <State 278>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [732]  (5.87 ns)

 <State 279>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [739]  (5.87 ns)

 <State 280>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [739]  (5.87 ns)

 <State 281>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [739]  (5.87 ns)

 <State 282>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [739]  (5.87 ns)

 <State 283>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [739]  (5.87 ns)

 <State 284>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [746]  (5.87 ns)

 <State 285>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [746]  (5.87 ns)

 <State 286>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [746]  (5.87 ns)

 <State 287>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [746]  (5.87 ns)

 <State 288>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [746]  (5.87 ns)

 <State 289>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [753]  (5.87 ns)

 <State 290>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [753]  (5.87 ns)

 <State 291>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [753]  (5.87 ns)

 <State 292>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [753]  (5.87 ns)

 <State 293>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [753]  (5.87 ns)

 <State 294>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [760]  (5.87 ns)

 <State 295>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [760]  (5.87 ns)

 <State 296>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [760]  (5.87 ns)

 <State 297>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [760]  (5.87 ns)

 <State 298>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [760]  (5.87 ns)

 <State 299>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [767]  (5.87 ns)

 <State 300>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [767]  (5.87 ns)

 <State 301>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [767]  (5.87 ns)

 <State 302>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [767]  (5.87 ns)

 <State 303>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [767]  (5.87 ns)

 <State 304>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [774]  (5.87 ns)

 <State 305>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [774]  (5.87 ns)

 <State 306>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [774]  (5.87 ns)

 <State 307>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [774]  (5.87 ns)

 <State 308>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [774]  (5.87 ns)

 <State 309>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [781]  (5.87 ns)

 <State 310>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [781]  (5.87 ns)

 <State 311>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [781]  (5.87 ns)

 <State 312>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [781]  (5.87 ns)

 <State 313>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [781]  (5.87 ns)

 <State 314>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [788]  (5.87 ns)

 <State 315>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [788]  (5.87 ns)

 <State 316>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [788]  (5.87 ns)

 <State 317>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [788]  (5.87 ns)

 <State 318>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [788]  (5.87 ns)

 <State 319>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [795]  (5.87 ns)

 <State 320>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [795]  (5.87 ns)

 <State 321>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [795]  (5.87 ns)

 <State 322>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [795]  (5.87 ns)

 <State 323>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [795]  (5.87 ns)

 <State 324>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [802]  (5.87 ns)

 <State 325>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [802]  (5.87 ns)

 <State 326>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [802]  (5.87 ns)

 <State 327>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [802]  (5.87 ns)

 <State 328>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [802]  (5.87 ns)

 <State 329>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr', gemm.c:17) [806]  (0 ns)
	'store' operation ('store_ln17', gemm.c:17) of variable 'bitcast_ln17', gemm.c:17 on array 'prod' [807]  (2.27 ns)

 <State 330>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
