Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 24 21:21:58 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file EggD_timing_summary_routed.rpt -rpx EggD_timing_summary_routed.rpx
| Design       : EggD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk1_2hz/clk_out_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: clk1hz/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 335 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 126 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.187        0.000                      0                  281        0.115        0.000                      0                  281        3.000        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.187        0.000                      0                  215        0.433        0.000                      0                  215       13.360        0.000                       0                   128  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.215        0.000                      0                  215        0.433        0.000                      0                  215       13.360        0.000                       0                   128  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.187        0.000                      0                  215        0.115        0.000                      0                  215  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.187        0.000                      0                  215        0.115        0.000                      0                  215  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0        195.708        0.000                      0                   66        0.892        0.000                      0                   66  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        195.708        0.000                      0                   66        0.574        0.000                      0                   66  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      195.708        0.000                      0                   66        0.574        0.000                      0                   66  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1      195.736        0.000                      0                   66        0.892        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.187ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.124ns (32.510%)  route 4.409ns (67.490%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.626 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.626    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.187    

Slack (MET) :             193.208ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.103ns (32.292%)  route 4.409ns (67.708%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.605 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.605    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                193.208    

Slack (MET) :             193.282ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.029ns (31.514%)  route 4.409ns (68.486%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.531 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.531    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                193.282    

Slack (MET) :             193.298ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.013ns (31.343%)  route 4.409ns (68.657%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.515 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.515    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                193.298    

Slack (MET) :             193.301ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 2.010ns (31.311%)  route 4.409ns (68.689%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.512 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.512    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                193.301    

Slack (MET) :             193.322ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.989ns (31.086%)  route 4.409ns (68.914%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.491 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.491    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                193.322    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.915ns (30.279%)  route 4.409ns (69.721%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.417 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.417    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.412ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.899ns (30.103%)  route 4.409ns (69.897%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.401 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.401    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                193.412    

Slack (MET) :             193.415ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.896ns (30.069%)  route 4.409ns (69.931%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.398 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.398    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                193.415    

Slack (MET) :             193.436ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.875ns (29.836%)  route 4.409ns (70.164%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.377 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.377    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                193.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.569    -0.595    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.344    -0.087    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.042 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.042    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.595    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.475    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.509%)  route 0.339ns (59.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.566    -0.598    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1hz/counter_reg[21]/Q
                         net (fo=25, routed)          0.153    -0.304    clk1hz/counter_reg[21]
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  clk1hz/clk_out_i_2/O
                         net (fo=24, routed)          0.186    -0.073    clk1hz/clk_out_i_2_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.028 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.028    clk1hz/clk_out_i_1__0_n_0
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.836    -0.837    clk1hz/clk_out1
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.252    -0.585    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.120    -0.465    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.479%)  route 0.387ns (67.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.387    -0.069    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.024 r  SET_COOK_TIME/debounce_sec/sec[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.024    SET_COOK_TIME/debounce_sec_n_8
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X44Y94         FDCE (Hold_fdce_C_D)         0.092    -0.468    SET_COOK_TIME/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.251ns (44.371%)  route 0.315ns (55.629%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.315    -0.144    clk1hz/counter_reg[13]
    SLICE_X51Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.099 r  clk1hz/counter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.099    clk1hz/counter[12]_i_4_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.034 r  clk1hz/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    clk1hz/counter_reg[12]_i_1_n_6
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.494    clk1hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.286%)  route 0.373ns (66.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.373    -0.082    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.037 r  SET_COOK_TIME/debounce_sec/sec[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    SET_COOK_TIME/debounce_sec_n_9
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.092    -0.504    SET_COOK_TIME/sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            INPUT_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.751%)  route 0.400ns (68.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[1]/Q
                         net (fo=7, routed)           0.400    -0.055    SET_COOK_TIME/COOK_sec[1]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.045    -0.010 r  SET_COOK_TIME/INPUT_sec[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    SET_COOK_TIME_n_4
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    CLK5MHZ
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.091    -0.489    INPUT_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.252ns (42.979%)  route 0.334ns (57.021%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[6]/Q
                         net (fo=3, routed)           0.334    -0.124    clk1hz/counter_reg[6]
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  clk1hz/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.079    clk1hz/counter[4]_i_3_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.013 r  clk1hz/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    clk1hz/counter_reg[4]_i_1_n_5
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105    -0.494    clk1hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.326%)  route 0.389ns (67.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[2]/Q
                         net (fo=8, routed)           0.389    -0.066    SET_COOK_TIME/debounce_sec/sec_reg[5][2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.021 r  SET_COOK_TIME/debounce_sec/sec[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.021    SET_COOK_TIME/debounce_sec_n_7
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.091    -0.505    SET_COOK_TIME/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.252ns (41.598%)  route 0.354ns (58.402%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          0.354    -0.104    clk1hz/counter_reg[18]
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.059 r  clk1hz/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.059    clk1hz/counter[12]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.007 r  clk1hz/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.007    clk1hz/counter_reg[12]_i_1_n_5
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.478    clk1hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.251ns (42.522%)  route 0.339ns (57.478%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.564    -0.600    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  clk1hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.339    -0.120    clk1hz/counter_reg[1]
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.075 r  clk1hz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.075    clk1hz/counter[0]_i_5_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.010 r  clk1hz/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.010    clk1hz/counter_reg[0]_i_1_n_6
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105    -0.495    clk1hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y95     INPUT_min_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y95     INPUT_min_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y92     INPUT_sec_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y93     INPUT_sec_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y87     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y87     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X32Y87     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     clk1hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     clk1hz/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     clk1hz/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y94     clk1hz/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y88     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     clk1hz/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     clk1hz/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y92     INPUT_sec_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y92     INPUT_sec_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.215ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.124ns (32.510%)  route 4.409ns (67.490%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.626 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.626    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.215    

Slack (MET) :             193.236ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.103ns (32.292%)  route 4.409ns (67.708%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.605 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.605    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                193.236    

Slack (MET) :             193.310ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.029ns (31.514%)  route 4.409ns (68.486%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.531 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.531    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                193.310    

Slack (MET) :             193.326ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.013ns (31.343%)  route 4.409ns (68.657%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.515 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.515    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                193.326    

Slack (MET) :             193.329ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 2.010ns (31.311%)  route 4.409ns (68.689%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.512 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.512    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                193.329    

Slack (MET) :             193.350ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.989ns (31.086%)  route 4.409ns (68.914%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.491 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.491    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                193.350    

Slack (MET) :             193.424ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.915ns (30.279%)  route 4.409ns (69.721%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.417 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.417    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                193.424    

Slack (MET) :             193.440ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.899ns (30.103%)  route 4.409ns (69.897%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.401 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.401    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                193.440    

Slack (MET) :             193.443ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.896ns (30.069%)  route 4.409ns (69.931%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.398 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.398    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                193.443    

Slack (MET) :             193.464ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.875ns (29.836%)  route 4.409ns (70.164%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.377 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.377    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.841    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                193.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.569    -0.595    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.344    -0.087    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.042 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.042    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.595    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.475    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.509%)  route 0.339ns (59.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.566    -0.598    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1hz/counter_reg[21]/Q
                         net (fo=25, routed)          0.153    -0.304    clk1hz/counter_reg[21]
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  clk1hz/clk_out_i_2/O
                         net (fo=24, routed)          0.186    -0.073    clk1hz/clk_out_i_2_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.028 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.028    clk1hz/clk_out_i_1__0_n_0
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.836    -0.837    clk1hz/clk_out1
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.252    -0.585    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.120    -0.465    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.479%)  route 0.387ns (67.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.387    -0.069    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.024 r  SET_COOK_TIME/debounce_sec/sec[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.024    SET_COOK_TIME/debounce_sec_n_8
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X44Y94         FDCE (Hold_fdce_C_D)         0.092    -0.468    SET_COOK_TIME/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.251ns (44.371%)  route 0.315ns (55.629%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.315    -0.144    clk1hz/counter_reg[13]
    SLICE_X51Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.099 r  clk1hz/counter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.099    clk1hz/counter[12]_i_4_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.034 r  clk1hz/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    clk1hz/counter_reg[12]_i_1_n_6
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.494    clk1hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.286%)  route 0.373ns (66.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.373    -0.082    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.037 r  SET_COOK_TIME/debounce_sec/sec[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    SET_COOK_TIME/debounce_sec_n_9
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.092    -0.504    SET_COOK_TIME/sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            INPUT_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.751%)  route 0.400ns (68.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[1]/Q
                         net (fo=7, routed)           0.400    -0.055    SET_COOK_TIME/COOK_sec[1]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.045    -0.010 r  SET_COOK_TIME/INPUT_sec[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    SET_COOK_TIME_n_4
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    CLK5MHZ
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.091    -0.489    INPUT_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.252ns (42.979%)  route 0.334ns (57.021%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[6]/Q
                         net (fo=3, routed)           0.334    -0.124    clk1hz/counter_reg[6]
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  clk1hz/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.079    clk1hz/counter[4]_i_3_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.013 r  clk1hz/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    clk1hz/counter_reg[4]_i_1_n_5
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105    -0.494    clk1hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.326%)  route 0.389ns (67.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[2]/Q
                         net (fo=8, routed)           0.389    -0.066    SET_COOK_TIME/debounce_sec/sec_reg[5][2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.021 r  SET_COOK_TIME/debounce_sec/sec[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.021    SET_COOK_TIME/debounce_sec_n_7
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.091    -0.505    SET_COOK_TIME/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.252ns (41.598%)  route 0.354ns (58.402%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          0.354    -0.104    clk1hz/counter_reg[18]
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.059 r  clk1hz/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.059    clk1hz/counter[12]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.007 r  clk1hz/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.007    clk1hz/counter_reg[12]_i_1_n_5
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.478    clk1hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.251ns (42.522%)  route 0.339ns (57.478%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.564    -0.600    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  clk1hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.339    -0.120    clk1hz/counter_reg[1]
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.075 r  clk1hz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.075    clk1hz/counter[0]_i_5_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.010 r  clk1hz/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.010    clk1hz/counter_reg[0]_i_1_n_6
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105    -0.495    clk1hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y95     INPUT_min_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y95     INPUT_min_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y94     INPUT_min_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y92     INPUT_sec_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X44Y93     INPUT_sec_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y87     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y87     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X32Y87     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     clk1hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     clk1hz/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     clk1hz/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y94     clk1hz/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X35Y88     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     clk1hz/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     clk1hz/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y94     INPUT_min_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y92     INPUT_sec_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y92     INPUT_sec_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.187ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.124ns (32.510%)  route 4.409ns (67.490%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.626 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.626    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.187    

Slack (MET) :             193.208ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.103ns (32.292%)  route 4.409ns (67.708%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.605 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.605    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                193.208    

Slack (MET) :             193.282ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.029ns (31.514%)  route 4.409ns (68.486%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.531 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.531    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                193.282    

Slack (MET) :             193.298ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.013ns (31.343%)  route 4.409ns (68.657%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.515 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.515    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                193.298    

Slack (MET) :             193.301ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 2.010ns (31.311%)  route 4.409ns (68.689%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.512 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.512    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                193.301    

Slack (MET) :             193.322ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.989ns (31.086%)  route 4.409ns (68.914%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.491 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.491    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                193.322    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.915ns (30.279%)  route 4.409ns (69.721%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.417 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.417    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.412ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.899ns (30.103%)  route 4.409ns (69.897%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.401 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.401    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                193.412    

Slack (MET) :             193.415ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.896ns (30.069%)  route 4.409ns (69.931%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.398 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.398    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                193.415    

Slack (MET) :             193.436ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.875ns (29.836%)  route 4.409ns (70.164%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.377 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.377    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                193.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.569    -0.595    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.344    -0.087    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.042 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.042    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.318    -0.278    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.158    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.509%)  route 0.339ns (59.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.566    -0.598    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1hz/counter_reg[21]/Q
                         net (fo=25, routed)          0.153    -0.304    clk1hz/counter_reg[21]
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  clk1hz/clk_out_i_2/O
                         net (fo=24, routed)          0.186    -0.073    clk1hz/clk_out_i_2_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.028 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.028    clk1hz/clk_out_i_1__0_n_0
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.836    -0.837    clk1hz/clk_out1
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.120    -0.148    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.479%)  route 0.387ns (67.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.387    -0.069    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.024 r  SET_COOK_TIME/debounce_sec/sec[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.024    SET_COOK_TIME/debounce_sec_n_8
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X44Y94         FDCE (Hold_fdce_C_D)         0.092    -0.151    SET_COOK_TIME/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.251ns (44.371%)  route 0.315ns (55.629%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.315    -0.144    clk1hz/counter_reg[13]
    SLICE_X51Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.099 r  clk1hz/counter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.099    clk1hz/counter[12]_i_4_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.034 r  clk1hz/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    clk1hz/counter_reg[12]_i_1_n_6
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.177    clk1hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.286%)  route 0.373ns (66.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.373    -0.082    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.037 r  SET_COOK_TIME/debounce_sec/sec[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    SET_COOK_TIME/debounce_sec_n_9
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.092    -0.187    SET_COOK_TIME/sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            INPUT_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.751%)  route 0.400ns (68.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[1]/Q
                         net (fo=7, routed)           0.400    -0.055    SET_COOK_TIME/COOK_sec[1]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.045    -0.010 r  SET_COOK_TIME/INPUT_sec[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    SET_COOK_TIME_n_4
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    CLK5MHZ
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.091    -0.172    INPUT_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.252ns (42.979%)  route 0.334ns (57.021%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[6]/Q
                         net (fo=3, routed)           0.334    -0.124    clk1hz/counter_reg[6]
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  clk1hz/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.079    clk1hz/counter[4]_i_3_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.013 r  clk1hz/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    clk1hz/counter_reg[4]_i_1_n_5
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105    -0.177    clk1hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.326%)  route 0.389ns (67.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[2]/Q
                         net (fo=8, routed)           0.389    -0.066    SET_COOK_TIME/debounce_sec/sec_reg[5][2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.021 r  SET_COOK_TIME/debounce_sec/sec[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.021    SET_COOK_TIME/debounce_sec_n_7
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.091    -0.188    SET_COOK_TIME/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.252ns (41.598%)  route 0.354ns (58.402%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          0.354    -0.104    clk1hz/counter_reg[18]
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.059 r  clk1hz/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.059    clk1hz/counter[12]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.007 r  clk1hz/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.007    clk1hz/counter_reg[12]_i_1_n_5
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.161    clk1hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.251ns (42.522%)  route 0.339ns (57.478%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.564    -0.600    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  clk1hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.339    -0.120    clk1hz/counter_reg[1]
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.075 r  clk1hz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.075    clk1hz/counter[0]_i_5_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.010 r  clk1hz/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.010    clk1hz/counter_reg[0]_i_1_n_6
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105    -0.178    clk1hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.187ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.124ns (32.510%)  route 4.409ns (67.490%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.626 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.626    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                193.187    

Slack (MET) :             193.208ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.103ns (32.292%)  route 4.409ns (67.708%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.605 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.605    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                193.208    

Slack (MET) :             193.282ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.029ns (31.514%)  route 4.409ns (68.486%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.531 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.531    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                193.282    

Slack (MET) :             193.298ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.013ns (31.343%)  route 4.409ns (68.657%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.292 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.292    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.515 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.515    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y99         FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                193.298    

Slack (MET) :             193.301ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 2.010ns (31.311%)  route 4.409ns (68.689%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.512 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.512    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                193.301    

Slack (MET) :             193.322ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.989ns (31.086%)  route 4.409ns (68.914%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.491 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.491    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                193.322    

Slack (MET) :             193.396ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.915ns (30.279%)  route 4.409ns (69.721%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.417 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.417    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                193.396    

Slack (MET) :             193.412ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.899ns (30.103%)  route 4.409ns (69.897%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.178 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.178    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.401 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.401    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y98         FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                193.412    

Slack (MET) :             193.415ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.896ns (30.069%)  route 4.409ns (69.931%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.398 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.398    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                193.415    

Slack (MET) :             193.436ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.875ns (29.836%)  route 4.409ns (70.164%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -0.908    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          3.841     3.389    clk1hz/counter_reg[18]
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.513 r  clk1hz/counter[0]_i_2/O
                         net (fo=1, routed)           0.568     4.082    clk1hz/counter[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.608 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.608    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.722 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.722    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.836 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.836    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.950 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.950    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.064 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.064    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.377 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.377    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   198.492    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   198.813    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.813    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                193.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.569    -0.595    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.344    -0.087    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.042 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.042    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.318    -0.278    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.120    -0.158    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.509%)  route 0.339ns (59.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.566    -0.598    clk1hz/clk_out1
    SLICE_X51Y97         FDCE                                         r  clk1hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1hz/counter_reg[21]/Q
                         net (fo=25, routed)          0.153    -0.304    clk1hz/counter_reg[21]
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.259 r  clk1hz/clk_out_i_2/O
                         net (fo=24, routed)          0.186    -0.073    clk1hz/clk_out_i_2_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.028 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.028    clk1hz/clk_out_i_1__0_n_0
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.836    -0.837    clk1hz/clk_out1
    SLICE_X50Y97         FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.120    -0.148    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.479%)  route 0.387ns (67.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.387    -0.069    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.024 r  SET_COOK_TIME/debounce_sec/sec[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.024    SET_COOK_TIME/debounce_sec_n_8
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X44Y94         FDCE (Hold_fdce_C_D)         0.092    -0.151    SET_COOK_TIME/sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.251ns (44.371%)  route 0.315ns (55.629%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.315    -0.144    clk1hz/counter_reg[13]
    SLICE_X51Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.099 r  clk1hz/counter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.099    clk1hz/counter[12]_i_4_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.034 r  clk1hz/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.034    clk1hz/counter_reg[12]_i_1_n_6
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[13]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.177    clk1hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.286%)  route 0.373ns (66.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  SET_COOK_TIME/sec_reg[0]/Q
                         net (fo=8, routed)           0.373    -0.082    SET_COOK_TIME/debounce_sec/sec_reg[5][0]
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.037 r  SET_COOK_TIME/debounce_sec/sec[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    SET_COOK_TIME/debounce_sec_n_9
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/clk_out1
    SLICE_X41Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[0]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.092    -0.187    SET_COOK_TIME/sec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            INPUT_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.751%)  route 0.400ns (68.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X44Y94         FDCE                                         r  SET_COOK_TIME/sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[1]/Q
                         net (fo=7, routed)           0.400    -0.055    SET_COOK_TIME/COOK_sec[1]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.045    -0.010 r  SET_COOK_TIME/INPUT_sec[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.010    SET_COOK_TIME_n_4
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    CLK5MHZ
    SLICE_X44Y93         FDRE                                         r  INPUT_sec_reg[1]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.091    -0.172    INPUT_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.252ns (42.979%)  route 0.334ns (57.021%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[6]/Q
                         net (fo=3, routed)           0.334    -0.124    clk1hz/counter_reg[6]
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.045    -0.079 r  clk1hz/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.079    clk1hz/counter[4]_i_3_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.013 r  clk1hz/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    clk1hz/counter_reg[4]_i_1_n_5
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y93         FDCE                                         r  clk1hz/counter_reg[6]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105    -0.177    clk1hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/sec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.326%)  route 0.389ns (67.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.568    -0.596    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  SET_COOK_TIME/sec_reg[2]/Q
                         net (fo=8, routed)           0.389    -0.066    SET_COOK_TIME/debounce_sec/sec_reg[5][2]
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.021 r  SET_COOK_TIME/debounce_sec/sec[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.021    SET_COOK_TIME/debounce_sec_n_7
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.838    -0.835    SET_COOK_TIME/clk_out1
    SLICE_X43Y93         FDCE                                         r  SET_COOK_TIME/sec_reg[2]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.091    -0.188    SET_COOK_TIME/sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.252ns (41.598%)  route 0.354ns (58.402%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.599    clk1hz/clk_out1
    SLICE_X51Y96         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  clk1hz/counter_reg[18]/Q
                         net (fo=24, routed)          0.354    -0.104    clk1hz/counter_reg[18]
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.059 r  clk1hz/counter[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.059    clk1hz/counter[12]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.007 r  clk1hz/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.007    clk1hz/counter_reg[12]_i_1_n_5
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X51Y95         FDCE                                         r  clk1hz/counter_reg[14]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105    -0.161    clk1hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.251ns (42.522%)  route 0.339ns (57.478%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.564    -0.600    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  clk1hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.339    -0.120    clk1hz/counter_reg[1]
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.045    -0.075 r  clk1hz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.075    clk1hz/counter[0]_i_5_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.010 r  clk1hz/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.010    clk1hz/counter_reg[0]_i_1_n_6
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X51Y92         FDCE                                         r  clk1hz/counter_reg[1]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105    -0.178    clk1hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X34Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.558    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.365%)  route 0.727ns (79.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.241     0.319    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y93         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y93         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.556    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.042%)  route 0.791ns (80.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.305     0.383    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y90         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.841    -0.832    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y90         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  1.034    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X34Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.308    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.365%)  route 0.727ns (79.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.241     0.319    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y93         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y93         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.331    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.042%)  route 0.791ns (80.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.305     0.383    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y90         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.841    -0.832    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y90         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.332    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.306    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.306    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.306    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.708ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.318   198.739    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.334    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.708    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.743ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.318   198.736    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.417    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.743    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.318   198.737    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.418    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X34Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.308    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.365%)  route 0.727ns (79.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.241     0.319    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y93         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y93         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.331    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.042%)  route 0.791ns (80.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.305     0.383    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y90         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.841    -0.832    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y90         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.332    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.306    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.306    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.318    -0.239    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.306    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.289   198.767    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.362    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.362    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.289   198.767    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.362    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.362    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.736ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.580ns (16.452%)  route 2.945ns (83.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.639     2.626    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X39Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517   198.497    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X39Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.559   199.056    
                         clock uncertainty           -0.289   198.767    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.405   198.362    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.362    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                195.736    

Slack (MET) :             195.772ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.289   198.764    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.445    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.445    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.772    

Slack (MET) :             195.772ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.289   198.764    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.445    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.445    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.772    

Slack (MET) :             195.772ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.289   198.764    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.445    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        198.445    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.772    

Slack (MET) :             195.772ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.580ns (16.233%)  route 2.993ns (83.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.687     2.673    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.514   198.494    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/C
                         clock pessimism              0.559   199.053    
                         clock uncertainty           -0.289   198.764    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.319   198.445    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        198.445    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                195.772    

Slack (MET) :             195.865ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.289   198.765    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.446    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.446    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.865    

Slack (MET) :             195.865ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.289   198.765    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.446    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.446    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.865    

Slack (MET) :             195.865ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.662%)  route 2.901ns (83.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.640    -0.900    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.456    -0.444 f  state_reg[0]/Q
                         net (fo=55, routed)          1.306     0.862    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124     0.986 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          1.595     2.581    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X38Y88         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   198.495    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X38Y88         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/C
                         clock pessimism              0.559   199.054    
                         clock uncertainty           -0.289   198.765    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319   198.446    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        198.446    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                195.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X34Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.558    
    SLICE_X34Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.613%)  route 0.675ns (78.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.189     0.266    SET_COOK_TIME/debounce_min/SLOW_CLK/AR[0]
    SLICE_X35Y92         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.840    -0.833    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X35Y92         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.365%)  route 0.727ns (79.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.241     0.319    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y93         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y93         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.556    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.042%)  route 0.791ns (80.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.305     0.383    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y90         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.841    -0.832    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y90         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.570    -0.594    CLK5MHZ
    SLICE_X28Y89         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.453 f  state_reg[0]/Q
                         net (fo=55, routed)          0.486     0.033    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.078 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3__1/O
                         net (fo=70, routed)          0.333     0.411    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y94         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=126, routed)         0.842    -0.831    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y94         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  1.034    





