

================================================================
== Vitis HLS Report for 'nondf_kernel_heat_x1'
================================================================
* Date:           Fri Sep 16 23:44:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.432 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  20644322|  20644322|  68.808 ms|  68.808 ms|  20644322|  20644322|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                                                                                       |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        |                                       Loop Name                                       |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- nondf_kernel_heat_x1_loop_1                                                          |    100416|    100416|      3138|          -|          -|      32|        no|
        | + nondf_kernel_heat_x1_loop_2                                                         |      3136|      3136|        98|          -|          -|      32|        no|
        |  ++ nondf_kernel_heat_x1_loop_3                                                       |        96|        96|         3|          -|          -|      32|        no|
        |- nondf_kernel_heat_x1_loop_4_nondf_kernel_heat_x1_loop_6_nondf_kernel_heat_x1_loop_7  |   2160065|   2160065|        74|          8|          8|  270000|       yes|
        |- nondf_kernel_heat_x1_loop_8                                                          |  18378620|  18378620|   1837862|          -|          -|      10|        no|
        | + nondf_kernel_heat_x1_loop_9                                                         |   1837860|   1837860|     61262|          -|          -|      30|        no|
        |  ++ nondf_kernel_heat_x1_loop_10                                                      |     61260|     61260|      2042|          -|          -|      30|        no|
        |   +++ nondf_kernel_heat_x1_loop_11                                                    |      2040|      2040|        68|          -|          -|      30|        no|
        |- nondf_kernel_heat_x1_loop_12                                                         |      5216|      5216|       163|          -|          -|      32|        no|
        | + nondf_kernel_heat_x1_loop_13                                                        |       161|       161|         5|          -|          -|      32|        no|
        +---------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 74


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 158
* Pipeline : 1
  Pipeline-0 : II = 8, D = 74, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 
7 --> 81 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 7 
81 --> 82 
82 --> 83 153 
83 --> 84 82 
84 --> 85 83 
85 --> 86 84 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 85 
153 --> 154 
154 --> 155 
155 --> 156 153 
156 --> 157 
157 --> 158 
158 --> 154 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%A_V = alloca i64 1" [./dut.cpp:67]   --->   Operation 159 'alloca' 'A_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%B_V = alloca i64 1" [./dut.cpp:68]   --->   Operation 160 'alloca' 'B_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i512 %A_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:67]   --->   Operation 161 'specmemcore' 'specmemcore_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i512 %B_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:68]   --->   Operation 162 'specmemcore' 'specmemcore_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.38ns)   --->   "%br_ln71 = br void" [./dut.cpp:71]   --->   Operation 163 'br' 'br_ln71' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln71, void, i6 0, void" [./dut.cpp:71]   --->   Operation 164 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.70ns)   --->   "%add_ln71 = add i6 %k, i6 1" [./dut.cpp:71]   --->   Operation 165 'add' 'add_ln71' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i6 %k" [./dut.cpp:71]   --->   Operation 166 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.61ns)   --->   "%icmp_ln71 = icmp_eq  i6 %k, i6 32" [./dut.cpp:71]   --->   Operation 167 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split28, void %.preheader4.preheader.preheader" [./dut.cpp:71]   --->   Operation 169 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1308" [./dut.cpp:71]   --->   Operation 170 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.38ns)   --->   "%br_ln72 = br void" [./dut.cpp:72]   --->   Operation 171 'br' 'br_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_2 : Operation 172 [1/1] (0.38ns)   --->   "%br_ln66 = br void %.preheader4.preheader" [./dut.cpp:66]   --->   Operation 172 'br' 'br_ln66' <Predicate = (icmp_ln71)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln72, void, i6 0, void %.split28" [./dut.cpp:72]   --->   Operation 173 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln72 = add i6 %i, i6 1" [./dut.cpp:72]   --->   Operation 174 'add' 'add_ln72' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i6 %i" [./dut.cpp:74]   --->   Operation 175 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln74, i5 0" [./dut.cpp:74]   --->   Operation 176 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.61ns)   --->   "%icmp_ln72 = icmp_eq  i6 %i, i6 32" [./dut.cpp:72]   --->   Operation 177 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split26, void" [./dut.cpp:72]   --->   Operation 179 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1361" [./dut.cpp:72]   --->   Operation 180 'specloopname' 'specloopname_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i" [./dut.cpp:72]   --->   Operation 181 'trunc' 'empty' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [./dut.cpp:72]   --->   Operation 182 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.38ns)   --->   "%br_ln73 = br void" [./dut.cpp:73]   --->   Operation 183 'br' 'br_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.38>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 184 'br' 'br_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln73, void %.split24, i6 0, void %.split26" [./dut.cpp:73]   --->   Operation 185 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.70ns)   --->   "%add_ln73 = add i6 %j, i6 1" [./dut.cpp:73]   --->   Operation 186 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i6 %j" [./dut.cpp:74]   --->   Operation 187 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.72ns)   --->   "%add_ln74_1 = add i10 %tmp_cast, i10 %zext_ln74_1" [./dut.cpp:74]   --->   Operation 188 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_19_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln74_1, i5 0" [./dut.cpp:74]   --->   Operation 189 'bitconcatenate' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.77ns)   --->   "%add_ln74_2 = add i15 %tmp_19_cast, i15 %zext_ln71" [./dut.cpp:74]   --->   Operation 190 'add' 'add_ln74_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i15 %add_ln74_2" [./dut.cpp:74]   --->   Operation 191 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln74_2" [./dut.cpp:74]   --->   Operation 192 'getelementptr' 'A_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln74_2" [./dut.cpp:75]   --->   Operation 193 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %j" [./dut.cpp:73]   --->   Operation 194 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.61ns)   --->   "%icmp_ln73 = icmp_eq  i6 %j, i6 32" [./dut.cpp:73]   --->   Operation 195 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 196 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split24, void" [./dut.cpp:73]   --->   Operation 197 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.72ns)   --->   "%add_ln74 = add i10 %tmp_s, i10 %zext_ln73" [./dut.cpp:74]   --->   Operation 198 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %add_ln74" [./dut.cpp:74]   --->   Operation 199 'zext' 'zext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln74" [./dut.cpp:74]   --->   Operation 200 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 201 [2/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:74]   --->   Operation 201 'load' 'xout_load' <Predicate = (!icmp_ln73)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 202 'br' 'br_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 203 [1/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:74]   --->   Operation 203 'load' 'xout_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1348" [./dut.cpp:73]   --->   Operation 204 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (1.86ns)   --->   "%store_ln74 = store i512 %xout_load, i15 %A_V_addr" [./dut.cpp:74]   --->   Operation 205 'store' 'store_ln74' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_6 : Operation 206 [1/1] (1.86ns)   --->   "%store_ln75 = store i512 %xout_load, i15 %B_V_addr" [./dut.cpp:75]   --->   Operation 206 'store' 'store_ln75' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 207 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 2.29>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%indvar_flatten62 = phi i19 %add_ln79, void %.preheader4, i19 0, void %.preheader4.preheader.preheader" [./dut.cpp:79]   --->   Operation 208 'phi' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i15 %select_ln80_6, void %.preheader4, i15 0, void %.preheader4.preheader.preheader" [./dut.cpp:80]   --->   Operation 209 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %select_ln80_1, void %.preheader4, i5 1, void %.preheader4.preheader.preheader" [./dut.cpp:80]   --->   Operation 210 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 %select_ln81_4, void %.preheader4, i10 0, void %.preheader4.preheader.preheader" [./dut.cpp:81]   --->   Operation 211 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%j_1 = phi i5 %select_ln81_1, void %.preheader4, i5 1, void %.preheader4.preheader.preheader" [./dut.cpp:81]   --->   Operation 212 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%k_1 = phi i5 %add_ln83, void %.preheader4, i5 1, void %.preheader4.preheader.preheader" [./dut.cpp:83]   --->   Operation 213 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.80ns)   --->   "%add_ln79 = add i19 %indvar_flatten62, i19 1" [./dut.cpp:79]   --->   Operation 214 'add' 'add_ln79' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.70ns)   --->   "%indvars_iv_next69 = add i5 %j_1, i5 1" [./dut.cpp:81]   --->   Operation 215 'add' 'indvars_iv_next69' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.70ns)   --->   "%empty_2286 = add i5 %j_1, i5 31" [./dut.cpp:81]   --->   Operation 216 'add' 'empty_2286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.71ns)   --->   "%icmp_ln79 = icmp_eq  i19 %indvar_flatten62, i19 270000" [./dut.cpp:79]   --->   Operation 217 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.preheader4, void %.preheader3.preheader" [./dut.cpp:79]   --->   Operation 218 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.66ns)   --->   "%icmp_ln80 = icmp_eq  i15 %indvar_flatten24, i15 27000" [./dut.cpp:80]   --->   Operation 219 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.27ns)   --->   "%select_ln79 = select i1 %icmp_ln80, i5 1, i5 %i_1" [./dut.cpp:79]   --->   Operation 220 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.12ns)   --->   "%xor_ln79 = xor i1 %icmp_ln80, i1 1" [./dut.cpp:79]   --->   Operation 221 'xor' 'xor_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.63ns)   --->   "%icmp_ln82 = icmp_eq  i5 %k_1, i5 31" [./dut.cpp:82]   --->   Operation 222 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%and_ln79 = and i1 %icmp_ln82, i1 %xor_ln79" [./dut.cpp:79]   --->   Operation 223 'and' 'and_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.60ns)   --->   "%icmp_ln81 = icmp_eq  i10 %indvar_flatten, i10 900" [./dut.cpp:81]   --->   Operation 224 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.12ns)   --->   "%and_ln79_1 = and i1 %icmp_ln81, i1 %xor_ln79" [./dut.cpp:79]   --->   Operation 225 'and' 'and_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.70ns)   --->   "%indvars_iv_next73_dup = add i5 %select_ln79, i5 1" [./dut.cpp:79]   --->   Operation 226 'add' 'indvars_iv_next73_dup' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.12ns)   --->   "%or_ln80 = or i1 %and_ln79_1, i1 %icmp_ln80" [./dut.cpp:80]   --->   Operation 227 'or' 'or_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.27ns)   --->   "%select_ln80 = select i1 %or_ln80, i5 1, i5 %j_1" [./dut.cpp:80]   --->   Operation 228 'select' 'select_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.27ns)   --->   "%select_ln80_1 = select i1 %and_ln79_1, i5 %indvars_iv_next73_dup, i5 %select_ln79" [./dut.cpp:80]   --->   Operation 229 'select' 'select_ln80_1' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.70ns)   --->   "%indvars_iv_next73_mid1 = add i5 %select_ln79, i5 2" [./dut.cpp:79]   --->   Operation 230 'add' 'indvars_iv_next73_mid1' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.70ns)   --->   "%indvars_iv_next7379 = add i5 %i_1, i5 1" [./dut.cpp:80]   --->   Operation 231 'add' 'indvars_iv_next7379' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_2)   --->   "%select_ln79_1 = select i1 %icmp_ln80, i5 2, i5 %indvars_iv_next7379" [./dut.cpp:79]   --->   Operation 232 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln80_2 = select i1 %and_ln79_1, i5 %indvars_iv_next73_mid1, i5 %select_ln79_1" [./dut.cpp:80]   --->   Operation 233 'select' 'select_ln80_2' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.70ns)   --->   "%empty_2287 = add i5 %i_1, i5 31" [./dut.cpp:80]   --->   Operation 234 'add' 'empty_2287' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_3)   --->   "%select_ln79_2 = select i1 %icmp_ln80, i5 0, i5 %empty_2287" [./dut.cpp:79]   --->   Operation 235 'select' 'select_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln80_3 = select i1 %and_ln79_1, i5 %select_ln79, i5 %select_ln79_2" [./dut.cpp:80]   --->   Operation 236 'select' 'select_ln80_3' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_2)   --->   "%select_ln80_4 = select i1 %or_ln80, i5 2, i5 %indvars_iv_next69" [./dut.cpp:80]   --->   Operation 237 'select' 'select_ln80_4' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_3)   --->   "%select_ln80_5 = select i1 %or_ln80, i5 0, i5 %empty_2286" [./dut.cpp:80]   --->   Operation 238 'select' 'select_ln80_5' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%xor_ln80 = xor i1 %icmp_ln81, i1 1" [./dut.cpp:80]   --->   Operation 239 'xor' 'xor_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln80_1 = or i1 %icmp_ln80, i1 %xor_ln80" [./dut.cpp:80]   --->   Operation 240 'or' 'or_ln80_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %and_ln79, i1 %or_ln80_1" [./dut.cpp:80]   --->   Operation 241 'and' 'and_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.70ns)   --->   "%indvars_iv_next69_dup = add i5 %select_ln80, i5 1" [./dut.cpp:80]   --->   Operation 242 'add' 'indvars_iv_next69_dup' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln81)   --->   "%or_ln81 = or i1 %and_ln80, i1 %and_ln79_1" [./dut.cpp:81]   --->   Operation 243 'or' 'or_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln81)   --->   "%or_ln81_1 = or i1 %or_ln81, i1 %icmp_ln80" [./dut.cpp:81]   --->   Operation 244 'or' 'or_ln81_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln81 = select i1 %or_ln81_1, i5 1, i5 %k_1" [./dut.cpp:81]   --->   Operation 245 'select' 'select_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.27ns)   --->   "%select_ln81_1 = select i1 %and_ln80, i5 %indvars_iv_next69_dup, i5 %select_ln80" [./dut.cpp:81]   --->   Operation 246 'select' 'select_ln81_1' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.70ns)   --->   "%indvars_iv_next69_mid1 = add i5 %select_ln80, i5 2" [./dut.cpp:80]   --->   Operation 247 'add' 'indvars_iv_next69_mid1' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln81_2 = select i1 %and_ln80, i5 %indvars_iv_next69_mid1, i5 %select_ln80_4" [./dut.cpp:81]   --->   Operation 248 'select' 'select_ln81_2' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln81_3 = select i1 %and_ln80, i5 %select_ln80, i5 %select_ln80_5" [./dut.cpp:81]   --->   Operation 249 'select' 'select_ln81_3' <Predicate = (!icmp_ln79)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.72ns)   --->   "%add_ln81 = add i10 %indvar_flatten, i10 1" [./dut.cpp:81]   --->   Operation 250 'add' 'add_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.30ns)   --->   "%select_ln81_4 = select i1 %or_ln80, i10 1, i10 %add_ln81" [./dut.cpp:81]   --->   Operation 251 'select' 'select_ln81_4' <Predicate = (!icmp_ln79)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.77ns)   --->   "%add_ln80 = add i15 %indvar_flatten24, i15 1" [./dut.cpp:80]   --->   Operation 252 'add' 'add_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.29ns)   --->   "%select_ln80_6 = select i1 %icmp_ln80, i15 1, i15 %add_ln80" [./dut.cpp:80]   --->   Operation 253 'select' 'select_ln80_6' <Predicate = (!icmp_ln79)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 3> <Delay = 1.86>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_1, i5 %select_ln81"   --->   Operation 254 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i15 %tmp"   --->   Operation 255 'zext' 'zext_ln534' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%A_V_addr_2 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534"   --->   Operation 256 'getelementptr' 'A_V_addr_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_2, i5 %select_ln81_1, i5 %select_ln81"   --->   Operation 257 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i15 %tmp_1"   --->   Operation 258 'zext' 'zext_ln534_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%A_V_addr_3 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_1"   --->   Operation 259 'getelementptr' 'A_V_addr_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_8 : Operation 260 [2/2] (1.86ns)   --->   "%A_V_load_1 = load i15 %A_V_addr_2"   --->   Operation 260 'load' 'A_V_load_1' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_8 : Operation 261 [2/2] (1.86ns)   --->   "%A_V_load_2 = load i15 %A_V_addr_3"   --->   Operation 261 'load' 'A_V_load_2' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 9 <SV = 4> <Delay = 1.86>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_3, i5 %select_ln81_1, i5 %select_ln81"   --->   Operation 262 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i15 %tmp_2"   --->   Operation 263 'zext' 'zext_ln534_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%A_V_addr_4 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_2"   --->   Operation 264 'getelementptr' 'A_V_addr_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_2, i5 %select_ln81"   --->   Operation 265 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i15 %tmp_3"   --->   Operation 266 'zext' 'zext_ln534_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%A_V_addr_5 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_3"   --->   Operation 267 'getelementptr' 'A_V_addr_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 268 [1/2] (1.86ns)   --->   "%A_V_load_1 = load i15 %A_V_addr_2"   --->   Operation 268 'load' 'A_V_load_1' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%op2 = trunc i512 %A_V_load_1"   --->   Operation 269 'trunc' 'op2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 270 [1/2] (1.86ns)   --->   "%A_V_load_2 = load i15 %A_V_addr_3"   --->   Operation 270 'load' 'A_V_load_2' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%op2_1 = trunc i512 %A_V_load_2"   --->   Operation 271 'trunc' 'op2_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_9 : Operation 272 [2/2] (1.86ns)   --->   "%A_V_load_3 = load i15 %A_V_addr_4"   --->   Operation 272 'load' 'A_V_load_3' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 273 [2/2] (1.86ns)   --->   "%A_V_load_4 = load i15 %A_V_addr_5"   --->   Operation 273 'load' 'A_V_load_4' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 274 [1/1] (0.70ns)   --->   "%add_ln83 = add i5 %select_ln81, i5 1" [./dut.cpp:83]   --->   Operation 274 'add' 'add_ln83' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 2.21>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_3, i5 %select_ln81"   --->   Operation 275 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln534_4 = zext i15 %tmp_4"   --->   Operation 276 'zext' 'zext_ln534_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%A_V_addr_6 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_4"   --->   Operation 277 'getelementptr' 'A_V_addr_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 278 [5/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 278 'uitodp' 'conv_i' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 279 [1/2] (1.86ns)   --->   "%A_V_load_3 = load i15 %A_V_addr_4"   --->   Operation 279 'load' 'A_V_load_3' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%op2_2 = trunc i512 %A_V_load_3"   --->   Operation 280 'trunc' 'op2_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 281 [1/2] (1.86ns)   --->   "%A_V_load_4 = load i15 %A_V_addr_5"   --->   Operation 281 'load' 'A_V_load_4' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%op2_3 = trunc i512 %A_V_load_4"   --->   Operation 282 'trunc' 'op2_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 283 [2/2] (1.86ns)   --->   "%A_V_load_5 = load i15 %A_V_addr_6"   --->   Operation 283 'load' 'A_V_load_5' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_1, i5 %add_ln83"   --->   Operation 284 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln534_5 = zext i15 %tmp_5"   --->   Operation 285 'zext' 'zext_ln534_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%A_V_addr_7 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_5"   --->   Operation 286 'getelementptr' 'A_V_addr_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 287 [2/2] (1.86ns)   --->   "%A_V_load_6 = load i15 %A_V_addr_7"   --->   Operation 287 'load' 'A_V_load_6' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln83_1 = add i5 %select_ln81, i5 31" [./dut.cpp:83]   --->   Operation 288 'add' 'add_ln83_1' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 2.21>
ST_11 : Operation 289 [4/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 289 'uitodp' 'conv_i' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 290 [5/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 290 'uitodp' 'conv_i1' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 291 [1/2] (1.86ns)   --->   "%A_V_load_5 = load i15 %A_V_addr_6"   --->   Operation 291 'load' 'A_V_load_5' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%op2_4 = trunc i512 %A_V_load_5"   --->   Operation 292 'trunc' 'op2_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 293 [1/2] (1.86ns)   --->   "%A_V_load_6 = load i15 %A_V_addr_7"   --->   Operation 293 'load' 'A_V_load_6' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%op2_5 = trunc i512 %A_V_load_6"   --->   Operation 294 'trunc' 'op2_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln80_1, i5 %select_ln81_1, i5 %add_ln83_1"   --->   Operation 295 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln534_12 = zext i15 %tmp_6"   --->   Operation 296 'zext' 'zext_ln534_12' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%A_V_addr_8 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_12"   --->   Operation 297 'getelementptr' 'A_V_addr_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_11 : Operation 298 [2/2] (1.86ns)   --->   "%A_V_load_7 = load i15 %A_V_addr_8"   --->   Operation 298 'load' 'A_V_load_7' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 12 <SV = 7> <Delay = 2.21>
ST_12 : Operation 299 [3/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 299 'uitodp' 'conv_i' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 300 [4/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 300 'uitodp' 'conv_i1' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 301 [5/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 301 'uitodp' 'conv_i3' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 302 [1/2] (1.86ns)   --->   "%A_V_load_7 = load i15 %A_V_addr_8"   --->   Operation 302 'load' 'A_V_load_7' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%op2_6 = trunc i512 %A_V_load_7"   --->   Operation 303 'trunc' 'op2_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.21>
ST_13 : Operation 304 [2/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 304 'uitodp' 'conv_i' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 305 [3/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 305 'uitodp' 'conv_i1' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 306 [5/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 306 'uitodp' 'conv_i2' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 307 [4/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 307 'uitodp' 'conv_i3' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 9> <Delay = 2.21>
ST_14 : Operation 308 [1/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 308 'uitodp' 'conv_i' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 309 [2/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 309 'uitodp' 'conv_i1' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 310 [4/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 310 'uitodp' 'conv_i2' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 311 [3/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 311 'uitodp' 'conv_i3' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 312 [5/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 312 'uitodp' 'conv_i4' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 10> <Delay = 2.32>
ST_15 : Operation 313 [8/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 313 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [1/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 314 'uitodp' 'conv_i1' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 315 [3/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 315 'uitodp' 'conv_i2' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 316 [2/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 316 'uitodp' 'conv_i3' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 317 [4/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 317 'uitodp' 'conv_i4' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 318 [5/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 318 'uitodp' 'conv_i5' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 319 [7/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 319 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [2/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 320 'uitodp' 'conv_i2' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 321 [1/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 321 'uitodp' 'conv_i3' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 322 [3/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 322 'uitodp' 'conv_i4' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 323 [4/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 323 'uitodp' 'conv_i5' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 324 [5/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 324 'uitodp' 'conv_i6' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 12> <Delay = 2.32>
ST_17 : Operation 325 [6/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 325 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [1/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 326 'uitodp' 'conv_i2' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 327 [2/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 327 'uitodp' 'conv_i4' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 328 [3/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 328 'uitodp' 'conv_i5' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 329 [4/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 329 'uitodp' 'conv_i6' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 330 [5/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 330 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 331 [1/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 331 'uitodp' 'conv_i4' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 332 [2/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 332 'uitodp' 'conv_i5' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 333 [3/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 333 'uitodp' 'conv_i6' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 14> <Delay = 2.32>
ST_19 : Operation 334 [4/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 334 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [1/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 335 'uitodp' 'conv_i5' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 336 [2/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 336 'uitodp' 'conv_i6' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 337 [3/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 337 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 338 'uitodp' 'conv_i6' <Predicate = (!icmp_ln79)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 16> <Delay = 2.32>
ST_21 : Operation 339 [2/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 339 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 2.32>
ST_22 : Operation 340 [1/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 340 'dmul' 'i_op_assign' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 1.90>
ST_23 : Operation 341 [8/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 341 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [8/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 342 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 1.90>
ST_24 : Operation 343 [7/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 343 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [7/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 344 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [8/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 345 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 1.90>
ST_25 : Operation 346 [6/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 346 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 347 [6/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 347 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [7/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 348 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 1.90>
ST_26 : Operation 349 [5/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 349 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 350 [5/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 350 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 351 [6/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 351 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 1.90>
ST_27 : Operation 352 [4/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 352 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 353 [4/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 353 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 354 [5/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 354 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 1.90>
ST_28 : Operation 355 [3/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 355 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [3/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 356 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 357 [4/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 357 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 1.90>
ST_29 : Operation 358 [2/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 358 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 359 [2/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 359 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 360 [3/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 360 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 1.90>
ST_30 : Operation 361 [1/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 361 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 362 [1/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 362 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 363 [2/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 363 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 1.90>
ST_31 : Operation 364 [1/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 364 'dsub' 'i_op_assign_3' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 1.90>
ST_32 : Operation 365 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 365 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 1.90>
ST_33 : Operation 366 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 366 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 367 [8/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 367 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 368 [8/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 368 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 1.90>
ST_34 : Operation 369 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 369 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 370 [7/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 370 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 371 [7/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 371 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 1.90>
ST_35 : Operation 372 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 372 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 373 [6/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 373 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 374 [6/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 374 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 1.90>
ST_36 : Operation 375 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 375 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 376 [5/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 376 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 377 [5/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 377 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 1.90>
ST_37 : Operation 378 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 378 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 379 [4/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 379 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 380 [4/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 380 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 1.90>
ST_38 : Operation 381 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 381 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 382 [3/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 382 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 383 [3/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 383 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 1.90>
ST_39 : Operation 384 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 384 'dadd' 'add_i' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 385 [2/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 385 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 386 [2/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 386 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 2.32>
ST_40 : Operation 387 [8/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 387 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 388 [1/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 388 'dadd' 'add_i1' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 389 [1/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 389 'dadd' 'add_i2' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 2.32>
ST_41 : Operation 390 [7/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 390 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 391 [8/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 391 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 2.32>
ST_42 : Operation 392 [6/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 392 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 393 [7/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 393 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 394 [8/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 394 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 2.32>
ST_43 : Operation 395 [5/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 395 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 396 [6/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 396 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 397 [7/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 397 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 2.32>
ST_44 : Operation 398 [4/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 398 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 399 [5/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 399 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 400 [6/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 400 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 2.32>
ST_45 : Operation 401 [3/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 401 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 402 [4/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 402 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 403 [5/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 403 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.32>
ST_46 : Operation 404 [2/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 404 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 405 [3/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 405 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 406 [4/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 406 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 2.32>
ST_47 : Operation 407 [1/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 407 'dmul' 'mul' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 408 [2/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 408 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 409 [3/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 409 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 2.32>
ST_48 : Operation 410 [1/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 410 'dmul' 'mul1' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 411 [2/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 411 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 2.32>
ST_49 : Operation 412 [1/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 412 'dmul' 'mul2' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 1.90>
ST_50 : Operation 413 [8/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 413 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 1.90>
ST_51 : Operation 414 [7/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 414 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 1.90>
ST_52 : Operation 415 [6/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 415 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 1.90>
ST_53 : Operation 416 [5/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 416 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 1.90>
ST_54 : Operation 417 [4/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 417 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 1.90>
ST_55 : Operation 418 [3/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 418 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 1.90>
ST_56 : Operation 419 [2/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 419 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 1.90>
ST_57 : Operation 420 [1/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 420 'dadd' 'add' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 1.90>
ST_58 : Operation 421 [8/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 421 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 1.90>
ST_59 : Operation 422 [7/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 422 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 1.90>
ST_60 : Operation 423 [6/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 423 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 1.90>
ST_61 : Operation 424 [5/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 424 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 1.90>
ST_62 : Operation 425 [4/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 425 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 1.90>
ST_63 : Operation 426 [3/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 426 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 1.90>
ST_64 : Operation 427 [2/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 427 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 1.90>
ST_65 : Operation 428 [1/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 428 'dadd' 'i_op_assign_4' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 0.00>

State 67 <SV = 62> <Delay = 1.90>
ST_67 : Operation 429 [8/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 429 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 1.90>
ST_68 : Operation 430 [7/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 430 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 1.90>
ST_69 : Operation 431 [6/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 431 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 1.90>
ST_70 : Operation 432 [5/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 432 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 1.90>
ST_71 : Operation 433 [4/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 433 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 1.90>
ST_72 : Operation 434 [3/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 434 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 1.90>
ST_73 : Operation 435 [2/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 435 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 1.90>
ST_74 : Operation 436 [1/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 436 'dadd' 'val' <Predicate = (!icmp_ln79)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 1.05>
ST_75 : Operation 437 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 437 'bitcast' 'reg' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i64 %reg"   --->   Operation 438 'trunc' 'trunc_ln306' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 439 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 439 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 440 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 440 'partselect' 'exp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %exp"   --->   Operation 441 'zext' 'zext_ln311' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i64 %reg"   --->   Operation 442 'trunc' 'trunc_ln315' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 443 [1/1] (1.05ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0"   --->   Operation 443 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln79)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 444 [1/1] (0.74ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 444 'sub' 'sh_amt' <Predicate = (!icmp_ln79)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 445 'trunc' 'trunc_ln326' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_75 : Operation 446 [1/1] (0.61ns)   --->   "%icmp_ln327 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 446 'icmp' 'icmp_ln327' <Predicate = (!icmp_ln79)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 71> <Delay = 1.87>
ST_76 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 447 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_76 : Operation 448 [1/1] (0.62ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 448 'icmp' 'icmp_ln329' <Predicate = (!icmp_ln79)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 449 [1/1] (0.62ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 449 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln79)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 450 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_76 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331cast = zext i6 %trunc_ln331"   --->   Operation 451 'zext' 'trunc_ln331cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_76 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%lshr_ln331 = lshr i53 %p_Result_1, i53 %trunc_ln331cast"   --->   Operation 452 'lshr' 'lshr_ln331' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 453 'xor' 'xor_ln323' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 454 'and' 'and_ln327' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 455 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i53 %p_Result_1, i53 0"   --->   Operation 455 'select' 'select_ln327' <Predicate = (!icmp_ln79)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 456 [1/1] (0.12ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 456 'or' 'or_ln327' <Predicate = (!icmp_ln79)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 457 'xor' 'xor_ln327' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 458 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327"   --->   Operation 458 'and' 'and_ln329' <Predicate = (!icmp_ln79)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %and_ln329, i1 %icmp_ln330"   --->   Operation 459 'and' 'and_ln330' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 460 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i53 %lshr_ln331, i53 %select_ln327"   --->   Operation 460 'select' 'select_ln330' <Predicate = (!icmp_ln79)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 77 <SV = 72> <Delay = 2.43>
ST_77 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln328 = zext i53 %p_Result_1"   --->   Operation 461 'zext' 'zext_ln328' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_77 : Operation 462 [1/1] (0.72ns)   --->   "%sh_amt_1 = sub i10 0, i10 %trunc_ln326"   --->   Operation 462 'sub' 'sh_amt_1' <Predicate = (!icmp_ln79)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_1, i32 9"   --->   Operation 463 'bitselect' 'tmp_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_77 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln339 = zext i10 %sh_amt_1"   --->   Operation 464 'zext' 'zext_ln339' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_77 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%shl_ln339 = shl i512 %zext_ln328, i512 %zext_ln339"   --->   Operation 465 'shl' 'shl_ln339' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln329 = zext i53 %select_ln330"   --->   Operation 466 'zext' 'zext_ln329' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_77 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 467 'or' 'or_ln329' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln337 = or i1 %tmp_8, i1 %or_ln329"   --->   Operation 468 'or' 'or_ln337' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 469 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337 = select i1 %or_ln337, i512 %zext_ln329, i512 %shl_ln339"   --->   Operation 469 'select' 'select_ln337' <Predicate = (!icmp_ln79)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%xor_ln330 = xor i1 %icmp_ln330, i1 1"   --->   Operation 470 'xor' 'xor_ln330' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%and_ln330_1 = and i1 %and_ln329, i1 %xor_ln330"   --->   Operation 471 'and' 'and_ln330_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%or_ln330 = or i1 %and_ln330_1, i1 %icmp_ln323"   --->   Operation 472 'or' 'or_ln330' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 473 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_1 = select i1 %or_ln330, i512 0, i512 %select_ln337"   --->   Operation 473 'select' 'select_ln330_1' <Predicate = (!icmp_ln79)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 73> <Delay = 1.16>
ST_78 : Operation 474 [2/2] (1.16ns)   --->   "%sub_ln455 = sub i512 0, i512 %select_ln330_1"   --->   Operation 474 'sub' 'sub_ln455' <Predicate = (!icmp_ln79 & p_Result_s)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 74> <Delay = 1.74>
ST_79 : Operation 475 [1/2] (1.16ns)   --->   "%sub_ln455 = sub i512 0, i512 %select_ln330_1"   --->   Operation 475 'sub' 'sub_ln455' <Predicate = (!icmp_ln79 & p_Result_s)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 476 [1/1] (0.57ns)   --->   "%select_ln345 = select i1 %p_Result_s, i512 %sub_ln455, i512 %select_ln330_1"   --->   Operation 476 'select' 'select_ln345' <Predicate = (!icmp_ln79)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 75> <Delay = 1.86>
ST_80 : Operation 477 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_4_nondf_kernel_heat_x1_loop_6_nondf_kernel_heat_x1_loop_7_str"   --->   Operation 477 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_80 : Operation 478 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 270000, i64 270000, i64 270000"   --->   Operation 478 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_80 : Operation 479 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_5_nondf_kernel_heat_x1_loop_6_nondf_kernel_heat_x1_loop_7_str"   --->   Operation 479 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_80 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x1_loop_6_nondf_kernel_heat_x1_loop_7_str"   --->   Operation 480 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_80 : Operation 481 [1/1] (0.00ns)   --->   "%B_V_addr_9 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534" [./dut.cpp:83]   --->   Operation 481 'getelementptr' 'B_V_addr_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_80 : Operation 482 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_1307" [./dut.cpp:66]   --->   Operation 482 'specpipeline' 'specpipeline_ln66' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_80 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_639" [./dut.cpp:66]   --->   Operation 483 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_80 : Operation 484 [1/1] (1.86ns)   --->   "%store_ln83 = store i512 %select_ln345, i15 %B_V_addr_9" [./dut.cpp:83]   --->   Operation 484 'store' 'store_ln83' <Predicate = (!icmp_ln79)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_80 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4.preheader"   --->   Operation 485 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 81 <SV = 3> <Delay = 0.38>
ST_81 : Operation 486 [1/1] (0.38ns)   --->   "%br_ln88 = br void %.preheader3" [./dut.cpp:88]   --->   Operation 486 'br' 'br_ln88' <Predicate = true> <Delay = 0.38>

State 82 <SV = 4> <Delay = 0.70>
ST_82 : Operation 487 [1/1] (0.00ns)   --->   "%t = phi i4 %t_1, void, i4 0, void %.preheader3.preheader"   --->   Operation 487 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 488 [1/1] (0.70ns)   --->   "%t_1 = add i4 %t, i4 1" [./dut.cpp:88]   --->   Operation 488 'add' 't_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 489 [1/1] (0.65ns)   --->   "%icmp_ln88 = icmp_eq  i4 %t, i4 10" [./dut.cpp:88]   --->   Operation 489 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 490 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 490 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split14, void %.preheader.preheader" [./dut.cpp:88]   --->   Operation 491 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 492 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_709" [./dut.cpp:88]   --->   Operation 492 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_82 : Operation 493 [1/1] (0.38ns)   --->   "%br_ln89 = br void" [./dut.cpp:89]   --->   Operation 493 'br' 'br_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.38>
ST_82 : Operation 494 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader"   --->   Operation 494 'br' 'br_ln215' <Predicate = (icmp_ln88)> <Delay = 0.38>

State 83 <SV = 5> <Delay = 0.70>
ST_83 : Operation 495 [1/1] (0.00ns)   --->   "%i_3 = phi i5 %indvars_iv_next60, void, i5 1, void %.split14"   --->   Operation 495 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 496 [1/1] (0.63ns)   --->   "%icmp_ln89 = icmp_eq  i5 %i_3, i5 31" [./dut.cpp:89]   --->   Operation 496 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 497 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 497 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split12, void" [./dut.cpp:89]   --->   Operation 498 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 499 [1/1] (0.70ns)   --->   "%indvars_iv_next60 = add i5 %i_3, i5 1"   --->   Operation 499 'add' 'indvars_iv_next60' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1376" [./dut.cpp:66]   --->   Operation 500 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_83 : Operation 501 [1/1] (0.70ns)   --->   "%empty_2288 = add i5 %i_3, i5 31"   --->   Operation 501 'add' 'empty_2288' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 502 [1/1] (0.38ns)   --->   "%br_ln90 = br void" [./dut.cpp:90]   --->   Operation 502 'br' 'br_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_83 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 503 'br' 'br_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 84 <SV = 6> <Delay = 0.70>
ST_84 : Operation 504 [1/1] (0.00ns)   --->   "%j_3 = phi i5 %indvars_iv_next56, void, i5 1, void %.split12"   --->   Operation 504 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 505 [1/1] (0.63ns)   --->   "%icmp_ln90 = icmp_eq  i5 %j_3, i5 31" [./dut.cpp:90]   --->   Operation 505 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 506 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 506 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split10, void" [./dut.cpp:90]   --->   Operation 507 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 508 [1/1] (0.70ns)   --->   "%indvars_iv_next56 = add i5 %j_3, i5 1"   --->   Operation 508 'add' 'indvars_iv_next56' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 509 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1377" [./dut.cpp:66]   --->   Operation 509 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_84 : Operation 510 [1/1] (0.70ns)   --->   "%empty_2289 = add i5 %j_3, i5 31"   --->   Operation 510 'add' 'empty_2289' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 511 [1/1] (0.38ns)   --->   "%br_ln91 = br void" [./dut.cpp:91]   --->   Operation 511 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.38>
ST_84 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 512 'br' 'br_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 85 <SV = 7> <Delay = 1.86>
ST_85 : Operation 513 [1/1] (0.00ns)   --->   "%k_2 = phi i5 %add_ln92, void %.split8_ifconv, i5 1, void %.split10" [./dut.cpp:92]   --->   Operation 513 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_3, i5 %j_3, i5 %k_2" [./dut.cpp:92]   --->   Operation 514 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i15 %tmp_11" [./dut.cpp:92]   --->   Operation 515 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 516 [1/1] (0.00ns)   --->   "%A_V_addr_9 = getelementptr i512 %A_V, i64 0, i64 %zext_ln92" [./dut.cpp:92]   --->   Operation 516 'getelementptr' 'A_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 517 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i512 %B_V, i64 0, i64 %zext_ln92"   --->   Operation 517 'getelementptr' 'B_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %indvars_iv_next60, i5 %j_3, i5 %k_2"   --->   Operation 518 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln534_6 = zext i15 %tmp_12"   --->   Operation 519 'zext' 'zext_ln534_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 520 [1/1] (0.00ns)   --->   "%B_V_addr_3 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_6"   --->   Operation 520 'getelementptr' 'B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %empty_2288, i5 %j_3, i5 %k_2"   --->   Operation 521 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln534_7 = zext i15 %tmp_13"   --->   Operation 522 'zext' 'zext_ln534_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 523 [1/1] (0.00ns)   --->   "%B_V_addr_4 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_7"   --->   Operation 523 'getelementptr' 'B_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_3, i5 %indvars_iv_next56, i5 %k_2"   --->   Operation 524 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln534_8 = zext i15 %tmp_14"   --->   Operation 525 'zext' 'zext_ln534_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 526 [1/1] (0.00ns)   --->   "%B_V_addr_5 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_8"   --->   Operation 526 'getelementptr' 'B_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_3, i5 %empty_2289, i5 %k_2"   --->   Operation 527 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln534_9 = zext i15 %tmp_15"   --->   Operation 528 'zext' 'zext_ln534_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 529 [1/1] (0.00ns)   --->   "%B_V_addr_6 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_9"   --->   Operation 529 'getelementptr' 'B_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 530 [1/1] (0.63ns)   --->   "%icmp_ln91 = icmp_eq  i5 %k_2, i5 31" [./dut.cpp:91]   --->   Operation 530 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 531 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 531 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split8_ifconv, void" [./dut.cpp:91]   --->   Operation 532 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 533 [2/2] (1.86ns)   --->   "%B_V_load_1 = load i15 %B_V_addr_2"   --->   Operation 533 'load' 'B_V_load_1' <Predicate = (!icmp_ln91)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_85 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 534 'br' 'br_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 86 <SV = 8> <Delay = 1.86>
ST_86 : Operation 535 [1/2] (1.86ns)   --->   "%B_V_load_1 = load i15 %B_V_addr_2"   --->   Operation 535 'load' 'B_V_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_86 : Operation 536 [1/1] (0.00ns)   --->   "%op2_7 = trunc i512 %B_V_load_1"   --->   Operation 536 'trunc' 'op2_7' <Predicate = true> <Delay = 0.00>

State 87 <SV = 9> <Delay = 2.21>
ST_87 : Operation 537 [5/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_7"   --->   Operation 537 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 10> <Delay = 2.21>
ST_88 : Operation 538 [4/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_7"   --->   Operation 538 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 11> <Delay = 2.21>
ST_89 : Operation 539 [3/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_7"   --->   Operation 539 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 12> <Delay = 2.21>
ST_90 : Operation 540 [2/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_7"   --->   Operation 540 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 13> <Delay = 2.21>
ST_91 : Operation 541 [1/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_7"   --->   Operation 541 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 14> <Delay = 2.32>
ST_92 : Operation 542 [8/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 542 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 15> <Delay = 2.32>
ST_93 : Operation 543 [7/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 543 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 544 [2/2] (1.86ns)   --->   "%B_V_load_2 = load i15 %B_V_addr_3"   --->   Operation 544 'load' 'B_V_load_2' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_93 : Operation 545 [2/2] (1.86ns)   --->   "%B_V_load_4 = load i15 %B_V_addr_5"   --->   Operation 545 'load' 'B_V_load_4' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 94 <SV = 16> <Delay = 2.32>
ST_94 : Operation 546 [6/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 546 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 547 [1/2] (1.86ns)   --->   "%B_V_load_2 = load i15 %B_V_addr_3"   --->   Operation 547 'load' 'B_V_load_2' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_94 : Operation 548 [1/1] (0.00ns)   --->   "%op2_8 = trunc i512 %B_V_load_2"   --->   Operation 548 'trunc' 'op2_8' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 549 [1/2] (1.86ns)   --->   "%B_V_load_4 = load i15 %B_V_addr_5"   --->   Operation 549 'load' 'B_V_load_4' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_94 : Operation 550 [1/1] (0.00ns)   --->   "%op2_10 = trunc i512 %B_V_load_4"   --->   Operation 550 'trunc' 'op2_10' <Predicate = true> <Delay = 0.00>

State 95 <SV = 17> <Delay = 2.32>
ST_95 : Operation 551 [5/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 551 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 552 [5/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_8"   --->   Operation 552 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 553 [5/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_10"   --->   Operation 553 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 18> <Delay = 2.32>
ST_96 : Operation 554 [4/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 554 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 555 [4/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_8"   --->   Operation 555 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 556 [4/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_10"   --->   Operation 556 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 19> <Delay = 2.32>
ST_97 : Operation 557 [3/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 557 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 558 [3/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_8"   --->   Operation 558 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 559 [3/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_10"   --->   Operation 559 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 20> <Delay = 2.32>
ST_98 : Operation 560 [2/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 560 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 561 [2/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_8"   --->   Operation 561 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 562 [2/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_10"   --->   Operation 562 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 21> <Delay = 2.32>
ST_99 : Operation 563 [1/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 563 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 564 [1/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_8"   --->   Operation 564 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 565 [1/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_10"   --->   Operation 565 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 22> <Delay = 1.90>
ST_100 : Operation 566 [1/1] (0.70ns)   --->   "%add_ln92 = add i5 %k_2, i5 1" [./dut.cpp:92]   --->   Operation 566 'add' 'add_ln92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 567 [8/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 567 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 568 [2/2] (1.86ns)   --->   "%B_V_load_3 = load i15 %B_V_addr_4"   --->   Operation 568 'load' 'B_V_load_3' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_100 : Operation 569 [8/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 569 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 23> <Delay = 1.90>
ST_101 : Operation 570 [7/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 570 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 571 [1/2] (1.86ns)   --->   "%B_V_load_3 = load i15 %B_V_addr_4"   --->   Operation 571 'load' 'B_V_load_3' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_101 : Operation 572 [1/1] (0.00ns)   --->   "%op2_9 = trunc i512 %B_V_load_3"   --->   Operation 572 'trunc' 'op2_9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 573 [7/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 573 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 574 [2/2] (1.86ns)   --->   "%B_V_load_5 = load i15 %B_V_addr_6"   --->   Operation 574 'load' 'B_V_load_5' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_101 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_3, i5 %j_3, i5 %add_ln92"   --->   Operation 575 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln534_10 = zext i15 %tmp_16"   --->   Operation 576 'zext' 'zext_ln534_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 577 [1/1] (0.00ns)   --->   "%B_V_addr_7 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_10"   --->   Operation 577 'getelementptr' 'B_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 578 [2/2] (1.86ns)   --->   "%B_V_load_6 = load i15 %B_V_addr_7"   --->   Operation 578 'load' 'B_V_load_6' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 102 <SV = 24> <Delay = 1.90>
ST_102 : Operation 579 [6/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 579 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 580 [6/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 580 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 581 [1/2] (1.86ns)   --->   "%B_V_load_5 = load i15 %B_V_addr_6"   --->   Operation 581 'load' 'B_V_load_5' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_102 : Operation 582 [1/1] (0.00ns)   --->   "%op2_11 = trunc i512 %B_V_load_5"   --->   Operation 582 'trunc' 'op2_11' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 583 [1/2] (1.86ns)   --->   "%B_V_load_6 = load i15 %B_V_addr_7"   --->   Operation 583 'load' 'B_V_load_6' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_102 : Operation 584 [1/1] (0.00ns)   --->   "%op2_12 = trunc i512 %B_V_load_6"   --->   Operation 584 'trunc' 'op2_12' <Predicate = true> <Delay = 0.00>

State 103 <SV = 25> <Delay = 2.21>
ST_103 : Operation 585 [5/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 585 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 586 [5/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_9"   --->   Operation 586 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 587 [5/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 587 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 588 [5/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_11"   --->   Operation 588 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 589 [5/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_12"   --->   Operation 589 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 26> <Delay = 2.21>
ST_104 : Operation 590 [4/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 590 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 591 [4/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_9"   --->   Operation 591 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 592 [4/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 592 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 593 [4/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_11"   --->   Operation 593 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 594 [4/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_12"   --->   Operation 594 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 27> <Delay = 2.21>
ST_105 : Operation 595 [3/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 595 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 596 [3/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_9"   --->   Operation 596 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 597 [3/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 597 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 598 [3/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_11"   --->   Operation 598 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 599 [3/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_12"   --->   Operation 599 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 28> <Delay = 2.21>
ST_106 : Operation 600 [2/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 600 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 601 [2/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_9"   --->   Operation 601 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 602 [2/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 602 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 603 [2/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_11"   --->   Operation 603 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 604 [2/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_12"   --->   Operation 604 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 29> <Delay = 2.21>
ST_107 : Operation 605 [1/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 605 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 606 [1/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_9"   --->   Operation 606 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 607 [1/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 607 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 608 [1/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_11"   --->   Operation 608 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 609 [1/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_12"   --->   Operation 609 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 30> <Delay = 1.90>
ST_108 : Operation 610 [8/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 610 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 611 [8/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 611 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 612 [8/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 612 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 613 [1/1] (0.70ns)   --->   "%add_ln92_1 = add i5 %k_2, i5 31" [./dut.cpp:92]   --->   Operation 613 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 31> <Delay = 1.90>
ST_109 : Operation 614 [7/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 614 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 615 [7/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 615 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 616 [7/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 616 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_3, i5 %j_3, i5 %add_ln92_1"   --->   Operation 617 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln534_11 = zext i15 %tmp_17"   --->   Operation 618 'zext' 'zext_ln534_11' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 619 [1/1] (0.00ns)   --->   "%B_V_addr_8 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_11"   --->   Operation 619 'getelementptr' 'B_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 620 [2/2] (1.86ns)   --->   "%B_V_load_7 = load i15 %B_V_addr_8"   --->   Operation 620 'load' 'B_V_load_7' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 110 <SV = 32> <Delay = 1.90>
ST_110 : Operation 621 [6/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 621 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 622 [6/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 622 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 623 [6/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 623 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 624 [1/2] (1.86ns)   --->   "%B_V_load_7 = load i15 %B_V_addr_8"   --->   Operation 624 'load' 'B_V_load_7' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_110 : Operation 625 [1/1] (0.00ns)   --->   "%op2_13 = trunc i512 %B_V_load_7"   --->   Operation 625 'trunc' 'op2_13' <Predicate = true> <Delay = 0.00>

State 111 <SV = 33> <Delay = 2.21>
ST_111 : Operation 626 [5/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 626 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 627 [5/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 627 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 628 [5/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 628 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 629 [5/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_13"   --->   Operation 629 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 34> <Delay = 2.21>
ST_112 : Operation 630 [4/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 630 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 631 [4/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 631 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 632 [4/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 632 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 633 [4/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_13"   --->   Operation 633 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 35> <Delay = 2.21>
ST_113 : Operation 634 [3/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 634 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 635 [3/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 635 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 636 [3/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 636 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 637 [3/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_13"   --->   Operation 637 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 36> <Delay = 2.21>
ST_114 : Operation 638 [2/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 638 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 639 [2/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 639 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 640 [2/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 640 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 641 [2/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_13"   --->   Operation 641 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 37> <Delay = 2.21>
ST_115 : Operation 642 [1/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 642 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 643 [1/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 643 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 644 [1/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 644 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 645 [1/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_13"   --->   Operation 645 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 38> <Delay = 2.32>
ST_116 : Operation 646 [8/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 646 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 647 [8/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 647 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 648 [8/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 648 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 39> <Delay = 2.32>
ST_117 : Operation 649 [7/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 649 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 650 [7/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 650 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 651 [7/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 651 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 40> <Delay = 2.32>
ST_118 : Operation 652 [6/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 652 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 653 [6/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 653 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 654 [6/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 654 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 41> <Delay = 2.32>
ST_119 : Operation 655 [5/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 655 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 656 [5/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 656 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 657 [5/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 657 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 42> <Delay = 2.32>
ST_120 : Operation 658 [4/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 658 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 659 [4/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 659 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 660 [4/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 660 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 43> <Delay = 2.32>
ST_121 : Operation 661 [3/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 661 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 662 [3/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 662 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 663 [3/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 663 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 44> <Delay = 2.32>
ST_122 : Operation 664 [2/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 664 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 665 [2/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 665 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 666 [2/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 666 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 45> <Delay = 2.32>
ST_123 : Operation 667 [1/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 667 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 668 [1/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 668 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 669 [1/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 669 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 46> <Delay = 2.32>
ST_124 : Operation 670 [8/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 670 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 671 [8/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 671 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 47> <Delay = 2.32>
ST_125 : Operation 672 [7/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 672 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 673 [7/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 673 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 48> <Delay = 2.32>
ST_126 : Operation 674 [6/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 674 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 675 [6/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 675 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 49> <Delay = 2.32>
ST_127 : Operation 676 [5/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 676 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 677 [5/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 677 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 50> <Delay = 2.32>
ST_128 : Operation 678 [4/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 678 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 679 [4/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 679 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 51> <Delay = 2.32>
ST_129 : Operation 680 [3/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 680 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 681 [3/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 681 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 52> <Delay = 2.32>
ST_130 : Operation 682 [2/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 682 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 683 [2/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 683 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 53> <Delay = 2.32>
ST_131 : Operation 684 [1/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 684 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 685 [1/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 685 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 54> <Delay = 1.90>
ST_132 : Operation 686 [8/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 686 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 55> <Delay = 1.90>
ST_133 : Operation 687 [7/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 687 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 56> <Delay = 1.90>
ST_134 : Operation 688 [6/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 688 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 57> <Delay = 1.90>
ST_135 : Operation 689 [5/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 689 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 58> <Delay = 1.90>
ST_136 : Operation 690 [4/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 690 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 59> <Delay = 1.90>
ST_137 : Operation 691 [3/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 691 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 60> <Delay = 1.90>
ST_138 : Operation 692 [2/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 692 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 61> <Delay = 1.90>
ST_139 : Operation 693 [1/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 693 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 62> <Delay = 1.90>
ST_140 : Operation 694 [8/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 694 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 63> <Delay = 1.90>
ST_141 : Operation 695 [7/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 695 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 64> <Delay = 1.90>
ST_142 : Operation 696 [6/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 696 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 65> <Delay = 1.90>
ST_143 : Operation 697 [5/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 697 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 66> <Delay = 1.90>
ST_144 : Operation 698 [4/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 698 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 67> <Delay = 1.90>
ST_145 : Operation 699 [3/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 699 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 68> <Delay = 1.90>
ST_146 : Operation 700 [2/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 700 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 69> <Delay = 1.90>
ST_147 : Operation 701 [1/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 701 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 70> <Delay = 1.37>
ST_148 : Operation 702 [1/1] (0.00ns)   --->   "%reg_1 = bitcast i64 %val_1"   --->   Operation 702 'bitcast' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln306_1 = trunc i64 %reg_1"   --->   Operation 703 'trunc' 'trunc_ln306_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 704 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63"   --->   Operation 704 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 705 [1/1] (0.00ns)   --->   "%exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62"   --->   Operation 705 'partselect' 'exp_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i11 %exp_1"   --->   Operation 706 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln315_1 = trunc i64 %reg_1"   --->   Operation 707 'trunc' 'trunc_ln315_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 708 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1"   --->   Operation 708 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 709 [1/1] (1.05ns)   --->   "%icmp_ln323_1 = icmp_eq  i63 %trunc_ln306_1, i63 0"   --->   Operation 709 'icmp' 'icmp_ln323_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 710 [1/1] (0.74ns)   --->   "%sh_amt_2 = sub i12 1075, i12 %zext_ln311_1"   --->   Operation 710 'sub' 'sh_amt_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = trunc i12 %sh_amt_2"   --->   Operation 711 'trunc' 'trunc_ln326_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 712 [1/1] (0.61ns)   --->   "%icmp_ln327_1 = icmp_eq  i11 %exp_1, i11 1075"   --->   Operation 712 'icmp' 'icmp_ln327_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 713 [1/1] (0.62ns)   --->   "%icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12 0"   --->   Operation 713 'icmp' 'icmp_ln329_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 714 [1/1] (0.62ns)   --->   "%icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12 54"   --->   Operation 714 'icmp' 'icmp_ln330_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%xor_ln323_1 = xor i1 %icmp_ln323_1, i1 1"   --->   Operation 715 'xor' 'xor_ln323_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%and_ln327_1 = and i1 %icmp_ln327_1, i1 %xor_ln323_1"   --->   Operation 716 'and' 'and_ln327_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 717 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327_1 = select i1 %and_ln327_1, i53 %p_Result_3, i53 0"   --->   Operation 717 'select' 'select_ln327_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 718 [1/1] (0.12ns)   --->   "%or_ln327_1 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1"   --->   Operation 718 'or' 'or_ln327_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 71> <Delay = 2.38>
ST_149 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%zext_ln328_1 = zext i53 %p_Result_3"   --->   Operation 719 'zext' 'zext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 720 [1/1] (0.72ns)   --->   "%sh_amt_3 = sub i10 0, i10 %trunc_ln326_1"   --->   Operation 720 'sub' 'sh_amt_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_3, i32 9"   --->   Operation 721 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%trunc_ln331_1 = trunc i12 %sh_amt_2"   --->   Operation 722 'trunc' 'trunc_ln331_1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%trunc_ln331_1cast = zext i6 %trunc_ln331_1"   --->   Operation 723 'zext' 'trunc_ln331_1cast' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%lshr_ln331_1 = lshr i53 %p_Result_3, i53 %trunc_ln331_1cast"   --->   Operation 724 'lshr' 'lshr_ln331_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%zext_ln339_1 = zext i10 %sh_amt_3"   --->   Operation 725 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%shl_ln339_1 = shl i512 %zext_ln328_1, i512 %zext_ln339_1"   --->   Operation 726 'shl' 'shl_ln339_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_1)   --->   "%xor_ln327_1 = xor i1 %or_ln327_1, i1 1"   --->   Operation 727 'xor' 'xor_ln327_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 728 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329_1 = and i1 %icmp_ln329_1, i1 %xor_ln327_1"   --->   Operation 728 'and' 'and_ln329_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%and_ln330_2 = and i1 %and_ln329_1, i1 %icmp_ln330_1"   --->   Operation 729 'and' 'and_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 730 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330_2 = select i1 %and_ln330_2, i53 %lshr_ln331_1, i53 %select_ln327_1"   --->   Operation 730 'select' 'select_ln330_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%zext_ln329_1 = zext i53 %select_ln330_2"   --->   Operation 731 'zext' 'zext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_1"   --->   Operation 732 'or' 'or_ln329_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%or_ln337_1 = or i1 %tmp_19, i1 %or_ln329_1"   --->   Operation 733 'or' 'or_ln337_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 734 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337_1 = select i1 %or_ln337_1, i512 %zext_ln329_1, i512 %shl_ln339_1"   --->   Operation 734 'select' 'select_ln337_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 72> <Delay = 1.74>
ST_150 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%xor_ln330_1 = xor i1 %icmp_ln330_1, i1 1"   --->   Operation 735 'xor' 'xor_ln330_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%and_ln330_3 = and i1 %and_ln329_1, i1 %xor_ln330_1"   --->   Operation 736 'and' 'and_ln330_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%or_ln330_1 = or i1 %and_ln330_3, i1 %icmp_ln323_1"   --->   Operation 737 'or' 'or_ln330_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 738 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_3 = select i1 %or_ln330_1, i512 0, i512 %select_ln337_1"   --->   Operation 738 'select' 'select_ln330_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 739 [2/2] (1.16ns)   --->   "%sub_ln455_1 = sub i512 0, i512 %select_ln330_3"   --->   Operation 739 'sub' 'sub_ln455_1' <Predicate = (p_Result_2)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 73> <Delay = 1.74>
ST_151 : Operation 740 [1/2] (1.16ns)   --->   "%sub_ln455_1 = sub i512 0, i512 %select_ln330_3"   --->   Operation 740 'sub' 'sub_ln455_1' <Predicate = (p_Result_2)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 741 [1/1] (0.57ns)   --->   "%select_ln345_1 = select i1 %p_Result_2, i512 %sub_ln455_1, i512 %select_ln330_3"   --->   Operation 741 'select' 'select_ln345_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 152 <SV = 74> <Delay = 1.86>
ST_152 : Operation 742 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_811" [./dut.cpp:66]   --->   Operation 742 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 743 [1/1] (1.86ns)   --->   "%store_ln92 = store i512 %select_ln345_1, i15 %A_V_addr_9" [./dut.cpp:92]   --->   Operation 743 'store' 'store_ln92' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_152 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 744 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 153 <SV = 5> <Delay = 0.70>
ST_153 : Operation 745 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln97, void, i6 0, void %.preheader.preheader" [./dut.cpp:97]   --->   Operation 745 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 746 [1/1] (0.70ns)   --->   "%add_ln97 = add i6 %i_2, i6 1" [./dut.cpp:97]   --->   Operation 746 'add' 'add_ln97' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2, i5 0"   --->   Operation 747 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i11 %tmp_7" [./dut.cpp:97]   --->   Operation 748 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 749 [1/1] (0.61ns)   --->   "%icmp_ln97 = icmp_eq  i6 %i_2, i6 32" [./dut.cpp:97]   --->   Operation 749 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 750 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 750 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split6, void" [./dut.cpp:97]   --->   Operation 751 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 752 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1365" [./dut.cpp:97]   --->   Operation 752 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_153 : Operation 753 [1/1] (0.00ns)   --->   "%empty_2290 = trunc i6 %i_2" [./dut.cpp:97]   --->   Operation 753 'trunc' 'empty_2290' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_153 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_2290, i5 0" [./dut.cpp:97]   --->   Operation 754 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_153 : Operation 755 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [./dut.cpp:98]   --->   Operation 755 'br' 'br_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.38>
ST_153 : Operation 756 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [./dut.cpp:102]   --->   Operation 756 'ret' 'ret_ln102' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 154 <SV = 6> <Delay = 0.73>
ST_154 : Operation 757 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln98, void %.split, i6 0, void %.split6" [./dut.cpp:98]   --->   Operation 757 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 758 [1/1] (0.70ns)   --->   "%add_ln98 = add i6 %j_2, i6 1" [./dut.cpp:98]   --->   Operation 758 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_2"   --->   Operation 759 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 760 [1/1] (0.73ns)   --->   "%add_ln215 = add i12 %zext_ln97, i12 %zext_ln215"   --->   Operation 760 'add' 'add_ln215' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 7> <Delay = 1.86>
ST_155 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln215, i5 0"   --->   Operation 761 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i17 %tmp_10"   --->   Operation 762 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 763 [1/1] (0.00ns)   --->   "%A_V_addr_1 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_1"   --->   Operation 763 'getelementptr' 'A_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 764 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_1"   --->   Operation 764 'getelementptr' 'B_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i6 %j_2" [./dut.cpp:98]   --->   Operation 765 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 766 [1/1] (0.61ns)   --->   "%icmp_ln98 = icmp_eq  i6 %j_2, i6 32" [./dut.cpp:98]   --->   Operation 766 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 767 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 767 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split, void" [./dut.cpp:98]   --->   Operation 768 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 769 [2/2] (1.86ns)   --->   "%A_V_load = load i15 %A_V_addr_1"   --->   Operation 769 'load' 'A_V_load' <Predicate = (!icmp_ln98)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_155 : Operation 770 [2/2] (1.86ns)   --->   "%B_V_load = load i15 %B_V_addr_1"   --->   Operation 770 'load' 'B_V_load' <Predicate = (!icmp_ln98)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_155 : Operation 771 [1/1] (0.72ns)   --->   "%add_ln99 = add i10 %tmp_9, i10 %zext_ln98" [./dut.cpp:99]   --->   Operation 771 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 772 'br' 'br_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 156 <SV = 8> <Delay = 1.86>
ST_156 : Operation 773 [1/2] (1.86ns)   --->   "%A_V_load = load i15 %A_V_addr_1"   --->   Operation 773 'load' 'A_V_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_156 : Operation 774 [1/2] (1.86ns)   --->   "%B_V_load = load i15 %B_V_addr_1"   --->   Operation 774 'load' 'B_V_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 157 <SV = 9> <Delay = 1.16>
ST_157 : Operation 775 [2/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_load, i512 %A_V_load"   --->   Operation 775 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 10> <Delay = 2.36>
ST_158 : Operation 776 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1310" [./dut.cpp:98]   --->   Operation 776 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 777 [1/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_load, i512 %A_V_load"   --->   Operation 777 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %add_ln99" [./dut.cpp:99]   --->   Operation 778 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 779 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i512 %xin, i64 0, i64 %zext_ln99" [./dut.cpp:99]   --->   Operation 779 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 780 [1/1] (1.20ns)   --->   "%store_ln99 = store i512 %add_ln208, i10 %xin_addr" [./dut.cpp:99]   --->   Operation 780 'store' 'store_ln99' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_158 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 781 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', ./dut.cpp:71) with incoming values : ('add_ln71', ./dut.cpp:71) [9]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:71) with incoming values : ('add_ln71', ./dut.cpp:71) [9]  (0 ns)
	'add' operation ('add_ln71', ./dut.cpp:71) [10]  (0.706 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:72) with incoming values : ('add_ln72', ./dut.cpp:72) [19]  (0 ns)
	'add' operation ('add_ln72', ./dut.cpp:72) [20]  (0.706 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [32]  (0 ns)
	'add' operation ('add_ln74', ./dut.cpp:74) [47]  (0.725 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:74) [49]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:74) on array 'xout' [50]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:74) on array 'xout' [50]  (1.2 ns)

 <State 6>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln74', ./dut.cpp:74) of variable 'xout_load', ./dut.cpp:74 on array 'A.V', ./dut.cpp:67 [51]  (1.86 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten24', ./dut.cpp:80) with incoming values : ('select_ln80_6', ./dut.cpp:80) [62]  (0 ns)
	'icmp' operation ('icmp_ln80', ./dut.cpp:80) [75]  (0.664 ns)
	'xor' operation ('xor_ln79', ./dut.cpp:79) [77]  (0.122 ns)
	'and' operation ('and_ln79_1', ./dut.cpp:79) [81]  (0.122 ns)
	'or' operation ('or_ln80', ./dut.cpp:80) [84]  (0.122 ns)
	'select' operation ('select_ln80', ./dut.cpp:80) [85]  (0.278 ns)
	'add' operation ('indvars_iv_next69_dup', ./dut.cpp:80) [99]  (0.707 ns)
	'select' operation ('select_ln81_1', ./dut.cpp:81) [104]  (0.278 ns)

 <State 8>: 1.86ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_addr_2') [110]  (0 ns)
	'load' operation ('A_V_load_1') on array 'A.V', ./dut.cpp:67 [126]  (1.86 ns)

 <State 9>: 1.86ns
The critical path consists of the following:
	'load' operation ('A_V_load_1') on array 'A.V', ./dut.cpp:67 [126]  (1.86 ns)

 <State 10>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 11>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 12>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 13>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 14>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 23>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 24>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 25>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 26>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 27>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 28>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 29>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 30>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 31>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [156]  (1.91 ns)

 <State 32>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 33>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 34>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 35>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 36>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 37>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 38>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 39>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [138]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:83) [147]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [165]  (2.32 ns)

 <State 50>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 51>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 52>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 53>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 54>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 55>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 56>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 57>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:83) [148]  (1.91 ns)

 <State 58>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 59>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 60>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 61>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 62>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 63>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 64>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 65>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [166]  (1.91 ns)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 68>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 69>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 70>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 71>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 72>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 73>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 74>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 75>: 1.06ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln323') [175]  (1.06 ns)

 <State 76>: 1.88ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln329') [180]  (0.629 ns)
	'and' operation ('and_ln329') [194]  (0.122 ns)
	'and' operation ('and_ln330') [195]  (0 ns)
	'select' operation ('select_ln330') [196]  (1.13 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [182]  (0.725 ns)
	'or' operation ('or_ln337') [199]  (0 ns)
	'select' operation ('select_ln337') [200]  (1.13 ns)
	'select' operation ('select_ln330_1') [204]  (0.578 ns)

 <State 78>: 1.17ns
The critical path consists of the following:
	'sub' operation ('sub_ln455') [205]  (1.17 ns)

 <State 79>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455') [205]  (1.17 ns)
	'select' operation ('select_ln345') [206]  (0.578 ns)

 <State 80>: 1.86ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_addr_9', ./dut.cpp:83) [123]  (0 ns)
	'store' operation ('store_ln83', ./dut.cpp:83) of variable 'select_ln345' on array 'B.V', ./dut.cpp:68 [207]  (1.86 ns)

 <State 81>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', ./dut.cpp:88) [216]  (0.387 ns)

 <State 82>: 0.708ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ./dut.cpp:88) [216]  (0 ns)
	'add' operation ('t', ./dut.cpp:88) [217]  (0.708 ns)

 <State 83>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next60') [225]  (0 ns)
	'add' operation ('indvars_iv_next60') [230]  (0.707 ns)

 <State 84>: 0.707ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('indvars_iv_next56') [235]  (0 ns)
	'add' operation ('indvars_iv_next56') [240]  (0.707 ns)

 <State 85>: 1.86ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:92) with incoming values : ('add_ln92', ./dut.cpp:92) [245]  (0 ns)
	'getelementptr' operation ('B_V_addr_2') [249]  (0 ns)
	'load' operation ('B_V_load_1') on array 'B.V', ./dut.cpp:68 [268]  (1.86 ns)

 <State 86>: 1.86ns
The critical path consists of the following:
	'load' operation ('B_V_load_1') on array 'B.V', ./dut.cpp:68 [268]  (1.86 ns)

 <State 87>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [270]  (2.22 ns)

 <State 88>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [270]  (2.22 ns)

 <State 89>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [270]  (2.22 ns)

 <State 90>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [270]  (2.22 ns)

 <State 91>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [270]  (2.22 ns)

 <State 92>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 95>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 96>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 97>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 98>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 99>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 100>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [275]  (1.91 ns)

 <State 101>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [275]  (1.91 ns)

 <State 102>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [275]  (1.91 ns)

 <State 103>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [278]  (2.22 ns)

 <State 104>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [278]  (2.22 ns)

 <State 105>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [278]  (2.22 ns)

 <State 106>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [278]  (2.22 ns)

 <State 107>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [278]  (2.22 ns)

 <State 108>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i4') [279]  (1.91 ns)

 <State 109>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i4') [279]  (1.91 ns)

 <State 110>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i4') [279]  (1.91 ns)

 <State 111>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [304]  (2.22 ns)

 <State 112>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [304]  (2.22 ns)

 <State 113>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [304]  (2.22 ns)

 <State 114>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [304]  (2.22 ns)

 <State 115>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [304]  (2.22 ns)

 <State 116>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 117>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 118>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 119>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 120>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 121>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 122>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 123>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [280]  (2.32 ns)

 <State 124>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 125>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 126>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 127>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 128>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 129>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 130>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 131>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [306]  (2.32 ns)

 <State 132>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 133>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 134>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 135>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 136>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 137>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 138>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 139>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [307]  (1.91 ns)

 <State 140>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 141>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 142>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 143>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 144>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 145>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 146>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 147>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 148>: 1.37ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [317]  (0.745 ns)
	'icmp' operation ('icmp_ln329_1') [321]  (0.629 ns)

 <State 149>: 2.38ns
The critical path consists of the following:
	'xor' operation ('xor_ln327_1') [334]  (0 ns)
	'and' operation ('and_ln329_1') [335]  (0.122 ns)
	'and' operation ('and_ln330_2') [336]  (0 ns)
	'select' operation ('select_ln330_2') [337]  (1.13 ns)
	'select' operation ('select_ln337_1') [341]  (1.13 ns)

 <State 150>: 1.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_1') [342]  (0 ns)
	'and' operation ('and_ln330_3') [343]  (0 ns)
	'or' operation ('or_ln330_1') [344]  (0 ns)
	'select' operation ('select_ln330_3') [345]  (0.578 ns)
	'sub' operation ('sub_ln455_1') [346]  (1.17 ns)

 <State 151>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455_1') [346]  (1.17 ns)
	'select' operation ('select_ln345_1') [347]  (0.578 ns)

 <State 152>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln92', ./dut.cpp:92) of variable 'select_ln345_1' on array 'A.V', ./dut.cpp:67 [348]  (1.86 ns)

 <State 153>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:97) with incoming values : ('add_ln97', ./dut.cpp:97) [359]  (0 ns)
	'add' operation ('add_ln97', ./dut.cpp:97) [360]  (0.706 ns)

 <State 154>: 0.735ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:98) with incoming values : ('add_ln98', ./dut.cpp:98) [372]  (0 ns)
	'add' operation ('add_ln215') [375]  (0.735 ns)

 <State 155>: 1.86ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_addr_1') [378]  (0 ns)
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:67 [386]  (1.86 ns)

 <State 156>: 1.86ns
The critical path consists of the following:
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:67 [386]  (1.86 ns)

 <State 157>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln208') [388]  (1.17 ns)

 <State 158>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln208') [388]  (1.17 ns)
	'store' operation ('store_ln99', ./dut.cpp:99) of variable 'add_ln208' on array 'xin' [392]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
