READ ME!

Main file: t3l_abad_cabrera.vhdl
entity name: buzzer
architecture: buzzer_behav

Test bench file: t3l_abad_cabrera_tb.vhdl
entity name: tb_buzzer
architecture: tb_buzzer_arch

gtkwave

Rearrange signals after appending in this order:

encoded
i1
o1
i2
o2
i3
o3
valid
