Analysis & Synthesis report for project
Mon May 28 13:33:39 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SOC_golden_top|display_control:dc|state
 11. State Machine - |DE1_SOC_golden_top|ps2:muis|cur_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: ps2:muis
 18. Parameter Settings for User Entity Instance: display_control:dc
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Port Connectivity Checks: "display_control:dc"
 21. Port Connectivity Checks: "ps2:muis"
 22. SignalTap II Logic Analyzer Settings
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 28 13:33:39 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; DE1_SOC_golden_top                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 630                                         ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,408                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_golden_top ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+
; DE1_SOC_golden_top.v                                               ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v                                               ;             ;
; ps2.v                                                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/SOCO/project/ps2.v                                                              ;             ;
; SEG7_LUT.v                                                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/SOCO/project/SEG7_LUT.v                                                         ;             ;
; display_control.v                                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/SOCO/project/display_control.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                      ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                    ;             ;
; db/altsyncram_ab84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/altsyncram_ab84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                    ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;             ;
; db/cntr_s8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_s8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_09i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/SOCO/project/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                     ; altera_sld  ;
; db/ip/sld3172de05/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 370                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 467                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 90                       ;
;     -- 5 input functions                    ; 69                       ;
;     -- 4 input functions                    ; 81                       ;
;     -- <=3 input functions                  ; 227                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 630                      ;
;                                             ;                          ;
; I/O pins                                    ; 241                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1408                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 343                      ;
; Total fan-out                               ; 4433                     ;
; Average fan-out                             ; 2.62                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SOC_golden_top                                                                                                                     ; 467 (1)             ; 630 (0)                   ; 1408              ; 0          ; 241  ; 0            ; |DE1_SOC_golden_top                                                                                                                                                                                                                                                                                                                                            ; DE1_SOC_golden_top                ; work         ;
;    |display_control:dc|                                                                                                                 ; 55 (55)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|display_control:dc                                                                                                                                                                                                                                                                                                                         ; display_control                   ; work         ;
;    |ps2:muis|                                                                                                                           ; 100 (72)            ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|ps2:muis                                                                                                                                                                                                                                                                                                                                   ; ps2                               ; work         ;
;       |SEG7_LUT:U1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|ps2:muis|SEG7_LUT:U1                                                                                                                                                                                                                                                                                                                       ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:U2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|ps2:muis|SEG7_LUT:U2                                                                                                                                                                                                                                                                                                                       ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:U3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|ps2:muis|SEG7_LUT:U3                                                                                                                                                                                                                                                                                                                       ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:U4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|ps2:muis|SEG7_LUT:U4                                                                                                                                                                                                                                                                                                                       ; SEG7_LUT                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 220 (2)             ; 403 (22)                  ; 1408              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 218 (0)             ; 381 (0)                   ; 1408              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 218 (67)            ; 381 (118)                 ; 1408              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ab84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab84:auto_generated                                                                                                                                                 ; altsyncram_ab84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 15 (1)              ; 71 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 11 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 11 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 57 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_s8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_s8i:auto_generated                                                             ; cntr_s8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 11           ; 128          ; 11           ; 1408 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_golden_top|display_control:dc|state                                          ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_golden_top|ps2:muis|cur_state                                         ;
+-------------------+-----------------+-------------------+-------------------+------------------+
; Name              ; cur_state.trans ; cur_state.pulldat ; cur_state.pullclk ; cur_state.listen ;
+-------------------+-----------------+-------------------+-------------------+------------------+
; cur_state.listen  ; 0               ; 0                 ; 0                 ; 0                ;
; cur_state.pullclk ; 0               ; 0                 ; 1                 ; 1                ;
; cur_state.pulldat ; 0               ; 1                 ; 0                 ; 1                ;
; cur_state.trans   ; 1               ; 0                 ; 0                 ; 1                ;
+-------------------+-----------------+-------------------+-------------------+------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ps2:muis|dout_reg[9]                  ; Stuck at GND due to stuck port data_in ;
; display_control:dc|state~2            ; Lost fanout                            ;
; display_control:dc|state~3            ; Lost fanout                            ;
; display_control:dc|state~4            ; Lost fanout                            ;
; display_control:dc|state~5            ; Lost fanout                            ;
; ps2:muis|cur_state~4                  ; Lost fanout                            ;
; ps2:muis|cur_state~5                  ; Lost fanout                            ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 630   ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 118   ;
; Number of registers using Asynchronous Clear ; 202   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 375   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_golden_top|display_control:dc|address_ctr[7] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SOC_golden_top|display_control:dc|pwm_ctr[5]     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_golden_top|display_control:dc|address_ctr[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2:muis ;
+----------------+-----------+--------------------------+
; Parameter Name ; Value     ; Type                     ;
+----------------+-----------+--------------------------+
; enable_byte    ; 011110100 ; Unsigned Binary          ;
; listen         ; 00        ; Unsigned Binary          ;
; pullclk        ; 01        ; Unsigned Binary          ;
; pulldat        ; 10        ; Unsigned Binary          ;
; trans          ; 11        ; Unsigned Binary          ;
+----------------+-----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_control:dc ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; gamma          ; 2.8   ; Signed Float                           ;
; wait_max       ; 2     ; Signed Integer                         ;
; wait_res       ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 11                                                     ; Untyped        ;
; sld_trigger_bits                                ; 11                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 54                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 11                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_control:dc"                                                                                                                                                                          ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; display_ena     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; display_ena[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:muis"                                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; y_latch_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 11                  ; 11               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 136                         ;
;     CLR               ; 10                          ;
;     ENA               ; 46                          ;
;     ENA CLR           ; 19                          ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 18                          ;
;     plain             ; 34                          ;
; arriav_io_obuf        ; 96                          ;
; arriav_lcell_comb     ; 160                         ;
;     arith             ; 51                          ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 17                          ;
;     normal            ; 109                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 20                          ;
; boundary_port         ; 241                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                        ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; Name                 ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                  ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+
; CLOCK_50             ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                      ;
; matrix:mx|kolom[3]~1 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom[3]~1 ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~0    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~0    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~2    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~2    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~3    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~3    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~4    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~4    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~5    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~5    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~6    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|kolom~6    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~0      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~0      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~2      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~2      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~3      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~3      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~4      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrix:mx|row~4      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon May 28 13:33:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file ps2.v
    Info (12023): Found entity 1: ps2 File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/intelFPGA_lite/16.1/SOCO/project/SEG7_LUT.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file output_files/ws2812.v
Info (12021): Found 1 design units, including 1 entities, in source file matrix.v
    Info (12023): Found entity 1: matrix File: C:/intelFPGA_lite/16.1/SOCO/project/matrix.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock50mhz.v
    Info (12023): Found entity 1: Clock50MHz File: C:/intelFPGA_lite/16.1/SOCO/project/Clock50MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock50mhz/clock50mhz_0002.v
    Info (12023): Found entity 1: Clock50MHz_0002 File: C:/intelFPGA_lite/16.1/SOCO/project/Clock50MHz/Clock50MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file display_control.v
    Info (12023): Found entity 1: display_control File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 1
Info (12127): Elaborating entity "DE1_SOC_golden_top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE1_SOC_golden_top.v(100) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
Warning (10034): Output port "DRAM_BA" at DE1_SOC_golden_top.v(101) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 101
Warning (10034): Output port "HEX4" at DE1_SOC_golden_top.v(137) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
Warning (10034): Output port "HEX5" at DE1_SOC_golden_top.v(138) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
Warning (10034): Output port "LEDR[9..3]" at DE1_SOC_golden_top.v(210) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
Warning (10034): Output port "VGA_B" at DE1_SOC_golden_top.v(237) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
Warning (10034): Output port "VGA_G" at DE1_SOC_golden_top.v(240) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
Warning (10034): Output port "VGA_R" at DE1_SOC_golden_top.v(242) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_golden_top.v(59) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 59
Warning (10034): Output port "ADC_DIN" at DE1_SOC_golden_top.v(60) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 60
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_golden_top.v(62) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 62
Warning (10034): Output port "AUD_DACDAT" at DE1_SOC_golden_top.v(72) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 72
Warning (10034): Output port "AUD_XCK" at DE1_SOC_golden_top.v(74) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 74
Warning (10034): Output port "DRAM_CAS_N" at DE1_SOC_golden_top.v(102) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 102
Warning (10034): Output port "DRAM_CKE" at DE1_SOC_golden_top.v(103) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 103
Warning (10034): Output port "DRAM_CLK" at DE1_SOC_golden_top.v(104) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 104
Warning (10034): Output port "DRAM_CS_N" at DE1_SOC_golden_top.v(105) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 105
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_golden_top.v(107) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 107
Warning (10034): Output port "DRAM_RAS_N" at DE1_SOC_golden_top.v(108) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 108
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_golden_top.v(109) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE1_SOC_golden_top.v(110) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 110
Warning (10034): Output port "FAN_CTRL" at DE1_SOC_golden_top.v(115) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 115
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SOC_golden_top.v(120) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 120
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_golden_top.v(200) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 200
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_golden_top.v(231) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 231
Warning (10034): Output port "VGA_BLANK_N" at DE1_SOC_golden_top.v(238) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 238
Warning (10034): Output port "VGA_CLK" at DE1_SOC_golden_top.v(239) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 239
Warning (10034): Output port "VGA_HS" at DE1_SOC_golden_top.v(241) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 241
Warning (10034): Output port "VGA_SYNC_N" at DE1_SOC_golden_top.v(243) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 243
Warning (10034): Output port "VGA_VS" at DE1_SOC_golden_top.v(246) has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 246
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:muis" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 298
Warning (10230): Verilog HDL assignment warning at ps2.v(81): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 81
Warning (10230): Verilog HDL assignment warning at ps2.v(145): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 145
Warning (10230): Verilog HDL assignment warning at ps2.v(152): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 152
Warning (10230): Verilog HDL assignment warning at ps2.v(158): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 158
Warning (10230): Verilog HDL assignment warning at ps2.v(186): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 186
Warning (10230): Verilog HDL assignment warning at ps2.v(202): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 202
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "ps2:muis|SEG7_LUT:U1" File: C:/intelFPGA_lite/16.1/SOCO/project/ps2.v Line: 40
Info (12128): Elaborating entity "display_control" for hierarchy "display_control:dc" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 330
Warning (10230): Verilog HDL assignment warning at display_control.v(22): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 22
Warning (10230): Verilog HDL assignment warning at display_control.v(23): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 23
Warning (10230): Verilog HDL assignment warning at display_control.v(24): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 24
Warning (10230): Verilog HDL assignment warning at display_control.v(25): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 25
Warning (10230): Verilog HDL assignment warning at display_control.v(26): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 26
Warning (10230): Verilog HDL assignment warning at display_control.v(27): truncated value with size 8 to match size of target (1) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 27
Warning (10230): Verilog HDL assignment warning at display_control.v(61): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 61
Warning (10230): Verilog HDL assignment warning at display_control.v(72): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 72
Warning (10230): Verilog HDL assignment warning at display_control.v(85): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/16.1/SOCO/project/display_control.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab84.tdf
    Info (12023): Found entity 1: altsyncram_ab84 File: C:/intelFPGA_lite/16.1/SOCO/project/db/altsyncram_ab84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/intelFPGA_lite/16.1/SOCO/project/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/intelFPGA_lite/16.1/SOCO/project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf
    Info (12023): Found entity 1: cntr_s8i File: C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_s8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/intelFPGA_lite/16.1/SOCO/project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/intelFPGA_lite/16.1/SOCO/project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/intelFPGA_lite/16.1/SOCO/project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.28.13:33:22 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/16.1/SOCO/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver. File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver. File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver. File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver. File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver. File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver. File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver. File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 70
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 71
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 121
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 216
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 218
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[0]" is fed by GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[1]" is fed by VCC File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[2]" is fed by GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[3]" is fed by VCC File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[4]" is fed by VCC File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[5]" is fed by GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[6]" is fed by GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[7]" is fed by VCC File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13033): The pin "GPIO_0[15]" is fed by GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[1]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[3]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[4]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[7]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[8]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[9]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[10]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[11]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[12]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[13]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
    Warning (13010): Node "GPIO_0[14]~synth" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 126
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 59
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 60
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 62
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 72
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 102
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 103
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 104
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 105
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 107
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 108
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 110
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 115
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 120
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 200
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 231
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 238
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 239
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 241
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 243
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 246
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "Clock50MHz" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity Clock50MHz -sip Clock50MHz.sip -library lib_Clock50MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity Clock50MHz -sip Clock50MHz.sip -library lib_Clock50MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity Clock50MHz -sip Clock50MHz.sip -library lib_Clock50MHz was ignored
Warning (20013): Ignored 317 assignments for entity "Clock50MHz_0002" -- entity does not exist in design
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 22 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 61
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 69
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 80
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 85
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 90
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 199
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 228
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 230
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/intelFPGA_lite/16.1/SOCO/project/DE1_SOC_golden_top.v Line: 232
Info (21057): Implemented 1091 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 114 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 834 logic cells
    Info (21064): Implemented 11 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Mon May 28 13:33:39 2018
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:06


