set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/rd_ptr_reg_0_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/rd_ptr_reg_2_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {psum_mem_instance/CLK}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q2_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q6_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q3_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q7_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q12_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q0_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q4_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q13_reg_18_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q8_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/rd_ptr_reg_1_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_10_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_17_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_7_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_22_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_15_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/rd_ptr_reg_3_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_12_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q11_reg_8_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_11_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_16_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q5_reg_23_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q1_reg_19_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q15_reg_9_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_21_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q14_reg_14_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_13_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q9_reg_20_/CP}]
set_clock_latency -0.3  [get_pins {sfp_row_instance/fifo_inst_int/q10_reg_17_/CP}]
