$date
	Sat Oct 22 21:11:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#792901
b10111 !
1"
#792902
b10111 &
b10111 %
1$
#792903
0"
#792906
b1000110 &
b1000110 %
#792910
b100011 &
b100011 %
#792914
b1101010 &
b1101010 %
#792918
b110101 &
b110101 %
#792922
b10100000 &
b10100000 %
#792926
b1010000 &
b1010000 %
#792930
b101000 &
b101000 %
#792934
b10100 &
b10100 %
#792938
b1010 &
b1010 %
#792942
b101 &
b101 %
#792946
b10000 &
b10000 %
#792950
b1000 &
b1000 %
#792954
b100 &
b100 %
#792958
b10 &
b10 %
#792962
b1 &
b1 %
1#
#792966
b0 &
0#
b0 %
0$
#1750424
b100 !
1"
#1750426
b100 &
b100 %
1$
#1750427
0"
#1750430
b10 &
b10 %
#1750434
b1 &
b1 %
1#
#1750438
b0 &
0#
b0 %
0$
#2713079
b110 !
1"
#2713082
b110 &
b110 %
1$
#2713083
0"
#2713086
b11 &
b11 %
#2713090
b1010 &
b1010 %
#2713094
b101 &
b101 %
#2713098
b10000 &
b10000 %
#2713102
b1000 &
b1000 %
#2713106
b100 &
b100 %
#2713110
b10 &
b10 %
#2713114
b1 &
b1 %
1#
#2713118
b0 &
0#
b0 %
0$
#4500012
