{
  "module_name": "dcn314_smu.h",
  "hash_id": "1e9b06c32a77fe239e00cefa92b6f389f4105a828944034c2b2aac96ee93147f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/dcn314_smu.h",
  "human_readable_source": " \n \n\n#ifndef DAL_DC_314_SMU_H_\n#define DAL_DC_314_SMU_H_\n\n#include \"smu13_driver_if_v13_0_4.h\"\n\ntypedef enum {\n\tWCK_RATIO_1_1 = 0,  \n\tWCK_RATIO_1_2,\n\tWCK_RATIO_1_4,\n\tWCK_RATIO_MAX\n} WCK_RATIO_e;\n\ntypedef struct {\n  uint32_t FClk;\n  uint32_t MemClk;\n  uint32_t Voltage;\n  uint8_t  WckRatio;\n  uint8_t  Spare[3];\n} DfPstateTable314_t;\n\n\n\ntypedef struct {\n  uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];\n  uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];\n  uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];\n  uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n  uint32_t VClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t DClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t SocVoltage[NUM_SOC_VOLTAGE_LEVELS];\n  DfPstateTable314_t DfPstateTable[NUM_DF_PSTATE_LEVELS];\n\n  uint8_t  NumDcfClkLevelsEnabled;\n  uint8_t  NumDispClkLevelsEnabled; \n  uint8_t  NumSocClkLevelsEnabled;\n  uint8_t  VcnClkLevelsEnabled;     \n  uint8_t  NumDfPstatesEnabled;\n  uint8_t  spare[3];\n\n  uint32_t MinGfxClk;\n  uint32_t MaxGfxClk;\n} DpmClocks314_t;\n\nstruct dcn314_watermarks {\n\t\n\tWatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\tuint32_t MmHubPadding[7]; \n};\n\nstruct dcn314_smu_dpm_clks {\n\tDpmClocks314_t *dpm_clks;\n\tunion large_integer mc_address;\n};\n\nstruct display_idle_optimization {\n\tunsigned int df_request_disabled : 1;\n\tunsigned int phy_ref_clk_off     : 1;\n\tunsigned int s0i2_rdy            : 1;\n\tunsigned int reserved            : 29;\n};\n\nunion display_idle_optimization_u {\n\tstruct display_idle_optimization idle_info;\n\tuint32_t data;\n};\n\nint dcn314_smu_get_smu_version(struct clk_mgr_internal *clk_mgr);\nint dcn314_smu_set_dispclk(struct clk_mgr_internal *clk_mgr, int requested_dispclk_khz);\nint dcn314_smu_set_dprefclk(struct clk_mgr_internal *clk_mgr);\nint dcn314_smu_set_hard_min_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_dcfclk_khz);\nint dcn314_smu_set_min_deep_sleep_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_min_ds_dcfclk_khz);\nint dcn314_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);\nvoid dcn314_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);\nvoid dcn314_smu_enable_phy_refclk_pwrdwn(struct clk_mgr_internal *clk_mgr, bool enable);\nvoid dcn314_smu_enable_pme_wa(struct clk_mgr_internal *clk_mgr);\nvoid dcn314_smu_set_dram_addr_high(struct clk_mgr_internal *clk_mgr, uint32_t addr_high);\nvoid dcn314_smu_set_dram_addr_low(struct clk_mgr_internal *clk_mgr, uint32_t addr_low);\nvoid dcn314_smu_transfer_dpm_table_smu_2_dram(struct clk_mgr_internal *clk_mgr);\nvoid dcn314_smu_transfer_wm_table_dram_2_smu(struct clk_mgr_internal *clk_mgr);\n\nvoid dcn314_smu_set_zstate_support(struct clk_mgr_internal *clk_mgr, enum dcn_zstate_support_state support);\nvoid dcn314_smu_set_dtbclk(struct clk_mgr_internal *clk_mgr, bool enable);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}