ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM1_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c **** /* TIM1 init function */
  35:Core/Src/tim.c **** void MX_TIM1_Init(void)
  36:Core/Src/tim.c **** {
  29              		.loc 1 36 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 42 3 view .LVU1
  41              		.loc 1 42 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  43:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 43 3 is_stmt 1 view .LVU3
  48              		.loc 1 43 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 48 3 is_stmt 1 view .LVU5
  52              		.loc 1 48 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 154A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 168-1;
  56              		.loc 1 49 3 is_stmt 1 view .LVU7
  57              		.loc 1 49 24 is_stmt 0 view .LVU8
  58 0018 A722     		movs	r2, #167
  59 001a 4260     		str	r2, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 50 3 is_stmt 1 view .LVU9
  61              		.loc 1 50 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
  63              		.loc 1 51 3 is_stmt 1 view .LVU11
  64              		.loc 1 51 21 is_stmt 0 view .LVU12
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 3


  65 001e 40F2E732 		movw	r2, #999
  66 0022 C260     		str	r2, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 52 3 is_stmt 1 view .LVU13
  68              		.loc 1 52 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 53 3 is_stmt 1 view .LVU15
  71              		.loc 1 53 32 is_stmt 0 view .LVU16
  72 0026 4361     		str	r3, [r0, #20]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 54 3 is_stmt 1 view .LVU17
  74              		.loc 1 54 32 is_stmt 0 view .LVU18
  75 0028 8361     		str	r3, [r0, #24]
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 55 3 is_stmt 1 view .LVU19
  77              		.loc 1 55 7 is_stmt 0 view .LVU20
  78 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 55 6 view .LVU21
  81 002e 90B9     		cbnz	r0, .L6
  82              	.L2:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 59 3 is_stmt 1 view .LVU22
  84              		.loc 1 59 34 is_stmt 0 view .LVU23
  85 0030 4FF48053 		mov	r3, #4096
  86 0034 0293     		str	r3, [sp, #8]
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 60 3 is_stmt 1 view .LVU24
  88              		.loc 1 60 7 is_stmt 0 view .LVU25
  89 0036 02A9     		add	r1, sp, #8
  90 0038 0B48     		ldr	r0, .L9
  91 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 60 6 view .LVU26
  94 003e 68B9     		cbnz	r0, .L7
  95              	.L3:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 64 3 is_stmt 1 view .LVU27
  97              		.loc 1 64 37 is_stmt 0 view .LVU28
  98 0040 0023     		movs	r3, #0
  99 0042 0093     		str	r3, [sp]
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 65 3 is_stmt 1 view .LVU29
 101              		.loc 1 65 33 is_stmt 0 view .LVU30
 102 0044 0193     		str	r3, [sp, #4]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 66 3 is_stmt 1 view .LVU31
 104              		.loc 1 66 7 is_stmt 0 view .LVU32
 105 0046 6946     		mov	r1, sp
 106 0048 0748     		ldr	r0, .L9
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 4


 107 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 66 6 view .LVU33
 110 004e 40B9     		cbnz	r0, .L8
 111              	.L1:
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** }
 112              		.loc 1 74 1 view .LVU34
 113 0050 07B0     		add	sp, sp, #28
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 0052 5DF804FB 		ldr	pc, [sp], #4
 119              	.L6:
 120              	.LCFI3:
 121              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 122              		.loc 1 57 5 is_stmt 1 view .LVU35
 123 0056 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 005a E9E7     		b	.L2
 126              	.L7:
  62:Core/Src/tim.c ****   }
 127              		.loc 1 62 5 view .LVU36
 128 005c FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130 0060 EEE7     		b	.L3
 131              	.L8:
  68:Core/Src/tim.c ****   }
 132              		.loc 1 68 5 view .LVU37
 133 0062 FFF7FEFF 		bl	Error_Handler
 134              	.LVL5:
 135              		.loc 1 74 1 is_stmt 0 view .LVU38
 136 0066 F3E7     		b	.L1
 137              	.L10:
 138              		.align	2
 139              	.L9:
 140 0068 00000000 		.word	.LANCHOR0
 141 006c 00000140 		.word	1073807360
 142              		.cfi_endproc
 143              	.LFE235:
 145              		.section	.text.MX_TIM3_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_TIM3_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 151              		.fpu fpv4-sp-d16
 153              	MX_TIM3_Init:
 154              	.LFB237:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 5


  75:Core/Src/tim.c **** /* TIM2 init function */
  76:Core/Src/tim.c **** void MX_TIM2_Init(void)
  77:Core/Src/tim.c **** {
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  84:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  85:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  90:Core/Src/tim.c ****   htim2.Instance = TIM2;
  91:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  92:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  93:Core/Src/tim.c ****   htim2.Init.Period = 4200-1;
  94:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  95:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  96:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 101:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 110:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 111:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 116:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 117:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 118:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 126:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c **** }
 129:Core/Src/tim.c **** /* TIM3 init function */
 130:Core/Src/tim.c **** void MX_TIM3_Init(void)
 131:Core/Src/tim.c **** {
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 6


 155              		.loc 1 131 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 48
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 00B5     		push	{lr}
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 8DB0     		sub	sp, sp, #52
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 56
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 166              		.loc 1 137 3 view .LVU40
 167              		.loc 1 137 27 is_stmt 0 view .LVU41
 168 0004 2422     		movs	r2, #36
 169 0006 0021     		movs	r1, #0
 170 0008 03A8     		add	r0, sp, #12
 171 000a FFF7FEFF 		bl	memset
 172              	.LVL6:
 138:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 173              		.loc 1 138 3 is_stmt 1 view .LVU42
 174              		.loc 1 138 27 is_stmt 0 view .LVU43
 175 000e 0023     		movs	r3, #0
 176 0010 0193     		str	r3, [sp, #4]
 177 0012 0293     		str	r3, [sp, #8]
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 143:Core/Src/tim.c ****   htim3.Instance = TIM3;
 178              		.loc 1 143 3 is_stmt 1 view .LVU44
 179              		.loc 1 143 18 is_stmt 0 view .LVU45
 180 0014 1148     		ldr	r0, .L17
 181 0016 124A     		ldr	r2, .L17+4
 182 0018 0260     		str	r2, [r0]
 144:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 183              		.loc 1 144 3 is_stmt 1 view .LVU46
 184              		.loc 1 144 24 is_stmt 0 view .LVU47
 185 001a 4360     		str	r3, [r0, #4]
 145:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 145 3 is_stmt 1 view .LVU48
 187              		.loc 1 145 26 is_stmt 0 view .LVU49
 188 001c 8360     		str	r3, [r0, #8]
 146:Core/Src/tim.c ****   htim3.Init.Period = 60000-1;
 189              		.loc 1 146 3 is_stmt 1 view .LVU50
 190              		.loc 1 146 21 is_stmt 0 view .LVU51
 191 001e 4EF65F22 		movw	r2, #59999
 192 0022 C260     		str	r2, [r0, #12]
 147:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 193              		.loc 1 147 3 is_stmt 1 view .LVU52
 194              		.loc 1 147 28 is_stmt 0 view .LVU53
 195 0024 0361     		str	r3, [r0, #16]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 7


 148:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 196              		.loc 1 148 3 is_stmt 1 view .LVU54
 197              		.loc 1 148 32 is_stmt 0 view .LVU55
 198 0026 8361     		str	r3, [r0, #24]
 149:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 199              		.loc 1 149 3 is_stmt 1 view .LVU56
 200              		.loc 1 149 23 is_stmt 0 view .LVU57
 201 0028 0323     		movs	r3, #3
 202 002a 0393     		str	r3, [sp, #12]
 150:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 203              		.loc 1 150 3 is_stmt 1 view .LVU58
 151:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 204              		.loc 1 151 3 view .LVU59
 205              		.loc 1 151 24 is_stmt 0 view .LVU60
 206 002c 0123     		movs	r3, #1
 207 002e 0593     		str	r3, [sp, #20]
 152:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 208              		.loc 1 152 3 is_stmt 1 view .LVU61
 153:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 209              		.loc 1 153 3 view .LVU62
 154:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 210              		.loc 1 154 3 view .LVU63
 155:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 211              		.loc 1 155 3 view .LVU64
 212              		.loc 1 155 24 is_stmt 0 view .LVU65
 213 0030 0993     		str	r3, [sp, #36]
 156:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 214              		.loc 1 156 3 is_stmt 1 view .LVU66
 157:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 215              		.loc 1 157 3 view .LVU67
 158:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 216              		.loc 1 158 3 view .LVU68
 217              		.loc 1 158 7 is_stmt 0 view .LVU69
 218 0032 03A9     		add	r1, sp, #12
 219 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 220              	.LVL7:
 221              		.loc 1 158 6 view .LVU70
 222 0038 50B9     		cbnz	r0, .L15
 223              	.L12:
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 224              		.loc 1 162 3 is_stmt 1 view .LVU71
 225              		.loc 1 162 37 is_stmt 0 view .LVU72
 226 003a 0023     		movs	r3, #0
 227 003c 0193     		str	r3, [sp, #4]
 163:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 228              		.loc 1 163 3 is_stmt 1 view .LVU73
 229              		.loc 1 163 33 is_stmt 0 view .LVU74
 230 003e 0293     		str	r3, [sp, #8]
 164:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 231              		.loc 1 164 3 is_stmt 1 view .LVU75
 232              		.loc 1 164 7 is_stmt 0 view .LVU76
 233 0040 01A9     		add	r1, sp, #4
 234 0042 0648     		ldr	r0, .L17
 235 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 8


 236              	.LVL8:
 237              		.loc 1 164 6 view .LVU77
 238 0048 28B9     		cbnz	r0, .L16
 239              	.L11:
 165:Core/Src/tim.c ****   {
 166:Core/Src/tim.c ****     Error_Handler();
 167:Core/Src/tim.c ****   }
 168:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c **** }
 240              		.loc 1 172 1 view .LVU78
 241 004a 0DB0     		add	sp, sp, #52
 242              	.LCFI6:
 243              		.cfi_remember_state
 244              		.cfi_def_cfa_offset 4
 245              		@ sp needed
 246 004c 5DF804FB 		ldr	pc, [sp], #4
 247              	.L15:
 248              	.LCFI7:
 249              		.cfi_restore_state
 160:Core/Src/tim.c ****   }
 250              		.loc 1 160 5 is_stmt 1 view .LVU79
 251 0050 FFF7FEFF 		bl	Error_Handler
 252              	.LVL9:
 253 0054 F1E7     		b	.L12
 254              	.L16:
 166:Core/Src/tim.c ****   }
 255              		.loc 1 166 5 view .LVU80
 256 0056 FFF7FEFF 		bl	Error_Handler
 257              	.LVL10:
 258              		.loc 1 172 1 is_stmt 0 view .LVU81
 259 005a F6E7     		b	.L11
 260              	.L18:
 261              		.align	2
 262              	.L17:
 263 005c 00000000 		.word	.LANCHOR1
 264 0060 00040040 		.word	1073742848
 265              		.cfi_endproc
 266              	.LFE237:
 268              		.section	.text.MX_TIM4_Init,"ax",%progbits
 269              		.align	1
 270              		.global	MX_TIM4_Init
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 274              		.fpu fpv4-sp-d16
 276              	MX_TIM4_Init:
 277              	.LFB238:
 173:Core/Src/tim.c **** /* TIM4 init function */
 174:Core/Src/tim.c **** void MX_TIM4_Init(void)
 175:Core/Src/tim.c **** {
 278              		.loc 1 175 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 48
 281              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 9


 282 0000 00B5     		push	{lr}
 283              	.LCFI8:
 284              		.cfi_def_cfa_offset 4
 285              		.cfi_offset 14, -4
 286 0002 8DB0     		sub	sp, sp, #52
 287              	.LCFI9:
 288              		.cfi_def_cfa_offset 56
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 289              		.loc 1 181 3 view .LVU83
 290              		.loc 1 181 27 is_stmt 0 view .LVU84
 291 0004 2422     		movs	r2, #36
 292 0006 0021     		movs	r1, #0
 293 0008 03A8     		add	r0, sp, #12
 294 000a FFF7FEFF 		bl	memset
 295              	.LVL11:
 182:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 296              		.loc 1 182 3 is_stmt 1 view .LVU85
 297              		.loc 1 182 27 is_stmt 0 view .LVU86
 298 000e 0023     		movs	r3, #0
 299 0010 0193     		str	r3, [sp, #4]
 300 0012 0293     		str	r3, [sp, #8]
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 187:Core/Src/tim.c ****   htim4.Instance = TIM4;
 301              		.loc 1 187 3 is_stmt 1 view .LVU87
 302              		.loc 1 187 18 is_stmt 0 view .LVU88
 303 0014 1148     		ldr	r0, .L25
 304 0016 124A     		ldr	r2, .L25+4
 305 0018 0260     		str	r2, [r0]
 188:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 306              		.loc 1 188 3 is_stmt 1 view .LVU89
 307              		.loc 1 188 24 is_stmt 0 view .LVU90
 308 001a 4360     		str	r3, [r0, #4]
 189:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 309              		.loc 1 189 3 is_stmt 1 view .LVU91
 310              		.loc 1 189 26 is_stmt 0 view .LVU92
 311 001c 8360     		str	r3, [r0, #8]
 190:Core/Src/tim.c ****   htim4.Init.Period = 60000-1;
 312              		.loc 1 190 3 is_stmt 1 view .LVU93
 313              		.loc 1 190 21 is_stmt 0 view .LVU94
 314 001e 4EF65F22 		movw	r2, #59999
 315 0022 C260     		str	r2, [r0, #12]
 191:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 316              		.loc 1 191 3 is_stmt 1 view .LVU95
 317              		.loc 1 191 28 is_stmt 0 view .LVU96
 318 0024 0361     		str	r3, [r0, #16]
 192:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 319              		.loc 1 192 3 is_stmt 1 view .LVU97
 320              		.loc 1 192 32 is_stmt 0 view .LVU98
 321 0026 8361     		str	r3, [r0, #24]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 10


 193:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 322              		.loc 1 193 3 is_stmt 1 view .LVU99
 323              		.loc 1 193 23 is_stmt 0 view .LVU100
 324 0028 0323     		movs	r3, #3
 325 002a 0393     		str	r3, [sp, #12]
 194:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 326              		.loc 1 194 3 is_stmt 1 view .LVU101
 195:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 327              		.loc 1 195 3 view .LVU102
 328              		.loc 1 195 24 is_stmt 0 view .LVU103
 329 002c 0123     		movs	r3, #1
 330 002e 0593     		str	r3, [sp, #20]
 196:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 331              		.loc 1 196 3 is_stmt 1 view .LVU104
 197:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 332              		.loc 1 197 3 view .LVU105
 198:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 333              		.loc 1 198 3 view .LVU106
 199:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 334              		.loc 1 199 3 view .LVU107
 335              		.loc 1 199 24 is_stmt 0 view .LVU108
 336 0030 0993     		str	r3, [sp, #36]
 200:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 337              		.loc 1 200 3 is_stmt 1 view .LVU109
 201:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 338              		.loc 1 201 3 view .LVU110
 202:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 339              		.loc 1 202 3 view .LVU111
 340              		.loc 1 202 7 is_stmt 0 view .LVU112
 341 0032 03A9     		add	r1, sp, #12
 342 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 343              	.LVL12:
 344              		.loc 1 202 6 view .LVU113
 345 0038 50B9     		cbnz	r0, .L23
 346              	.L20:
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****     Error_Handler();
 205:Core/Src/tim.c ****   }
 206:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 347              		.loc 1 206 3 is_stmt 1 view .LVU114
 348              		.loc 1 206 37 is_stmt 0 view .LVU115
 349 003a 0023     		movs	r3, #0
 350 003c 0193     		str	r3, [sp, #4]
 207:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 351              		.loc 1 207 3 is_stmt 1 view .LVU116
 352              		.loc 1 207 33 is_stmt 0 view .LVU117
 353 003e 0293     		str	r3, [sp, #8]
 208:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 354              		.loc 1 208 3 is_stmt 1 view .LVU118
 355              		.loc 1 208 7 is_stmt 0 view .LVU119
 356 0040 01A9     		add	r1, sp, #4
 357 0042 0648     		ldr	r0, .L25
 358 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 359              	.LVL13:
 360              		.loc 1 208 6 view .LVU120
 361 0048 28B9     		cbnz	r0, .L24
 362              	.L19:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 11


 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****     Error_Handler();
 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c **** }
 363              		.loc 1 216 1 view .LVU121
 364 004a 0DB0     		add	sp, sp, #52
 365              	.LCFI10:
 366              		.cfi_remember_state
 367              		.cfi_def_cfa_offset 4
 368              		@ sp needed
 369 004c 5DF804FB 		ldr	pc, [sp], #4
 370              	.L23:
 371              	.LCFI11:
 372              		.cfi_restore_state
 204:Core/Src/tim.c ****   }
 373              		.loc 1 204 5 is_stmt 1 view .LVU122
 374 0050 FFF7FEFF 		bl	Error_Handler
 375              	.LVL14:
 376 0054 F1E7     		b	.L20
 377              	.L24:
 210:Core/Src/tim.c ****   }
 378              		.loc 1 210 5 view .LVU123
 379 0056 FFF7FEFF 		bl	Error_Handler
 380              	.LVL15:
 381              		.loc 1 216 1 is_stmt 0 view .LVU124
 382 005a F6E7     		b	.L19
 383              	.L26:
 384              		.align	2
 385              	.L25:
 386 005c 00000000 		.word	.LANCHOR2
 387 0060 00080040 		.word	1073743872
 388              		.cfi_endproc
 389              	.LFE238:
 391              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_TIM_Base_MspInit
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv4-sp-d16
 399              	HAL_TIM_Base_MspInit:
 400              	.LVL16:
 401              	.LFB241:
 217:Core/Src/tim.c **** /* TIM5 init function */
 218:Core/Src/tim.c **** void MX_TIM5_Init(void)
 219:Core/Src/tim.c **** {
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 226:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 12


 227:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 232:Core/Src/tim.c ****   htim5.Instance = TIM5;
 233:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 234:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 235:Core/Src/tim.c ****   htim5.Init.Period = 4200-1;
 236:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 237:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 238:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 239:Core/Src/tim.c ****   {
 240:Core/Src/tim.c ****     Error_Handler();
 241:Core/Src/tim.c ****   }
 242:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 243:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 244:Core/Src/tim.c ****   {
 245:Core/Src/tim.c ****     Error_Handler();
 246:Core/Src/tim.c ****   }
 247:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****     Error_Handler();
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 252:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 253:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 254:Core/Src/tim.c ****   {
 255:Core/Src/tim.c ****     Error_Handler();
 256:Core/Src/tim.c ****   }
 257:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 258:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 259:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 260:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 261:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 262:Core/Src/tim.c ****   {
 263:Core/Src/tim.c ****     Error_Handler();
 264:Core/Src/tim.c ****   }
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 268:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim5);
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c **** }
 271:Core/Src/tim.c **** /* TIM8 init function */
 272:Core/Src/tim.c **** void MX_TIM8_Init(void)
 273:Core/Src/tim.c **** {
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 280:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 281:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 282:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 283:Core/Src/tim.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 13


 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 287:Core/Src/tim.c ****   htim8.Instance = TIM8;
 288:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 289:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 290:Core/Src/tim.c ****   htim8.Init.Period = 50-1;
 291:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 292:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 293:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 294:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 295:Core/Src/tim.c ****   {
 296:Core/Src/tim.c ****     Error_Handler();
 297:Core/Src/tim.c ****   }
 298:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 299:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****     Error_Handler();
 302:Core/Src/tim.c ****   }
 303:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 304:Core/Src/tim.c ****   {
 305:Core/Src/tim.c ****     Error_Handler();
 306:Core/Src/tim.c ****   }
 307:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 308:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 309:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 310:Core/Src/tim.c ****   {
 311:Core/Src/tim.c ****     Error_Handler();
 312:Core/Src/tim.c ****   }
 313:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 314:Core/Src/tim.c ****   sConfigOC.Pulse = 25-1;
 315:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 316:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 317:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 318:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 319:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 320:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****     Error_Handler();
 323:Core/Src/tim.c ****   }
 324:Core/Src/tim.c ****   __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 325:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 326:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 327:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 328:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 329:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 330:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 331:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 332:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 333:Core/Src/tim.c ****   {
 334:Core/Src/tim.c ****     Error_Handler();
 335:Core/Src/tim.c ****   }
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 339:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 340:Core/Src/tim.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 14


 341:Core/Src/tim.c **** }
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 344:Core/Src/tim.c **** {
 402              		.loc 1 344 1 is_stmt 1 view -0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 16
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406              		.loc 1 344 1 is_stmt 0 view .LVU126
 407 0000 00B5     		push	{lr}
 408              	.LCFI12:
 409              		.cfi_def_cfa_offset 4
 410              		.cfi_offset 14, -4
 411 0002 85B0     		sub	sp, sp, #20
 412              	.LCFI13:
 413              		.cfi_def_cfa_offset 24
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 414              		.loc 1 346 3 is_stmt 1 view .LVU127
 415              		.loc 1 346 20 is_stmt 0 view .LVU128
 416 0004 0368     		ldr	r3, [r0]
 417              		.loc 1 346 5 view .LVU129
 418 0006 284A     		ldr	r2, .L37
 419 0008 9342     		cmp	r3, r2
 420 000a 0BD0     		beq	.L33
 347:Core/Src/tim.c ****   {
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 351:Core/Src/tim.c ****     /* TIM1 clock enable */
 352:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 355:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 356:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 357:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 360:Core/Src/tim.c ****   }
 361:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 421              		.loc 1 361 8 is_stmt 1 view .LVU130
 422              		.loc 1 361 10 is_stmt 0 view .LVU131
 423 000c B3F1804F 		cmp	r3, #1073741824
 424 0010 1CD0     		beq	.L34
 362:Core/Src/tim.c ****   {
 363:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 366:Core/Src/tim.c ****     /* TIM2 clock enable */
 367:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 371:Core/Src/tim.c ****   }
 372:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 425              		.loc 1 372 8 is_stmt 1 view .LVU132
 426              		.loc 1 372 10 is_stmt 0 view .LVU133
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 15


 427 0012 264A     		ldr	r2, .L37+4
 428 0014 9342     		cmp	r3, r2
 429 0016 26D0     		beq	.L35
 373:Core/Src/tim.c ****   {
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 377:Core/Src/tim.c ****     /* TIM5 clock enable */
 378:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 379:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 382:Core/Src/tim.c ****   }
 383:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 430              		.loc 1 383 8 is_stmt 1 view .LVU134
 431              		.loc 1 383 10 is_stmt 0 view .LVU135
 432 0018 254A     		ldr	r2, .L37+8
 433 001a 9342     		cmp	r3, r2
 434 001c 30D0     		beq	.L36
 435              	.LVL17:
 436              	.L27:
 384:Core/Src/tim.c ****   {
 385:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 386:Core/Src/tim.c **** 
 387:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 388:Core/Src/tim.c ****     /* TIM8 clock enable */
 389:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****     /* TIM8 interrupt Init */
 392:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 393:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 394:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 397:Core/Src/tim.c ****   }
 398:Core/Src/tim.c **** }
 437              		.loc 1 398 1 view .LVU136
 438 001e 05B0     		add	sp, sp, #20
 439              	.LCFI14:
 440              		.cfi_remember_state
 441              		.cfi_def_cfa_offset 4
 442              		@ sp needed
 443 0020 5DF804FB 		ldr	pc, [sp], #4
 444              	.LVL18:
 445              	.L33:
 446              	.LCFI15:
 447              		.cfi_restore_state
 352:Core/Src/tim.c **** 
 448              		.loc 1 352 5 is_stmt 1 view .LVU137
 449              	.LBB2:
 352:Core/Src/tim.c **** 
 450              		.loc 1 352 5 view .LVU138
 451 0024 0021     		movs	r1, #0
 452 0026 0091     		str	r1, [sp]
 352:Core/Src/tim.c **** 
 453              		.loc 1 352 5 view .LVU139
 454 0028 224B     		ldr	r3, .L37+12
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 16


 455 002a 5A6C     		ldr	r2, [r3, #68]
 456 002c 42F00102 		orr	r2, r2, #1
 457 0030 5A64     		str	r2, [r3, #68]
 352:Core/Src/tim.c **** 
 458              		.loc 1 352 5 view .LVU140
 459 0032 5B6C     		ldr	r3, [r3, #68]
 460 0034 03F00103 		and	r3, r3, #1
 461 0038 0093     		str	r3, [sp]
 352:Core/Src/tim.c **** 
 462              		.loc 1 352 5 view .LVU141
 463 003a 009B     		ldr	r3, [sp]
 464              	.LBE2:
 352:Core/Src/tim.c **** 
 465              		.loc 1 352 5 view .LVU142
 355:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 466              		.loc 1 355 5 view .LVU143
 467 003c 0A46     		mov	r2, r1
 468 003e 1920     		movs	r0, #25
 469              	.LVL19:
 355:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 470              		.loc 1 355 5 is_stmt 0 view .LVU144
 471 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 472              	.LVL20:
 356:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 473              		.loc 1 356 5 is_stmt 1 view .LVU145
 474 0044 1920     		movs	r0, #25
 475 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 476              	.LVL21:
 477 004a E8E7     		b	.L27
 478              	.LVL22:
 479              	.L34:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 480              		.loc 1 367 5 view .LVU146
 481              	.LBB3:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 482              		.loc 1 367 5 view .LVU147
 483 004c 0023     		movs	r3, #0
 484 004e 0193     		str	r3, [sp, #4]
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 485              		.loc 1 367 5 view .LVU148
 486 0050 184B     		ldr	r3, .L37+12
 487 0052 1A6C     		ldr	r2, [r3, #64]
 488 0054 42F00102 		orr	r2, r2, #1
 489 0058 1A64     		str	r2, [r3, #64]
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 490              		.loc 1 367 5 view .LVU149
 491 005a 1B6C     		ldr	r3, [r3, #64]
 492 005c 03F00103 		and	r3, r3, #1
 493 0060 0193     		str	r3, [sp, #4]
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 494              		.loc 1 367 5 view .LVU150
 495 0062 019B     		ldr	r3, [sp, #4]
 496              	.LBE3:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 497              		.loc 1 367 5 view .LVU151
 498 0064 DBE7     		b	.L27
 499              	.L35:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 17


 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 500              		.loc 1 378 5 view .LVU152
 501              	.LBB4:
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 502              		.loc 1 378 5 view .LVU153
 503 0066 0023     		movs	r3, #0
 504 0068 0293     		str	r3, [sp, #8]
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 505              		.loc 1 378 5 view .LVU154
 506 006a 124B     		ldr	r3, .L37+12
 507 006c 1A6C     		ldr	r2, [r3, #64]
 508 006e 42F00802 		orr	r2, r2, #8
 509 0072 1A64     		str	r2, [r3, #64]
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 510              		.loc 1 378 5 view .LVU155
 511 0074 1B6C     		ldr	r3, [r3, #64]
 512 0076 03F00803 		and	r3, r3, #8
 513 007a 0293     		str	r3, [sp, #8]
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 514              		.loc 1 378 5 view .LVU156
 515 007c 029B     		ldr	r3, [sp, #8]
 516              	.LBE4:
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 517              		.loc 1 378 5 view .LVU157
 518 007e CEE7     		b	.L27
 519              	.L36:
 389:Core/Src/tim.c **** 
 520              		.loc 1 389 5 view .LVU158
 521              	.LBB5:
 389:Core/Src/tim.c **** 
 522              		.loc 1 389 5 view .LVU159
 523 0080 0022     		movs	r2, #0
 524 0082 0392     		str	r2, [sp, #12]
 389:Core/Src/tim.c **** 
 525              		.loc 1 389 5 view .LVU160
 526 0084 0B4B     		ldr	r3, .L37+12
 527 0086 596C     		ldr	r1, [r3, #68]
 528 0088 41F00201 		orr	r1, r1, #2
 529 008c 5964     		str	r1, [r3, #68]
 389:Core/Src/tim.c **** 
 530              		.loc 1 389 5 view .LVU161
 531 008e 5B6C     		ldr	r3, [r3, #68]
 532 0090 03F00203 		and	r3, r3, #2
 533 0094 0393     		str	r3, [sp, #12]
 389:Core/Src/tim.c **** 
 534              		.loc 1 389 5 view .LVU162
 535 0096 039B     		ldr	r3, [sp, #12]
 536              	.LBE5:
 389:Core/Src/tim.c **** 
 537              		.loc 1 389 5 view .LVU163
 392:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 538              		.loc 1 392 5 view .LVU164
 539 0098 0121     		movs	r1, #1
 540 009a 2C20     		movs	r0, #44
 541              	.LVL23:
 392:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 542              		.loc 1 392 5 is_stmt 0 view .LVU165
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 18


 543 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 544              	.LVL24:
 393:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 545              		.loc 1 393 5 is_stmt 1 view .LVU166
 546 00a0 2C20     		movs	r0, #44
 547 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 548              	.LVL25:
 549              		.loc 1 398 1 is_stmt 0 view .LVU167
 550 00a6 BAE7     		b	.L27
 551              	.L38:
 552              		.align	2
 553              	.L37:
 554 00a8 00000140 		.word	1073807360
 555 00ac 000C0040 		.word	1073744896
 556 00b0 00040140 		.word	1073808384
 557 00b4 00380240 		.word	1073887232
 558              		.cfi_endproc
 559              	.LFE241:
 561              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 562              		.align	1
 563              		.global	HAL_TIM_Encoder_MspInit
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 567              		.fpu fpv4-sp-d16
 569              	HAL_TIM_Encoder_MspInit:
 570              	.LVL26:
 571              	.LFB242:
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 401:Core/Src/tim.c **** {
 572              		.loc 1 401 1 is_stmt 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 40
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576              		.loc 1 401 1 is_stmt 0 view .LVU169
 577 0000 00B5     		push	{lr}
 578              	.LCFI16:
 579              		.cfi_def_cfa_offset 4
 580              		.cfi_offset 14, -4
 581 0002 8BB0     		sub	sp, sp, #44
 582              	.LCFI17:
 583              		.cfi_def_cfa_offset 48
 402:Core/Src/tim.c **** 
 403:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 584              		.loc 1 403 3 is_stmt 1 view .LVU170
 585              		.loc 1 403 20 is_stmt 0 view .LVU171
 586 0004 0023     		movs	r3, #0
 587 0006 0593     		str	r3, [sp, #20]
 588 0008 0693     		str	r3, [sp, #24]
 589 000a 0793     		str	r3, [sp, #28]
 590 000c 0893     		str	r3, [sp, #32]
 591 000e 0993     		str	r3, [sp, #36]
 404:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 592              		.loc 1 404 3 is_stmt 1 view .LVU172
 593              		.loc 1 404 23 is_stmt 0 view .LVU173
 594 0010 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 19


 595              		.loc 1 404 5 view .LVU174
 596 0012 244A     		ldr	r2, .L45
 597 0014 9342     		cmp	r3, r2
 598 0016 05D0     		beq	.L43
 405:Core/Src/tim.c ****   {
 406:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 407:Core/Src/tim.c **** 
 408:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 409:Core/Src/tim.c ****     /* TIM3 clock enable */
 410:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 413:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 414:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 415:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 416:Core/Src/tim.c ****     */
 417:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 418:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 419:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 422:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 427:Core/Src/tim.c ****   }
 428:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 599              		.loc 1 428 8 is_stmt 1 view .LVU175
 600              		.loc 1 428 10 is_stmt 0 view .LVU176
 601 0018 234A     		ldr	r2, .L45+4
 602 001a 9342     		cmp	r3, r2
 603 001c 22D0     		beq	.L44
 604              	.LVL27:
 605              	.L39:
 429:Core/Src/tim.c ****   {
 430:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 431:Core/Src/tim.c **** 
 432:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 433:Core/Src/tim.c ****     /* TIM4 clock enable */
 434:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 435:Core/Src/tim.c **** 
 436:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 438:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 439:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 440:Core/Src/tim.c ****     */
 441:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 444:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 445:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 447:Core/Src/tim.c **** 
 448:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 449:Core/Src/tim.c **** 
 450:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 20


 451:Core/Src/tim.c ****   }
 452:Core/Src/tim.c **** }
 606              		.loc 1 452 1 view .LVU177
 607 001e 0BB0     		add	sp, sp, #44
 608              	.LCFI18:
 609              		.cfi_remember_state
 610              		.cfi_def_cfa_offset 4
 611              		@ sp needed
 612 0020 5DF804FB 		ldr	pc, [sp], #4
 613              	.LVL28:
 614              	.L43:
 615              	.LCFI19:
 616              		.cfi_restore_state
 410:Core/Src/tim.c **** 
 617              		.loc 1 410 5 is_stmt 1 view .LVU178
 618              	.LBB6:
 410:Core/Src/tim.c **** 
 619              		.loc 1 410 5 view .LVU179
 620 0024 0021     		movs	r1, #0
 621 0026 0191     		str	r1, [sp, #4]
 410:Core/Src/tim.c **** 
 622              		.loc 1 410 5 view .LVU180
 623 0028 204B     		ldr	r3, .L45+8
 624 002a 1A6C     		ldr	r2, [r3, #64]
 625 002c 42F00202 		orr	r2, r2, #2
 626 0030 1A64     		str	r2, [r3, #64]
 410:Core/Src/tim.c **** 
 627              		.loc 1 410 5 view .LVU181
 628 0032 1A6C     		ldr	r2, [r3, #64]
 629 0034 02F00202 		and	r2, r2, #2
 630 0038 0192     		str	r2, [sp, #4]
 410:Core/Src/tim.c **** 
 631              		.loc 1 410 5 view .LVU182
 632 003a 019A     		ldr	r2, [sp, #4]
 633              	.LBE6:
 410:Core/Src/tim.c **** 
 634              		.loc 1 410 5 view .LVU183
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 635              		.loc 1 412 5 view .LVU184
 636              	.LBB7:
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 637              		.loc 1 412 5 view .LVU185
 638 003c 0291     		str	r1, [sp, #8]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 639              		.loc 1 412 5 view .LVU186
 640 003e 1A6B     		ldr	r2, [r3, #48]
 641 0040 42F00102 		orr	r2, r2, #1
 642 0044 1A63     		str	r2, [r3, #48]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 643              		.loc 1 412 5 view .LVU187
 644 0046 1B6B     		ldr	r3, [r3, #48]
 645 0048 03F00103 		and	r3, r3, #1
 646 004c 0293     		str	r3, [sp, #8]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 647              		.loc 1 412 5 view .LVU188
 648 004e 029B     		ldr	r3, [sp, #8]
 649              	.LBE7:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 21


 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 650              		.loc 1 412 5 view .LVU189
 417:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 651              		.loc 1 417 5 view .LVU190
 417:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 652              		.loc 1 417 25 is_stmt 0 view .LVU191
 653 0050 C023     		movs	r3, #192
 654 0052 0593     		str	r3, [sp, #20]
 418:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 655              		.loc 1 418 5 is_stmt 1 view .LVU192
 418:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 656              		.loc 1 418 26 is_stmt 0 view .LVU193
 657 0054 0223     		movs	r3, #2
 658 0056 0693     		str	r3, [sp, #24]
 419:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 659              		.loc 1 419 5 is_stmt 1 view .LVU194
 420:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 660              		.loc 1 420 5 view .LVU195
 421:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 661              		.loc 1 421 5 view .LVU196
 421:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 662              		.loc 1 421 31 is_stmt 0 view .LVU197
 663 0058 0993     		str	r3, [sp, #36]
 422:Core/Src/tim.c **** 
 664              		.loc 1 422 5 is_stmt 1 view .LVU198
 665 005a 05A9     		add	r1, sp, #20
 666 005c 1448     		ldr	r0, .L45+12
 667              	.LVL29:
 422:Core/Src/tim.c **** 
 668              		.loc 1 422 5 is_stmt 0 view .LVU199
 669 005e FFF7FEFF 		bl	HAL_GPIO_Init
 670              	.LVL30:
 671 0062 DCE7     		b	.L39
 672              	.LVL31:
 673              	.L44:
 434:Core/Src/tim.c **** 
 674              		.loc 1 434 5 is_stmt 1 view .LVU200
 675              	.LBB8:
 434:Core/Src/tim.c **** 
 676              		.loc 1 434 5 view .LVU201
 677 0064 0021     		movs	r1, #0
 678 0066 0391     		str	r1, [sp, #12]
 434:Core/Src/tim.c **** 
 679              		.loc 1 434 5 view .LVU202
 680 0068 104B     		ldr	r3, .L45+8
 681 006a 1A6C     		ldr	r2, [r3, #64]
 682 006c 42F00402 		orr	r2, r2, #4
 683 0070 1A64     		str	r2, [r3, #64]
 434:Core/Src/tim.c **** 
 684              		.loc 1 434 5 view .LVU203
 685 0072 1A6C     		ldr	r2, [r3, #64]
 686 0074 02F00402 		and	r2, r2, #4
 687 0078 0392     		str	r2, [sp, #12]
 434:Core/Src/tim.c **** 
 688              		.loc 1 434 5 view .LVU204
 689 007a 039A     		ldr	r2, [sp, #12]
 690              	.LBE8:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 22


 434:Core/Src/tim.c **** 
 691              		.loc 1 434 5 view .LVU205
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 692              		.loc 1 436 5 view .LVU206
 693              	.LBB9:
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 694              		.loc 1 436 5 view .LVU207
 695 007c 0491     		str	r1, [sp, #16]
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 696              		.loc 1 436 5 view .LVU208
 697 007e 1A6B     		ldr	r2, [r3, #48]
 698 0080 42F00202 		orr	r2, r2, #2
 699 0084 1A63     		str	r2, [r3, #48]
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 700              		.loc 1 436 5 view .LVU209
 701 0086 1B6B     		ldr	r3, [r3, #48]
 702 0088 03F00203 		and	r3, r3, #2
 703 008c 0493     		str	r3, [sp, #16]
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 704              		.loc 1 436 5 view .LVU210
 705 008e 049B     		ldr	r3, [sp, #16]
 706              	.LBE9:
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 707              		.loc 1 436 5 view .LVU211
 441:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 708              		.loc 1 441 5 view .LVU212
 441:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 709              		.loc 1 441 25 is_stmt 0 view .LVU213
 710 0090 C023     		movs	r3, #192
 711 0092 0593     		str	r3, [sp, #20]
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 712              		.loc 1 442 5 is_stmt 1 view .LVU214
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 713              		.loc 1 442 26 is_stmt 0 view .LVU215
 714 0094 0223     		movs	r3, #2
 715 0096 0693     		str	r3, [sp, #24]
 443:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 716              		.loc 1 443 5 is_stmt 1 view .LVU216
 444:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 717              		.loc 1 444 5 view .LVU217
 445:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 718              		.loc 1 445 5 view .LVU218
 445:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 719              		.loc 1 445 31 is_stmt 0 view .LVU219
 720 0098 0993     		str	r3, [sp, #36]
 446:Core/Src/tim.c **** 
 721              		.loc 1 446 5 is_stmt 1 view .LVU220
 722 009a 05A9     		add	r1, sp, #20
 723 009c 0548     		ldr	r0, .L45+16
 724              	.LVL32:
 446:Core/Src/tim.c **** 
 725              		.loc 1 446 5 is_stmt 0 view .LVU221
 726 009e FFF7FEFF 		bl	HAL_GPIO_Init
 727              	.LVL33:
 728              		.loc 1 452 1 view .LVU222
 729 00a2 BCE7     		b	.L39
 730              	.L46:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 23


 731              		.align	2
 732              	.L45:
 733 00a4 00040040 		.word	1073742848
 734 00a8 00080040 		.word	1073743872
 735 00ac 00380240 		.word	1073887232
 736 00b0 00000240 		.word	1073872896
 737 00b4 00040240 		.word	1073873920
 738              		.cfi_endproc
 739              	.LFE242:
 741              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 742              		.align	1
 743              		.global	HAL_TIM_MspPostInit
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 747              		.fpu fpv4-sp-d16
 749              	HAL_TIM_MspPostInit:
 750              	.LVL34:
 751              	.LFB243:
 453:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 454:Core/Src/tim.c **** {
 752              		.loc 1 454 1 is_stmt 1 view -0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 40
 755              		@ frame_needed = 0, uses_anonymous_args = 0
 756              		.loc 1 454 1 is_stmt 0 view .LVU224
 757 0000 70B5     		push	{r4, r5, r6, lr}
 758              	.LCFI20:
 759              		.cfi_def_cfa_offset 16
 760              		.cfi_offset 4, -16
 761              		.cfi_offset 5, -12
 762              		.cfi_offset 6, -8
 763              		.cfi_offset 14, -4
 764 0002 8AB0     		sub	sp, sp, #40
 765              	.LCFI21:
 766              		.cfi_def_cfa_offset 56
 455:Core/Src/tim.c **** 
 456:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 767              		.loc 1 456 3 is_stmt 1 view .LVU225
 768              		.loc 1 456 20 is_stmt 0 view .LVU226
 769 0004 0023     		movs	r3, #0
 770 0006 0593     		str	r3, [sp, #20]
 771 0008 0693     		str	r3, [sp, #24]
 772 000a 0793     		str	r3, [sp, #28]
 773 000c 0893     		str	r3, [sp, #32]
 774 000e 0993     		str	r3, [sp, #36]
 457:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 775              		.loc 1 457 3 is_stmt 1 view .LVU227
 776              		.loc 1 457 15 is_stmt 0 view .LVU228
 777 0010 0368     		ldr	r3, [r0]
 778              		.loc 1 457 5 view .LVU229
 779 0012 B3F1804F 		cmp	r3, #1073741824
 780 0016 07D0     		beq	.L52
 458:Core/Src/tim.c ****   {
 459:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 24


 462:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 463:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 464:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 465:Core/Src/tim.c ****     */
 466:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 467:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 469:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 470:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 471:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 472:Core/Src/tim.c **** 
 473:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 474:Core/Src/tim.c **** 
 475:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 476:Core/Src/tim.c ****   }
 477:Core/Src/tim.c ****   else if(timHandle->Instance==TIM5)
 781              		.loc 1 477 8 is_stmt 1 view .LVU230
 782              		.loc 1 477 10 is_stmt 0 view .LVU231
 783 0018 304A     		ldr	r2, .L55
 784 001a 9342     		cmp	r3, r2
 785 001c 1DD0     		beq	.L53
 478:Core/Src/tim.c ****   {
 479:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 482:Core/Src/tim.c **** 
 483:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 485:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 486:Core/Src/tim.c ****     */
 487:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 488:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 489:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 490:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 492:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 493:Core/Src/tim.c **** 
 494:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 495:Core/Src/tim.c **** 
 496:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 497:Core/Src/tim.c ****   }
 498:Core/Src/tim.c ****   else if(timHandle->Instance==TIM8)
 786              		.loc 1 498 8 is_stmt 1 view .LVU232
 787              		.loc 1 498 10 is_stmt 0 view .LVU233
 788 001e 304A     		ldr	r2, .L55+4
 789 0020 9342     		cmp	r3, r2
 790 0022 2FD0     		beq	.L54
 791              	.LVL35:
 792              	.L47:
 499:Core/Src/tim.c ****   {
 500:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 501:Core/Src/tim.c **** 
 502:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 503:Core/Src/tim.c **** 
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 505:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 506:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 25


 507:Core/Src/tim.c ****     PA5     ------> TIM8_CH1N
 508:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 509:Core/Src/tim.c ****     */
 510:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 511:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 512:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 513:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 514:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 515:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 516:Core/Src/tim.c **** 
 517:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 518:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 519:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 520:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 521:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 522:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 523:Core/Src/tim.c **** 
 524:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 525:Core/Src/tim.c **** 
 526:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 527:Core/Src/tim.c ****   }
 528:Core/Src/tim.c **** 
 529:Core/Src/tim.c **** }
 793              		.loc 1 529 1 view .LVU234
 794 0024 0AB0     		add	sp, sp, #40
 795              	.LCFI22:
 796              		.cfi_remember_state
 797              		.cfi_def_cfa_offset 16
 798              		@ sp needed
 799 0026 70BD     		pop	{r4, r5, r6, pc}
 800              	.LVL36:
 801              	.L52:
 802              	.LCFI23:
 803              		.cfi_restore_state
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 804              		.loc 1 462 5 is_stmt 1 view .LVU235
 805              	.LBB10:
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 806              		.loc 1 462 5 view .LVU236
 807 0028 0023     		movs	r3, #0
 808 002a 0193     		str	r3, [sp, #4]
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 809              		.loc 1 462 5 view .LVU237
 810 002c 2D4B     		ldr	r3, .L55+8
 811 002e 1A6B     		ldr	r2, [r3, #48]
 812 0030 42F00102 		orr	r2, r2, #1
 813 0034 1A63     		str	r2, [r3, #48]
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 814              		.loc 1 462 5 view .LVU238
 815 0036 1B6B     		ldr	r3, [r3, #48]
 816 0038 03F00103 		and	r3, r3, #1
 817 003c 0193     		str	r3, [sp, #4]
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 818              		.loc 1 462 5 view .LVU239
 819 003e 019B     		ldr	r3, [sp, #4]
 820              	.LBE10:
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 26


 821              		.loc 1 462 5 view .LVU240
 466:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 822              		.loc 1 466 5 view .LVU241
 466:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 823              		.loc 1 466 25 is_stmt 0 view .LVU242
 824 0040 0823     		movs	r3, #8
 825 0042 0593     		str	r3, [sp, #20]
 467:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 826              		.loc 1 467 5 is_stmt 1 view .LVU243
 467:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 827              		.loc 1 467 26 is_stmt 0 view .LVU244
 828 0044 0223     		movs	r3, #2
 829 0046 0693     		str	r3, [sp, #24]
 468:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 830              		.loc 1 468 5 is_stmt 1 view .LVU245
 469:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 831              		.loc 1 469 5 view .LVU246
 469:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 832              		.loc 1 469 27 is_stmt 0 view .LVU247
 833 0048 0323     		movs	r3, #3
 834 004a 0893     		str	r3, [sp, #32]
 470:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 835              		.loc 1 470 5 is_stmt 1 view .LVU248
 470:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 836              		.loc 1 470 31 is_stmt 0 view .LVU249
 837 004c 0123     		movs	r3, #1
 838 004e 0993     		str	r3, [sp, #36]
 471:Core/Src/tim.c **** 
 839              		.loc 1 471 5 is_stmt 1 view .LVU250
 840 0050 05A9     		add	r1, sp, #20
 841 0052 2548     		ldr	r0, .L55+12
 842              	.LVL37:
 471:Core/Src/tim.c **** 
 843              		.loc 1 471 5 is_stmt 0 view .LVU251
 844 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 845              	.LVL38:
 846 0058 E4E7     		b	.L47
 847              	.LVL39:
 848              	.L53:
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 849              		.loc 1 483 5 is_stmt 1 view .LVU252
 850              	.LBB11:
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 851              		.loc 1 483 5 view .LVU253
 852 005a 0023     		movs	r3, #0
 853 005c 0293     		str	r3, [sp, #8]
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 854              		.loc 1 483 5 view .LVU254
 855 005e 214B     		ldr	r3, .L55+8
 856 0060 1A6B     		ldr	r2, [r3, #48]
 857 0062 42F00102 		orr	r2, r2, #1
 858 0066 1A63     		str	r2, [r3, #48]
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 859              		.loc 1 483 5 view .LVU255
 860 0068 1B6B     		ldr	r3, [r3, #48]
 861 006a 03F00103 		and	r3, r3, #1
 862 006e 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 27


 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 863              		.loc 1 483 5 view .LVU256
 864 0070 029B     		ldr	r3, [sp, #8]
 865              	.LBE11:
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 866              		.loc 1 483 5 view .LVU257
 487:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 867              		.loc 1 487 5 view .LVU258
 487:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 868              		.loc 1 487 25 is_stmt 0 view .LVU259
 869 0072 0223     		movs	r3, #2
 870 0074 0593     		str	r3, [sp, #20]
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 871              		.loc 1 488 5 is_stmt 1 view .LVU260
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 872              		.loc 1 488 26 is_stmt 0 view .LVU261
 873 0076 0693     		str	r3, [sp, #24]
 489:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 874              		.loc 1 489 5 is_stmt 1 view .LVU262
 490:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 875              		.loc 1 490 5 view .LVU263
 491:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 876              		.loc 1 491 5 view .LVU264
 491:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 877              		.loc 1 491 31 is_stmt 0 view .LVU265
 878 0078 0993     		str	r3, [sp, #36]
 492:Core/Src/tim.c **** 
 879              		.loc 1 492 5 is_stmt 1 view .LVU266
 880 007a 05A9     		add	r1, sp, #20
 881 007c 1A48     		ldr	r0, .L55+12
 882              	.LVL40:
 492:Core/Src/tim.c **** 
 883              		.loc 1 492 5 is_stmt 0 view .LVU267
 884 007e FFF7FEFF 		bl	HAL_GPIO_Init
 885              	.LVL41:
 886 0082 CFE7     		b	.L47
 887              	.LVL42:
 888              	.L54:
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 889              		.loc 1 504 5 is_stmt 1 view .LVU268
 890              	.LBB12:
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 891              		.loc 1 504 5 view .LVU269
 892 0084 0024     		movs	r4, #0
 893 0086 0394     		str	r4, [sp, #12]
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 894              		.loc 1 504 5 view .LVU270
 895 0088 164B     		ldr	r3, .L55+8
 896 008a 1A6B     		ldr	r2, [r3, #48]
 897 008c 42F00102 		orr	r2, r2, #1
 898 0090 1A63     		str	r2, [r3, #48]
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 899              		.loc 1 504 5 view .LVU271
 900 0092 1A6B     		ldr	r2, [r3, #48]
 901 0094 02F00102 		and	r2, r2, #1
 902 0098 0392     		str	r2, [sp, #12]
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 28


 903              		.loc 1 504 5 view .LVU272
 904 009a 039A     		ldr	r2, [sp, #12]
 905              	.LBE12:
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 906              		.loc 1 504 5 view .LVU273
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 907              		.loc 1 505 5 view .LVU274
 908              	.LBB13:
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 909              		.loc 1 505 5 view .LVU275
 910 009c 0494     		str	r4, [sp, #16]
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 911              		.loc 1 505 5 view .LVU276
 912 009e 1A6B     		ldr	r2, [r3, #48]
 913 00a0 42F00402 		orr	r2, r2, #4
 914 00a4 1A63     		str	r2, [r3, #48]
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 915              		.loc 1 505 5 view .LVU277
 916 00a6 1B6B     		ldr	r3, [r3, #48]
 917 00a8 03F00403 		and	r3, r3, #4
 918 00ac 0493     		str	r3, [sp, #16]
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 919              		.loc 1 505 5 view .LVU278
 920 00ae 049B     		ldr	r3, [sp, #16]
 921              	.LBE13:
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 922              		.loc 1 505 5 view .LVU279
 510:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 923              		.loc 1 510 5 view .LVU280
 510:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 924              		.loc 1 510 25 is_stmt 0 view .LVU281
 925 00b0 2023     		movs	r3, #32
 926 00b2 0593     		str	r3, [sp, #20]
 511:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 927              		.loc 1 511 5 is_stmt 1 view .LVU282
 511:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 928              		.loc 1 511 26 is_stmt 0 view .LVU283
 929 00b4 0226     		movs	r6, #2
 930 00b6 0696     		str	r6, [sp, #24]
 512:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 931              		.loc 1 512 5 is_stmt 1 view .LVU284
 513:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 932              		.loc 1 513 5 view .LVU285
 514:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 933              		.loc 1 514 5 view .LVU286
 514:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 934              		.loc 1 514 31 is_stmt 0 view .LVU287
 935 00b8 0325     		movs	r5, #3
 936 00ba 0995     		str	r5, [sp, #36]
 515:Core/Src/tim.c **** 
 937              		.loc 1 515 5 is_stmt 1 view .LVU288
 938 00bc 05A9     		add	r1, sp, #20
 939 00be 0A48     		ldr	r0, .L55+12
 940              	.LVL43:
 515:Core/Src/tim.c **** 
 941              		.loc 1 515 5 is_stmt 0 view .LVU289
 942 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 29


 943              	.LVL44:
 517:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 944              		.loc 1 517 5 is_stmt 1 view .LVU290
 517:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 945              		.loc 1 517 25 is_stmt 0 view .LVU291
 946 00c4 4023     		movs	r3, #64
 947 00c6 0593     		str	r3, [sp, #20]
 518:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 948              		.loc 1 518 5 is_stmt 1 view .LVU292
 518:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 949              		.loc 1 518 26 is_stmt 0 view .LVU293
 950 00c8 0696     		str	r6, [sp, #24]
 519:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 951              		.loc 1 519 5 is_stmt 1 view .LVU294
 519:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 952              		.loc 1 519 26 is_stmt 0 view .LVU295
 953 00ca 0794     		str	r4, [sp, #28]
 520:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 954              		.loc 1 520 5 is_stmt 1 view .LVU296
 520:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 955              		.loc 1 520 27 is_stmt 0 view .LVU297
 956 00cc 0894     		str	r4, [sp, #32]
 521:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 957              		.loc 1 521 5 is_stmt 1 view .LVU298
 521:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 958              		.loc 1 521 31 is_stmt 0 view .LVU299
 959 00ce 0995     		str	r5, [sp, #36]
 522:Core/Src/tim.c **** 
 960              		.loc 1 522 5 is_stmt 1 view .LVU300
 961 00d0 05A9     		add	r1, sp, #20
 962 00d2 0648     		ldr	r0, .L55+16
 963 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 964              	.LVL45:
 965              		.loc 1 529 1 is_stmt 0 view .LVU301
 966 00d8 A4E7     		b	.L47
 967              	.L56:
 968 00da 00BF     		.align	2
 969              	.L55:
 970 00dc 000C0040 		.word	1073744896
 971 00e0 00040140 		.word	1073808384
 972 00e4 00380240 		.word	1073887232
 973 00e8 00000240 		.word	1073872896
 974 00ec 00080240 		.word	1073874944
 975              		.cfi_endproc
 976              	.LFE243:
 978              		.section	.text.MX_TIM2_Init,"ax",%progbits
 979              		.align	1
 980              		.global	MX_TIM2_Init
 981              		.syntax unified
 982              		.thumb
 983              		.thumb_func
 984              		.fpu fpv4-sp-d16
 986              	MX_TIM2_Init:
 987              	.LFB236:
  77:Core/Src/tim.c **** 
 988              		.loc 1 77 1 is_stmt 1 view -0
 989              		.cfi_startproc
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 30


 990              		@ args = 0, pretend = 0, frame = 56
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992 0000 00B5     		push	{lr}
 993              	.LCFI24:
 994              		.cfi_def_cfa_offset 4
 995              		.cfi_offset 14, -4
 996 0002 8FB0     		sub	sp, sp, #60
 997              	.LCFI25:
 998              		.cfi_def_cfa_offset 64
  83:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 999              		.loc 1 83 3 view .LVU303
  83:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1000              		.loc 1 83 26 is_stmt 0 view .LVU304
 1001 0004 0023     		movs	r3, #0
 1002 0006 0A93     		str	r3, [sp, #40]
 1003 0008 0B93     		str	r3, [sp, #44]
 1004 000a 0C93     		str	r3, [sp, #48]
 1005 000c 0D93     		str	r3, [sp, #52]
  84:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1006              		.loc 1 84 3 is_stmt 1 view .LVU305
  84:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1007              		.loc 1 84 27 is_stmt 0 view .LVU306
 1008 000e 0893     		str	r3, [sp, #32]
 1009 0010 0993     		str	r3, [sp, #36]
  85:Core/Src/tim.c **** 
 1010              		.loc 1 85 3 is_stmt 1 view .LVU307
  85:Core/Src/tim.c **** 
 1011              		.loc 1 85 22 is_stmt 0 view .LVU308
 1012 0012 0193     		str	r3, [sp, #4]
 1013 0014 0293     		str	r3, [sp, #8]
 1014 0016 0393     		str	r3, [sp, #12]
 1015 0018 0493     		str	r3, [sp, #16]
 1016 001a 0593     		str	r3, [sp, #20]
 1017 001c 0693     		str	r3, [sp, #24]
 1018 001e 0793     		str	r3, [sp, #28]
  90:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 1019              		.loc 1 90 3 is_stmt 1 view .LVU309
  90:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 1020              		.loc 1 90 18 is_stmt 0 view .LVU310
 1021 0020 2148     		ldr	r0, .L69
 1022 0022 4FF08042 		mov	r2, #1073741824
 1023 0026 0260     		str	r2, [r0]
  91:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1024              		.loc 1 91 3 is_stmt 1 view .LVU311
  91:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1025              		.loc 1 91 24 is_stmt 0 view .LVU312
 1026 0028 4360     		str	r3, [r0, #4]
  92:Core/Src/tim.c ****   htim2.Init.Period = 4200-1;
 1027              		.loc 1 92 3 is_stmt 1 view .LVU313
  92:Core/Src/tim.c ****   htim2.Init.Period = 4200-1;
 1028              		.loc 1 92 26 is_stmt 0 view .LVU314
 1029 002a 8360     		str	r3, [r0, #8]
  93:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1030              		.loc 1 93 3 is_stmt 1 view .LVU315
  93:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1031              		.loc 1 93 21 is_stmt 0 view .LVU316
 1032 002c 41F26702 		movw	r2, #4199
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 31


 1033 0030 C260     		str	r2, [r0, #12]
  94:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1034              		.loc 1 94 3 is_stmt 1 view .LVU317
  94:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1035              		.loc 1 94 28 is_stmt 0 view .LVU318
 1036 0032 0361     		str	r3, [r0, #16]
  95:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1037              		.loc 1 95 3 is_stmt 1 view .LVU319
  95:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1038              		.loc 1 95 32 is_stmt 0 view .LVU320
 1039 0034 8361     		str	r3, [r0, #24]
  96:Core/Src/tim.c ****   {
 1040              		.loc 1 96 3 is_stmt 1 view .LVU321
  96:Core/Src/tim.c ****   {
 1041              		.loc 1 96 7 is_stmt 0 view .LVU322
 1042 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1043              	.LVL46:
  96:Core/Src/tim.c ****   {
 1044              		.loc 1 96 6 view .LVU323
 1045 003a 28BB     		cbnz	r0, .L64
 1046              	.L58:
 100:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1047              		.loc 1 100 3 is_stmt 1 view .LVU324
 100:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1048              		.loc 1 100 34 is_stmt 0 view .LVU325
 1049 003c 4FF48053 		mov	r3, #4096
 1050 0040 0A93     		str	r3, [sp, #40]
 101:Core/Src/tim.c ****   {
 1051              		.loc 1 101 3 is_stmt 1 view .LVU326
 101:Core/Src/tim.c ****   {
 1052              		.loc 1 101 7 is_stmt 0 view .LVU327
 1053 0042 0AA9     		add	r1, sp, #40
 1054 0044 1848     		ldr	r0, .L69
 1055 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1056              	.LVL47:
 101:Core/Src/tim.c ****   {
 1057              		.loc 1 101 6 view .LVU328
 1058 004a 00BB     		cbnz	r0, .L65
 1059              	.L59:
 105:Core/Src/tim.c ****   {
 1060              		.loc 1 105 3 is_stmt 1 view .LVU329
 105:Core/Src/tim.c ****   {
 1061              		.loc 1 105 7 is_stmt 0 view .LVU330
 1062 004c 1648     		ldr	r0, .L69
 1063 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1064              	.LVL48:
 105:Core/Src/tim.c ****   {
 1065              		.loc 1 105 6 view .LVU331
 1066 0052 F8B9     		cbnz	r0, .L66
 1067              	.L60:
 109:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1068              		.loc 1 109 3 is_stmt 1 view .LVU332
 109:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1069              		.loc 1 109 37 is_stmt 0 view .LVU333
 1070 0054 0023     		movs	r3, #0
 1071 0056 0893     		str	r3, [sp, #32]
 110:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 32


 1072              		.loc 1 110 3 is_stmt 1 view .LVU334
 110:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1073              		.loc 1 110 33 is_stmt 0 view .LVU335
 1074 0058 0993     		str	r3, [sp, #36]
 111:Core/Src/tim.c ****   {
 1075              		.loc 1 111 3 is_stmt 1 view .LVU336
 111:Core/Src/tim.c ****   {
 1076              		.loc 1 111 7 is_stmt 0 view .LVU337
 1077 005a 08A9     		add	r1, sp, #32
 1078 005c 1248     		ldr	r0, .L69
 1079 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1080              	.LVL49:
 111:Core/Src/tim.c ****   {
 1081              		.loc 1 111 6 view .LVU338
 1082 0062 D0B9     		cbnz	r0, .L67
 1083              	.L61:
 115:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1084              		.loc 1 115 3 is_stmt 1 view .LVU339
 115:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1085              		.loc 1 115 20 is_stmt 0 view .LVU340
 1086 0064 6023     		movs	r3, #96
 1087 0066 0193     		str	r3, [sp, #4]
 116:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1088              		.loc 1 116 3 is_stmt 1 view .LVU341
 116:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1089              		.loc 1 116 19 is_stmt 0 view .LVU342
 1090 0068 0023     		movs	r3, #0
 1091 006a 0293     		str	r3, [sp, #8]
 117:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1092              		.loc 1 117 3 is_stmt 1 view .LVU343
 117:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1093              		.loc 1 117 24 is_stmt 0 view .LVU344
 1094 006c 0393     		str	r3, [sp, #12]
 118:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1095              		.loc 1 118 3 is_stmt 1 view .LVU345
 118:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1096              		.loc 1 118 24 is_stmt 0 view .LVU346
 1097 006e 0593     		str	r3, [sp, #20]
 119:Core/Src/tim.c ****   {
 1098              		.loc 1 119 3 is_stmt 1 view .LVU347
 119:Core/Src/tim.c ****   {
 1099              		.loc 1 119 7 is_stmt 0 view .LVU348
 1100 0070 0C22     		movs	r2, #12
 1101 0072 01A9     		add	r1, sp, #4
 1102 0074 0C48     		ldr	r0, .L69
 1103 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1104              	.LVL50:
 119:Core/Src/tim.c ****   {
 1105              		.loc 1 119 6 view .LVU349
 1106 007a 88B9     		cbnz	r0, .L68
 1107              	.L62:
 126:Core/Src/tim.c **** 
 1108              		.loc 1 126 3 is_stmt 1 view .LVU350
 1109 007c 0A48     		ldr	r0, .L69
 1110 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1111              	.LVL51:
 128:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 33


 1112              		.loc 1 128 1 is_stmt 0 view .LVU351
 1113 0082 0FB0     		add	sp, sp, #60
 1114              	.LCFI26:
 1115              		.cfi_remember_state
 1116              		.cfi_def_cfa_offset 4
 1117              		@ sp needed
 1118 0084 5DF804FB 		ldr	pc, [sp], #4
 1119              	.L64:
 1120              	.LCFI27:
 1121              		.cfi_restore_state
  98:Core/Src/tim.c ****   }
 1122              		.loc 1 98 5 is_stmt 1 view .LVU352
 1123 0088 FFF7FEFF 		bl	Error_Handler
 1124              	.LVL52:
 1125 008c D6E7     		b	.L58
 1126              	.L65:
 103:Core/Src/tim.c ****   }
 1127              		.loc 1 103 5 view .LVU353
 1128 008e FFF7FEFF 		bl	Error_Handler
 1129              	.LVL53:
 1130 0092 DBE7     		b	.L59
 1131              	.L66:
 107:Core/Src/tim.c ****   }
 1132              		.loc 1 107 5 view .LVU354
 1133 0094 FFF7FEFF 		bl	Error_Handler
 1134              	.LVL54:
 1135 0098 DCE7     		b	.L60
 1136              	.L67:
 113:Core/Src/tim.c ****   }
 1137              		.loc 1 113 5 view .LVU355
 1138 009a FFF7FEFF 		bl	Error_Handler
 1139              	.LVL55:
 1140 009e E1E7     		b	.L61
 1141              	.L68:
 121:Core/Src/tim.c ****   }
 1142              		.loc 1 121 5 view .LVU356
 1143 00a0 FFF7FEFF 		bl	Error_Handler
 1144              	.LVL56:
 1145 00a4 EAE7     		b	.L62
 1146              	.L70:
 1147 00a6 00BF     		.align	2
 1148              	.L69:
 1149 00a8 00000000 		.word	.LANCHOR3
 1150              		.cfi_endproc
 1151              	.LFE236:
 1153              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1154              		.align	1
 1155              		.global	MX_TIM5_Init
 1156              		.syntax unified
 1157              		.thumb
 1158              		.thumb_func
 1159              		.fpu fpv4-sp-d16
 1161              	MX_TIM5_Init:
 1162              	.LFB239:
 219:Core/Src/tim.c **** 
 1163              		.loc 1 219 1 view -0
 1164              		.cfi_startproc
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 34


 1165              		@ args = 0, pretend = 0, frame = 56
 1166              		@ frame_needed = 0, uses_anonymous_args = 0
 1167 0000 00B5     		push	{lr}
 1168              	.LCFI28:
 1169              		.cfi_def_cfa_offset 4
 1170              		.cfi_offset 14, -4
 1171 0002 8FB0     		sub	sp, sp, #60
 1172              	.LCFI29:
 1173              		.cfi_def_cfa_offset 64
 225:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1174              		.loc 1 225 3 view .LVU358
 225:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1175              		.loc 1 225 26 is_stmt 0 view .LVU359
 1176 0004 0023     		movs	r3, #0
 1177 0006 0A93     		str	r3, [sp, #40]
 1178 0008 0B93     		str	r3, [sp, #44]
 1179 000a 0C93     		str	r3, [sp, #48]
 1180 000c 0D93     		str	r3, [sp, #52]
 226:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1181              		.loc 1 226 3 is_stmt 1 view .LVU360
 226:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1182              		.loc 1 226 27 is_stmt 0 view .LVU361
 1183 000e 0893     		str	r3, [sp, #32]
 1184 0010 0993     		str	r3, [sp, #36]
 227:Core/Src/tim.c **** 
 1185              		.loc 1 227 3 is_stmt 1 view .LVU362
 227:Core/Src/tim.c **** 
 1186              		.loc 1 227 22 is_stmt 0 view .LVU363
 1187 0012 0193     		str	r3, [sp, #4]
 1188 0014 0293     		str	r3, [sp, #8]
 1189 0016 0393     		str	r3, [sp, #12]
 1190 0018 0493     		str	r3, [sp, #16]
 1191 001a 0593     		str	r3, [sp, #20]
 1192 001c 0693     		str	r3, [sp, #24]
 1193 001e 0793     		str	r3, [sp, #28]
 232:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 1194              		.loc 1 232 3 is_stmt 1 view .LVU364
 232:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 1195              		.loc 1 232 18 is_stmt 0 view .LVU365
 1196 0020 2148     		ldr	r0, .L83
 1197 0022 224A     		ldr	r2, .L83+4
 1198 0024 0260     		str	r2, [r0]
 233:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1199              		.loc 1 233 3 is_stmt 1 view .LVU366
 233:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1200              		.loc 1 233 24 is_stmt 0 view .LVU367
 1201 0026 4360     		str	r3, [r0, #4]
 234:Core/Src/tim.c ****   htim5.Init.Period = 4200-1;
 1202              		.loc 1 234 3 is_stmt 1 view .LVU368
 234:Core/Src/tim.c ****   htim5.Init.Period = 4200-1;
 1203              		.loc 1 234 26 is_stmt 0 view .LVU369
 1204 0028 8360     		str	r3, [r0, #8]
 235:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1205              		.loc 1 235 3 is_stmt 1 view .LVU370
 235:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1206              		.loc 1 235 21 is_stmt 0 view .LVU371
 1207 002a 41F26702 		movw	r2, #4199
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 35


 1208 002e C260     		str	r2, [r0, #12]
 236:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1209              		.loc 1 236 3 is_stmt 1 view .LVU372
 236:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1210              		.loc 1 236 28 is_stmt 0 view .LVU373
 1211 0030 0361     		str	r3, [r0, #16]
 237:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1212              		.loc 1 237 3 is_stmt 1 view .LVU374
 237:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1213              		.loc 1 237 32 is_stmt 0 view .LVU375
 1214 0032 8361     		str	r3, [r0, #24]
 238:Core/Src/tim.c ****   {
 1215              		.loc 1 238 3 is_stmt 1 view .LVU376
 238:Core/Src/tim.c ****   {
 1216              		.loc 1 238 7 is_stmt 0 view .LVU377
 1217 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1218              	.LVL57:
 238:Core/Src/tim.c ****   {
 1219              		.loc 1 238 6 view .LVU378
 1220 0038 30BB     		cbnz	r0, .L78
 1221              	.L72:
 242:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1222              		.loc 1 242 3 is_stmt 1 view .LVU379
 242:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1223              		.loc 1 242 34 is_stmt 0 view .LVU380
 1224 003a 4FF48053 		mov	r3, #4096
 1225 003e 0A93     		str	r3, [sp, #40]
 243:Core/Src/tim.c ****   {
 1226              		.loc 1 243 3 is_stmt 1 view .LVU381
 243:Core/Src/tim.c ****   {
 1227              		.loc 1 243 7 is_stmt 0 view .LVU382
 1228 0040 0AA9     		add	r1, sp, #40
 1229 0042 1948     		ldr	r0, .L83
 1230 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1231              	.LVL58:
 243:Core/Src/tim.c ****   {
 1232              		.loc 1 243 6 view .LVU383
 1233 0048 08BB     		cbnz	r0, .L79
 1234              	.L73:
 247:Core/Src/tim.c ****   {
 1235              		.loc 1 247 3 is_stmt 1 view .LVU384
 247:Core/Src/tim.c ****   {
 1236              		.loc 1 247 7 is_stmt 0 view .LVU385
 1237 004a 1748     		ldr	r0, .L83
 1238 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1239              	.LVL59:
 247:Core/Src/tim.c ****   {
 1240              		.loc 1 247 6 view .LVU386
 1241 0050 00BB     		cbnz	r0, .L80
 1242              	.L74:
 251:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1243              		.loc 1 251 3 is_stmt 1 view .LVU387
 251:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1244              		.loc 1 251 37 is_stmt 0 view .LVU388
 1245 0052 0023     		movs	r3, #0
 1246 0054 0893     		str	r3, [sp, #32]
 252:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 36


 1247              		.loc 1 252 3 is_stmt 1 view .LVU389
 252:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1248              		.loc 1 252 33 is_stmt 0 view .LVU390
 1249 0056 0993     		str	r3, [sp, #36]
 253:Core/Src/tim.c ****   {
 1250              		.loc 1 253 3 is_stmt 1 view .LVU391
 253:Core/Src/tim.c ****   {
 1251              		.loc 1 253 7 is_stmt 0 view .LVU392
 1252 0058 08A9     		add	r1, sp, #32
 1253 005a 1348     		ldr	r0, .L83
 1254 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1255              	.LVL60:
 253:Core/Src/tim.c ****   {
 1256              		.loc 1 253 6 view .LVU393
 1257 0060 D8B9     		cbnz	r0, .L81
 1258              	.L75:
 257:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1259              		.loc 1 257 3 is_stmt 1 view .LVU394
 257:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1260              		.loc 1 257 20 is_stmt 0 view .LVU395
 1261 0062 6023     		movs	r3, #96
 1262 0064 0193     		str	r3, [sp, #4]
 258:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1263              		.loc 1 258 3 is_stmt 1 view .LVU396
 258:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1264              		.loc 1 258 19 is_stmt 0 view .LVU397
 1265 0066 0023     		movs	r3, #0
 1266 0068 0293     		str	r3, [sp, #8]
 259:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1267              		.loc 1 259 3 is_stmt 1 view .LVU398
 259:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1268              		.loc 1 259 24 is_stmt 0 view .LVU399
 1269 006a 0393     		str	r3, [sp, #12]
 260:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1270              		.loc 1 260 3 is_stmt 1 view .LVU400
 260:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1271              		.loc 1 260 24 is_stmt 0 view .LVU401
 1272 006c 0593     		str	r3, [sp, #20]
 261:Core/Src/tim.c ****   {
 1273              		.loc 1 261 3 is_stmt 1 view .LVU402
 261:Core/Src/tim.c ****   {
 1274              		.loc 1 261 7 is_stmt 0 view .LVU403
 1275 006e 0422     		movs	r2, #4
 1276 0070 0DEB0201 		add	r1, sp, r2
 1277 0074 0C48     		ldr	r0, .L83
 1278 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1279              	.LVL61:
 261:Core/Src/tim.c ****   {
 1280              		.loc 1 261 6 view .LVU404
 1281 007a 88B9     		cbnz	r0, .L82
 1282              	.L76:
 268:Core/Src/tim.c **** 
 1283              		.loc 1 268 3 is_stmt 1 view .LVU405
 1284 007c 0A48     		ldr	r0, .L83
 1285 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1286              	.LVL62:
 270:Core/Src/tim.c **** /* TIM8 init function */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 37


 1287              		.loc 1 270 1 is_stmt 0 view .LVU406
 1288 0082 0FB0     		add	sp, sp, #60
 1289              	.LCFI30:
 1290              		.cfi_remember_state
 1291              		.cfi_def_cfa_offset 4
 1292              		@ sp needed
 1293 0084 5DF804FB 		ldr	pc, [sp], #4
 1294              	.L78:
 1295              	.LCFI31:
 1296              		.cfi_restore_state
 240:Core/Src/tim.c ****   }
 1297              		.loc 1 240 5 is_stmt 1 view .LVU407
 1298 0088 FFF7FEFF 		bl	Error_Handler
 1299              	.LVL63:
 1300 008c D5E7     		b	.L72
 1301              	.L79:
 245:Core/Src/tim.c ****   }
 1302              		.loc 1 245 5 view .LVU408
 1303 008e FFF7FEFF 		bl	Error_Handler
 1304              	.LVL64:
 1305 0092 DAE7     		b	.L73
 1306              	.L80:
 249:Core/Src/tim.c ****   }
 1307              		.loc 1 249 5 view .LVU409
 1308 0094 FFF7FEFF 		bl	Error_Handler
 1309              	.LVL65:
 1310 0098 DBE7     		b	.L74
 1311              	.L81:
 255:Core/Src/tim.c ****   }
 1312              		.loc 1 255 5 view .LVU410
 1313 009a FFF7FEFF 		bl	Error_Handler
 1314              	.LVL66:
 1315 009e E0E7     		b	.L75
 1316              	.L82:
 263:Core/Src/tim.c ****   }
 1317              		.loc 1 263 5 view .LVU411
 1318 00a0 FFF7FEFF 		bl	Error_Handler
 1319              	.LVL67:
 1320 00a4 EAE7     		b	.L76
 1321              	.L84:
 1322 00a6 00BF     		.align	2
 1323              	.L83:
 1324 00a8 00000000 		.word	.LANCHOR4
 1325 00ac 000C0040 		.word	1073744896
 1326              		.cfi_endproc
 1327              	.LFE239:
 1329              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1330              		.align	1
 1331              		.global	MX_TIM8_Init
 1332              		.syntax unified
 1333              		.thumb
 1334              		.thumb_func
 1335              		.fpu fpv4-sp-d16
 1337              	MX_TIM8_Init:
 1338              	.LFB240:
 273:Core/Src/tim.c **** 
 1339              		.loc 1 273 1 view -0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 38


 1340              		.cfi_startproc
 1341              		@ args = 0, pretend = 0, frame = 88
 1342              		@ frame_needed = 0, uses_anonymous_args = 0
 1343 0000 10B5     		push	{r4, lr}
 1344              	.LCFI32:
 1345              		.cfi_def_cfa_offset 8
 1346              		.cfi_offset 4, -8
 1347              		.cfi_offset 14, -4
 1348 0002 96B0     		sub	sp, sp, #88
 1349              	.LCFI33:
 1350              		.cfi_def_cfa_offset 96
 279:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1351              		.loc 1 279 3 view .LVU413
 279:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1352              		.loc 1 279 26 is_stmt 0 view .LVU414
 1353 0004 0024     		movs	r4, #0
 1354 0006 1294     		str	r4, [sp, #72]
 1355 0008 1394     		str	r4, [sp, #76]
 1356 000a 1494     		str	r4, [sp, #80]
 1357 000c 1594     		str	r4, [sp, #84]
 280:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1358              		.loc 1 280 3 is_stmt 1 view .LVU415
 280:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1359              		.loc 1 280 27 is_stmt 0 view .LVU416
 1360 000e 1094     		str	r4, [sp, #64]
 1361 0010 1194     		str	r4, [sp, #68]
 281:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1362              		.loc 1 281 3 is_stmt 1 view .LVU417
 281:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1363              		.loc 1 281 22 is_stmt 0 view .LVU418
 1364 0012 0994     		str	r4, [sp, #36]
 1365 0014 0A94     		str	r4, [sp, #40]
 1366 0016 0B94     		str	r4, [sp, #44]
 1367 0018 0C94     		str	r4, [sp, #48]
 1368 001a 0D94     		str	r4, [sp, #52]
 1369 001c 0E94     		str	r4, [sp, #56]
 1370 001e 0F94     		str	r4, [sp, #60]
 282:Core/Src/tim.c **** 
 1371              		.loc 1 282 3 is_stmt 1 view .LVU419
 282:Core/Src/tim.c **** 
 1372              		.loc 1 282 34 is_stmt 0 view .LVU420
 1373 0020 2022     		movs	r2, #32
 1374 0022 2146     		mov	r1, r4
 1375 0024 01A8     		add	r0, sp, #4
 1376 0026 FFF7FEFF 		bl	memset
 1377              	.LVL68:
 287:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 1378              		.loc 1 287 3 is_stmt 1 view .LVU421
 287:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 1379              		.loc 1 287 18 is_stmt 0 view .LVU422
 1380 002a 3048     		ldr	r0, .L99
 1381 002c 304B     		ldr	r3, .L99+4
 1382 002e 0360     		str	r3, [r0]
 288:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1383              		.loc 1 288 3 is_stmt 1 view .LVU423
 288:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1384              		.loc 1 288 24 is_stmt 0 view .LVU424
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 39


 1385 0030 A723     		movs	r3, #167
 1386 0032 4360     		str	r3, [r0, #4]
 289:Core/Src/tim.c ****   htim8.Init.Period = 50-1;
 1387              		.loc 1 289 3 is_stmt 1 view .LVU425
 289:Core/Src/tim.c ****   htim8.Init.Period = 50-1;
 1388              		.loc 1 289 26 is_stmt 0 view .LVU426
 1389 0034 8460     		str	r4, [r0, #8]
 290:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1390              		.loc 1 290 3 is_stmt 1 view .LVU427
 290:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1391              		.loc 1 290 21 is_stmt 0 view .LVU428
 1392 0036 3123     		movs	r3, #49
 1393 0038 C360     		str	r3, [r0, #12]
 291:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1394              		.loc 1 291 3 is_stmt 1 view .LVU429
 291:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1395              		.loc 1 291 28 is_stmt 0 view .LVU430
 1396 003a 0461     		str	r4, [r0, #16]
 292:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1397              		.loc 1 292 3 is_stmt 1 view .LVU431
 292:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1398              		.loc 1 292 32 is_stmt 0 view .LVU432
 1399 003c 4461     		str	r4, [r0, #20]
 293:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1400              		.loc 1 293 3 is_stmt 1 view .LVU433
 293:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1401              		.loc 1 293 32 is_stmt 0 view .LVU434
 1402 003e 8023     		movs	r3, #128
 1403 0040 8361     		str	r3, [r0, #24]
 294:Core/Src/tim.c ****   {
 1404              		.loc 1 294 3 is_stmt 1 view .LVU435
 294:Core/Src/tim.c ****   {
 1405              		.loc 1 294 7 is_stmt 0 view .LVU436
 1406 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1407              	.LVL69:
 294:Core/Src/tim.c ****   {
 1408              		.loc 1 294 6 view .LVU437
 1409 0046 0028     		cmp	r0, #0
 1410 0048 3ED1     		bne	.L93
 1411              	.L86:
 298:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1412              		.loc 1 298 3 is_stmt 1 view .LVU438
 298:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1413              		.loc 1 298 34 is_stmt 0 view .LVU439
 1414 004a 4FF48053 		mov	r3, #4096
 1415 004e 1293     		str	r3, [sp, #72]
 299:Core/Src/tim.c ****   {
 1416              		.loc 1 299 3 is_stmt 1 view .LVU440
 299:Core/Src/tim.c ****   {
 1417              		.loc 1 299 7 is_stmt 0 view .LVU441
 1418 0050 12A9     		add	r1, sp, #72
 1419 0052 2648     		ldr	r0, .L99
 1420 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1421              	.LVL70:
 299:Core/Src/tim.c ****   {
 1422              		.loc 1 299 6 view .LVU442
 1423 0058 0028     		cmp	r0, #0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 40


 1424 005a 38D1     		bne	.L94
 1425              	.L87:
 303:Core/Src/tim.c ****   {
 1426              		.loc 1 303 3 is_stmt 1 view .LVU443
 303:Core/Src/tim.c ****   {
 1427              		.loc 1 303 7 is_stmt 0 view .LVU444
 1428 005c 2348     		ldr	r0, .L99
 1429 005e FFF7FEFF 		bl	HAL_TIM_OC_Init
 1430              	.LVL71:
 303:Core/Src/tim.c ****   {
 1431              		.loc 1 303 6 view .LVU445
 1432 0062 0028     		cmp	r0, #0
 1433 0064 36D1     		bne	.L95
 1434              	.L88:
 307:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1435              		.loc 1 307 3 is_stmt 1 view .LVU446
 307:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1436              		.loc 1 307 37 is_stmt 0 view .LVU447
 1437 0066 0023     		movs	r3, #0
 1438 0068 1093     		str	r3, [sp, #64]
 308:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1439              		.loc 1 308 3 is_stmt 1 view .LVU448
 308:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1440              		.loc 1 308 33 is_stmt 0 view .LVU449
 1441 006a 1193     		str	r3, [sp, #68]
 309:Core/Src/tim.c ****   {
 1442              		.loc 1 309 3 is_stmt 1 view .LVU450
 309:Core/Src/tim.c ****   {
 1443              		.loc 1 309 7 is_stmt 0 view .LVU451
 1444 006c 10A9     		add	r1, sp, #64
 1445 006e 1F48     		ldr	r0, .L99
 1446 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1447              	.LVL72:
 309:Core/Src/tim.c ****   {
 1448              		.loc 1 309 6 view .LVU452
 1449 0074 0028     		cmp	r0, #0
 1450 0076 30D1     		bne	.L96
 1451              	.L89:
 313:Core/Src/tim.c ****   sConfigOC.Pulse = 25-1;
 1452              		.loc 1 313 3 is_stmt 1 view .LVU453
 313:Core/Src/tim.c ****   sConfigOC.Pulse = 25-1;
 1453              		.loc 1 313 20 is_stmt 0 view .LVU454
 1454 0078 3023     		movs	r3, #48
 1455 007a 0993     		str	r3, [sp, #36]
 314:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1456              		.loc 1 314 3 is_stmt 1 view .LVU455
 314:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1457              		.loc 1 314 19 is_stmt 0 view .LVU456
 1458 007c 1823     		movs	r3, #24
 1459 007e 0A93     		str	r3, [sp, #40]
 315:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1460              		.loc 1 315 3 is_stmt 1 view .LVU457
 315:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1461              		.loc 1 315 24 is_stmt 0 view .LVU458
 1462 0080 0022     		movs	r2, #0
 1463 0082 0B92     		str	r2, [sp, #44]
 316:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 41


 1464              		.loc 1 316 3 is_stmt 1 view .LVU459
 316:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1465              		.loc 1 316 25 is_stmt 0 view .LVU460
 1466 0084 0C92     		str	r2, [sp, #48]
 317:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1467              		.loc 1 317 3 is_stmt 1 view .LVU461
 317:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1468              		.loc 1 317 24 is_stmt 0 view .LVU462
 1469 0086 0D92     		str	r2, [sp, #52]
 318:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1470              		.loc 1 318 3 is_stmt 1 view .LVU463
 318:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1471              		.loc 1 318 25 is_stmt 0 view .LVU464
 1472 0088 0E92     		str	r2, [sp, #56]
 319:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1473              		.loc 1 319 3 is_stmt 1 view .LVU465
 319:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1474              		.loc 1 319 26 is_stmt 0 view .LVU466
 1475 008a 0F92     		str	r2, [sp, #60]
 320:Core/Src/tim.c ****   {
 1476              		.loc 1 320 3 is_stmt 1 view .LVU467
 320:Core/Src/tim.c ****   {
 1477              		.loc 1 320 7 is_stmt 0 view .LVU468
 1478 008c 09A9     		add	r1, sp, #36
 1479 008e 1748     		ldr	r0, .L99
 1480 0090 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1481              	.LVL73:
 320:Core/Src/tim.c ****   {
 1482              		.loc 1 320 6 view .LVU469
 1483 0094 20BB     		cbnz	r0, .L97
 1484              	.L90:
 324:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 1485              		.loc 1 324 3 is_stmt 1 view .LVU470
 1486 0096 1548     		ldr	r0, .L99
 1487 0098 0268     		ldr	r2, [r0]
 1488 009a 9369     		ldr	r3, [r2, #24]
 1489 009c 43F00803 		orr	r3, r3, #8
 1490 00a0 9361     		str	r3, [r2, #24]
 325:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1491              		.loc 1 325 3 view .LVU471
 325:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1492              		.loc 1 325 40 is_stmt 0 view .LVU472
 1493 00a2 0023     		movs	r3, #0
 1494 00a4 0193     		str	r3, [sp, #4]
 326:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1495              		.loc 1 326 3 is_stmt 1 view .LVU473
 326:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1496              		.loc 1 326 41 is_stmt 0 view .LVU474
 1497 00a6 0293     		str	r3, [sp, #8]
 327:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1498              		.loc 1 327 3 is_stmt 1 view .LVU475
 327:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1499              		.loc 1 327 34 is_stmt 0 view .LVU476
 1500 00a8 0393     		str	r3, [sp, #12]
 328:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1501              		.loc 1 328 3 is_stmt 1 view .LVU477
 328:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 42


 1502              		.loc 1 328 33 is_stmt 0 view .LVU478
 1503 00aa 0493     		str	r3, [sp, #16]
 329:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1504              		.loc 1 329 3 is_stmt 1 view .LVU479
 329:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1505              		.loc 1 329 35 is_stmt 0 view .LVU480
 1506 00ac 0593     		str	r3, [sp, #20]
 330:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1507              		.loc 1 330 3 is_stmt 1 view .LVU481
 330:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1508              		.loc 1 330 38 is_stmt 0 view .LVU482
 1509 00ae 4FF40052 		mov	r2, #8192
 1510 00b2 0692     		str	r2, [sp, #24]
 331:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1511              		.loc 1 331 3 is_stmt 1 view .LVU483
 331:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1512              		.loc 1 331 40 is_stmt 0 view .LVU484
 1513 00b4 0893     		str	r3, [sp, #32]
 332:Core/Src/tim.c ****   {
 1514              		.loc 1 332 3 is_stmt 1 view .LVU485
 332:Core/Src/tim.c ****   {
 1515              		.loc 1 332 7 is_stmt 0 view .LVU486
 1516 00b6 01A9     		add	r1, sp, #4
 1517 00b8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1518              	.LVL74:
 332:Core/Src/tim.c ****   {
 1519              		.loc 1 332 6 view .LVU487
 1520 00bc 98B9     		cbnz	r0, .L98
 1521              	.L91:
 339:Core/Src/tim.c **** 
 1522              		.loc 1 339 3 is_stmt 1 view .LVU488
 1523 00be 0B48     		ldr	r0, .L99
 1524 00c0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1525              	.LVL75:
 341:Core/Src/tim.c **** 
 1526              		.loc 1 341 1 is_stmt 0 view .LVU489
 1527 00c4 16B0     		add	sp, sp, #88
 1528              	.LCFI34:
 1529              		.cfi_remember_state
 1530              		.cfi_def_cfa_offset 8
 1531              		@ sp needed
 1532 00c6 10BD     		pop	{r4, pc}
 1533              	.L93:
 1534              	.LCFI35:
 1535              		.cfi_restore_state
 296:Core/Src/tim.c ****   }
 1536              		.loc 1 296 5 is_stmt 1 view .LVU490
 1537 00c8 FFF7FEFF 		bl	Error_Handler
 1538              	.LVL76:
 1539 00cc BDE7     		b	.L86
 1540              	.L94:
 301:Core/Src/tim.c ****   }
 1541              		.loc 1 301 5 view .LVU491
 1542 00ce FFF7FEFF 		bl	Error_Handler
 1543              	.LVL77:
 1544 00d2 C3E7     		b	.L87
 1545              	.L95:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 43


 305:Core/Src/tim.c ****   }
 1546              		.loc 1 305 5 view .LVU492
 1547 00d4 FFF7FEFF 		bl	Error_Handler
 1548              	.LVL78:
 1549 00d8 C5E7     		b	.L88
 1550              	.L96:
 311:Core/Src/tim.c ****   }
 1551              		.loc 1 311 5 view .LVU493
 1552 00da FFF7FEFF 		bl	Error_Handler
 1553              	.LVL79:
 1554 00de CBE7     		b	.L89
 1555              	.L97:
 322:Core/Src/tim.c ****   }
 1556              		.loc 1 322 5 view .LVU494
 1557 00e0 FFF7FEFF 		bl	Error_Handler
 1558              	.LVL80:
 1559 00e4 D7E7     		b	.L90
 1560              	.L98:
 334:Core/Src/tim.c ****   }
 1561              		.loc 1 334 5 view .LVU495
 1562 00e6 FFF7FEFF 		bl	Error_Handler
 1563              	.LVL81:
 1564 00ea E8E7     		b	.L91
 1565              	.L100:
 1566              		.align	2
 1567              	.L99:
 1568 00ec 00000000 		.word	.LANCHOR5
 1569 00f0 00040140 		.word	1073808384
 1570              		.cfi_endproc
 1571              	.LFE240:
 1573              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1574              		.align	1
 1575              		.global	HAL_TIM_Base_MspDeInit
 1576              		.syntax unified
 1577              		.thumb
 1578              		.thumb_func
 1579              		.fpu fpv4-sp-d16
 1581              	HAL_TIM_Base_MspDeInit:
 1582              	.LVL82:
 1583              	.LFB244:
 530:Core/Src/tim.c **** 
 531:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 532:Core/Src/tim.c **** {
 1584              		.loc 1 532 1 view -0
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 0
 1587              		@ frame_needed = 0, uses_anonymous_args = 0
 1588              		.loc 1 532 1 is_stmt 0 view .LVU497
 1589 0000 08B5     		push	{r3, lr}
 1590              	.LCFI36:
 1591              		.cfi_def_cfa_offset 8
 1592              		.cfi_offset 3, -8
 1593              		.cfi_offset 14, -4
 533:Core/Src/tim.c **** 
 534:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1594              		.loc 1 534 3 is_stmt 1 view .LVU498
 1595              		.loc 1 534 20 is_stmt 0 view .LVU499
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 44


 1596 0002 0368     		ldr	r3, [r0]
 1597              		.loc 1 534 5 view .LVU500
 1598 0004 164A     		ldr	r2, .L111
 1599 0006 9342     		cmp	r3, r2
 1600 0008 09D0     		beq	.L107
 535:Core/Src/tim.c ****   {
 536:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 537:Core/Src/tim.c **** 
 538:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 539:Core/Src/tim.c ****     /* Peripheral clock disable */
 540:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 541:Core/Src/tim.c **** 
 542:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 543:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 544:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 545:Core/Src/tim.c **** 
 546:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 547:Core/Src/tim.c ****   }
 548:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1601              		.loc 1 548 8 is_stmt 1 view .LVU501
 1602              		.loc 1 548 10 is_stmt 0 view .LVU502
 1603 000a B3F1804F 		cmp	r3, #1073741824
 1604 000e 10D0     		beq	.L108
 549:Core/Src/tim.c ****   {
 550:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 551:Core/Src/tim.c **** 
 552:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 553:Core/Src/tim.c ****     /* Peripheral clock disable */
 554:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 555:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 556:Core/Src/tim.c **** 
 557:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 558:Core/Src/tim.c ****   }
 559:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1605              		.loc 1 559 8 is_stmt 1 view .LVU503
 1606              		.loc 1 559 10 is_stmt 0 view .LVU504
 1607 0010 144A     		ldr	r2, .L111+4
 1608 0012 9342     		cmp	r3, r2
 1609 0014 13D0     		beq	.L109
 560:Core/Src/tim.c ****   {
 561:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 562:Core/Src/tim.c **** 
 563:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 564:Core/Src/tim.c ****     /* Peripheral clock disable */
 565:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 566:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 567:Core/Src/tim.c **** 
 568:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 569:Core/Src/tim.c ****   }
 570:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 1610              		.loc 1 570 8 is_stmt 1 view .LVU505
 1611              		.loc 1 570 10 is_stmt 0 view .LVU506
 1612 0016 144A     		ldr	r2, .L111+8
 1613 0018 9342     		cmp	r3, r2
 1614 001a 17D0     		beq	.L110
 1615              	.LVL83:
 1616              	.L101:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 45


 571:Core/Src/tim.c ****   {
 572:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 573:Core/Src/tim.c **** 
 574:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 575:Core/Src/tim.c ****     /* Peripheral clock disable */
 576:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 577:Core/Src/tim.c **** 
 578:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 579:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 580:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 581:Core/Src/tim.c **** 
 582:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 583:Core/Src/tim.c ****   }
 584:Core/Src/tim.c **** }
 1617              		.loc 1 584 1 view .LVU507
 1618 001c 08BD     		pop	{r3, pc}
 1619              	.LVL84:
 1620              	.L107:
 540:Core/Src/tim.c **** 
 1621              		.loc 1 540 5 is_stmt 1 view .LVU508
 1622 001e 02F59C32 		add	r2, r2, #79872
 1623 0022 536C     		ldr	r3, [r2, #68]
 1624 0024 23F00103 		bic	r3, r3, #1
 1625 0028 5364     		str	r3, [r2, #68]
 543:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1626              		.loc 1 543 5 view .LVU509
 1627 002a 1920     		movs	r0, #25
 1628              	.LVL85:
 543:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1629              		.loc 1 543 5 is_stmt 0 view .LVU510
 1630 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1631              	.LVL86:
 1632 0030 F4E7     		b	.L101
 1633              	.LVL87:
 1634              	.L108:
 554:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1635              		.loc 1 554 5 is_stmt 1 view .LVU511
 1636 0032 0E4A     		ldr	r2, .L111+12
 1637 0034 136C     		ldr	r3, [r2, #64]
 1638 0036 23F00103 		bic	r3, r3, #1
 1639 003a 1364     		str	r3, [r2, #64]
 1640 003c EEE7     		b	.L101
 1641              	.L109:
 565:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1642              		.loc 1 565 5 view .LVU512
 1643 003e 02F50B32 		add	r2, r2, #142336
 1644 0042 136C     		ldr	r3, [r2, #64]
 1645 0044 23F00803 		bic	r3, r3, #8
 1646 0048 1364     		str	r3, [r2, #64]
 1647 004a E7E7     		b	.L101
 1648              	.L110:
 576:Core/Src/tim.c **** 
 1649              		.loc 1 576 5 view .LVU513
 1650 004c 02F59A32 		add	r2, r2, #78848
 1651 0050 536C     		ldr	r3, [r2, #68]
 1652 0052 23F00203 		bic	r3, r3, #2
 1653 0056 5364     		str	r3, [r2, #68]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 46


 579:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1654              		.loc 1 579 5 view .LVU514
 1655 0058 2C20     		movs	r0, #44
 1656              	.LVL88:
 579:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1657              		.loc 1 579 5 is_stmt 0 view .LVU515
 1658 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1659              	.LVL89:
 1660              		.loc 1 584 1 view .LVU516
 1661 005e DDE7     		b	.L101
 1662              	.L112:
 1663              		.align	2
 1664              	.L111:
 1665 0060 00000140 		.word	1073807360
 1666 0064 000C0040 		.word	1073744896
 1667 0068 00040140 		.word	1073808384
 1668 006c 00380240 		.word	1073887232
 1669              		.cfi_endproc
 1670              	.LFE244:
 1672              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1673              		.align	1
 1674              		.global	HAL_TIM_Encoder_MspDeInit
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1678              		.fpu fpv4-sp-d16
 1680              	HAL_TIM_Encoder_MspDeInit:
 1681              	.LVL90:
 1682              	.LFB245:
 585:Core/Src/tim.c **** 
 586:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 587:Core/Src/tim.c **** {
 1683              		.loc 1 587 1 is_stmt 1 view -0
 1684              		.cfi_startproc
 1685              		@ args = 0, pretend = 0, frame = 0
 1686              		@ frame_needed = 0, uses_anonymous_args = 0
 1687              		.loc 1 587 1 is_stmt 0 view .LVU518
 1688 0000 08B5     		push	{r3, lr}
 1689              	.LCFI37:
 1690              		.cfi_def_cfa_offset 8
 1691              		.cfi_offset 3, -8
 1692              		.cfi_offset 14, -4
 588:Core/Src/tim.c **** 
 589:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 1693              		.loc 1 589 3 is_stmt 1 view .LVU519
 1694              		.loc 1 589 23 is_stmt 0 view .LVU520
 1695 0002 0368     		ldr	r3, [r0]
 1696              		.loc 1 589 5 view .LVU521
 1697 0004 0E4A     		ldr	r2, .L119
 1698 0006 9342     		cmp	r3, r2
 1699 0008 03D0     		beq	.L117
 590:Core/Src/tim.c ****   {
 591:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 592:Core/Src/tim.c **** 
 593:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 594:Core/Src/tim.c ****     /* Peripheral clock disable */
 595:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 47


 596:Core/Src/tim.c **** 
 597:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 598:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 599:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 600:Core/Src/tim.c ****     */
 601:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 602:Core/Src/tim.c **** 
 603:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 604:Core/Src/tim.c **** 
 605:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 606:Core/Src/tim.c ****   }
 607:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1700              		.loc 1 607 8 is_stmt 1 view .LVU522
 1701              		.loc 1 607 10 is_stmt 0 view .LVU523
 1702 000a 0E4A     		ldr	r2, .L119+4
 1703 000c 9342     		cmp	r3, r2
 1704 000e 0BD0     		beq	.L118
 1705              	.LVL91:
 1706              	.L113:
 608:Core/Src/tim.c ****   {
 609:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 610:Core/Src/tim.c **** 
 611:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 612:Core/Src/tim.c ****     /* Peripheral clock disable */
 613:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 614:Core/Src/tim.c **** 
 615:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 616:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 617:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 618:Core/Src/tim.c ****     */
 619:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 620:Core/Src/tim.c **** 
 621:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 622:Core/Src/tim.c **** 
 623:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 624:Core/Src/tim.c ****   }
 625:Core/Src/tim.c **** }
 1707              		.loc 1 625 1 view .LVU524
 1708 0010 08BD     		pop	{r3, pc}
 1709              	.LVL92:
 1710              	.L117:
 595:Core/Src/tim.c **** 
 1711              		.loc 1 595 5 is_stmt 1 view .LVU525
 1712 0012 02F50D32 		add	r2, r2, #144384
 1713 0016 136C     		ldr	r3, [r2, #64]
 1714 0018 23F00203 		bic	r3, r3, #2
 1715 001c 1364     		str	r3, [r2, #64]
 601:Core/Src/tim.c **** 
 1716              		.loc 1 601 5 view .LVU526
 1717 001e C021     		movs	r1, #192
 1718 0020 0948     		ldr	r0, .L119+8
 1719              	.LVL93:
 601:Core/Src/tim.c **** 
 1720              		.loc 1 601 5 is_stmt 0 view .LVU527
 1721 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1722              	.LVL94:
 1723 0026 F3E7     		b	.L113
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 48


 1724              	.LVL95:
 1725              	.L118:
 613:Core/Src/tim.c **** 
 1726              		.loc 1 613 5 is_stmt 1 view .LVU528
 1727 0028 02F50C32 		add	r2, r2, #143360
 1728 002c 136C     		ldr	r3, [r2, #64]
 1729 002e 23F00403 		bic	r3, r3, #4
 1730 0032 1364     		str	r3, [r2, #64]
 619:Core/Src/tim.c **** 
 1731              		.loc 1 619 5 view .LVU529
 1732 0034 C021     		movs	r1, #192
 1733 0036 0548     		ldr	r0, .L119+12
 1734              	.LVL96:
 619:Core/Src/tim.c **** 
 1735              		.loc 1 619 5 is_stmt 0 view .LVU530
 1736 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1737              	.LVL97:
 1738              		.loc 1 625 1 view .LVU531
 1739 003c E8E7     		b	.L113
 1740              	.L120:
 1741 003e 00BF     		.align	2
 1742              	.L119:
 1743 0040 00040040 		.word	1073742848
 1744 0044 00080040 		.word	1073743872
 1745 0048 00000240 		.word	1073872896
 1746 004c 00040240 		.word	1073873920
 1747              		.cfi_endproc
 1748              	.LFE245:
 1750              		.global	htim8
 1751              		.global	htim5
 1752              		.global	htim4
 1753              		.global	htim3
 1754              		.global	htim2
 1755              		.global	htim1
 1756              		.section	.bss.htim1,"aw",%nobits
 1757              		.align	2
 1758              		.set	.LANCHOR0,. + 0
 1761              	htim1:
 1762 0000 00000000 		.space	72
 1762      00000000 
 1762      00000000 
 1762      00000000 
 1762      00000000 
 1763              		.section	.bss.htim2,"aw",%nobits
 1764              		.align	2
 1765              		.set	.LANCHOR3,. + 0
 1768              	htim2:
 1769 0000 00000000 		.space	72
 1769      00000000 
 1769      00000000 
 1769      00000000 
 1769      00000000 
 1770              		.section	.bss.htim3,"aw",%nobits
 1771              		.align	2
 1772              		.set	.LANCHOR1,. + 0
 1775              	htim3:
 1776 0000 00000000 		.space	72
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 49


 1776      00000000 
 1776      00000000 
 1776      00000000 
 1776      00000000 
 1777              		.section	.bss.htim4,"aw",%nobits
 1778              		.align	2
 1779              		.set	.LANCHOR2,. + 0
 1782              	htim4:
 1783 0000 00000000 		.space	72
 1783      00000000 
 1783      00000000 
 1783      00000000 
 1783      00000000 
 1784              		.section	.bss.htim5,"aw",%nobits
 1785              		.align	2
 1786              		.set	.LANCHOR4,. + 0
 1789              	htim5:
 1790 0000 00000000 		.space	72
 1790      00000000 
 1790      00000000 
 1790      00000000 
 1790      00000000 
 1791              		.section	.bss.htim8,"aw",%nobits
 1792              		.align	2
 1793              		.set	.LANCHOR5,. + 0
 1796              	htim8:
 1797 0000 00000000 		.space	72
 1797      00000000 
 1797      00000000 
 1797      00000000 
 1797      00000000 
 1798              		.text
 1799              	.Letext0:
 1800              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_defau
 1801              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint.h"
 1802              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1803              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1804              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1805              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1806              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1807              		.file 9 "Core/Inc/tim.h"
 1808              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1809              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1810              		.file 12 "Core/Inc/main.h"
 1811              		.file 13 "<built-in>"
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:18     .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:26     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:140    .text.MX_TIM1_Init:0000000000000068 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:146    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:153    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:263    .text.MX_TIM3_Init:000000000000005c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:269    .text.MX_TIM4_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:276    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:386    .text.MX_TIM4_Init:000000000000005c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:392    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:399    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:554    .text.HAL_TIM_Base_MspInit:00000000000000a8 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:562    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:569    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:733    .text.HAL_TIM_Encoder_MspInit:00000000000000a4 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:742    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:749    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:970    .text.HAL_TIM_MspPostInit:00000000000000dc $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:979    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:986    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1149   .text.MX_TIM2_Init:00000000000000a8 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1154   .text.MX_TIM5_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1161   .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1324   .text.MX_TIM5_Init:00000000000000a8 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1330   .text.MX_TIM8_Init:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1337   .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1568   .text.MX_TIM8_Init:00000000000000ec $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1574   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1581   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1665   .text.HAL_TIM_Base_MspDeInit:0000000000000060 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1673   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1680   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1743   .text.HAL_TIM_Encoder_MspDeInit:0000000000000040 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1796   .bss.htim8:0000000000000000 htim8
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1789   .bss.htim5:0000000000000000 htim5
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1782   .bss.htim4:0000000000000000 htim4
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1775   .bss.htim3:0000000000000000 htim3
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1768   .bss.htim2:0000000000000000 htim2
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1761   .bss.htim1:0000000000000000 htim1
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1757   .bss.htim1:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1764   .bss.htim2:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1771   .bss.htim3:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1778   .bss.htim4:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1785   .bss.htim5:0000000000000000 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s:1792   .bss.htim8:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
memset
HAL_TIM_Encoder_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccDC8Dg1.s 			page 51


HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
