5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (signed4.2.vcd) 2 -o (signed4.2.cdd) 2 -v (signed4.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 signed4.2.v 8 21 1 
1 a 1 10 60012 1 0 1 0 2 49 3 3 0 0 0 0
3 1 main.u$0 "main.u$0" 0 signed4.2.v 12 19 1 
