Sample           1 awgn_out_1 is matched  ;    
Sample           2 awgn_out_1 is matched  ;    
Sample           3 awgn_out_1 is matched  ;    
Sample           4 awgn_out_1 is matched  ;    
Sample           5 awgn_out_1 is matched  ;    
Sample           6 awgn_out_1 is matched  ;    
Sample           7 awgn_out_1 is matched  ;    
Sample           8 awgn_out_1 is matched  ;    
Sample           9 awgn_out_1 is matched  ;    
Sample          10 awgn_out_1 is matched  ;    
Sample          11 awgn_out_1 is matched  ;    
Sample          12 awgn_out_1 is matched  ;    
Sample          13 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001110010111      6.000000
                                        Verilog   awgn_out_1  is     0011001110010110      6.000000
Sample          14 awgn_out_1 is matched  ;    
Sample          15 awgn_out_1 is matched  ;    
Sample          16 awgn_out_1 is matched  ;    
Sample          17 awgn_out_1 is matched  ;    
Sample          18 awgn_out_1 is matched  ;    
Sample          19 awgn_out_1 is matched  ;    
Sample          20 awgn_out_1 is matched  ;    
Sample          21 awgn_out_1 is matched  ;    
Sample          22 awgn_out_1 is matched  ;    
Sample          23 awgn_out_1 is matched  ;    
Sample          24 awgn_out_1 is matched  ;    
Sample          25 awgn_out_1 is matched  ;    
Sample          26 awgn_out_1 is matched  ;    
Sample          27 awgn_out_1 is matched  ;    
Sample          28 awgn_out_1 is matched  ;    
Sample          29 awgn_out_1 is matched  ;    
Sample          30 awgn_out_1 is matched  ;    
Sample          31 awgn_out_1 is matched  ;    
Sample          32 awgn_out_1 is matched  ;    
Sample          33 awgn_out_1 is matched  ;    
Sample          34 awgn_out_1 is matched  ;    
Sample          35 awgn_out_1 is matched  ;    
Sample          36 awgn_out_1 is matched  ;    
Sample          37 awgn_out_1 is matched  ;    
Sample          38 awgn_out_1 is matched  ;    
Sample          39 awgn_out_1 is matched  ;    
Sample          40 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000011110011      -3.881348
                                        Verilog   awgn_out_1  is     1110000011110100      -3.880859
Sample          41 awgn_out_1 is matched  ;    
Sample          42 awgn_out_1 is matched  ;    
Sample          43 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000110101001      6.000000
                                        Verilog   awgn_out_1  is     0011000110101010      6.000000
Sample          44 awgn_out_1 is matched  ;    
Sample          45 awgn_out_1 is matched  ;    
Sample          46 awgn_out_1 is matched  ;    
Sample          47 awgn_out_1 is matched  ;    
Sample          48 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111001111110      -2.188477
                                        Verilog   awgn_out_1  is     1110111001111101      -2.188965
Sample          49 awgn_out_1 is matched  ;    
Sample          50 awgn_out_1 is matched  ;    
Sample          51 awgn_out_1 is matched  ;    
Sample          52 awgn_out_1 is matched  ;    
Sample          53 awgn_out_1 is matched  ;    
Sample          54 awgn_out_1 is matched  ;    
Sample          55 awgn_out_1 is matched  ;    
Sample          56 awgn_out_1 is matched  ;    
Sample          57 awgn_out_1 is matched  ;    
Sample          58 awgn_out_1 is matched  ;    
Sample          59 awgn_out_1 is matched  ;    
Sample          60 awgn_out_1 is matched  ;    
Sample          61 awgn_out_1 is matched  ;    
Sample          62 awgn_out_1 is matched  ;    
Sample          63 awgn_out_1 is matched  ;    
Sample          64 awgn_out_1 is matched  ;    
Sample          65 awgn_out_1 is matched  ;    
Sample          66 awgn_out_1 is matched  ;    
Sample          67 awgn_out_1 is matched  ;    
Sample          68 awgn_out_1 is matched  ;    
Sample          69 awgn_out_1 is matched  ;    
Sample          70 awgn_out_1 is matched  ;    
Sample          71 awgn_out_1 is matched  ;    
Sample          72 awgn_out_1 is matched  ;    
Sample          73 awgn_out_1 is matched  ;    
Sample          74 awgn_out_1 is matched  ;    
Sample          75 awgn_out_1 is matched  ;    
Sample          76 awgn_out_1 is matched  ;    
Sample          77 awgn_out_1 is matched  ;    
Sample          78 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001001111011      -1.689941
                                        Verilog   awgn_out_1  is     1111001001111100      -1.689453
Sample          79 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011010001110      2.000000
                                        Verilog   awgn_out_1  is     0001011010001111      2.000000
Sample          80 awgn_out_1 is matched  ;    
Sample          81 awgn_out_1 is matched  ;    
Sample          82 awgn_out_1 is matched  ;    
Sample          83 awgn_out_1 is matched  ;    
Sample          84 awgn_out_1 is matched  ;    
Sample          85 awgn_out_1 is matched  ;    
Sample          86 awgn_out_1 is matched  ;    
Sample          87 awgn_out_1 is matched  ;    
Sample          88 awgn_out_1 is matched  ;    
Sample          89 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010011110010      0.000000
                                        Verilog   awgn_out_1  is     0000010011110001      0.000000
Sample          90 awgn_out_1 is matched  ;    
Sample          91 awgn_out_1 is matched  ;    
Sample          92 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110000000011      -4.498535
                                        Verilog   awgn_out_1  is     1101110000000100      -4.498047
Sample          93 awgn_out_1 is matched  ;    
Sample          94 awgn_out_1 is matched  ;    
Sample          95 awgn_out_1 is matched  ;    
Sample          96 awgn_out_1 is matched  ;    
Sample          97 awgn_out_1 is matched  ;    
Sample          98 awgn_out_1 is matched  ;    
Sample          99 awgn_out_1 is matched  ;    
Sample         100 awgn_out_1 is matched  ;    
Sample         101 awgn_out_1 is matched  ;    
Sample         102 awgn_out_1 is matched  ;    
Sample         103 awgn_out_1 is matched  ;    
Sample         104 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000111110110      6.000000
                                        Verilog   awgn_out_1  is     0011000111110101      6.000000
Sample         105 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111101011011      -0.080566
                                        Verilog   awgn_out_1  is     1111111101011010      -0.081055
Sample         106 awgn_out_1 is matched  ;    
Sample         107 awgn_out_1 is matched  ;    
Sample         108 awgn_out_1 is matched  ;    
Sample         109 awgn_out_1 is matched  ;    
Sample         110 awgn_out_1 is matched  ;    
Sample         111 awgn_out_1 is matched  ;    
Sample         112 awgn_out_1 is matched  ;    
Sample         113 awgn_out_1 is matched  ;    
Sample         114 awgn_out_1 is matched  ;    
Sample         115 awgn_out_1 is matched  ;    
Sample         116 awgn_out_1 is matched  ;    
Sample         117 awgn_out_1 is matched  ;    
Sample         118 awgn_out_1 is matched  ;    
Sample         119 awgn_out_1 is matched  ;    
Sample         120 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111011101010      -6.135742
                                        Verilog   awgn_out_1  is     1100111011101011      -6.135254
Sample         121 awgn_out_1 is matched  ;    
Sample         122 awgn_out_1 is matched  ;    
Sample         123 awgn_out_1 is matched  ;    
Sample         124 awgn_out_1 is matched  ;    
Sample         125 awgn_out_1 is matched  ;    
Sample         126 awgn_out_1 is matched  ;    
Sample         127 awgn_out_1 is matched  ;    
Sample         128 awgn_out_1 is matched  ;    
Sample         129 awgn_out_1 is matched  ;    
Sample         130 awgn_out_1 is matched  ;    
Sample         131 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111111010111      1.000000
                                        Verilog   awgn_out_1  is     0000111111010110      1.000000
Sample         132 awgn_out_1 is matched  ;    
Sample         133 awgn_out_1 is matched  ;    
Sample         134 awgn_out_1 is matched  ;    
Sample         135 awgn_out_1 is matched  ;    
Sample         136 awgn_out_1 is matched  ;    
Sample         137 awgn_out_1 is matched  ;    
Sample         138 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110111110110      -0.254883
                                        Verilog   awgn_out_1  is     1111110111110111      -0.254395
Sample         139 awgn_out_1 is matched  ;    
Sample         140 awgn_out_1 is matched  ;    
Sample         141 awgn_out_1 is matched  ;    
Sample         142 awgn_out_1 is matched  ;    
Sample         143 awgn_out_1 is matched  ;    
Sample         144 awgn_out_1 is matched  ;    
Sample         145 awgn_out_1 is matched  ;    
Sample         146 awgn_out_1 is matched  ;    
Sample         147 awgn_out_1 is matched  ;    
Sample         148 awgn_out_1 is matched  ;    
Sample         149 awgn_out_1 is matched  ;    
Sample         150 awgn_out_1 is matched  ;    
Sample         151 awgn_out_1 is matched  ;    
Sample         152 awgn_out_1 is matched  ;    
Sample         153 awgn_out_1 is matched  ;    
Sample         154 awgn_out_1 is matched  ;    
Sample         155 awgn_out_1 is matched  ;    
Sample         156 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111000101000      -6.230469
                                        Verilog   awgn_out_1  is     1100111000100111      -6.230957
Sample         157 awgn_out_1 is matched  ;    
Sample         158 awgn_out_1 is matched  ;    
Sample         159 awgn_out_1 is matched  ;    
Sample         160 awgn_out_1 is matched  ;    
Sample         161 awgn_out_1 is matched  ;    
Sample         162 awgn_out_1 is matched  ;    
Sample         163 awgn_out_1 is matched  ;    
Sample         164 awgn_out_1 is matched  ;    
Sample         165 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110110011010      3.000000
                                        Verilog   awgn_out_1  is     0001110110011011      3.000000
Sample         166 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010010010110      -5.426758
                                        Verilog   awgn_out_1  is     1101010010010101      -5.427246
Sample         167 awgn_out_1 is matched  ;    
Sample         168 awgn_out_1 is matched  ;    
Sample         169 awgn_out_1 is matched  ;    
Sample         170 awgn_out_1 is matched  ;    
Sample         171 awgn_out_1 is matched  ;    
Sample         172 awgn_out_1 is matched  ;    
Sample         173 awgn_out_1 is matched  ;    
Sample         174 awgn_out_1 is matched  ;    
Sample         175 awgn_out_1 is matched  ;    
Sample         176 awgn_out_1 is matched  ;    
Sample         177 awgn_out_1 is matched  ;    
Sample         178 awgn_out_1 is matched  ;    
Sample         179 awgn_out_1 is matched  ;    
Sample         180 awgn_out_1 is matched  ;    
Sample         181 awgn_out_1 is matched  ;    
Sample         182 awgn_out_1 is matched  ;    
Sample         183 awgn_out_1 is matched  ;    
Sample         184 awgn_out_1 is matched  ;    
Sample         185 awgn_out_1 is matched  ;    
Sample         186 awgn_out_1 is matched  ;    
Sample         187 awgn_out_1 is matched  ;    
Sample         188 awgn_out_1 is matched  ;    
Sample         189 awgn_out_1 is matched  ;    
Sample         190 awgn_out_1 is matched  ;    
Sample         191 awgn_out_1 is matched  ;    
Sample         192 awgn_out_1 is matched  ;    
Sample         193 awgn_out_1 is matched  ;    
Sample         194 awgn_out_1 is matched  ;    
Sample         195 awgn_out_1 is matched  ;    
Sample         196 awgn_out_1 is matched  ;    
Sample         197 awgn_out_1 is matched  ;    
Sample         198 awgn_out_1 is matched  ;    
Sample         199 awgn_out_1 is matched  ;    
Sample         200 awgn_out_1 is matched  ;    
Sample         201 awgn_out_1 is matched  ;    
Sample         202 awgn_out_1 is matched  ;    
Sample         203 awgn_out_1 is matched  ;    
Sample         204 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011111101011      0.000000
                                        Verilog   awgn_out_1  is     0000011111101010      0.000000
Sample         205 awgn_out_1 is matched  ;    
Sample         206 awgn_out_1 is matched  ;    
Sample         207 awgn_out_1 is matched  ;    
Sample         208 awgn_out_1 is matched  ;    
Sample         209 awgn_out_1 is matched  ;    
Sample         210 awgn_out_1 is matched  ;    
Sample         211 awgn_out_1 is matched  ;    
Sample         212 awgn_out_1 is matched  ;    
Sample         213 awgn_out_1 is matched  ;    
Sample         214 awgn_out_1 is matched  ;    
Sample         215 awgn_out_1 is matched  ;    
Sample         216 awgn_out_1 is matched  ;    
Sample         217 awgn_out_1 is matched  ;    
Sample         218 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010100011001      2.000000
                                        Verilog   awgn_out_1  is     0001010100011010      2.000000
Sample         219 awgn_out_1 is matched  ;    
Sample         220 awgn_out_1 is matched  ;    
Sample         221 awgn_out_1 is matched  ;    
Sample         222 awgn_out_1 is matched  ;    
Sample         223 awgn_out_1 is matched  ;    
Sample         224 awgn_out_1 is matched  ;    
Sample         225 awgn_out_1 is matched  ;    
Sample         226 awgn_out_1 is matched  ;    
Sample         227 awgn_out_1 is matched  ;    
Sample         228 awgn_out_1 is matched  ;    
Sample         229 awgn_out_1 is matched  ;    
Sample         230 awgn_out_1 is matched  ;    
Sample         231 awgn_out_1 is matched  ;    
Sample         232 awgn_out_1 is matched  ;    
Sample         233 awgn_out_1 is matched  ;    
Sample         234 awgn_out_1 is matched  ;    
Sample         235 awgn_out_1 is matched  ;    
Sample         236 awgn_out_1 is matched  ;    
Sample         237 awgn_out_1 is matched  ;    
Sample         238 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011110010110      0.000000
                                        Verilog   awgn_out_1  is     0000011110010111      0.000000
Sample         239 awgn_out_1 is matched  ;    
Sample         240 awgn_out_1 is matched  ;    
Sample         241 awgn_out_1 is matched  ;    
Sample         242 awgn_out_1 is matched  ;    
Sample         243 awgn_out_1 is matched  ;    
Sample         244 awgn_out_1 is matched  ;    
Sample         245 awgn_out_1 is matched  ;    
Sample         246 awgn_out_1 is matched  ;    
Sample         247 awgn_out_1 is matched  ;    
Sample         248 awgn_out_1 is matched  ;    
Sample         249 awgn_out_1 is matched  ;    
Sample         250 awgn_out_1 is matched  ;    
Sample         251 awgn_out_1 is matched  ;    
Sample         252 awgn_out_1 is matched  ;    
Sample         253 awgn_out_1 is matched  ;    
Sample         254 awgn_out_1 is matched  ;    
Sample         255 awgn_out_1 is matched  ;    
Sample         256 awgn_out_1 is matched  ;    
Sample         257 awgn_out_1 is matched  ;    
Sample         258 awgn_out_1 is matched  ;    
Sample         259 awgn_out_1 is matched  ;    
Sample         260 awgn_out_1 is matched  ;    
Sample         261 awgn_out_1 is matched  ;    
Sample         262 awgn_out_1 is matched  ;    
Sample         263 awgn_out_1 is matched  ;    
Sample         264 awgn_out_1 is matched  ;    
Sample         265 awgn_out_1 is matched  ;    
Sample         266 awgn_out_1 is matched  ;    
Sample         267 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011001111110      4.000000
                                        Verilog   awgn_out_1  is     0010011001111101      4.000000
Sample         268 awgn_out_1 is matched  ;    
Sample         269 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010111110010      4.000000
                                        Verilog   awgn_out_1  is     0010010111110001      4.000000
Sample         270 awgn_out_1 is matched  ;    
Sample         271 awgn_out_1 is matched  ;    
Sample         272 awgn_out_1 is matched  ;    
Sample         273 awgn_out_1 is matched  ;    
Sample         274 awgn_out_1 is matched  ;    
Sample         275 awgn_out_1 is matched  ;    
Sample         276 awgn_out_1 is matched  ;    
Sample         277 awgn_out_1 is matched  ;    
Sample         278 awgn_out_1 is matched  ;    
Sample         279 awgn_out_1 is matched  ;    
Sample         280 awgn_out_1 is matched  ;    
Sample         281 awgn_out_1 is matched  ;    
Sample         282 awgn_out_1 is matched  ;    
Sample         283 awgn_out_1 is matched  ;    
Sample         284 awgn_out_1 is matched  ;    
Sample         285 awgn_out_1 is matched  ;    
Sample         286 awgn_out_1 is matched  ;    
Sample         287 awgn_out_1 is matched  ;    
Sample         288 awgn_out_1 is matched  ;    
Sample         289 awgn_out_1 is matched  ;    
Sample         290 awgn_out_1 is matched  ;    
Sample         291 awgn_out_1 is matched  ;    
Sample         292 awgn_out_1 is matched  ;    
Sample         293 awgn_out_1 is matched  ;    
Sample         294 awgn_out_1 is matched  ;    
Sample         295 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111110100000      -4.046875
                                        Verilog   awgn_out_1  is     1101111110011111      -4.047363
Sample         296 awgn_out_1 is matched  ;    
Sample         297 awgn_out_1 is matched  ;    
Sample         298 awgn_out_1 is matched  ;    
Sample         299 awgn_out_1 is matched  ;    
Sample         300 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010110000111      -1.309082
                                        Verilog   awgn_out_1  is     1111010110001000      -1.308594
Sample         301 awgn_out_1 is matched  ;    
Sample         302 awgn_out_1 is matched  ;    
Sample         303 awgn_out_1 is matched  ;    
Sample         304 awgn_out_1 is matched  ;    
Sample         305 awgn_out_1 is matched  ;    
Sample         306 awgn_out_1 is matched  ;    
Sample         307 awgn_out_1 is matched  ;    
Sample         308 awgn_out_1 is matched  ;    
Sample         309 awgn_out_1 is matched  ;    
Sample         310 awgn_out_1 is matched  ;    
Sample         311 awgn_out_1 is matched  ;    
Sample         312 awgn_out_1 is matched  ;    
Sample         313 awgn_out_1 is matched  ;    
Sample         314 awgn_out_1 is matched  ;    
Sample         315 awgn_out_1 is matched  ;    
Sample         316 awgn_out_1 is matched  ;    
Sample         317 awgn_out_1 is matched  ;    
Sample         318 awgn_out_1 is matched  ;    
Sample         319 awgn_out_1 is matched  ;    
Sample         320 awgn_out_1 is matched  ;    
Sample         321 awgn_out_1 is matched  ;    
Sample         322 awgn_out_1 is matched  ;    
Sample         323 awgn_out_1 is matched  ;    
Sample         324 awgn_out_1 is matched  ;    
Sample         325 awgn_out_1 is matched  ;    
Sample         326 awgn_out_1 is matched  ;    
Sample         327 awgn_out_1 is matched  ;    
Sample         328 awgn_out_1 is matched  ;    
Sample         329 awgn_out_1 is matched  ;    
Sample         330 awgn_out_1 is matched  ;    
Sample         331 awgn_out_1 is matched  ;    
Sample         332 awgn_out_1 is matched  ;    
Sample         333 awgn_out_1 is matched  ;    
Sample         334 awgn_out_1 is matched  ;    
Sample         335 awgn_out_1 is matched  ;    
Sample         336 awgn_out_1 is matched  ;    
Sample         337 awgn_out_1 is matched  ;    
Sample         338 awgn_out_1 is matched  ;    
Sample         339 awgn_out_1 is matched  ;    
Sample         340 awgn_out_1 is matched  ;    
Sample         341 awgn_out_1 is matched  ;    
Sample         342 awgn_out_1 is matched  ;    
Sample         343 awgn_out_1 is matched  ;    
Sample         344 awgn_out_1 is matched  ;    
Sample         345 awgn_out_1 is matched  ;    
Sample         346 awgn_out_1 is matched  ;    
Sample         347 awgn_out_1 is matched  ;    
Sample         348 awgn_out_1 is matched  ;    
Sample         349 awgn_out_1 is matched  ;    
Sample         350 awgn_out_1 is matched  ;    
Sample         351 awgn_out_1 is matched  ;    
Sample         352 awgn_out_1 is matched  ;    
Sample         353 awgn_out_1 is matched  ;    
Sample         354 awgn_out_1 is matched  ;    
Sample         355 awgn_out_1 is matched  ;    
Sample         356 awgn_out_1 is matched  ;    
Sample         357 awgn_out_1 is matched  ;    
Sample         358 awgn_out_1 is matched  ;    
Sample         359 awgn_out_1 is matched  ;    
Sample         360 awgn_out_1 is matched  ;    
Sample         361 awgn_out_1 is matched  ;    
Sample         362 awgn_out_1 is matched  ;    
Sample         363 awgn_out_1 is matched  ;    
Sample         364 awgn_out_1 is matched  ;    
Sample         365 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001010010000      0.000000
                                        Verilog   awgn_out_1  is     0000001010010001      0.000000
Sample         366 awgn_out_1 is matched  ;    
Sample         367 awgn_out_1 is matched  ;    
Sample         368 awgn_out_1 is matched  ;    
Sample         369 awgn_out_1 is matched  ;    
Sample         370 awgn_out_1 is matched  ;    
Sample         371 awgn_out_1 is matched  ;    
Sample         372 awgn_out_1 is matched  ;    
Sample         373 awgn_out_1 is matched  ;    
Sample         374 awgn_out_1 is matched  ;    
Sample         375 awgn_out_1 is matched  ;    
Sample         376 awgn_out_1 is matched  ;    
Sample         377 awgn_out_1 is matched  ;    
Sample         378 awgn_out_1 is matched  ;    
Sample         379 awgn_out_1 is matched  ;    
Sample         380 awgn_out_1 is matched  ;    
Sample         381 awgn_out_1 is matched  ;    
Sample         382 awgn_out_1 is matched  ;    
Sample         383 awgn_out_1 is matched  ;    
Sample         384 awgn_out_1 is matched  ;    
Sample         385 awgn_out_1 is matched  ;    
Sample         386 awgn_out_1 is matched  ;    
Sample         387 awgn_out_1 is matched  ;    
Sample         388 awgn_out_1 is matched  ;    
Sample         389 awgn_out_1 is matched  ;    
Sample         390 awgn_out_1 is matched  ;    
Sample         391 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010110101101      -5.290527
                                        Verilog   awgn_out_1  is     1101010110101100      -5.291016
Sample         392 awgn_out_1 is matched  ;    
Sample         393 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111101010001      -8.085449
                                        Verilog   awgn_out_1  is     1011111101010000      -8.085938
Sample         394 awgn_out_1 is matched  ;    
Sample         395 awgn_out_1 is matched  ;    
Sample         396 awgn_out_1 is matched  ;    
Sample         397 awgn_out_1 is matched  ;    
Sample         398 awgn_out_1 is matched  ;    
Sample         399 awgn_out_1 is matched  ;    
Sample         400 awgn_out_1 is matched  ;    
Sample         401 awgn_out_1 is matched  ;    
Sample         402 awgn_out_1 is matched  ;    
Sample         403 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011111101011011      7.000000
                                        Verilog   awgn_out_1  is     0011111101011010      7.000000
Sample         404 awgn_out_1 is matched  ;    
Sample         405 awgn_out_1 is matched  ;    
Sample         406 awgn_out_1 is matched  ;    
Sample         407 awgn_out_1 is matched  ;    
Sample         408 awgn_out_1 is matched  ;    
Sample         409 awgn_out_1 is matched  ;    
Sample         410 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101001011100      -6.705078
                                        Verilog   awgn_out_1  is     1100101001011011      -6.705566
Sample         411 awgn_out_1 is matched  ;    
Sample         412 awgn_out_1 is matched  ;    
Sample         413 awgn_out_1 is matched  ;    
Sample         414 awgn_out_1 is matched  ;    
Sample         415 awgn_out_1 is matched  ;    
Sample         416 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011111000101      2.000000
                                        Verilog   awgn_out_1  is     0001011111000100      2.000000
Sample         417 awgn_out_1 is matched  ;    
Sample         418 awgn_out_1 is matched  ;    
Sample         419 awgn_out_1 is matched  ;    
Sample         420 awgn_out_1 is matched  ;    
Sample         421 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100000110000010      8.000000
                                        Verilog   awgn_out_1  is     0100000110000001      8.000000
Sample         422 awgn_out_1 is matched  ;    
Sample         423 awgn_out_1 is matched  ;    
Sample         424 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000111100011      -5.764160
                                        Verilog   awgn_out_1  is     1101000111100100      -5.763672
Sample         425 awgn_out_1 is matched  ;    
Sample         426 awgn_out_1 is matched  ;    
Sample         427 awgn_out_1 is matched  ;    
Sample         428 awgn_out_1 is matched  ;    
Sample         429 awgn_out_1 is matched  ;    
Sample         430 awgn_out_1 is matched  ;    
Sample         431 awgn_out_1 is matched  ;    
Sample         432 awgn_out_1 is matched  ;    
Sample         433 awgn_out_1 is matched  ;    
Sample         434 awgn_out_1 is matched  ;    
Sample         435 awgn_out_1 is matched  ;    
Sample         436 awgn_out_1 is matched  ;    
Sample         437 awgn_out_1 is matched  ;    
Sample         438 awgn_out_1 is matched  ;    
Sample         439 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111000100000      -4.234375
                                        Verilog   awgn_out_1  is     1101111000100001      -4.233887
Sample         440 awgn_out_1 is matched  ;    
Sample         441 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010111111110      4.000000
                                        Verilog   awgn_out_1  is     0010010111111111      4.000000
Sample         442 awgn_out_1 is matched  ;    
Sample         443 awgn_out_1 is matched  ;    
Sample         444 awgn_out_1 is matched  ;    
Sample         445 awgn_out_1 is matched  ;    
Sample         446 awgn_out_1 is matched  ;    
Sample         447 awgn_out_1 is matched  ;    
Sample         448 awgn_out_1 is matched  ;    
Sample         449 awgn_out_1 is matched  ;    
Sample         450 awgn_out_1 is matched  ;    
Sample         451 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100001101110      3.000000
                                        Verilog   awgn_out_1  is     0001100001101111      3.000000
Sample         452 awgn_out_1 is matched  ;    
Sample         453 awgn_out_1 is matched  ;    
Sample         454 awgn_out_1 is matched  ;    
Sample         455 awgn_out_1 is matched  ;    
Sample         456 awgn_out_1 is matched  ;    
Sample         457 awgn_out_1 is matched  ;    
Sample         458 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001001100111      -1.699707
                                        Verilog   awgn_out_1  is     1111001001101000      -1.699219
Sample         459 awgn_out_1 is matched  ;    
Sample         460 awgn_out_1 is matched  ;    
Sample         461 awgn_out_1 is matched  ;    
Sample         462 awgn_out_1 is matched  ;    
Sample         463 awgn_out_1 is matched  ;    
Sample         464 awgn_out_1 is matched  ;    
Sample         465 awgn_out_1 is matched  ;    
Sample         466 awgn_out_1 is matched  ;    
Sample         467 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101111001100      -4.525391
                                        Verilog   awgn_out_1  is     1101101111001011      -4.525879
Sample         468 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011011001010      2.000000
                                        Verilog   awgn_out_1  is     0001011011001001      2.000000
Sample         469 awgn_out_1 is matched  ;    
Sample         470 awgn_out_1 is matched  ;    
Sample         471 awgn_out_1 is matched  ;    
Sample         472 awgn_out_1 is matched  ;    
Sample         473 awgn_out_1 is matched  ;    
Sample         474 awgn_out_1 is matched  ;    
Sample         475 awgn_out_1 is matched  ;    
Sample         476 awgn_out_1 is matched  ;    
Sample         477 awgn_out_1 is matched  ;    
Sample         478 awgn_out_1 is matched  ;    
Sample         479 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101000101001      3.000000
                                        Verilog   awgn_out_1  is     0001101000101010      3.000000
Sample         480 awgn_out_1 is matched  ;    
Sample         481 awgn_out_1 is matched  ;    
Sample         482 awgn_out_1 is matched  ;    
Sample         483 awgn_out_1 is matched  ;    
Sample         484 awgn_out_1 is matched  ;    
Sample         485 awgn_out_1 is matched  ;    
Sample         486 awgn_out_1 is matched  ;    
Sample         487 awgn_out_1 is matched  ;    
Sample         488 awgn_out_1 is matched  ;    
Sample         489 awgn_out_1 is matched  ;    
Sample         490 awgn_out_1 is matched  ;    
Sample         491 awgn_out_1 is matched  ;    
Sample         492 awgn_out_1 is matched  ;    
Sample         493 awgn_out_1 is matched  ;    
Sample         494 awgn_out_1 is matched  ;    
Sample         495 awgn_out_1 is matched  ;    
Sample         496 awgn_out_1 is matched  ;    
Sample         497 awgn_out_1 is matched  ;    
Sample         498 awgn_out_1 is matched  ;    
Sample         499 awgn_out_1 is matched  ;    
Sample         500 awgn_out_1 is matched  ;    
Sample         501 awgn_out_1 is matched  ;    
Sample         502 awgn_out_1 is matched  ;    
Sample         503 awgn_out_1 is matched  ;    
Sample         504 awgn_out_1 is matched  ;    
Sample         505 awgn_out_1 is matched  ;    
Sample         506 awgn_out_1 is matched  ;    
Sample         507 awgn_out_1 is matched  ;    
Sample         508 awgn_out_1 is matched  ;    
Sample         509 awgn_out_1 is matched  ;    
Sample         510 awgn_out_1 is matched  ;    
Sample         511 awgn_out_1 is matched  ;    
Sample         512 awgn_out_1 is matched  ;    
Sample         513 awgn_out_1 is matched  ;    
Sample         514 awgn_out_1 is matched  ;    
Sample         515 awgn_out_1 is matched  ;    
Sample         516 awgn_out_1 is matched  ;    
Sample         517 awgn_out_1 is matched  ;    
Sample         518 awgn_out_1 is matched  ;    
Sample         519 awgn_out_1 is matched  ;    
Sample         520 awgn_out_1 is matched  ;    
Sample         521 awgn_out_1 is matched  ;    
Sample         522 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100011111100      -2.876953
                                        Verilog   awgn_out_1  is     1110100011111101      -2.876465
Sample         523 awgn_out_1 is matched  ;    
Sample         524 awgn_out_1 is matched  ;    
Sample         525 awgn_out_1 is matched  ;    
Sample         526 awgn_out_1 is matched  ;    
Sample         527 awgn_out_1 is matched  ;    
Sample         528 awgn_out_1 is matched  ;    
Sample         529 awgn_out_1 is matched  ;    
Sample         530 awgn_out_1 is matched  ;    
Sample         531 awgn_out_1 is matched  ;    
Sample         532 awgn_out_1 is matched  ;    
Sample         533 awgn_out_1 is matched  ;    
Sample         534 awgn_out_1 is matched  ;    
Sample         535 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110011011010      -4.393555
                                        Verilog   awgn_out_1  is     1101110011011001      -4.394043
Sample         536 awgn_out_1 is matched  ;    
Sample         537 awgn_out_1 is matched  ;    
Sample         538 awgn_out_1 is matched  ;    
Sample         539 awgn_out_1 is matched  ;    
Sample         540 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010000100011      2.000000
                                        Verilog   awgn_out_1  is     0001010000100100      2.000000
Sample         541 awgn_out_1 is matched  ;    
Sample         542 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100010100001      -4.921387
                                        Verilog   awgn_out_1  is     1101100010100010      -4.920898
Sample         543 awgn_out_1 is matched  ;    
Sample         544 awgn_out_1 is matched  ;    
Sample         545 awgn_out_1 is matched  ;    
Sample         546 awgn_out_1 is matched  ;    
Sample         547 awgn_out_1 is matched  ;    
Sample         548 awgn_out_1 is matched  ;    
Sample         549 awgn_out_1 is matched  ;    
Sample         550 awgn_out_1 is matched  ;    
Sample         551 awgn_out_1 is matched  ;    
Sample         552 awgn_out_1 is matched  ;    
Sample         553 awgn_out_1 is matched  ;    
Sample         554 awgn_out_1 is matched  ;    
Sample         555 awgn_out_1 is matched  ;    
Sample         556 awgn_out_1 is matched  ;    
Sample         557 awgn_out_1 is matched  ;    
Sample         558 awgn_out_1 is matched  ;    
Sample         559 awgn_out_1 is matched  ;    
Sample         560 awgn_out_1 is matched  ;    
Sample         561 awgn_out_1 is matched  ;    
Sample         562 awgn_out_1 is matched  ;    
Sample         563 awgn_out_1 is matched  ;    
Sample         564 awgn_out_1 is matched  ;    
Sample         565 awgn_out_1 is matched  ;    
Sample         566 awgn_out_1 is matched  ;    
Sample         567 awgn_out_1 is matched  ;    
Sample         568 awgn_out_1 is matched  ;    
Sample         569 awgn_out_1 is matched  ;    
Sample         570 awgn_out_1 is matched  ;    
Sample         571 awgn_out_1 is matched  ;    
Sample         572 awgn_out_1 is matched  ;    
Sample         573 awgn_out_1 is matched  ;    
Sample         574 awgn_out_1 is matched  ;    
Sample         575 awgn_out_1 is matched  ;    
Sample         576 awgn_out_1 is matched  ;    
Sample         577 awgn_out_1 is matched  ;    
Sample         578 awgn_out_1 is matched  ;    
Sample         579 awgn_out_1 is matched  ;    
Sample         580 awgn_out_1 is matched  ;    
Sample         581 awgn_out_1 is matched  ;    
Sample         582 awgn_out_1 is matched  ;    
Sample         583 awgn_out_1 is matched  ;    
Sample         584 awgn_out_1 is matched  ;    
Sample         585 awgn_out_1 is matched  ;    
Sample         586 awgn_out_1 is matched  ;    
Sample         587 awgn_out_1 is matched  ;    
Sample         588 awgn_out_1 is matched  ;    
Sample         589 awgn_out_1 is matched  ;    
Sample         590 awgn_out_1 is matched  ;    
Sample         591 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111100011110      1.000000
                                        Verilog   awgn_out_1  is     0000111100011101      1.000000
Sample         592 awgn_out_1 is matched  ;    
Sample         593 awgn_out_1 is matched  ;    
Sample         594 awgn_out_1 is matched  ;    
Sample         595 awgn_out_1 is matched  ;    
Sample         596 awgn_out_1 is matched  ;    
Sample         597 awgn_out_1 is matched  ;    
Sample         598 awgn_out_1 is matched  ;    
Sample         599 awgn_out_1 is matched  ;    
Sample         600 awgn_out_1 is matched  ;    
Sample         601 awgn_out_1 is matched  ;    
Sample         602 awgn_out_1 is matched  ;    
Sample         603 awgn_out_1 is matched  ;    
Sample         604 awgn_out_1 is matched  ;    
Sample         605 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100010000000      -4.937500
                                        Verilog   awgn_out_1  is     1101100010000001      -4.937012
Sample         606 awgn_out_1 is matched  ;    
Sample         607 awgn_out_1 is matched  ;    
Sample         608 awgn_out_1 is matched  ;    
Sample         609 awgn_out_1 is matched  ;    
Sample         610 awgn_out_1 is matched  ;    
Sample         611 awgn_out_1 is matched  ;    
Sample         612 awgn_out_1 is matched  ;    
Sample         613 awgn_out_1 is matched  ;    
Sample         614 awgn_out_1 is matched  ;    
Sample         615 awgn_out_1 is matched  ;    
Sample         616 awgn_out_1 is matched  ;    
Sample         617 awgn_out_1 is matched  ;    
Sample         618 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110011010011      -4.396973
                                        Verilog   awgn_out_1  is     1101110011010010      -4.397461
Sample         619 awgn_out_1 is matched  ;    
Sample         620 awgn_out_1 is matched  ;    
Sample         621 awgn_out_1 is matched  ;    
Sample         622 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101101100010      -6.577148
                                        Verilog   awgn_out_1  is     1100101101100011      -6.576660
Sample         623 awgn_out_1 is matched  ;    
Sample         624 awgn_out_1 is matched  ;    
Sample         625 awgn_out_1 is matched  ;    
Sample         626 awgn_out_1 is matched  ;    
Sample         627 awgn_out_1 is matched  ;    
Sample         628 awgn_out_1 is matched  ;    
Sample         629 awgn_out_1 is matched  ;    
Sample         630 awgn_out_1 is matched  ;    
Sample         631 awgn_out_1 is matched  ;    
Sample         632 awgn_out_1 is matched  ;    
Sample         633 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011100010001      -3.116699
                                        Verilog   awgn_out_1  is     1110011100010010      -3.116211
Sample         634 awgn_out_1 is matched  ;    
Sample         635 awgn_out_1 is matched  ;    
Sample         636 awgn_out_1 is matched  ;    
Sample         637 awgn_out_1 is matched  ;    
Sample         638 awgn_out_1 is matched  ;    
Sample         639 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001011000101      2.000000
                                        Verilog   awgn_out_1  is     0001001011000110      2.000000
Sample         640 awgn_out_1 is matched  ;    
Sample         641 awgn_out_1 is matched  ;    
Sample         642 awgn_out_1 is matched  ;    
Sample         643 awgn_out_1 is matched  ;    
Sample         644 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011001001001      -1.214355
                                        Verilog   awgn_out_1  is     1111011001001010      -1.213867
Sample         645 awgn_out_1 is matched  ;    
Sample         646 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011100011110011      7.000000
                                        Verilog   awgn_out_1  is     0011100011110010      7.000000
Sample         647 awgn_out_1 is matched  ;    
Sample         648 awgn_out_1 is matched  ;    
Sample         649 awgn_out_1 is matched  ;    
Sample         650 awgn_out_1 is matched  ;    
Sample         651 awgn_out_1 is matched  ;    
Sample         652 awgn_out_1 is matched  ;    
Sample         653 awgn_out_1 is matched  ;    
Sample         654 awgn_out_1 is matched  ;    
Sample         655 awgn_out_1 is matched  ;    
Sample         656 awgn_out_1 is matched  ;    
Sample         657 awgn_out_1 is matched  ;    
Sample         658 awgn_out_1 is matched  ;    
Sample         659 awgn_out_1 is matched  ;    
Sample         660 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100011100001      -2.890137
                                        Verilog   awgn_out_1  is     1110100011100000      -2.890625
Sample         661 awgn_out_1 is matched  ;    
Sample         662 awgn_out_1 is matched  ;    
Sample         663 awgn_out_1 is matched  ;    
Sample         664 awgn_out_1 is matched  ;    
Sample         665 awgn_out_1 is matched  ;    
Sample         666 awgn_out_1 is matched  ;    
Sample         667 awgn_out_1 is matched  ;    
Sample         668 awgn_out_1 is matched  ;    
Sample         669 awgn_out_1 is matched  ;    
Sample         670 awgn_out_1 is matched  ;    
Sample         671 awgn_out_1 is matched  ;    
Sample         672 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000111010101      -1.770996
                                        Verilog   awgn_out_1  is     1111001011110110      -1.629883
Sample         673 awgn_out_1 is matched  ;    
Sample         674 awgn_out_1 is matched  ;    
Sample         675 awgn_out_1 is matched  ;    
Sample         676 awgn_out_1 is matched  ;    
Sample         677 awgn_out_1 is matched  ;    
Sample         678 awgn_out_1 is matched  ;    
Sample         679 awgn_out_1 is matched  ;    
Sample         680 awgn_out_1 is matched  ;    
Sample         681 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110111011001      -4.269043
                                        Verilog   awgn_out_1  is     1101110111011000      -4.269531
Sample         682 awgn_out_1 is matched  ;    
Sample         683 awgn_out_1 is matched  ;    
Sample         684 awgn_out_1 is matched  ;    
Sample         685 awgn_out_1 is matched  ;    
Sample         686 awgn_out_1 is matched  ;    
Sample         687 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011011010101      -5.145996
                                        Verilog   awgn_out_1  is     1101011011010100      -5.146484
Sample         688 awgn_out_1 is matched  ;    
Sample         689 awgn_out_1 is matched  ;    
Sample         690 awgn_out_1 is matched  ;    
Sample         691 awgn_out_1 is matched  ;    
Sample         692 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010100110101      0.000000
                                        Verilog   awgn_out_1  is     0000010100110110      0.000000
Sample         693 awgn_out_1 is matched  ;    
Sample         694 awgn_out_1 is matched  ;    
Sample         695 awgn_out_1 is matched  ;    
Sample         696 awgn_out_1 is matched  ;    
Sample         697 awgn_out_1 is matched  ;    
Sample         698 awgn_out_1 is matched  ;    
Sample         699 awgn_out_1 is matched  ;    
Sample         700 awgn_out_1 is matched  ;    
Sample         701 awgn_out_1 is matched  ;    
Sample         702 awgn_out_1 is matched  ;    
Sample         703 awgn_out_1 is matched  ;    
Sample         704 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111011001000      -4.152344
                                        Verilog   awgn_out_1  is     1101111011000111      -4.152832
Sample         705 awgn_out_1 is matched  ;    
Sample         706 awgn_out_1 is matched  ;    
Sample         707 awgn_out_1 is matched  ;    
Sample         708 awgn_out_1 is matched  ;    
Sample         709 awgn_out_1 is matched  ;    
Sample         710 awgn_out_1 is matched  ;    
Sample         711 awgn_out_1 is matched  ;    
Sample         712 awgn_out_1 is matched  ;    
Sample         713 awgn_out_1 is matched  ;    
Sample         714 awgn_out_1 is matched  ;    
Sample         715 awgn_out_1 is matched  ;    
Sample         716 awgn_out_1 is matched  ;    
Sample         717 awgn_out_1 is matched  ;    
Sample         718 awgn_out_1 is matched  ;    
Sample         719 awgn_out_1 is matched  ;    
Sample         720 awgn_out_1 is matched  ;    
Sample         721 awgn_out_1 is matched  ;    
Sample         722 awgn_out_1 is matched  ;    
Sample         723 awgn_out_1 is matched  ;    
Sample         724 awgn_out_1 is matched  ;    
Sample         725 awgn_out_1 is matched  ;    
Sample         726 awgn_out_1 is matched  ;    
Sample         727 awgn_out_1 is matched  ;    
Sample         728 awgn_out_1 is matched  ;    
Sample         729 awgn_out_1 is matched  ;    
Sample         730 awgn_out_1 is matched  ;    
Sample         731 awgn_out_1 is matched  ;    
Sample         732 awgn_out_1 is matched  ;    
Sample         733 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000101000000      4.000000
                                        Verilog   awgn_out_1  is     0010000100111111      4.000000
Sample         734 awgn_out_1 is matched  ;    
Sample         735 awgn_out_1 is matched  ;    
Sample         736 awgn_out_1 is matched  ;    
Sample         737 awgn_out_1 is matched  ;    
Sample         738 awgn_out_1 is matched  ;    
Sample         739 awgn_out_1 is matched  ;    
Sample         740 awgn_out_1 is matched  ;    
Sample         741 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011100011011      -5.111816
                                        Verilog   awgn_out_1  is     1101011100011010      -5.112305
Sample         742 awgn_out_1 is matched  ;    
Sample         743 awgn_out_1 is matched  ;    
Sample         744 awgn_out_1 is matched  ;    
Sample         745 awgn_out_1 is matched  ;    
Sample         746 awgn_out_1 is matched  ;    
Sample         747 awgn_out_1 is matched  ;    
Sample         748 awgn_out_1 is matched  ;    
Sample         749 awgn_out_1 is matched  ;    
Sample         750 awgn_out_1 is matched  ;    
Sample         751 awgn_out_1 is matched  ;    
Sample         752 awgn_out_1 is matched  ;    
Sample         753 awgn_out_1 is matched  ;    
Sample         754 awgn_out_1 is matched  ;    
Sample         755 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000010111101      2.000000
                                        Verilog   awgn_out_1  is     0001000010111110      2.000000
Sample         756 awgn_out_1 is matched  ;    
Sample         757 awgn_out_1 is matched  ;    
Sample         758 awgn_out_1 is matched  ;    
Sample         759 awgn_out_1 is matched  ;    
Sample         760 awgn_out_1 is matched  ;    
Sample         761 awgn_out_1 is matched  ;    
Sample         762 awgn_out_1 is matched  ;    
Sample         763 awgn_out_1 is matched  ;    
Sample         764 awgn_out_1 is matched  ;    
Sample         765 awgn_out_1 is matched  ;    
Sample         766 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011100111001      4.000000
                                        Verilog   awgn_out_1  is     0010011100111000      4.000000
Sample         767 awgn_out_1 is matched  ;    
Sample         768 awgn_out_1 is matched  ;    
Sample         769 awgn_out_1 is matched  ;    
Sample         770 awgn_out_1 is matched  ;    
Sample         771 awgn_out_1 is matched  ;    
Sample         772 awgn_out_1 is matched  ;    
Sample         773 awgn_out_1 is matched  ;    
Sample         774 awgn_out_1 is matched  ;    
Sample         775 awgn_out_1 is matched  ;    
Sample         776 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010000000000      4.000000
                                        Verilog   awgn_out_1  is     0010001111111111      4.000000
Sample         777 awgn_out_1 is matched  ;    
Sample         778 awgn_out_1 is matched  ;    
Sample         779 awgn_out_1 is matched  ;    
Sample         780 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101001110101      -2.692871
                                        Verilog   awgn_out_1  is     1110101001110110      -2.692383
Sample         781 awgn_out_1 is matched  ;    
Sample         782 awgn_out_1 is matched  ;    
Sample         783 awgn_out_1 is matched  ;    
Sample         784 awgn_out_1 is matched  ;    
Sample         785 awgn_out_1 is matched  ;    
Sample         786 awgn_out_1 is matched  ;    
Sample         787 awgn_out_1 is matched  ;    
Sample         788 awgn_out_1 is matched  ;    
Sample         789 awgn_out_1 is matched  ;    
Sample         790 awgn_out_1 is matched  ;    
Sample         791 awgn_out_1 is matched  ;    
Sample         792 awgn_out_1 is matched  ;    
Sample         793 awgn_out_1 is matched  ;    
Sample         794 awgn_out_1 is matched  ;    
Sample         795 awgn_out_1 is matched  ;    
Sample         796 awgn_out_1 is matched  ;    
Sample         797 awgn_out_1 is matched  ;    
Sample         798 awgn_out_1 is matched  ;    
Sample         799 awgn_out_1 is matched  ;    
Sample         800 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101110111110      -2.532227
                                        Verilog   awgn_out_1  is     1110101110111111      -2.531738
Sample         801 awgn_out_1 is matched  ;    
Sample         802 awgn_out_1 is matched  ;    
Sample         803 awgn_out_1 is matched  ;    
Sample         804 awgn_out_1 is matched  ;    
Sample         805 awgn_out_1 is matched  ;    
Sample         806 awgn_out_1 is matched  ;    
Sample         807 awgn_out_1 is matched  ;    
Sample         808 awgn_out_1 is matched  ;    
Sample         809 awgn_out_1 is matched  ;    
Sample         810 awgn_out_1 is matched  ;    
Sample         811 awgn_out_1 is matched  ;    
Sample         812 awgn_out_1 is matched  ;    
Sample         813 awgn_out_1 is matched  ;    
Sample         814 awgn_out_1 is matched  ;    
Sample         815 awgn_out_1 is matched  ;    
Sample         816 awgn_out_1 is matched  ;    
Sample         817 awgn_out_1 is matched  ;    
Sample         818 awgn_out_1 is matched  ;    
Sample         819 awgn_out_1 is matched  ;    
Sample         820 awgn_out_1 is matched  ;    
Sample         821 awgn_out_1 is matched  ;    
Sample         822 awgn_out_1 is matched  ;    
Sample         823 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010100010000      2.000000
                                        Verilog   awgn_out_1  is     0001010100001111      2.000000
Sample         824 awgn_out_1 is matched  ;    
Sample         825 awgn_out_1 is matched  ;    
Sample         826 awgn_out_1 is matched  ;    
Sample         827 awgn_out_1 is matched  ;    
Sample         828 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101100010100      1.000000
                                        Verilog   awgn_out_1  is     0000101100010011      1.000000
Sample         829 awgn_out_1 is matched  ;    
Sample         830 awgn_out_1 is matched  ;    
Sample         831 awgn_out_1 is matched  ;    
Sample         832 awgn_out_1 is matched  ;    
Sample         833 awgn_out_1 is matched  ;    
Sample         834 awgn_out_1 is matched  ;    
Sample         835 awgn_out_1 is matched  ;    
Sample         836 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011001001110      2.000000
                                        Verilog   awgn_out_1  is     0001011001001101      2.000000
Sample         837 awgn_out_1 is matched  ;    
Sample         838 awgn_out_1 is matched  ;    
Sample         839 awgn_out_1 is matched  ;    
Sample         840 awgn_out_1 is matched  ;    
Sample         841 awgn_out_1 is matched  ;    
Sample         842 awgn_out_1 is matched  ;    
Sample         843 awgn_out_1 is matched  ;    
Sample         844 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110110001001      5.000000
                                        Verilog   awgn_out_1  is     0010110110001010      5.000000
Sample         845 awgn_out_1 is matched  ;    
Sample         846 awgn_out_1 is matched  ;    
Sample         847 awgn_out_1 is matched  ;    
Sample         848 awgn_out_1 is matched  ;    
Sample         849 awgn_out_1 is matched  ;    
Sample         850 awgn_out_1 is matched  ;    
Sample         851 awgn_out_1 is matched  ;    
Sample         852 awgn_out_1 is matched  ;    
Sample         853 awgn_out_1 is matched  ;    
Sample         854 awgn_out_1 is matched  ;    
Sample         855 awgn_out_1 is matched  ;    
Sample         856 awgn_out_1 is matched  ;    
Sample         857 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111111101111      -8.008301
                                        Verilog   awgn_out_1  is     1011111111110000      -8.007813
Sample         858 awgn_out_1 is matched  ;    
Sample         859 awgn_out_1 is matched  ;    
Sample         860 awgn_out_1 is matched  ;    
Sample         861 awgn_out_1 is matched  ;    
Sample         862 awgn_out_1 is matched  ;    
Sample         863 awgn_out_1 is matched  ;    
Sample         864 awgn_out_1 is matched  ;    
Sample         865 awgn_out_1 is matched  ;    
Sample         866 awgn_out_1 is matched  ;    
Sample         867 awgn_out_1 is matched  ;    
Sample         868 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110110001111      5.000000
                                        Verilog   awgn_out_1  is     0010110110010000      5.000000
Sample         869 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001101111110      -1.563477
                                        Verilog   awgn_out_1  is     1111001101111101      -1.563965
Sample         870 awgn_out_1 is matched  ;    
Sample         871 awgn_out_1 is matched  ;    
Sample         872 awgn_out_1 is matched  ;    
Sample         873 awgn_out_1 is matched  ;    
Sample         874 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011110100001      2.000000
                                        Verilog   awgn_out_1  is     0001011110100010      2.000000
Sample         875 awgn_out_1 is matched  ;    
Sample         876 awgn_out_1 is matched  ;    
Sample         877 awgn_out_1 is matched  ;    
Sample         878 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100110011111010      -6.377930
                                        Verilog   awgn_out_1  is     1100110011111001      -6.378418
Sample         879 awgn_out_1 is matched  ;    
Sample         880 awgn_out_1 is matched  ;    
Sample         881 awgn_out_1 is matched  ;    
Sample         882 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001100100100      2.000000
                                        Verilog   awgn_out_1  is     0001001100100101      2.000000
Sample         883 awgn_out_1 is matched  ;    
Sample         884 awgn_out_1 is matched  ;    
Sample         885 awgn_out_1 is matched  ;    
Sample         886 awgn_out_1 is matched  ;    
Sample         887 awgn_out_1 is matched  ;    
Sample         888 awgn_out_1 is matched  ;    
Sample         889 awgn_out_1 is matched  ;    
Sample         890 awgn_out_1 is matched  ;    
Sample         891 awgn_out_1 is matched  ;    
Sample         892 awgn_out_1 is matched  ;    
Sample         893 awgn_out_1 is matched  ;    
Sample         894 awgn_out_1 is matched  ;    
Sample         895 awgn_out_1 is matched  ;    
Sample         896 awgn_out_1 is matched  ;    
Sample         897 awgn_out_1 is matched  ;    
Sample         898 awgn_out_1 is matched  ;    
Sample         899 awgn_out_1 is matched  ;    
Sample         900 awgn_out_1 is matched  ;    
Sample         901 awgn_out_1 is matched  ;    
Sample         902 awgn_out_1 is matched  ;    
Sample         903 awgn_out_1 is matched  ;    
Sample         904 awgn_out_1 is matched  ;    
Sample         905 awgn_out_1 is matched  ;    
Sample         906 awgn_out_1 is matched  ;    
Sample         907 awgn_out_1 is matched  ;    
Sample         908 awgn_out_1 is matched  ;    
Sample         909 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010000001111      -5.492676
                                        Verilog   awgn_out_1  is     1101010000001110      -5.493164
Sample         910 awgn_out_1 is matched  ;    
Sample         911 awgn_out_1 is matched  ;    
Sample         912 awgn_out_1 is matched  ;    
Sample         913 awgn_out_1 is matched  ;    
Sample         914 awgn_out_1 is matched  ;    
Sample         915 awgn_out_1 is matched  ;    
Sample         916 awgn_out_1 is matched  ;    
Sample         917 awgn_out_1 is matched  ;    
Sample         918 awgn_out_1 is matched  ;    
Sample         919 awgn_out_1 is matched  ;    
Sample         920 awgn_out_1 is matched  ;    
Sample         921 awgn_out_1 is matched  ;    
Sample         922 awgn_out_1 is matched  ;    
Sample         923 awgn_out_1 is matched  ;    
Sample         924 awgn_out_1 is matched  ;    
Sample         925 awgn_out_1 is matched  ;    
Sample         926 awgn_out_1 is matched  ;    
Sample         927 awgn_out_1 is matched  ;    
Sample         928 awgn_out_1 is matched  ;    
Sample         929 awgn_out_1 is matched  ;    
Sample         930 awgn_out_1 is matched  ;    
Sample         931 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100110100000110      -6.372070
                                        Verilog   awgn_out_1  is     1100110100000111      -6.371582
Sample         932 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011101100100      -1.076172
                                        Verilog   awgn_out_1  is     1111011101100101      -1.075684
Sample         933 awgn_out_1 is matched  ;    
Sample         934 awgn_out_1 is matched  ;    
Sample         935 awgn_out_1 is matched  ;    
Sample         936 awgn_out_1 is matched  ;    
Sample         937 awgn_out_1 is matched  ;    
Sample         938 awgn_out_1 is matched  ;    
Sample         939 awgn_out_1 is matched  ;    
Sample         940 awgn_out_1 is matched  ;    
Sample         941 awgn_out_1 is matched  ;    
Sample         942 awgn_out_1 is matched  ;    
Sample         943 awgn_out_1 is matched  ;    
Sample         944 awgn_out_1 is matched  ;    
Sample         945 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110001011111      5.000000
                                        Verilog   awgn_out_1  is     0010110001100000      5.000000
Sample         946 awgn_out_1 is matched  ;    
Sample         947 awgn_out_1 is matched  ;    
Sample         948 awgn_out_1 is matched  ;    
Sample         949 awgn_out_1 is matched  ;    
Sample         950 awgn_out_1 is matched  ;    
Sample         951 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110010000101      -4.435059
                                        Verilog   awgn_out_1  is     1101110010000110      -4.434570
Sample         952 awgn_out_1 is matched  ;    
Sample         953 awgn_out_1 is matched  ;    
Sample         954 awgn_out_1 is matched  ;    
Sample         955 awgn_out_1 is matched  ;    
Sample         956 awgn_out_1 is matched  ;    
Sample         957 awgn_out_1 is matched  ;    
Sample         958 awgn_out_1 is matched  ;    
Sample         959 awgn_out_1 is matched  ;    
Sample         960 awgn_out_1 is matched  ;    
Sample         961 awgn_out_1 is matched  ;    
Sample         962 awgn_out_1 is matched  ;    
Sample         963 awgn_out_1 is matched  ;    
Sample         964 awgn_out_1 is matched  ;    
Sample         965 awgn_out_1 is matched  ;    
Sample         966 awgn_out_1 is matched  ;    
Sample         967 awgn_out_1 is matched  ;    
Sample         968 awgn_out_1 is matched  ;    
Sample         969 awgn_out_1 is matched  ;    
Sample         970 awgn_out_1 is matched  ;    
Sample         971 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101010001111      -2.680176
                                        Verilog   awgn_out_1  is     1110101010010000      -2.679688
Sample         972 awgn_out_1 is matched  ;    
Sample         973 awgn_out_1 is matched  ;    
Sample         974 awgn_out_1 is matched  ;    
Sample         975 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100000001100001      -7.952637
                                        Verilog   awgn_out_1  is     1100000001100000      -7.953125
Sample         976 awgn_out_1 is matched  ;    
Sample         977 awgn_out_1 is matched  ;    
Sample         978 awgn_out_1 is matched  ;    
Sample         979 awgn_out_1 is matched  ;    
Sample         980 awgn_out_1 is matched  ;    
Sample         981 awgn_out_1 is matched  ;    
Sample         982 awgn_out_1 is matched  ;    
Sample         983 awgn_out_1 is matched  ;    
Sample         984 awgn_out_1 is matched  ;    
Sample         985 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011010011000      -1.175781
                                        Verilog   awgn_out_1  is     1111011010010111      -1.176270
Sample         986 awgn_out_1 is matched  ;    
Sample         987 awgn_out_1 is matched  ;    
Sample         988 awgn_out_1 is matched  ;    
Sample         989 awgn_out_1 is matched  ;    
Sample         990 awgn_out_1 is matched  ;    
Sample         991 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111100110111      -2.098145
                                        Verilog   awgn_out_1  is     1110111100110110      -2.098633
Sample         992 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010010101000      -3.417969
                                        Verilog   awgn_out_1  is     1110010010101001      -3.417480
Sample         993 awgn_out_1 is matched  ;    
Sample         994 awgn_out_1 is matched  ;    
Sample         995 awgn_out_1 is matched  ;    
Sample         996 awgn_out_1 is matched  ;    
Sample         997 awgn_out_1 is matched  ;    
Sample         998 awgn_out_1 is matched  ;    
Sample         999 awgn_out_1 is matched  ;    
Sample        1000 awgn_out_1 is matched  ;    
Sample        1001 awgn_out_1 is matched  ;    
Sample        1002 awgn_out_1 is matched  ;    
Sample        1003 awgn_out_1 is matched  ;    
Sample        1004 awgn_out_1 is matched  ;    
Sample        1005 awgn_out_1 is matched  ;    
Sample        1006 awgn_out_1 is matched  ;    
Sample        1007 awgn_out_1 is matched  ;    
Sample        1008 awgn_out_1 is matched  ;    
Sample        1009 awgn_out_1 is matched  ;    
Sample        1010 awgn_out_1 is matched  ;    
Sample        1011 awgn_out_1 is matched  ;    
Sample        1012 awgn_out_1 is matched  ;    
Sample        1013 awgn_out_1 is matched  ;    
Sample        1014 awgn_out_1 is matched  ;    
Sample        1015 awgn_out_1 is matched  ;    
Sample        1016 awgn_out_1 is matched  ;    
Sample        1017 awgn_out_1 is matched  ;    
Sample        1018 awgn_out_1 is matched  ;    
Sample        1019 awgn_out_1 is matched  ;    
Sample        1020 awgn_out_1 is matched  ;    
Sample        1021 awgn_out_1 is matched  ;    
Sample        1022 awgn_out_1 is matched  ;    
Sample        1023 awgn_out_1 is matched  ;    
Sample        1024 awgn_out_1 is matched  ;    
Sample        1025 awgn_out_1 is matched  ;    
Sample        1026 awgn_out_1 is matched  ;    
Sample        1027 awgn_out_1 is matched  ;    
Sample        1028 awgn_out_1 is matched  ;    
Sample        1029 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011011111000      -3.128906
                                        Verilog   awgn_out_1  is     1110011011110111      -3.129395
Sample        1030 awgn_out_1 is matched  ;    
Sample        1031 awgn_out_1 is matched  ;    
Sample        1032 awgn_out_1 is matched  ;    
Sample        1033 awgn_out_1 is matched  ;    
Sample        1034 awgn_out_1 is matched  ;    
Sample        1035 awgn_out_1 is matched  ;    
Sample        1036 awgn_out_1 is matched  ;    
Sample        1037 awgn_out_1 is matched  ;    
Sample        1038 awgn_out_1 is matched  ;    
Sample        1039 awgn_out_1 is matched  ;    
Sample        1040 awgn_out_1 is matched  ;    
Sample        1041 awgn_out_1 is matched  ;    
Sample        1042 awgn_out_1 is matched  ;    
Sample        1043 awgn_out_1 is matched  ;    
Sample        1044 awgn_out_1 is matched  ;    
Sample        1045 awgn_out_1 is matched  ;    
Sample        1046 awgn_out_1 is matched  ;    
Sample        1047 awgn_out_1 is matched  ;    
Sample        1048 awgn_out_1 is matched  ;    
Sample        1049 awgn_out_1 is matched  ;    
Sample        1050 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001001001011      4.000000
                                        Verilog   awgn_out_1  is     0010001001001010      4.000000
Sample        1051 awgn_out_1 is matched  ;    
Sample        1052 awgn_out_1 is matched  ;    
Sample        1053 awgn_out_1 is matched  ;    
Sample        1054 awgn_out_1 is matched  ;    
Sample        1055 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011010111101010      6.000000
                                        Verilog   awgn_out_1  is     0011010111101011      6.000000
Sample        1056 awgn_out_1 is matched  ;    
Sample        1057 awgn_out_1 is matched  ;    
Sample        1058 awgn_out_1 is matched  ;    
Sample        1059 awgn_out_1 is matched  ;    
Sample        1060 awgn_out_1 is matched  ;    
Sample        1061 awgn_out_1 is matched  ;    
Sample        1062 awgn_out_1 is matched  ;    
Sample        1063 awgn_out_1 is matched  ;    
Sample        1064 awgn_out_1 is matched  ;    
Sample        1065 awgn_out_1 is matched  ;    
Sample        1066 awgn_out_1 is matched  ;    
Sample        1067 awgn_out_1 is matched  ;    
Sample        1068 awgn_out_1 is matched  ;    
Sample        1069 awgn_out_1 is matched  ;    
Sample        1070 awgn_out_1 is matched  ;    
Sample        1071 awgn_out_1 is matched  ;    
Sample        1072 awgn_out_1 is matched  ;    
Sample        1073 awgn_out_1 is matched  ;    
Sample        1074 awgn_out_1 is matched  ;    
Sample        1075 awgn_out_1 is matched  ;    
Sample        1076 awgn_out_1 is matched  ;    
Sample        1077 awgn_out_1 is matched  ;    
Sample        1078 awgn_out_1 is matched  ;    
Sample        1079 awgn_out_1 is matched  ;    
Sample        1080 awgn_out_1 is matched  ;    
Sample        1081 awgn_out_1 is matched  ;    
Sample        1082 awgn_out_1 is matched  ;    
Sample        1083 awgn_out_1 is matched  ;    
Sample        1084 awgn_out_1 is matched  ;    
Sample        1085 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100011111010110      -7.020508
                                        Verilog   awgn_out_1  is     1100011111010111      -7.020020
Sample        1086 awgn_out_1 is matched  ;    
Sample        1087 awgn_out_1 is matched  ;    
Sample        1088 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011010000000      6.000000
                                        Verilog   awgn_out_1  is     0011011010000001      6.000000
Sample        1089 awgn_out_1 is matched  ;    
Sample        1090 awgn_out_1 is matched  ;    
Sample        1091 awgn_out_1 is matched  ;    
Sample        1092 awgn_out_1 is matched  ;    
Sample        1093 awgn_out_1 is matched  ;    
Sample        1094 awgn_out_1 is matched  ;    
Sample        1095 awgn_out_1 is matched  ;    
Sample        1096 awgn_out_1 is matched  ;    
Sample        1097 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010010001000      2.000000
                                        Verilog   awgn_out_1  is     0001010010001001      2.000000
Sample        1098 awgn_out_1 is matched  ;    
Sample        1099 awgn_out_1 is matched  ;    
Sample        1100 awgn_out_1 is matched  ;    
Sample        1101 awgn_out_1 is matched  ;    
Sample        1102 awgn_out_1 is matched  ;    
Sample        1103 awgn_out_1 is matched  ;    
Sample        1104 awgn_out_1 is matched  ;    
Sample        1105 awgn_out_1 is matched  ;    
Sample        1106 awgn_out_1 is matched  ;    
Sample        1107 awgn_out_1 is matched  ;    
Sample        1108 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001110100110      6.000000
                                        Verilog   awgn_out_1  is     0011001110100101      6.000000
Sample        1109 awgn_out_1 is matched  ;    
Sample        1110 awgn_out_1 is matched  ;    
Sample        1111 awgn_out_1 is matched  ;    
Sample        1112 awgn_out_1 is matched  ;    
Sample        1113 awgn_out_1 is matched  ;    
Sample        1114 awgn_out_1 is matched  ;    
Sample        1115 awgn_out_1 is matched  ;    
Sample        1116 awgn_out_1 is matched  ;    
Sample        1117 awgn_out_1 is matched  ;    
Sample        1118 awgn_out_1 is matched  ;    
Sample        1119 awgn_out_1 is matched  ;    
Sample        1120 awgn_out_1 is matched  ;    
Sample        1121 awgn_out_1 is matched  ;    
Sample        1122 awgn_out_1 is matched  ;    
Sample        1123 awgn_out_1 is matched  ;    
Sample        1124 awgn_out_1 is matched  ;    
Sample        1125 awgn_out_1 is matched  ;    
Sample        1126 awgn_out_1 is matched  ;    
Sample        1127 awgn_out_1 is matched  ;    
Sample        1128 awgn_out_1 is matched  ;    
Sample        1129 awgn_out_1 is matched  ;    
Sample        1130 awgn_out_1 is matched  ;    
Sample        1131 awgn_out_1 is matched  ;    
Sample        1132 awgn_out_1 is matched  ;    
Sample        1133 awgn_out_1 is matched  ;    
Sample        1134 awgn_out_1 is matched  ;    
Sample        1135 awgn_out_1 is matched  ;    
Sample        1136 awgn_out_1 is matched  ;    
Sample        1137 awgn_out_1 is matched  ;    
Sample        1138 awgn_out_1 is matched  ;    
Sample        1139 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001000000000      -1.750000
                                        Verilog   awgn_out_1  is     1111000111111111      -1.750488
Sample        1140 awgn_out_1 is matched  ;    
Sample        1141 awgn_out_1 is matched  ;    
Sample        1142 awgn_out_1 is matched  ;    
Sample        1143 awgn_out_1 is matched  ;    
Sample        1144 awgn_out_1 is matched  ;    
Sample        1145 awgn_out_1 is matched  ;    
Sample        1146 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100000000101      1.000000
                                        Verilog   awgn_out_1  is     0000100000000100      1.000000
Sample        1147 awgn_out_1 is matched  ;    
Sample        1148 awgn_out_1 is matched  ;    
Sample        1149 awgn_out_1 is matched  ;    
Sample        1150 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111100010011      -2.115723
                                        Verilog   awgn_out_1  is     1110111100010100      -2.115234
Sample        1151 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001101010110      -5.583008
                                        Verilog   awgn_out_1  is     1101001101010101      -5.583496
Sample        1152 awgn_out_1 is matched  ;    
Sample        1153 awgn_out_1 is matched  ;    
Sample        1154 awgn_out_1 is matched  ;    
Sample        1155 awgn_out_1 is matched  ;    
Sample        1156 awgn_out_1 is matched  ;    
Sample        1157 awgn_out_1 is matched  ;    
Sample        1158 awgn_out_1 is matched  ;    
Sample        1159 awgn_out_1 is matched  ;    
Sample        1160 awgn_out_1 is matched  ;    
Sample        1161 awgn_out_1 is matched  ;    
Sample        1162 awgn_out_1 is matched  ;    
Sample        1163 awgn_out_1 is matched  ;    
Sample        1164 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010111101010      0.000000
                                        Verilog   awgn_out_1  is     0000010111101001      0.000000
Sample        1165 awgn_out_1 is matched  ;    
Sample        1166 awgn_out_1 is matched  ;    
Sample        1167 awgn_out_1 is matched  ;    
Sample        1168 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101110000001      -2.562012
                                        Verilog   awgn_out_1  is     1110101110000010      -2.561523
Sample        1169 awgn_out_1 is matched  ;    
Sample        1170 awgn_out_1 is matched  ;    
Sample        1171 awgn_out_1 is matched  ;    
Sample        1172 awgn_out_1 is matched  ;    
Sample        1173 awgn_out_1 is matched  ;    
Sample        1174 awgn_out_1 is matched  ;    
Sample        1175 awgn_out_1 is matched  ;    
Sample        1176 awgn_out_1 is matched  ;    
Sample        1177 awgn_out_1 is matched  ;    
Sample        1178 awgn_out_1 is matched  ;    
Sample        1179 awgn_out_1 is matched  ;    
Sample        1180 awgn_out_1 is matched  ;    
Sample        1181 awgn_out_1 is matched  ;    
Sample        1182 awgn_out_1 is matched  ;    
Sample        1183 awgn_out_1 is matched  ;    
Sample        1184 awgn_out_1 is matched  ;    
Sample        1185 awgn_out_1 is matched  ;    
Sample        1186 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011000111111      -1.219238
                                        Verilog   awgn_out_1  is     1111011001000000      -1.218750
Sample        1187 awgn_out_1 is matched  ;    
Sample        1188 awgn_out_1 is matched  ;    
Sample        1189 awgn_out_1 is matched  ;    
Sample        1190 awgn_out_1 is matched  ;    
Sample        1191 awgn_out_1 is matched  ;    
Sample        1192 awgn_out_1 is matched  ;    
Sample        1193 awgn_out_1 is matched  ;    
Sample        1194 awgn_out_1 is matched  ;    
Sample        1195 awgn_out_1 is matched  ;    
Sample        1196 awgn_out_1 is matched  ;    
Sample        1197 awgn_out_1 is matched  ;    
Sample        1198 awgn_out_1 is matched  ;    
Sample        1199 awgn_out_1 is matched  ;    
Sample        1200 awgn_out_1 is matched  ;    
Sample        1201 awgn_out_1 is matched  ;    
Sample        1202 awgn_out_1 is matched  ;    
Sample        1203 awgn_out_1 is matched  ;    
Sample        1204 awgn_out_1 is matched  ;    
Sample        1205 awgn_out_1 is matched  ;    
Sample        1206 awgn_out_1 is matched  ;    
Sample        1207 awgn_out_1 is matched  ;    
Sample        1208 awgn_out_1 is matched  ;    
Sample        1209 awgn_out_1 is matched  ;    
Sample        1210 awgn_out_1 is matched  ;    
Sample        1211 awgn_out_1 is matched  ;    
Sample        1212 awgn_out_1 is matched  ;    
Sample        1213 awgn_out_1 is matched  ;    
Sample        1214 awgn_out_1 is matched  ;    
Sample        1215 awgn_out_1 is matched  ;    
Sample        1216 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001110000000      2.000000
                                        Verilog   awgn_out_1  is     0001000111110100      2.000000
Sample        1217 awgn_out_1 is matched  ;    
Sample        1218 awgn_out_1 is matched  ;    
Sample        1219 awgn_out_1 is matched  ;    
Sample        1220 awgn_out_1 is matched  ;    
Sample        1221 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110110101001      -0.292480
                                        Verilog   awgn_out_1  is     1111110110101010      -0.291992
Sample        1222 awgn_out_1 is matched  ;    
Sample        1223 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101110100101      -6.544434
                                        Verilog   awgn_out_1  is     1100101110100110      -6.543945
Sample        1224 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011010001011010      6.000000
                                        Verilog   awgn_out_1  is     0011010001011011      6.000000
Sample        1225 awgn_out_1 is matched  ;    
Sample        1226 awgn_out_1 is matched  ;    
Sample        1227 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001010100110      0.000000
                                        Verilog   awgn_out_1  is     0000001010100101      0.000000
Sample        1228 awgn_out_1 is matched  ;    
Sample        1229 awgn_out_1 is matched  ;    
Sample        1230 awgn_out_1 is matched  ;    
Sample        1231 awgn_out_1 is matched  ;    
Sample        1232 awgn_out_1 is matched  ;    
Sample        1233 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100010110011      3.000000
                                        Verilog   awgn_out_1  is     0001100010110100      3.000000
Sample        1234 awgn_out_1 is matched  ;    
Sample        1235 awgn_out_1 is matched  ;    
Sample        1236 awgn_out_1 is matched  ;    
Sample        1237 awgn_out_1 is matched  ;    
Sample        1238 awgn_out_1 is matched  ;    
Sample        1239 awgn_out_1 is matched  ;    
Sample        1240 awgn_out_1 is matched  ;    
Sample        1241 awgn_out_1 is matched  ;    
Sample        1242 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110111011110      -0.266602
                                        Verilog   awgn_out_1  is     1111110111011101      -0.267090
Sample        1243 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000101010101      -1.833496
                                        Verilog   awgn_out_1  is     1111000101010100      -1.833984
Sample        1244 awgn_out_1 is matched  ;    
Sample        1245 awgn_out_1 is matched  ;    
Sample        1246 awgn_out_1 is matched  ;    
Sample        1247 awgn_out_1 is matched  ;    
Sample        1248 awgn_out_1 is matched  ;    
Sample        1249 awgn_out_1 is matched  ;    
Sample        1250 awgn_out_1 is matched  ;    
Sample        1251 awgn_out_1 is matched  ;    
Sample        1252 awgn_out_1 is matched  ;    
Sample        1253 awgn_out_1 is matched  ;    
Sample        1254 awgn_out_1 is matched  ;    
Sample        1255 awgn_out_1 is matched  ;    
Sample        1256 awgn_out_1 is matched  ;    
Sample        1257 awgn_out_1 is matched  ;    
Sample        1258 awgn_out_1 is matched  ;    
Sample        1259 awgn_out_1 is matched  ;    
Sample        1260 awgn_out_1 is matched  ;    
Sample        1261 awgn_out_1 is matched  ;    
Sample        1262 awgn_out_1 is matched  ;    
Sample        1263 awgn_out_1 is matched  ;    
Sample        1264 awgn_out_1 is matched  ;    
Sample        1265 awgn_out_1 is matched  ;    
Sample        1266 awgn_out_1 is matched  ;    
Sample        1267 awgn_out_1 is matched  ;    
Sample        1268 awgn_out_1 is matched  ;    
Sample        1269 awgn_out_1 is matched  ;    
Sample        1270 awgn_out_1 is matched  ;    
Sample        1271 awgn_out_1 is matched  ;    
Sample        1272 awgn_out_1 is matched  ;    
Sample        1273 awgn_out_1 is matched  ;    
Sample        1274 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000001100100      4.000000
                                        Verilog   awgn_out_1  is     0010000001100011      4.000000
Sample        1275 awgn_out_1 is matched  ;    
Sample        1276 awgn_out_1 is matched  ;    
Sample        1277 awgn_out_1 is matched  ;    
Sample        1278 awgn_out_1 is matched  ;    
Sample        1279 awgn_out_1 is matched  ;    
Sample        1280 awgn_out_1 is matched  ;    
Sample        1281 awgn_out_1 is matched  ;    
Sample        1282 awgn_out_1 is matched  ;    
Sample        1283 awgn_out_1 is matched  ;    
Sample        1284 awgn_out_1 is matched  ;    
Sample        1285 awgn_out_1 is matched  ;    
Sample        1286 awgn_out_1 is matched  ;    
Sample        1287 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101011011001      -2.644043
                                        Verilog   awgn_out_1  is     1110101011011000      -2.644531
Sample        1288 awgn_out_1 is matched  ;    
Sample        1289 awgn_out_1 is matched  ;    
Sample        1290 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001100000010      -3.624023
                                        Verilog   awgn_out_1  is     1110001100000001      -3.624512
Sample        1291 awgn_out_1 is matched  ;    
Sample        1292 awgn_out_1 is matched  ;    
Sample        1293 awgn_out_1 is matched  ;    
Sample        1294 awgn_out_1 is matched  ;    
Sample        1295 awgn_out_1 is matched  ;    
Sample        1296 awgn_out_1 is matched  ;    
Sample        1297 awgn_out_1 is matched  ;    
Sample        1298 awgn_out_1 is matched  ;    
Sample        1299 awgn_out_1 is matched  ;    
Sample        1300 awgn_out_1 is matched  ;    
Sample        1301 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001100110111      2.000000
                                        Verilog   awgn_out_1  is     0001001100110110      2.000000
Sample        1302 awgn_out_1 is matched  ;    
Sample        1303 awgn_out_1 is matched  ;    
Sample        1304 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000100010000      6.000000
                                        Verilog   awgn_out_1  is     0011000100001111      6.000000
Sample        1305 awgn_out_1 is matched  ;    
Sample        1306 awgn_out_1 is matched  ;    
Sample        1307 awgn_out_1 is matched  ;    
Sample        1308 awgn_out_1 is matched  ;    
Sample        1309 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100001110101      3.000000
                                        Verilog   awgn_out_1  is     0001100001110110      3.000000
Sample        1310 awgn_out_1 is matched  ;    
Sample        1311 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001101001101      -5.587402
                                        Verilog   awgn_out_1  is     1101001101001100      -5.587891
Sample        1312 awgn_out_1 is matched  ;    
Sample        1313 awgn_out_1 is matched  ;    
Sample        1314 awgn_out_1 is matched  ;    
Sample        1315 awgn_out_1 is matched  ;    
Sample        1316 awgn_out_1 is matched  ;    
Sample        1317 awgn_out_1 is matched  ;    
Sample        1318 awgn_out_1 is matched  ;    
Sample        1319 awgn_out_1 is matched  ;    
Sample        1320 awgn_out_1 is matched  ;    
Sample        1321 awgn_out_1 is matched  ;    
Sample        1322 awgn_out_1 is matched  ;    
Sample        1323 awgn_out_1 is matched  ;    
Sample        1324 awgn_out_1 is matched  ;    
Sample        1325 awgn_out_1 is matched  ;    
Sample        1326 awgn_out_1 is matched  ;    
Sample        1327 awgn_out_1 is matched  ;    
Sample        1328 awgn_out_1 is matched  ;    
Sample        1329 awgn_out_1 is matched  ;    
Sample        1330 awgn_out_1 is matched  ;    
Sample        1331 awgn_out_1 is matched  ;    
Sample        1332 awgn_out_1 is matched  ;    
Sample        1333 awgn_out_1 is matched  ;    
Sample        1334 awgn_out_1 is matched  ;    
Sample        1335 awgn_out_1 is matched  ;    
Sample        1336 awgn_out_1 is matched  ;    
Sample        1337 awgn_out_1 is matched  ;    
Sample        1338 awgn_out_1 is matched  ;    
Sample        1339 awgn_out_1 is matched  ;    
Sample        1340 awgn_out_1 is matched  ;    
Sample        1341 awgn_out_1 is matched  ;    
Sample        1342 awgn_out_1 is matched  ;    
Sample        1343 awgn_out_1 is matched  ;    
Sample        1344 awgn_out_1 is matched  ;    
Sample        1345 awgn_out_1 is matched  ;    
Sample        1346 awgn_out_1 is matched  ;    
Sample        1347 awgn_out_1 is matched  ;    
Sample        1348 awgn_out_1 is matched  ;    
Sample        1349 awgn_out_1 is matched  ;    
Sample        1350 awgn_out_1 is matched  ;    
Sample        1351 awgn_out_1 is matched  ;    
Sample        1352 awgn_out_1 is matched  ;    
Sample        1353 awgn_out_1 is matched  ;    
Sample        1354 awgn_out_1 is matched  ;    
Sample        1355 awgn_out_1 is matched  ;    
Sample        1356 awgn_out_1 is matched  ;    
Sample        1357 awgn_out_1 is matched  ;    
Sample        1358 awgn_out_1 is matched  ;    
Sample        1359 awgn_out_1 is matched  ;    
Sample        1360 awgn_out_1 is matched  ;    
Sample        1361 awgn_out_1 is matched  ;    
Sample        1362 awgn_out_1 is matched  ;    
Sample        1363 awgn_out_1 is matched  ;    
Sample        1364 awgn_out_1 is matched  ;    
Sample        1365 awgn_out_1 is matched  ;    
Sample        1366 awgn_out_1 is matched  ;    
Sample        1367 awgn_out_1 is matched  ;    
Sample        1368 awgn_out_1 is matched  ;    
Sample        1369 awgn_out_1 is matched  ;    
Sample        1370 awgn_out_1 is matched  ;    
Sample        1371 awgn_out_1 is matched  ;    
Sample        1372 awgn_out_1 is matched  ;    
Sample        1373 awgn_out_1 is matched  ;    
Sample        1374 awgn_out_1 is matched  ;    
Sample        1375 awgn_out_1 is matched  ;    
Sample        1376 awgn_out_1 is matched  ;    
Sample        1377 awgn_out_1 is matched  ;    
Sample        1378 awgn_out_1 is matched  ;    
Sample        1379 awgn_out_1 is matched  ;    
Sample        1380 awgn_out_1 is matched  ;    
Sample        1381 awgn_out_1 is matched  ;    
Sample        1382 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010100111110      -5.344727
                                        Verilog   awgn_out_1  is     1101010100111101      -5.345215
Sample        1383 awgn_out_1 is matched  ;    
Sample        1384 awgn_out_1 is matched  ;    
Sample        1385 awgn_out_1 is matched  ;    
Sample        1386 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110101101111      -2.320801
                                        Verilog   awgn_out_1  is     1110110101110000      -2.320313
Sample        1387 awgn_out_1 is matched  ;    
Sample        1388 awgn_out_1 is matched  ;    
Sample        1389 awgn_out_1 is matched  ;    
Sample        1390 awgn_out_1 is matched  ;    
Sample        1391 awgn_out_1 is matched  ;    
Sample        1392 awgn_out_1 is matched  ;    
Sample        1393 awgn_out_1 is matched  ;    
Sample        1394 awgn_out_1 is matched  ;    
Sample        1395 awgn_out_1 is matched  ;    
Sample        1396 awgn_out_1 is matched  ;    
Sample        1397 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010000001011      -5.494629
                                        Verilog   awgn_out_1  is     1101010000001100      -5.494141
Sample        1398 awgn_out_1 is matched  ;    
Sample        1399 awgn_out_1 is matched  ;    
Sample        1400 awgn_out_1 is matched  ;    
Sample        1401 awgn_out_1 is matched  ;    
Sample        1402 awgn_out_1 is matched  ;    
Sample        1403 awgn_out_1 is matched  ;    
Sample        1404 awgn_out_1 is matched  ;    
Sample        1405 awgn_out_1 is matched  ;    
Sample        1406 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010100010001      -5.366699
                                        Verilog   awgn_out_1  is     1101010100010010      -5.366211
Sample        1407 awgn_out_1 is matched  ;    
Sample        1408 awgn_out_1 is matched  ;    
Sample        1409 awgn_out_1 is matched  ;    
Sample        1410 awgn_out_1 is matched  ;    
Sample        1411 awgn_out_1 is matched  ;    
Sample        1412 awgn_out_1 is matched  ;    
Sample        1413 awgn_out_1 is matched  ;    
Sample        1414 awgn_out_1 is matched  ;    
Sample        1415 awgn_out_1 is matched  ;    
Sample        1416 awgn_out_1 is matched  ;    
Sample        1417 awgn_out_1 is matched  ;    
Sample        1418 awgn_out_1 is matched  ;    
Sample        1419 awgn_out_1 is matched  ;    
Sample        1420 awgn_out_1 is matched  ;    
Sample        1421 awgn_out_1 is matched  ;    
Sample        1422 awgn_out_1 is matched  ;    
Sample        1423 awgn_out_1 is matched  ;    
Sample        1424 awgn_out_1 is matched  ;    
Sample        1425 awgn_out_1 is matched  ;    
Sample        1426 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011101011001      2.000000
                                        Verilog   awgn_out_1  is     0001011101011000      2.000000
Sample        1427 awgn_out_1 is matched  ;    
Sample        1428 awgn_out_1 is matched  ;    
Sample        1429 awgn_out_1 is matched  ;    
Sample        1430 awgn_out_1 is matched  ;    
Sample        1431 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000010100101      0.000000
                                        Verilog   awgn_out_1  is     0000000010100110      0.000000
Sample        1432 awgn_out_1 is matched  ;    
Sample        1433 awgn_out_1 is matched  ;    
Sample        1434 awgn_out_1 is matched  ;    
Sample        1435 awgn_out_1 is matched  ;    
Sample        1436 awgn_out_1 is matched  ;    
Sample        1437 awgn_out_1 is matched  ;    
Sample        1438 awgn_out_1 is matched  ;    
Sample        1439 awgn_out_1 is matched  ;    
Sample        1440 awgn_out_1 is matched  ;    
Sample        1441 awgn_out_1 is matched  ;    
Sample        1442 awgn_out_1 is matched  ;    
Sample        1443 awgn_out_1 is matched  ;    
Sample        1444 awgn_out_1 is matched  ;    
Sample        1445 awgn_out_1 is matched  ;    
Sample        1446 awgn_out_1 is matched  ;    
Sample        1447 awgn_out_1 is matched  ;    
Sample        1448 awgn_out_1 is matched  ;    
Sample        1449 awgn_out_1 is matched  ;    
Sample        1450 awgn_out_1 is matched  ;    
Sample        1451 awgn_out_1 is matched  ;    
Sample        1452 awgn_out_1 is matched  ;    
Sample        1453 awgn_out_1 is matched  ;    
Sample        1454 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011010110000011      6.000000
                                        Verilog   awgn_out_1  is     0011010110000100      6.000000
Sample        1455 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100110000101      3.000000
                                        Verilog   awgn_out_1  is     0001100110000100      3.000000
Sample        1456 awgn_out_1 is matched  ;    
Sample        1457 awgn_out_1 is matched  ;    
Sample        1458 awgn_out_1 is matched  ;    
Sample        1459 awgn_out_1 is matched  ;    
Sample        1460 awgn_out_1 is matched  ;    
Sample        1461 awgn_out_1 is matched  ;    
Sample        1462 awgn_out_1 is matched  ;    
Sample        1463 awgn_out_1 is matched  ;    
Sample        1464 awgn_out_1 is matched  ;    
Sample        1465 awgn_out_1 is matched  ;    
Sample        1466 awgn_out_1 is matched  ;    
Sample        1467 awgn_out_1 is matched  ;    
Sample        1468 awgn_out_1 is matched  ;    
Sample        1469 awgn_out_1 is matched  ;    
Sample        1470 awgn_out_1 is matched  ;    
Sample        1471 awgn_out_1 is matched  ;    
Sample        1472 awgn_out_1 is matched  ;    
Sample        1473 awgn_out_1 is matched  ;    
Sample        1474 awgn_out_1 is matched  ;    
Sample        1475 awgn_out_1 is matched  ;    
Sample        1476 awgn_out_1 is matched  ;    
Sample        1477 awgn_out_1 is matched  ;    
Sample        1478 awgn_out_1 is matched  ;    
Sample        1479 awgn_out_1 is matched  ;    
Sample        1480 awgn_out_1 is matched  ;    
Sample        1481 awgn_out_1 is matched  ;    
Sample        1482 awgn_out_1 is matched  ;    
Sample        1483 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110101010011      1.000000
                                        Verilog   awgn_out_1  is     0000110101010100      1.000000
Sample        1484 awgn_out_1 is matched  ;    
Sample        1485 awgn_out_1 is matched  ;    
Sample        1486 awgn_out_1 is matched  ;    
Sample        1487 awgn_out_1 is matched  ;    
Sample        1488 awgn_out_1 is matched  ;    
Sample        1489 awgn_out_1 is matched  ;    
Sample        1490 awgn_out_1 is matched  ;    
Sample        1491 awgn_out_1 is matched  ;    
Sample        1492 awgn_out_1 is matched  ;    
Sample        1493 awgn_out_1 is matched  ;    
Sample        1494 awgn_out_1 is matched  ;    
Sample        1495 awgn_out_1 is matched  ;    
Sample        1496 awgn_out_1 is matched  ;    
Sample        1497 awgn_out_1 is matched  ;    
Sample        1498 awgn_out_1 is matched  ;    
Sample        1499 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010000100000      0.000000
                                        Verilog   awgn_out_1  is     0000010000011111      0.000000
Sample        1500 awgn_out_1 is matched  ;    
Sample        1501 awgn_out_1 is matched  ;    
Sample        1502 awgn_out_1 is matched  ;    
Sample        1503 awgn_out_1 is matched  ;    
Sample        1504 awgn_out_1 is matched  ;    
Sample        1505 awgn_out_1 is matched  ;    
Sample        1506 awgn_out_1 is matched  ;    
Sample        1507 awgn_out_1 is matched  ;    
Sample        1508 awgn_out_1 is matched  ;    
Sample        1509 awgn_out_1 is matched  ;    
Sample        1510 awgn_out_1 is matched  ;    
Sample        1511 awgn_out_1 is matched  ;    
Sample        1512 awgn_out_1 is matched  ;    
Sample        1513 awgn_out_1 is matched  ;    
Sample        1514 awgn_out_1 is matched  ;    
Sample        1515 awgn_out_1 is matched  ;    
Sample        1516 awgn_out_1 is matched  ;    
Sample        1517 awgn_out_1 is matched  ;    
Sample        1518 awgn_out_1 is matched  ;    
Sample        1519 awgn_out_1 is matched  ;    
Sample        1520 awgn_out_1 is matched  ;    
Sample        1521 awgn_out_1 is matched  ;    
Sample        1522 awgn_out_1 is matched  ;    
Sample        1523 awgn_out_1 is matched  ;    
Sample        1524 awgn_out_1 is matched  ;    
Sample        1525 awgn_out_1 is matched  ;    
Sample        1526 awgn_out_1 is matched  ;    
Sample        1527 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101101111010      3.000000
                                        Verilog   awgn_out_1  is     0001101101111011      3.000000
Sample        1528 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111000101100      -8.228516
                                        Verilog   awgn_out_1  is     1011111000101101      -8.228027
Sample        1529 awgn_out_1 is matched  ;    
Sample        1530 awgn_out_1 is matched  ;    
Sample        1531 awgn_out_1 is matched  ;    
Sample        1532 awgn_out_1 is matched  ;    
Sample        1533 awgn_out_1 is matched  ;    
Sample        1534 awgn_out_1 is matched  ;    
Sample        1535 awgn_out_1 is matched  ;    
Sample        1536 awgn_out_1 is matched  ;    
Sample        1537 awgn_out_1 is matched  ;    
Sample        1538 awgn_out_1 is matched  ;    
Sample        1539 awgn_out_1 is matched  ;    
Sample        1540 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001111110000      -5.507813
                                        Verilog   awgn_out_1  is     1101001111101111      -5.508301
Sample        1541 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010010011100      -3.423828
                                        Verilog   awgn_out_1  is     1110010010011011      -3.424316
Sample        1542 awgn_out_1 is matched  ;    
Sample        1543 awgn_out_1 is matched  ;    
Sample        1544 awgn_out_1 is matched  ;    
Sample        1545 awgn_out_1 is matched  ;    
Sample        1546 awgn_out_1 is matched  ;    
Sample        1547 awgn_out_1 is matched  ;    
Sample        1548 awgn_out_1 is matched  ;    
Sample        1549 awgn_out_1 is matched  ;    
Sample        1550 awgn_out_1 is matched  ;    
Sample        1551 awgn_out_1 is matched  ;    
Sample        1552 awgn_out_1 is matched  ;    
Sample        1553 awgn_out_1 is matched  ;    
Sample        1554 awgn_out_1 is matched  ;    
Sample        1555 awgn_out_1 is matched  ;    
Sample        1556 awgn_out_1 is matched  ;    
Sample        1557 awgn_out_1 is matched  ;    
Sample        1558 awgn_out_1 is matched  ;    
Sample        1559 awgn_out_1 is matched  ;    
Sample        1560 awgn_out_1 is matched  ;    
Sample        1561 awgn_out_1 is matched  ;    
Sample        1562 awgn_out_1 is matched  ;    
Sample        1563 awgn_out_1 is matched  ;    
Sample        1564 awgn_out_1 is matched  ;    
Sample        1565 awgn_out_1 is matched  ;    
Sample        1566 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110001110111      -4.441895
                                        Verilog   awgn_out_1  is     1101110001111000      -4.441406
Sample        1567 awgn_out_1 is matched  ;    
Sample        1568 awgn_out_1 is matched  ;    
Sample        1569 awgn_out_1 is matched  ;    
Sample        1570 awgn_out_1 is matched  ;    
Sample        1571 awgn_out_1 is matched  ;    
Sample        1572 awgn_out_1 is matched  ;    
Sample        1573 awgn_out_1 is matched  ;    
Sample        1574 awgn_out_1 is matched  ;    
Sample        1575 awgn_out_1 is matched  ;    
Sample        1576 awgn_out_1 is matched  ;    
Sample        1577 awgn_out_1 is matched  ;    
Sample        1578 awgn_out_1 is matched  ;    
Sample        1579 awgn_out_1 is matched  ;    
Sample        1580 awgn_out_1 is matched  ;    
Sample        1581 awgn_out_1 is matched  ;    
Sample        1582 awgn_out_1 is matched  ;    
Sample        1583 awgn_out_1 is matched  ;    
Sample        1584 awgn_out_1 is matched  ;    
Sample        1585 awgn_out_1 is matched  ;    
Sample        1586 awgn_out_1 is matched  ;    
Sample        1587 awgn_out_1 is matched  ;    
Sample        1588 awgn_out_1 is matched  ;    
Sample        1589 awgn_out_1 is matched  ;    
Sample        1590 awgn_out_1 is matched  ;    
Sample        1591 awgn_out_1 is matched  ;    
Sample        1592 awgn_out_1 is matched  ;    
Sample        1593 awgn_out_1 is matched  ;    
Sample        1594 awgn_out_1 is matched  ;    
Sample        1595 awgn_out_1 is matched  ;    
Sample        1596 awgn_out_1 is matched  ;    
Sample        1597 awgn_out_1 is matched  ;    
Sample        1598 awgn_out_1 is matched  ;    
Sample        1599 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100100111110110      9.000000
                                        Verilog   awgn_out_1  is     0100100111110101      9.000000
Sample        1600 awgn_out_1 is matched  ;    
Sample        1601 awgn_out_1 is matched  ;    
Sample        1602 awgn_out_1 is matched  ;    
Sample        1603 awgn_out_1 is matched  ;    
Sample        1604 awgn_out_1 is matched  ;    
Sample        1605 awgn_out_1 is matched  ;    
Sample        1606 awgn_out_1 is matched  ;    
Sample        1607 awgn_out_1 is matched  ;    
Sample        1608 awgn_out_1 is matched  ;    
Sample        1609 awgn_out_1 is matched  ;    
Sample        1610 awgn_out_1 is matched  ;    
Sample        1611 awgn_out_1 is matched  ;    
Sample        1612 awgn_out_1 is matched  ;    
Sample        1613 awgn_out_1 is matched  ;    
Sample        1614 awgn_out_1 is matched  ;    
Sample        1615 awgn_out_1 is matched  ;    
Sample        1616 awgn_out_1 is matched  ;    
Sample        1617 awgn_out_1 is matched  ;    
Sample        1618 awgn_out_1 is matched  ;    
Sample        1619 awgn_out_1 is matched  ;    
Sample        1620 awgn_out_1 is matched  ;    
Sample        1621 awgn_out_1 is matched  ;    
Sample        1622 awgn_out_1 is matched  ;    
Sample        1623 awgn_out_1 is matched  ;    
Sample        1624 awgn_out_1 is matched  ;    
Sample        1625 awgn_out_1 is matched  ;    
Sample        1626 awgn_out_1 is matched  ;    
Sample        1627 awgn_out_1 is matched  ;    
Sample        1628 awgn_out_1 is matched  ;    
Sample        1629 awgn_out_1 is matched  ;    
Sample        1630 awgn_out_1 is matched  ;    
Sample        1631 awgn_out_1 is matched  ;    
Sample        1632 awgn_out_1 is matched  ;    
Sample        1633 awgn_out_1 is matched  ;    
Sample        1634 awgn_out_1 is matched  ;    
Sample        1635 awgn_out_1 is matched  ;    
Sample        1636 awgn_out_1 is matched  ;    
Sample        1637 awgn_out_1 is matched  ;    
Sample        1638 awgn_out_1 is matched  ;    
Sample        1639 awgn_out_1 is matched  ;    
Sample        1640 awgn_out_1 is matched  ;    
Sample        1641 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110110001000      3.000000
                                        Verilog   awgn_out_1  is     0001110110001001      3.000000
Sample        1642 awgn_out_1 is matched  ;    
Sample        1643 awgn_out_1 is matched  ;    
Sample        1644 awgn_out_1 is matched  ;    
Sample        1645 awgn_out_1 is matched  ;    
Sample        1646 awgn_out_1 is matched  ;    
Sample        1647 awgn_out_1 is matched  ;    
Sample        1648 awgn_out_1 is matched  ;    
Sample        1649 awgn_out_1 is matched  ;    
Sample        1650 awgn_out_1 is matched  ;    
Sample        1651 awgn_out_1 is matched  ;    
Sample        1652 awgn_out_1 is matched  ;    
Sample        1653 awgn_out_1 is matched  ;    
Sample        1654 awgn_out_1 is matched  ;    
Sample        1655 awgn_out_1 is matched  ;    
Sample        1656 awgn_out_1 is matched  ;    
Sample        1657 awgn_out_1 is matched  ;    
Sample        1658 awgn_out_1 is matched  ;    
Sample        1659 awgn_out_1 is matched  ;    
Sample        1660 awgn_out_1 is matched  ;    
Sample        1661 awgn_out_1 is matched  ;    
Sample        1662 awgn_out_1 is matched  ;    
Sample        1663 awgn_out_1 is matched  ;    
Sample        1664 awgn_out_1 is matched  ;    
Sample        1665 awgn_out_1 is matched  ;    
Sample        1666 awgn_out_1 is matched  ;    
Sample        1667 awgn_out_1 is matched  ;    
Sample        1668 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110010111100      -2.408203
                                        Verilog   awgn_out_1  is     1110110010111101      -2.407715
Sample        1669 awgn_out_1 is matched  ;    
Sample        1670 awgn_out_1 is matched  ;    
Sample        1671 awgn_out_1 is matched  ;    
Sample        1672 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001010110100      -3.662109
                                        Verilog   awgn_out_1  is     1110001010110101      -3.661621
Sample        1673 awgn_out_1 is matched  ;    
Sample        1674 awgn_out_1 is matched  ;    
Sample        1675 awgn_out_1 is matched  ;    
Sample        1676 awgn_out_1 is matched  ;    
Sample        1677 awgn_out_1 is matched  ;    
Sample        1678 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000001010111      0.000000
                                        Verilog   awgn_out_1  is     0000000001010110      0.000000
Sample        1679 awgn_out_1 is matched  ;    
Sample        1680 awgn_out_1 is matched  ;    
Sample        1681 awgn_out_1 is matched  ;    
Sample        1682 awgn_out_1 is matched  ;    
Sample        1683 awgn_out_1 is matched  ;    
Sample        1684 awgn_out_1 is matched  ;    
Sample        1685 awgn_out_1 is matched  ;    
Sample        1686 awgn_out_1 is matched  ;    
Sample        1687 awgn_out_1 is matched  ;    
Sample        1688 awgn_out_1 is matched  ;    
Sample        1689 awgn_out_1 is matched  ;    
Sample        1690 awgn_out_1 is matched  ;    
Sample        1691 awgn_out_1 is matched  ;    
Sample        1692 awgn_out_1 is matched  ;    
Sample        1693 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000001101001      4.000000
                                        Verilog   awgn_out_1  is     0010000001101000      4.000000
Sample        1694 awgn_out_1 is matched  ;    
Sample        1695 awgn_out_1 is matched  ;    
Sample        1696 awgn_out_1 is matched  ;    
Sample        1697 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111111011100      -4.017578
                                        Verilog   awgn_out_1  is     1101111111011011      -4.018066
Sample        1698 awgn_out_1 is matched  ;    
Sample        1699 awgn_out_1 is matched  ;    
Sample        1700 awgn_out_1 is matched  ;    
Sample        1701 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110101100011      -2.326660
                                        Verilog   awgn_out_1  is     1110110101100100      -2.326172
Sample        1702 awgn_out_1 is matched  ;    
Sample        1703 awgn_out_1 is matched  ;    
Sample        1704 awgn_out_1 is matched  ;    
Sample        1705 awgn_out_1 is matched  ;    
Sample        1706 awgn_out_1 is matched  ;    
Sample        1707 awgn_out_1 is matched  ;    
Sample        1708 awgn_out_1 is matched  ;    
Sample        1709 awgn_out_1 is matched  ;    
Sample        1710 awgn_out_1 is matched  ;    
Sample        1711 awgn_out_1 is matched  ;    
Sample        1712 awgn_out_1 is matched  ;    
Sample        1713 awgn_out_1 is matched  ;    
Sample        1714 awgn_out_1 is matched  ;    
Sample        1715 awgn_out_1 is matched  ;    
Sample        1716 awgn_out_1 is matched  ;    
Sample        1717 awgn_out_1 is matched  ;    
Sample        1718 awgn_out_1 is matched  ;    
Sample        1719 awgn_out_1 is matched  ;    
Sample        1720 awgn_out_1 is matched  ;    
Sample        1721 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001101010110      4.000000
                                        Verilog   awgn_out_1  is     0010001101010111      4.000000
Sample        1722 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001001010001      -3.710449
                                        Verilog   awgn_out_1  is     1110001001010010      -3.709961
Sample        1723 awgn_out_1 is matched  ;    
Sample        1724 awgn_out_1 is matched  ;    
Sample        1725 awgn_out_1 is matched  ;    
Sample        1726 awgn_out_1 is matched  ;    
Sample        1727 awgn_out_1 is matched  ;    
Sample        1728 awgn_out_1 is matched  ;    
Sample        1729 awgn_out_1 is matched  ;    
Sample        1730 awgn_out_1 is matched  ;    
Sample        1731 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001000000011      0.000000
                                        Verilog   awgn_out_1  is     0000001000000100      0.000000
Sample        1732 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100100001111001      -6.940918
                                        Verilog   awgn_out_1  is     1100100001111010      -6.940430
Sample        1733 awgn_out_1 is matched  ;    
Sample        1734 awgn_out_1 is matched  ;    
Sample        1735 awgn_out_1 is matched  ;    
Sample        1736 awgn_out_1 is matched  ;    
Sample        1737 awgn_out_1 is matched  ;    
Sample        1738 awgn_out_1 is matched  ;    
Sample        1739 awgn_out_1 is matched  ;    
Sample        1740 awgn_out_1 is matched  ;    
Sample        1741 awgn_out_1 is matched  ;    
Sample        1742 awgn_out_1 is matched  ;    
Sample        1743 awgn_out_1 is matched  ;    
Sample        1744 awgn_out_1 is matched  ;    
Sample        1745 awgn_out_1 is matched  ;    
Sample        1746 awgn_out_1 is matched  ;    
Sample        1747 awgn_out_1 is matched  ;    
Sample        1748 awgn_out_1 is matched  ;    
Sample        1749 awgn_out_1 is matched  ;    
Sample        1750 awgn_out_1 is matched  ;    
Sample        1751 awgn_out_1 is matched  ;    
Sample        1752 awgn_out_1 is matched  ;    
Sample        1753 awgn_out_1 is matched  ;    
Sample        1754 awgn_out_1 is matched  ;    
Sample        1755 awgn_out_1 is matched  ;    
Sample        1756 awgn_out_1 is matched  ;    
Sample        1757 awgn_out_1 is matched  ;    
Sample        1758 awgn_out_1 is matched  ;    
Sample        1759 awgn_out_1 is matched  ;    
Sample        1760 awgn_out_1 is matched  ;    
Sample        1761 awgn_out_1 is matched  ;    
Sample        1762 awgn_out_1 is matched  ;    
Sample        1763 awgn_out_1 is matched  ;    
Sample        1764 awgn_out_1 is matched  ;    
Sample        1765 awgn_out_1 is matched  ;    
Sample        1766 awgn_out_1 is matched  ;    
Sample        1767 awgn_out_1 is matched  ;    
Sample        1768 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110001111001      -0.440918
                                        Verilog   awgn_out_1  is     1111110001111010      -0.440430
Sample        1769 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010111010010      -1.272461
                                        Verilog   awgn_out_1  is     1111010111010011      -1.271973
Sample        1770 awgn_out_1 is matched  ;    
Sample        1771 awgn_out_1 is matched  ;    
Sample        1772 awgn_out_1 is matched  ;    
Sample        1773 awgn_out_1 is matched  ;    
Sample        1774 awgn_out_1 is matched  ;    
Sample        1775 awgn_out_1 is matched  ;    
Sample        1776 awgn_out_1 is matched  ;    
Sample        1777 awgn_out_1 is matched  ;    
Sample        1778 awgn_out_1 is matched  ;    
Sample        1779 awgn_out_1 is matched  ;    
Sample        1780 awgn_out_1 is matched  ;    
Sample        1781 awgn_out_1 is matched  ;    
Sample        1782 awgn_out_1 is matched  ;    
Sample        1783 awgn_out_1 is matched  ;    
Sample        1784 awgn_out_1 is matched  ;    
Sample        1785 awgn_out_1 is matched  ;    
Sample        1786 awgn_out_1 is matched  ;    
Sample        1787 awgn_out_1 is matched  ;    
Sample        1788 awgn_out_1 is matched  ;    
Sample        1789 awgn_out_1 is matched  ;    
Sample        1790 awgn_out_1 is matched  ;    
Sample        1791 awgn_out_1 is matched  ;    
Sample        1792 awgn_out_1 is matched  ;    
Sample        1793 awgn_out_1 is matched  ;    
Sample        1794 awgn_out_1 is matched  ;    
Sample        1795 awgn_out_1 is matched  ;    
Sample        1796 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010001101101      -3.446777
                                        Verilog   awgn_out_1  is     1110010001101110      -3.446289
Sample        1797 awgn_out_1 is matched  ;    
Sample        1798 awgn_out_1 is matched  ;    
Sample        1799 awgn_out_1 is matched  ;    
Sample        1800 awgn_out_1 is matched  ;    
Sample        1801 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011000001111      4.000000
                                        Verilog   awgn_out_1  is     0010011000001110      4.000000
Sample        1802 awgn_out_1 is matched  ;    
Sample        1803 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001100011010      -1.612305
                                        Verilog   awgn_out_1  is     1111001100011001      -1.612793
Sample        1804 awgn_out_1 is matched  ;    
Sample        1805 awgn_out_1 is matched  ;    
Sample        1806 awgn_out_1 is matched  ;    
Sample        1807 awgn_out_1 is matched  ;    
Sample        1808 awgn_out_1 is matched  ;    
Sample        1809 awgn_out_1 is matched  ;    
Sample        1810 awgn_out_1 is matched  ;    
Sample        1811 awgn_out_1 is matched  ;    
Sample        1812 awgn_out_1 is matched  ;    
Sample        1813 awgn_out_1 is matched  ;    
Sample        1814 awgn_out_1 is matched  ;    
Sample        1815 awgn_out_1 is matched  ;    
Sample        1816 awgn_out_1 is matched  ;    
Sample        1817 awgn_out_1 is matched  ;    
Sample        1818 awgn_out_1 is matched  ;    
Sample        1819 awgn_out_1 is matched  ;    
Sample        1820 awgn_out_1 is matched  ;    
Sample        1821 awgn_out_1 is matched  ;    
Sample        1822 awgn_out_1 is matched  ;    
Sample        1823 awgn_out_1 is matched  ;    
Sample        1824 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111101011011      5.000000
                                        Verilog   awgn_out_1  is     0010111101011100      5.000000
Sample        1825 awgn_out_1 is matched  ;    
Sample        1826 awgn_out_1 is matched  ;    
Sample        1827 awgn_out_1 is matched  ;    
Sample        1828 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110110010101      -2.302246
                                        Verilog   awgn_out_1  is     1110110110010100      -2.302734
Sample        1829 awgn_out_1 is matched  ;    
Sample        1830 awgn_out_1 is matched  ;    
Sample        1831 awgn_out_1 is matched  ;    
Sample        1832 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010111010011      -5.271973
                                        Verilog   awgn_out_1  is     1101010111010100      -5.271484
Sample        1833 awgn_out_1 is matched  ;    
Sample        1834 awgn_out_1 is matched  ;    
Sample        1835 awgn_out_1 is matched  ;    
Sample        1836 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010100010001      -1.366699
                                        Verilog   awgn_out_1  is     1111010100010000      -1.367188
Sample        1837 awgn_out_1 is matched  ;    
Sample        1838 awgn_out_1 is matched  ;    
Sample        1839 awgn_out_1 is matched  ;    
Sample        1840 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001000111100      0.000000
                                        Verilog   awgn_out_1  is     0000001000111101      0.000000
Sample        1841 awgn_out_1 is matched  ;    
Sample        1842 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011010110001      0.000000
                                        Verilog   awgn_out_1  is     0000011010110000      0.000000
Sample        1843 awgn_out_1 is matched  ;    
Sample        1844 awgn_out_1 is matched  ;    
Sample        1845 awgn_out_1 is matched  ;    
Sample        1846 awgn_out_1 is matched  ;    
Sample        1847 awgn_out_1 is matched  ;    
Sample        1848 awgn_out_1 is matched  ;    
Sample        1849 awgn_out_1 is matched  ;    
Sample        1850 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011111010110      -5.020508
                                        Verilog   awgn_out_1  is     1101011111010101      -5.020996
Sample        1851 awgn_out_1 is matched  ;    
Sample        1852 awgn_out_1 is matched  ;    
Sample        1853 awgn_out_1 is matched  ;    
Sample        1854 awgn_out_1 is matched  ;    
Sample        1855 awgn_out_1 is matched  ;    
Sample        1856 awgn_out_1 is matched  ;    
Sample        1857 awgn_out_1 is matched  ;    
Sample        1858 awgn_out_1 is matched  ;    
Sample        1859 awgn_out_1 is matched  ;    
Sample        1860 awgn_out_1 is matched  ;    
Sample        1861 awgn_out_1 is matched  ;    
Sample        1862 awgn_out_1 is matched  ;    
Sample        1863 awgn_out_1 is matched  ;    
Sample        1864 awgn_out_1 is matched  ;    
Sample        1865 awgn_out_1 is matched  ;    
Sample        1866 awgn_out_1 is matched  ;    
Sample        1867 awgn_out_1 is matched  ;    
Sample        1868 awgn_out_1 is matched  ;    
Sample        1869 awgn_out_1 is matched  ;    
Sample        1870 awgn_out_1 is matched  ;    
Sample        1871 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111110011011      -2.049316
                                        Verilog   awgn_out_1  is     1110111110011100      -2.048828
Sample        1872 awgn_out_1 is matched  ;    
Sample        1873 awgn_out_1 is matched  ;    
Sample        1874 awgn_out_1 is matched  ;    
Sample        1875 awgn_out_1 is matched  ;    
Sample        1876 awgn_out_1 is matched  ;    
Sample        1877 awgn_out_1 is matched  ;    
Sample        1878 awgn_out_1 is matched  ;    
Sample        1879 awgn_out_1 is matched  ;    
Sample        1880 awgn_out_1 is matched  ;    
Sample        1881 awgn_out_1 is matched  ;    
Sample        1882 awgn_out_1 is matched  ;    
Sample        1883 awgn_out_1 is matched  ;    
Sample        1884 awgn_out_1 is matched  ;    
Sample        1885 awgn_out_1 is matched  ;    
Sample        1886 awgn_out_1 is matched  ;    
Sample        1887 awgn_out_1 is matched  ;    
Sample        1888 awgn_out_1 is matched  ;    
Sample        1889 awgn_out_1 is matched  ;    
Sample        1890 awgn_out_1 is matched  ;    
Sample        1891 awgn_out_1 is matched  ;    
Sample        1892 awgn_out_1 is matched  ;    
Sample        1893 awgn_out_1 is matched  ;    
Sample        1894 awgn_out_1 is matched  ;    
Sample        1895 awgn_out_1 is matched  ;    
Sample        1896 awgn_out_1 is matched  ;    
Sample        1897 awgn_out_1 is matched  ;    
Sample        1898 awgn_out_1 is matched  ;    
Sample        1899 awgn_out_1 is matched  ;    
Sample        1900 awgn_out_1 is matched  ;    
Sample        1901 awgn_out_1 is matched  ;    
Sample        1902 awgn_out_1 is matched  ;    
Sample        1903 awgn_out_1 is matched  ;    
Sample        1904 awgn_out_1 is matched  ;    
Sample        1905 awgn_out_1 is matched  ;    
Sample        1906 awgn_out_1 is matched  ;    
Sample        1907 awgn_out_1 is matched  ;    
Sample        1908 awgn_out_1 is matched  ;    
Sample        1909 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111111100000      1.000000
                                        Verilog   awgn_out_1  is     0000111111011111      1.000000
Sample        1910 awgn_out_1 is matched  ;    
Sample        1911 awgn_out_1 is matched  ;    
Sample        1912 awgn_out_1 is matched  ;    
Sample        1913 awgn_out_1 is matched  ;    
Sample        1914 awgn_out_1 is matched  ;    
Sample        1915 awgn_out_1 is matched  ;    
Sample        1916 awgn_out_1 is matched  ;    
Sample        1917 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011011000101      2.000000
                                        Verilog   awgn_out_1  is     0001011011000100      2.000000
Sample        1918 awgn_out_1 is matched  ;    
Sample        1919 awgn_out_1 is matched  ;    
Sample        1920 awgn_out_1 is matched  ;    
Sample        1921 awgn_out_1 is matched  ;    
Sample        1922 awgn_out_1 is matched  ;    
Sample        1923 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001001010100      -1.708984
                                        Verilog   awgn_out_1  is     1111001001010101      -1.708496
Sample        1924 awgn_out_1 is matched  ;    
Sample        1925 awgn_out_1 is matched  ;    
Sample        1926 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101111111101      -4.501465
                                        Verilog   awgn_out_1  is     1101101111111110      -4.500977
Sample        1927 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111110100010      -0.045898
                                        Verilog   awgn_out_1  is     1111111110100011      -0.045410
Sample        1928 awgn_out_1 is matched  ;    
Sample        1929 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100010010000      -4.929688
                                        Verilog   awgn_out_1  is     1101100010010001      -4.929199
Sample        1930 awgn_out_1 is matched  ;    
Sample        1931 awgn_out_1 is matched  ;    
Sample        1932 awgn_out_1 is matched  ;    
Sample        1933 awgn_out_1 is matched  ;    
Sample        1934 awgn_out_1 is matched  ;    
Sample        1935 awgn_out_1 is matched  ;    
Sample        1936 awgn_out_1 is matched  ;    
Sample        1937 awgn_out_1 is matched  ;    
Sample        1938 awgn_out_1 is matched  ;    
Sample        1939 awgn_out_1 is matched  ;    
Sample        1940 awgn_out_1 is matched  ;    
Sample        1941 awgn_out_1 is matched  ;    
Sample        1942 awgn_out_1 is matched  ;    
Sample        1943 awgn_out_1 is matched  ;    
Sample        1944 awgn_out_1 is matched  ;    
Sample        1945 awgn_out_1 is matched  ;    
Sample        1946 awgn_out_1 is matched  ;    
Sample        1947 awgn_out_1 is matched  ;    
Sample        1948 awgn_out_1 is matched  ;    
Sample        1949 awgn_out_1 is matched  ;    
Sample        1950 awgn_out_1 is matched  ;    
Sample        1951 awgn_out_1 is matched  ;    
Sample        1952 awgn_out_1 is matched  ;    
Sample        1953 awgn_out_1 is matched  ;    
Sample        1954 awgn_out_1 is matched  ;    
Sample        1955 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101100000011      -6.623535
                                        Verilog   awgn_out_1  is     1100101100000010      -6.624023
Sample        1956 awgn_out_1 is matched  ;    
Sample        1957 awgn_out_1 is matched  ;    
Sample        1958 awgn_out_1 is matched  ;    
Sample        1959 awgn_out_1 is matched  ;    
Sample        1960 awgn_out_1 is matched  ;    
Sample        1961 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001010111110      6.000000
                                        Verilog   awgn_out_1  is     0011001010111111      6.000000
Sample        1962 awgn_out_1 is matched  ;    
Sample        1963 awgn_out_1 is matched  ;    
Sample        1964 awgn_out_1 is matched  ;    
Sample        1965 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110111000110      -4.278320
                                        Verilog   awgn_out_1  is     1101110111000101      -4.278809
Sample        1966 awgn_out_1 is matched  ;    
Sample        1967 awgn_out_1 is matched  ;    
Sample        1968 awgn_out_1 is matched  ;    
Sample        1969 awgn_out_1 is matched  ;    
Sample        1970 awgn_out_1 is matched  ;    
Sample        1971 awgn_out_1 is matched  ;    
Sample        1972 awgn_out_1 is matched  ;    
Sample        1973 awgn_out_1 is matched  ;    
Sample        1974 awgn_out_1 is matched  ;    
Sample        1975 awgn_out_1 is matched  ;    
Sample        1976 awgn_out_1 is matched  ;    
Sample        1977 awgn_out_1 is matched  ;    
Sample        1978 awgn_out_1 is matched  ;    
Sample        1979 awgn_out_1 is matched  ;    
Sample        1980 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011000110010      -3.225586
                                        Verilog   awgn_out_1  is     1110011000110011      -3.225098
Sample        1981 awgn_out_1 is matched  ;    
Sample        1982 awgn_out_1 is matched  ;    
Sample        1983 awgn_out_1 is matched  ;    
Sample        1984 awgn_out_1 is matched  ;    
Sample        1985 awgn_out_1 is matched  ;    
Sample        1986 awgn_out_1 is matched  ;    
Sample        1987 awgn_out_1 is matched  ;    
Sample        1988 awgn_out_1 is matched  ;    
Sample        1989 awgn_out_1 is matched  ;    
Sample        1990 awgn_out_1 is matched  ;    
Sample        1991 awgn_out_1 is matched  ;    
Sample        1992 awgn_out_1 is matched  ;    
Sample        1993 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100011001011      -4.900879
                                        Verilog   awgn_out_1  is     1101100011001100      -4.900391
Sample        1994 awgn_out_1 is matched  ;    
Sample        1995 awgn_out_1 is matched  ;    
Sample        1996 awgn_out_1 is matched  ;    
Sample        1997 awgn_out_1 is matched  ;    
Sample        1998 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010100101111      -5.352051
                                        Verilog   awgn_out_1  is     1101010100101110      -5.352539
Sample        1999 awgn_out_1 is matched  ;    
Sample        2000 awgn_out_1 is matched  ;    
Sample        2001 awgn_out_1 is matched  ;    
Sample        2002 awgn_out_1 is matched  ;    
Sample        2003 awgn_out_1 is matched  ;    
Sample        2004 awgn_out_1 is matched  ;    
Sample        2005 awgn_out_1 is matched  ;    
Sample        2006 awgn_out_1 is matched  ;    
Sample        2007 awgn_out_1 is matched  ;    
Sample        2008 awgn_out_1 is matched  ;    
Sample        2009 awgn_out_1 is matched  ;    
Sample        2010 awgn_out_1 is matched  ;    
Sample        2011 awgn_out_1 is matched  ;    
Sample        2012 awgn_out_1 is matched  ;    
Sample        2013 awgn_out_1 is matched  ;    
Sample        2014 awgn_out_1 is matched  ;    
Sample        2015 awgn_out_1 is matched  ;    
Sample        2016 awgn_out_1 is matched  ;    
Sample        2017 awgn_out_1 is matched  ;    
Sample        2018 awgn_out_1 is matched  ;    
Sample        2019 awgn_out_1 is matched  ;    
Sample        2020 awgn_out_1 is matched  ;    
Sample        2021 awgn_out_1 is matched  ;    
Sample        2022 awgn_out_1 is matched  ;    
Sample        2023 awgn_out_1 is matched  ;    
Sample        2024 awgn_out_1 is matched  ;    
Sample        2025 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100100111100010      -6.764648
                                        Verilog   awgn_out_1  is     1100100111100011      -6.764160
Sample        2026 awgn_out_1 is matched  ;    
Sample        2027 awgn_out_1 is matched  ;    
Sample        2028 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011101000000110      7.000000
                                        Verilog   awgn_out_1  is     0011101000000101      7.000000
Sample        2029 awgn_out_1 is matched  ;    
Sample        2030 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000011010011      6.000000
                                        Verilog   awgn_out_1  is     0011000011010100      6.000000
Sample        2031 awgn_out_1 is matched  ;    
Sample        2032 awgn_out_1 is matched  ;    
Sample        2033 awgn_out_1 is matched  ;    
Sample        2034 awgn_out_1 is matched  ;    
Sample        2035 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000110111100      4.000000
                                        Verilog   awgn_out_1  is     0010000110111011      4.000000
Sample        2036 awgn_out_1 is matched  ;    
Sample        2037 awgn_out_1 is matched  ;    
Sample        2038 awgn_out_1 is matched  ;    
Sample        2039 awgn_out_1 is matched  ;    
Sample        2040 awgn_out_1 is matched  ;    
Sample        2041 awgn_out_1 is matched  ;    
Sample        2042 awgn_out_1 is matched  ;    
Sample        2043 awgn_out_1 is matched  ;    
Sample        2044 awgn_out_1 is matched  ;    
Sample        2045 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000000001110      4.000000
                                        Verilog   awgn_out_1  is     0010000000001111      4.000000
Sample        2046 awgn_out_1 is matched  ;    
Sample        2047 awgn_out_1 is matched  ;    
Sample        2048 awgn_out_1 is matched  ;    
Sample        2049 awgn_out_1 is matched  ;    
Sample        2050 awgn_out_1 is matched  ;    
Sample        2051 awgn_out_1 is matched  ;    
Sample        2052 awgn_out_1 is matched  ;    
Sample        2053 awgn_out_1 is matched  ;    
Sample        2054 awgn_out_1 is matched  ;    
Sample        2055 awgn_out_1 is matched  ;    
Sample        2056 awgn_out_1 is matched  ;    
Sample        2057 awgn_out_1 is matched  ;    
Sample        2058 awgn_out_1 is matched  ;    
Sample        2059 awgn_out_1 is matched  ;    
Sample        2060 awgn_out_1 is matched  ;    
Sample        2061 awgn_out_1 is matched  ;    
Sample        2062 awgn_out_1 is matched  ;    
Sample        2063 awgn_out_1 is matched  ;    
Sample        2064 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111001011000      -0.207031
                                        Verilog   awgn_out_1  is     1111111001011001      -0.206543
Sample        2065 awgn_out_1 is matched  ;    
Sample        2066 awgn_out_1 is matched  ;    
Sample        2067 awgn_out_1 is matched  ;    
Sample        2068 awgn_out_1 is matched  ;    
Sample        2069 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111011010011      -6.146973
                                        Verilog   awgn_out_1  is     1100111011010010      -6.147461
Sample        2070 awgn_out_1 is matched  ;    
Sample        2071 awgn_out_1 is matched  ;    
Sample        2072 awgn_out_1 is matched  ;    
Sample        2073 awgn_out_1 is matched  ;    
Sample        2074 awgn_out_1 is matched  ;    
Sample        2075 awgn_out_1 is matched  ;    
Sample        2076 awgn_out_1 is matched  ;    
Sample        2077 awgn_out_1 is matched  ;    
Sample        2078 awgn_out_1 is matched  ;    
Sample        2079 awgn_out_1 is matched  ;    
Sample        2080 awgn_out_1 is matched  ;    
Sample        2081 awgn_out_1 is matched  ;    
Sample        2082 awgn_out_1 is matched  ;    
Sample        2083 awgn_out_1 is matched  ;    
Sample        2084 awgn_out_1 is matched  ;    
Sample        2085 awgn_out_1 is matched  ;    
Sample        2086 awgn_out_1 is matched  ;    
Sample        2087 awgn_out_1 is matched  ;    
Sample        2088 awgn_out_1 is matched  ;    
Sample        2089 awgn_out_1 is matched  ;    
Sample        2090 awgn_out_1 is matched  ;    
Sample        2091 awgn_out_1 is matched  ;    
Sample        2092 awgn_out_1 is matched  ;    
Sample        2093 awgn_out_1 is matched  ;    
Sample        2094 awgn_out_1 is matched  ;    
Sample        2095 awgn_out_1 is matched  ;    
Sample        2096 awgn_out_1 is matched  ;    
Sample        2097 awgn_out_1 is matched  ;    
Sample        2098 awgn_out_1 is matched  ;    
Sample        2099 awgn_out_1 is matched  ;    
Sample        2100 awgn_out_1 is matched  ;    
Sample        2101 awgn_out_1 is matched  ;    
Sample        2102 awgn_out_1 is matched  ;    
Sample        2103 awgn_out_1 is matched  ;    
Sample        2104 awgn_out_1 is matched  ;    
Sample        2105 awgn_out_1 is matched  ;    
Sample        2106 awgn_out_1 is matched  ;    
Sample        2107 awgn_out_1 is matched  ;    
Sample        2108 awgn_out_1 is matched  ;    
Sample        2109 awgn_out_1 is matched  ;    
Sample        2110 awgn_out_1 is matched  ;    
Sample        2111 awgn_out_1 is matched  ;    
Sample        2112 awgn_out_1 is matched  ;    
Sample        2113 awgn_out_1 is matched  ;    
Sample        2114 awgn_out_1 is matched  ;    
Sample        2115 awgn_out_1 is matched  ;    
Sample        2116 awgn_out_1 is matched  ;    
Sample        2117 awgn_out_1 is matched  ;    
Sample        2118 awgn_out_1 is matched  ;    
Sample        2119 awgn_out_1 is matched  ;    
Sample        2120 awgn_out_1 is matched  ;    
Sample        2121 awgn_out_1 is matched  ;    
Sample        2122 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110110010001      -2.304199
                                        Verilog   awgn_out_1  is     1110110110010000      -2.304688
Sample        2123 awgn_out_1 is matched  ;    
Sample        2124 awgn_out_1 is matched  ;    
Sample        2125 awgn_out_1 is matched  ;    
Sample        2126 awgn_out_1 is matched  ;    
Sample        2127 awgn_out_1 is matched  ;    
Sample        2128 awgn_out_1 is matched  ;    
Sample        2129 awgn_out_1 is matched  ;    
Sample        2130 awgn_out_1 is matched  ;    
Sample        2131 awgn_out_1 is matched  ;    
Sample        2132 awgn_out_1 is matched  ;    
Sample        2133 awgn_out_1 is matched  ;    
Sample        2134 awgn_out_1 is matched  ;    
Sample        2135 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011111011111      -5.016113
                                        Verilog   awgn_out_1  is     1101011111100000      -5.015625
Sample        2136 awgn_out_1 is matched  ;    
Sample        2137 awgn_out_1 is matched  ;    
Sample        2138 awgn_out_1 is matched  ;    
Sample        2139 awgn_out_1 is matched  ;    
Sample        2140 awgn_out_1 is matched  ;    
Sample        2141 awgn_out_1 is matched  ;    
Sample        2142 awgn_out_1 is matched  ;    
Sample        2143 awgn_out_1 is matched  ;    
Sample        2144 awgn_out_1 is matched  ;    
Sample        2145 awgn_out_1 is matched  ;    
Sample        2146 awgn_out_1 is matched  ;    
Sample        2147 awgn_out_1 is matched  ;    
Sample        2148 awgn_out_1 is matched  ;    
Sample        2149 awgn_out_1 is matched  ;    
Sample        2150 awgn_out_1 is matched  ;    
Sample        2151 awgn_out_1 is matched  ;    
Sample        2152 awgn_out_1 is matched  ;    
Sample        2153 awgn_out_1 is matched  ;    
Sample        2154 awgn_out_1 is matched  ;    
Sample        2155 awgn_out_1 is matched  ;    
Sample        2156 awgn_out_1 is matched  ;    
Sample        2157 awgn_out_1 is matched  ;    
Sample        2158 awgn_out_1 is matched  ;    
Sample        2159 awgn_out_1 is matched  ;    
Sample        2160 awgn_out_1 is matched  ;    
Sample        2161 awgn_out_1 is matched  ;    
Sample        2162 awgn_out_1 is matched  ;    
Sample        2163 awgn_out_1 is matched  ;    
Sample        2164 awgn_out_1 is matched  ;    
Sample        2165 awgn_out_1 is matched  ;    
Sample        2166 awgn_out_1 is matched  ;    
Sample        2167 awgn_out_1 is matched  ;    
Sample        2168 awgn_out_1 is matched  ;    
Sample        2169 awgn_out_1 is matched  ;    
Sample        2170 awgn_out_1 is matched  ;    
Sample        2171 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011110111100      0.000000
                                        Verilog   awgn_out_1  is     0000011110111101      0.000000
Sample        2172 awgn_out_1 is matched  ;    
Sample        2173 awgn_out_1 is matched  ;    
Sample        2174 awgn_out_1 is matched  ;    
Sample        2175 awgn_out_1 is matched  ;    
Sample        2176 awgn_out_1 is matched  ;    
Sample        2177 awgn_out_1 is matched  ;    
Sample        2178 awgn_out_1 is matched  ;    
Sample        2179 awgn_out_1 is matched  ;    
Sample        2180 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000000000000      -2.000000
                                        Verilog   awgn_out_1  is     1110111111111111      -2.000488
Sample        2181 awgn_out_1 is matched  ;    
Sample        2182 awgn_out_1 is matched  ;    
Sample        2183 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100110110000      -4.789063
                                        Verilog   awgn_out_1  is     1101100110101111      -4.789551
Sample        2184 awgn_out_1 is matched  ;    
Sample        2185 awgn_out_1 is matched  ;    
Sample        2186 awgn_out_1 is matched  ;    
Sample        2187 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110101001110      -0.336914
                                        Verilog   awgn_out_1  is     1111110101001111      -0.336426
Sample        2188 awgn_out_1 is matched  ;    
Sample        2189 awgn_out_1 is matched  ;    
Sample        2190 awgn_out_1 is matched  ;    
Sample        2191 awgn_out_1 is matched  ;    
Sample        2192 awgn_out_1 is matched  ;    
Sample        2193 awgn_out_1 is matched  ;    
Sample        2194 awgn_out_1 is matched  ;    
Sample        2195 awgn_out_1 is matched  ;    
Sample        2196 awgn_out_1 is matched  ;    
Sample        2197 awgn_out_1 is matched  ;    
Sample        2198 awgn_out_1 is matched  ;    
Sample        2199 awgn_out_1 is matched  ;    
Sample        2200 awgn_out_1 is matched  ;    
Sample        2201 awgn_out_1 is matched  ;    
Sample        2202 awgn_out_1 is matched  ;    
Sample        2203 awgn_out_1 is matched  ;    
Sample        2204 awgn_out_1 is matched  ;    
Sample        2205 awgn_out_1 is matched  ;    
Sample        2206 awgn_out_1 is matched  ;    
Sample        2207 awgn_out_1 is matched  ;    
Sample        2208 awgn_out_1 is matched  ;    
Sample        2209 awgn_out_1 is matched  ;    
Sample        2210 awgn_out_1 is matched  ;    
Sample        2211 awgn_out_1 is matched  ;    
Sample        2212 awgn_out_1 is matched  ;    
Sample        2213 awgn_out_1 is matched  ;    
Sample        2214 awgn_out_1 is matched  ;    
Sample        2215 awgn_out_1 is matched  ;    
Sample        2216 awgn_out_1 is matched  ;    
Sample        2217 awgn_out_1 is matched  ;    
Sample        2218 awgn_out_1 is matched  ;    
Sample        2219 awgn_out_1 is matched  ;    
Sample        2220 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010111101010      -1.260742
                                        Verilog   awgn_out_1  is     1111010111101011      -1.260254
Sample        2221 awgn_out_1 is matched  ;    
Sample        2222 awgn_out_1 is matched  ;    
Sample        2223 awgn_out_1 is matched  ;    
Sample        2224 awgn_out_1 is matched  ;    
Sample        2225 awgn_out_1 is matched  ;    
Sample        2226 awgn_out_1 is matched  ;    
Sample        2227 awgn_out_1 is matched  ;    
Sample        2228 awgn_out_1 is matched  ;    
Sample        2229 awgn_out_1 is matched  ;    
Sample        2230 awgn_out_1 is matched  ;    
Sample        2231 awgn_out_1 is matched  ;    
Sample        2232 awgn_out_1 is matched  ;    
Sample        2233 awgn_out_1 is matched  ;    
Sample        2234 awgn_out_1 is matched  ;    
Sample        2235 awgn_out_1 is matched  ;    
Sample        2236 awgn_out_1 is matched  ;    
Sample        2237 awgn_out_1 is matched  ;    
Sample        2238 awgn_out_1 is matched  ;    
Sample        2239 awgn_out_1 is matched  ;    
Sample        2240 awgn_out_1 is matched  ;    
Sample        2241 awgn_out_1 is matched  ;    
Sample        2242 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100001100100101      8.000000
                                        Verilog   awgn_out_1  is     0100001100100110      8.000000
Sample        2243 awgn_out_1 is matched  ;    
Sample        2244 awgn_out_1 is matched  ;    
Sample        2245 awgn_out_1 is matched  ;    
Sample        2246 awgn_out_1 is matched  ;    
Sample        2247 awgn_out_1 is matched  ;    
Sample        2248 awgn_out_1 is matched  ;    
Sample        2249 awgn_out_1 is matched  ;    
Sample        2250 awgn_out_1 is matched  ;    
Sample        2251 awgn_out_1 is matched  ;    
Sample        2252 awgn_out_1 is matched  ;    
Sample        2253 awgn_out_1 is matched  ;    
Sample        2254 awgn_out_1 is matched  ;    
Sample        2255 awgn_out_1 is matched  ;    
Sample        2256 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000000110110      4.000000
                                        Verilog   awgn_out_1  is     0010000000110111      4.000000
Sample        2257 awgn_out_1 is matched  ;    
Sample        2258 awgn_out_1 is matched  ;    
Sample        2259 awgn_out_1 is matched  ;    
Sample        2260 awgn_out_1 is matched  ;    
Sample        2261 awgn_out_1 is matched  ;    
Sample        2262 awgn_out_1 is matched  ;    
Sample        2263 awgn_out_1 is matched  ;    
Sample        2264 awgn_out_1 is matched  ;    
Sample        2265 awgn_out_1 is matched  ;    
Sample        2266 awgn_out_1 is matched  ;    
Sample        2267 awgn_out_1 is matched  ;    
Sample        2268 awgn_out_1 is matched  ;    
Sample        2269 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010100011100010      5.000000
                                        Verilog   awgn_out_1  is     0010100011100001      5.000000
Sample        2270 awgn_out_1 is matched  ;    
Sample        2271 awgn_out_1 is matched  ;    
Sample        2272 awgn_out_1 is matched  ;    
Sample        2273 awgn_out_1 is matched  ;    
Sample        2274 awgn_out_1 is matched  ;    
Sample        2275 awgn_out_1 is matched  ;    
Sample        2276 awgn_out_1 is matched  ;    
Sample        2277 awgn_out_1 is matched  ;    
Sample        2278 awgn_out_1 is matched  ;    
Sample        2279 awgn_out_1 is matched  ;    
Sample        2280 awgn_out_1 is matched  ;    
Sample        2281 awgn_out_1 is matched  ;    
Sample        2282 awgn_out_1 is matched  ;    
Sample        2283 awgn_out_1 is matched  ;    
Sample        2284 awgn_out_1 is matched  ;    
Sample        2285 awgn_out_1 is matched  ;    
Sample        2286 awgn_out_1 is matched  ;    
Sample        2287 awgn_out_1 is matched  ;    
Sample        2288 awgn_out_1 is matched  ;    
Sample        2289 awgn_out_1 is matched  ;    
Sample        2290 awgn_out_1 is matched  ;    
Sample        2291 awgn_out_1 is matched  ;    
Sample        2292 awgn_out_1 is matched  ;    
Sample        2293 awgn_out_1 is matched  ;    
Sample        2294 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110100100000      -2.359375
                                        Verilog   awgn_out_1  is     1110110100011111      -2.359863
Sample        2295 awgn_out_1 is matched  ;    
Sample        2296 awgn_out_1 is matched  ;    
Sample        2297 awgn_out_1 is matched  ;    
Sample        2298 awgn_out_1 is matched  ;    
Sample        2299 awgn_out_1 is matched  ;    
Sample        2300 awgn_out_1 is matched  ;    
Sample        2301 awgn_out_1 is matched  ;    
Sample        2302 awgn_out_1 is matched  ;    
Sample        2303 awgn_out_1 is matched  ;    
Sample        2304 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100011000001      3.000000
                                        Verilog   awgn_out_1  is     0001100011000010      3.000000
Sample        2305 awgn_out_1 is matched  ;    
Sample        2306 awgn_out_1 is matched  ;    
Sample        2307 awgn_out_1 is matched  ;    
Sample        2308 awgn_out_1 is matched  ;    
Sample        2309 awgn_out_1 is matched  ;    
Sample        2310 awgn_out_1 is matched  ;    
Sample        2311 awgn_out_1 is matched  ;    
Sample        2312 awgn_out_1 is matched  ;    
Sample        2313 awgn_out_1 is matched  ;    
Sample        2314 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101101011010      -2.581055
                                        Verilog   awgn_out_1  is     1110101101011001      -2.581543
Sample        2315 awgn_out_1 is matched  ;    
Sample        2316 awgn_out_1 is matched  ;    
Sample        2317 awgn_out_1 is matched  ;    
Sample        2318 awgn_out_1 is matched  ;    
Sample        2319 awgn_out_1 is matched  ;    
Sample        2320 awgn_out_1 is matched  ;    
Sample        2321 awgn_out_1 is matched  ;    
Sample        2322 awgn_out_1 is matched  ;    
Sample        2323 awgn_out_1 is matched  ;    
Sample        2324 awgn_out_1 is matched  ;    
Sample        2325 awgn_out_1 is matched  ;    
Sample        2326 awgn_out_1 is matched  ;    
Sample        2327 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010001100011      -3.451660
                                        Verilog   awgn_out_1  is     1110010001100010      -3.452148
Sample        2328 awgn_out_1 is matched  ;    
Sample        2329 awgn_out_1 is matched  ;    
Sample        2330 awgn_out_1 is matched  ;    
Sample        2331 awgn_out_1 is matched  ;    
Sample        2332 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100101100111      3.000000
                                        Verilog   awgn_out_1  is     0001100101100110      3.000000
Sample        2333 awgn_out_1 is matched  ;    
Sample        2334 awgn_out_1 is matched  ;    
Sample        2335 awgn_out_1 is matched  ;    
Sample        2336 awgn_out_1 is matched  ;    
Sample        2337 awgn_out_1 is matched  ;    
Sample        2338 awgn_out_1 is matched  ;    
Sample        2339 awgn_out_1 is matched  ;    
Sample        2340 awgn_out_1 is matched  ;    
Sample        2341 awgn_out_1 is matched  ;    
Sample        2342 awgn_out_1 is matched  ;    
Sample        2343 awgn_out_1 is matched  ;    
Sample        2344 awgn_out_1 is matched  ;    
Sample        2345 awgn_out_1 is matched  ;    
Sample        2346 awgn_out_1 is matched  ;    
Sample        2347 awgn_out_1 is matched  ;    
Sample        2348 awgn_out_1 is matched  ;    
Sample        2349 awgn_out_1 is matched  ;    
Sample        2350 awgn_out_1 is matched  ;    
Sample        2351 awgn_out_1 is matched  ;    
Sample        2352 awgn_out_1 is matched  ;    
Sample        2353 awgn_out_1 is matched  ;    
Sample        2354 awgn_out_1 is matched  ;    
Sample        2355 awgn_out_1 is matched  ;    
Sample        2356 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000100101110      6.000000
                                        Verilog   awgn_out_1  is     0011000100101101      6.000000
Sample        2357 awgn_out_1 is matched  ;    
Sample        2358 awgn_out_1 is matched  ;    
Sample        2359 awgn_out_1 is matched  ;    
Sample        2360 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010110000101      -5.310059
                                        Verilog   awgn_out_1  is     1101010110000110      -5.309570
Sample        2361 awgn_out_1 is matched  ;    
Sample        2362 awgn_out_1 is matched  ;    
Sample        2363 awgn_out_1 is matched  ;    
Sample        2364 awgn_out_1 is matched  ;    
Sample        2365 awgn_out_1 is matched  ;    
Sample        2366 awgn_out_1 is matched  ;    
Sample        2367 awgn_out_1 is matched  ;    
Sample        2368 awgn_out_1 is matched  ;    
Sample        2369 awgn_out_1 is matched  ;    
Sample        2370 awgn_out_1 is matched  ;    
Sample        2371 awgn_out_1 is matched  ;    
Sample        2372 awgn_out_1 is matched  ;    
Sample        2373 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010010100111      2.000000
                                        Verilog   awgn_out_1  is     0001010010100110      2.000000
Sample        2374 awgn_out_1 is matched  ;    
Sample        2375 awgn_out_1 is matched  ;    
Sample        2376 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100001011111      -0.953613
                                        Verilog   awgn_out_1  is     1111100001100000      -0.953125
Sample        2377 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110001110111      -4.441895
                                        Verilog   awgn_out_1  is     1101110001111000      -4.441406
Sample        2378 awgn_out_1 is matched  ;    
Sample        2379 awgn_out_1 is matched  ;    
Sample        2380 awgn_out_1 is matched  ;    
Sample        2381 awgn_out_1 is matched  ;    
Sample        2382 awgn_out_1 is matched  ;    
Sample        2383 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000001110110      6.000000
                                        Verilog   awgn_out_1  is     0011000001110111      6.000000
Sample        2384 awgn_out_1 is matched  ;    
Sample        2385 awgn_out_1 is matched  ;    
Sample        2386 awgn_out_1 is matched  ;    
Sample        2387 awgn_out_1 is matched  ;    
Sample        2388 awgn_out_1 is matched  ;    
Sample        2389 awgn_out_1 is matched  ;    
Sample        2390 awgn_out_1 is matched  ;    
Sample        2391 awgn_out_1 is matched  ;    
Sample        2392 awgn_out_1 is matched  ;    
Sample        2393 awgn_out_1 is matched  ;    
Sample        2394 awgn_out_1 is matched  ;    
Sample        2395 awgn_out_1 is matched  ;    
Sample        2396 awgn_out_1 is matched  ;    
Sample        2397 awgn_out_1 is matched  ;    
Sample        2398 awgn_out_1 is matched  ;    
Sample        2399 awgn_out_1 is matched  ;    
Sample        2400 awgn_out_1 is matched  ;    
Sample        2401 awgn_out_1 is matched  ;    
Sample        2402 awgn_out_1 is matched  ;    
Sample        2403 awgn_out_1 is matched  ;    
Sample        2404 awgn_out_1 is matched  ;    
Sample        2405 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000010000000      2.000000
                                        Verilog   awgn_out_1  is     0001000010000001      2.000000
Sample        2406 awgn_out_1 is matched  ;    
Sample        2407 awgn_out_1 is matched  ;    
Sample        2408 awgn_out_1 is matched  ;    
Sample        2409 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011011011100      -5.142578
                                        Verilog   awgn_out_1  is     1101011011011101      -5.142090
Sample        2410 awgn_out_1 is matched  ;    
Sample        2411 awgn_out_1 is matched  ;    
Sample        2412 awgn_out_1 is matched  ;    
Sample        2413 awgn_out_1 is matched  ;    
Sample        2414 awgn_out_1 is matched  ;    
Sample        2415 awgn_out_1 is matched  ;    
Sample        2416 awgn_out_1 is matched  ;    
Sample        2417 awgn_out_1 is matched  ;    
Sample        2418 awgn_out_1 is matched  ;    
Sample        2419 awgn_out_1 is matched  ;    
Sample        2420 awgn_out_1 is matched  ;    
Sample        2421 awgn_out_1 is matched  ;    
Sample        2422 awgn_out_1 is matched  ;    
Sample        2423 awgn_out_1 is matched  ;    
Sample        2424 awgn_out_1 is matched  ;    
Sample        2425 awgn_out_1 is matched  ;    
Sample        2426 awgn_out_1 is matched  ;    
Sample        2427 awgn_out_1 is matched  ;    
Sample        2428 awgn_out_1 is matched  ;    
Sample        2429 awgn_out_1 is matched  ;    
Sample        2430 awgn_out_1 is matched  ;    
Sample        2431 awgn_out_1 is matched  ;    
Sample        2432 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100111010011      -0.771973
                                        Verilog   awgn_out_1  is     1111100111010100      -0.771484
Sample        2433 awgn_out_1 is matched  ;    
Sample        2434 awgn_out_1 is matched  ;    
Sample        2435 awgn_out_1 is matched  ;    
Sample        2436 awgn_out_1 is matched  ;    
Sample        2437 awgn_out_1 is matched  ;    
Sample        2438 awgn_out_1 is matched  ;    
Sample        2439 awgn_out_1 is matched  ;    
Sample        2440 awgn_out_1 is matched  ;    
Sample        2441 awgn_out_1 is matched  ;    
Sample        2442 awgn_out_1 is matched  ;    
Sample        2443 awgn_out_1 is matched  ;    
Sample        2444 awgn_out_1 is matched  ;    
Sample        2445 awgn_out_1 is matched  ;    
Sample        2446 awgn_out_1 is matched  ;    
Sample        2447 awgn_out_1 is matched  ;    
Sample        2448 awgn_out_1 is matched  ;    
Sample        2449 awgn_out_1 is matched  ;    
Sample        2450 awgn_out_1 is matched  ;    
Sample        2451 awgn_out_1 is matched  ;    
Sample        2452 awgn_out_1 is matched  ;    
Sample        2453 awgn_out_1 is matched  ;    
Sample        2454 awgn_out_1 is matched  ;    
Sample        2455 awgn_out_1 is matched  ;    
Sample        2456 awgn_out_1 is matched  ;    
Sample        2457 awgn_out_1 is matched  ;    
Sample        2458 awgn_out_1 is matched  ;    
Sample        2459 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001101101011      -3.572754
                                        Verilog   awgn_out_1  is     1110001101101010      -3.573242
Sample        2460 awgn_out_1 is matched  ;    
Sample        2461 awgn_out_1 is matched  ;    
Sample        2462 awgn_out_1 is matched  ;    
Sample        2463 awgn_out_1 is matched  ;    
Sample        2464 awgn_out_1 is matched  ;    
Sample        2465 awgn_out_1 is matched  ;    
Sample        2466 awgn_out_1 is matched  ;    
Sample        2467 awgn_out_1 is matched  ;    
Sample        2468 awgn_out_1 is matched  ;    
Sample        2469 awgn_out_1 is matched  ;    
Sample        2470 awgn_out_1 is matched  ;    
Sample        2471 awgn_out_1 is matched  ;    
Sample        2472 awgn_out_1 is matched  ;    
Sample        2473 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000001110101      0.000000
                                        Verilog   awgn_out_1  is     0000000001110100      0.000000
Sample        2474 awgn_out_1 is matched  ;    
Sample        2475 awgn_out_1 is matched  ;    
Sample        2476 awgn_out_1 is matched  ;    
Sample        2477 awgn_out_1 is matched  ;    
Sample        2478 awgn_out_1 is matched  ;    
Sample        2479 awgn_out_1 is matched  ;    
Sample        2480 awgn_out_1 is matched  ;    
Sample        2481 awgn_out_1 is matched  ;    
Sample        2482 awgn_out_1 is matched  ;    
Sample        2483 awgn_out_1 is matched  ;    
Sample        2484 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110111000110      3.000000
                                        Verilog   awgn_out_1  is     0001110111000111      3.000000
Sample        2485 awgn_out_1 is matched  ;    
Sample        2486 awgn_out_1 is matched  ;    
Sample        2487 awgn_out_1 is matched  ;    
Sample        2488 awgn_out_1 is matched  ;    
Sample        2489 awgn_out_1 is matched  ;    
Sample        2490 awgn_out_1 is matched  ;    
Sample        2491 awgn_out_1 is matched  ;    
Sample        2492 awgn_out_1 is matched  ;    
Sample        2493 awgn_out_1 is matched  ;    
Sample        2494 awgn_out_1 is matched  ;    
Sample        2495 awgn_out_1 is matched  ;    
Sample        2496 awgn_out_1 is matched  ;    
Sample        2497 awgn_out_1 is matched  ;    
Sample        2498 awgn_out_1 is matched  ;    
Sample        2499 awgn_out_1 is matched  ;    
Sample        2500 awgn_out_1 is matched  ;    
Sample        2501 awgn_out_1 is matched  ;    
Sample        2502 awgn_out_1 is matched  ;    
Sample        2503 awgn_out_1 is matched  ;    
Sample        2504 awgn_out_1 is matched  ;    
Sample        2505 awgn_out_1 is matched  ;    
Sample        2506 awgn_out_1 is matched  ;    
Sample        2507 awgn_out_1 is matched  ;    
Sample        2508 awgn_out_1 is matched  ;    
Sample        2509 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011111001000      -5.027344
                                        Verilog   awgn_out_1  is     1101011111000111      -5.027832
Sample        2510 awgn_out_1 is matched  ;    
Sample        2511 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100110101101      3.000000
                                        Verilog   awgn_out_1  is     0001100110101100      3.000000
Sample        2512 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101000110111      3.000000
                                        Verilog   awgn_out_1  is     0001101000111000      3.000000
Sample        2513 awgn_out_1 is matched  ;    
Sample        2514 awgn_out_1 is matched  ;    
Sample        2515 awgn_out_1 is matched  ;    
Sample        2516 awgn_out_1 is matched  ;    
Sample        2517 awgn_out_1 is matched  ;    
Sample        2518 awgn_out_1 is matched  ;    
Sample        2519 awgn_out_1 is matched  ;    
Sample        2520 awgn_out_1 is matched  ;    
Sample        2521 awgn_out_1 is matched  ;    
Sample        2522 awgn_out_1 is matched  ;    
Sample        2523 awgn_out_1 is matched  ;    
Sample        2524 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100000011000111      8.000000
                                        Verilog   awgn_out_1  is     0011101101100101      7.000000
Sample        2525 awgn_out_1 is matched  ;    
Sample        2526 awgn_out_1 is matched  ;    
Sample        2527 awgn_out_1 is matched  ;    
Sample        2528 awgn_out_1 is matched  ;    
Sample        2529 awgn_out_1 is matched  ;    
Sample        2530 awgn_out_1 is matched  ;    
Sample        2531 awgn_out_1 is matched  ;    
Sample        2532 awgn_out_1 is matched  ;    
Sample        2533 awgn_out_1 is matched  ;    
Sample        2534 awgn_out_1 is matched  ;    
Sample        2535 awgn_out_1 is matched  ;    
Sample        2536 awgn_out_1 is matched  ;    
Sample        2537 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100100000000      -2.875000
                                        Verilog   awgn_out_1  is     1110100011111111      -2.875488
Sample        2538 awgn_out_1 is matched  ;    
Sample        2539 awgn_out_1 is matched  ;    
Sample        2540 awgn_out_1 is matched  ;    
Sample        2541 awgn_out_1 is matched  ;    
Sample        2542 awgn_out_1 is matched  ;    
Sample        2543 awgn_out_1 is matched  ;    
Sample        2544 awgn_out_1 is matched  ;    
Sample        2545 awgn_out_1 is matched  ;    
Sample        2546 awgn_out_1 is matched  ;    
Sample        2547 awgn_out_1 is matched  ;    
Sample        2548 awgn_out_1 is matched  ;    
Sample        2549 awgn_out_1 is matched  ;    
Sample        2550 awgn_out_1 is matched  ;    
Sample        2551 awgn_out_1 is matched  ;    
Sample        2552 awgn_out_1 is matched  ;    
Sample        2553 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000010001100      4.000000
                                        Verilog   awgn_out_1  is     0010000010001101      4.000000
Sample        2554 awgn_out_1 is matched  ;    
Sample        2555 awgn_out_1 is matched  ;    
Sample        2556 awgn_out_1 is matched  ;    
Sample        2557 awgn_out_1 is matched  ;    
Sample        2558 awgn_out_1 is matched  ;    
Sample        2559 awgn_out_1 is matched  ;    
Sample        2560 awgn_out_1 is matched  ;    
Sample        2561 awgn_out_1 is matched  ;    
Sample        2562 awgn_out_1 is matched  ;    
Sample        2563 awgn_out_1 is matched  ;    
Sample        2564 awgn_out_1 is matched  ;    
Sample        2565 awgn_out_1 is matched  ;    
Sample        2566 awgn_out_1 is matched  ;    
Sample        2567 awgn_out_1 is matched  ;    
Sample        2568 awgn_out_1 is matched  ;    
Sample        2569 awgn_out_1 is matched  ;    
Sample        2570 awgn_out_1 is matched  ;    
Sample        2571 awgn_out_1 is matched  ;    
Sample        2572 awgn_out_1 is matched  ;    
Sample        2573 awgn_out_1 is matched  ;    
Sample        2574 awgn_out_1 is matched  ;    
Sample        2575 awgn_out_1 is matched  ;    
Sample        2576 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011010000001      2.000000
                                        Verilog   awgn_out_1  is     0001011010000010      2.000000
Sample        2577 awgn_out_1 is matched  ;    
Sample        2578 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0110111111100111      13.000000
                                        Verilog   awgn_out_1  is     0110111111101000      13.000000
Sample        2579 awgn_out_1 is matched  ;    
Sample        2580 awgn_out_1 is matched  ;    
Sample        2581 awgn_out_1 is matched  ;    
Sample        2582 awgn_out_1 is matched  ;    
Sample        2583 awgn_out_1 is matched  ;    
Sample        2584 awgn_out_1 is matched  ;    
Sample        2585 awgn_out_1 is matched  ;    
Sample        2586 awgn_out_1 is matched  ;    
Sample        2587 awgn_out_1 is matched  ;    
Sample        2588 awgn_out_1 is matched  ;    
Sample        2589 awgn_out_1 is matched  ;    
Sample        2590 awgn_out_1 is matched  ;    
Sample        2591 awgn_out_1 is matched  ;    
Sample        2592 awgn_out_1 is matched  ;    
Sample        2593 awgn_out_1 is matched  ;    
Sample        2594 awgn_out_1 is matched  ;    
Sample        2595 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010100010100000      5.000000
                                        Verilog   awgn_out_1  is     0010100010011111      5.000000
Sample        2596 awgn_out_1 is matched  ;    
Sample        2597 awgn_out_1 is matched  ;    
Sample        2598 awgn_out_1 is matched  ;    
Sample        2599 awgn_out_1 is matched  ;    
Sample        2600 awgn_out_1 is matched  ;    
Sample        2601 awgn_out_1 is matched  ;    
Sample        2602 awgn_out_1 is matched  ;    
Sample        2603 awgn_out_1 is matched  ;    
Sample        2604 awgn_out_1 is matched  ;    
Sample        2605 awgn_out_1 is matched  ;    
Sample        2606 awgn_out_1 is matched  ;    
Sample        2607 awgn_out_1 is matched  ;    
Sample        2608 awgn_out_1 is matched  ;    
Sample        2609 awgn_out_1 is matched  ;    
Sample        2610 awgn_out_1 is matched  ;    
Sample        2611 awgn_out_1 is matched  ;    
Sample        2612 awgn_out_1 is matched  ;    
Sample        2613 awgn_out_1 is matched  ;    
Sample        2614 awgn_out_1 is matched  ;    
Sample        2615 awgn_out_1 is matched  ;    
Sample        2616 awgn_out_1 is matched  ;    
Sample        2617 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001000011111      6.000000
                                        Verilog   awgn_out_1  is     0011001000011110      6.000000
Sample        2618 awgn_out_1 is matched  ;    
Sample        2619 awgn_out_1 is matched  ;    
Sample        2620 awgn_out_1 is matched  ;    
Sample        2621 awgn_out_1 is matched  ;    
Sample        2622 awgn_out_1 is matched  ;    
Sample        2623 awgn_out_1 is matched  ;    
Sample        2624 awgn_out_1 is matched  ;    
Sample        2625 awgn_out_1 is matched  ;    
Sample        2626 awgn_out_1 is matched  ;    
Sample        2627 awgn_out_1 is matched  ;    
Sample        2628 awgn_out_1 is matched  ;    
Sample        2629 awgn_out_1 is matched  ;    
Sample        2630 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110110100011      -2.295410
                                        Verilog   awgn_out_1  is     1110110110100100      -2.294922
Sample        2631 awgn_out_1 is matched  ;    
Sample        2632 awgn_out_1 is matched  ;    
Sample        2633 awgn_out_1 is matched  ;    
Sample        2634 awgn_out_1 is matched  ;    
Sample        2635 awgn_out_1 is matched  ;    
Sample        2636 awgn_out_1 is matched  ;    
Sample        2637 awgn_out_1 is matched  ;    
Sample        2638 awgn_out_1 is matched  ;    
Sample        2639 awgn_out_1 is matched  ;    
Sample        2640 awgn_out_1 is matched  ;    
Sample        2641 awgn_out_1 is matched  ;    
Sample        2642 awgn_out_1 is matched  ;    
Sample        2643 awgn_out_1 is matched  ;    
Sample        2644 awgn_out_1 is matched  ;    
Sample        2645 awgn_out_1 is matched  ;    
Sample        2646 awgn_out_1 is matched  ;    
Sample        2647 awgn_out_1 is matched  ;    
Sample        2648 awgn_out_1 is matched  ;    
Sample        2649 awgn_out_1 is matched  ;    
Sample        2650 awgn_out_1 is matched  ;    
Sample        2651 awgn_out_1 is matched  ;    
Sample        2652 awgn_out_1 is matched  ;    
Sample        2653 awgn_out_1 is matched  ;    
Sample        2654 awgn_out_1 is matched  ;    
Sample        2655 awgn_out_1 is matched  ;    
Sample        2656 awgn_out_1 is matched  ;    
Sample        2657 awgn_out_1 is matched  ;    
Sample        2658 awgn_out_1 is matched  ;    
Sample        2659 awgn_out_1 is matched  ;    
Sample        2660 awgn_out_1 is matched  ;    
Sample        2661 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101101010010      -0.584961
                                        Verilog   awgn_out_1  is     1111101101010011      -0.584473
Sample        2662 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0111001110011000      14.000000
                                        Verilog   awgn_out_1  is     0111001110011001      14.000000
Sample        2663 awgn_out_1 is matched  ;    
Sample        2664 awgn_out_1 is matched  ;    
Sample        2665 awgn_out_1 is matched  ;    
Sample        2666 awgn_out_1 is matched  ;    
Sample        2667 awgn_out_1 is matched  ;    
Sample        2668 awgn_out_1 is matched  ;    
Sample        2669 awgn_out_1 is matched  ;    
Sample        2670 awgn_out_1 is matched  ;    
Sample        2671 awgn_out_1 is matched  ;    
Sample        2672 awgn_out_1 is matched  ;    
Sample        2673 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101100001101      -6.618652
                                        Verilog   awgn_out_1  is     1100101100001110      -6.618164
Sample        2674 awgn_out_1 is matched  ;    
Sample        2675 awgn_out_1 is matched  ;    
Sample        2676 awgn_out_1 is matched  ;    
Sample        2677 awgn_out_1 is matched  ;    
Sample        2678 awgn_out_1 is matched  ;    
Sample        2679 awgn_out_1 is matched  ;    
Sample        2680 awgn_out_1 is matched  ;    
Sample        2681 awgn_out_1 is matched  ;    
Sample        2682 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110111001101      -2.274902
                                        Verilog   awgn_out_1  is     1110110111001100      -2.275391
Sample        2683 awgn_out_1 is matched  ;    
Sample        2684 awgn_out_1 is matched  ;    
Sample        2685 awgn_out_1 is matched  ;    
Sample        2686 awgn_out_1 is matched  ;    
Sample        2687 awgn_out_1 is matched  ;    
Sample        2688 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100000011001      3.000000
                                        Verilog   awgn_out_1  is     0001100000011000      3.000000
Sample        2689 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110101001111      -4.336426
                                        Verilog   awgn_out_1  is     1101110101010000      -4.335938
Sample        2690 awgn_out_1 is matched  ;    
Sample        2691 awgn_out_1 is matched  ;    
Sample        2692 awgn_out_1 is matched  ;    
Sample        2693 awgn_out_1 is matched  ;    
Sample        2694 awgn_out_1 is matched  ;    
Sample        2695 awgn_out_1 is matched  ;    
Sample        2696 awgn_out_1 is matched  ;    
Sample        2697 awgn_out_1 is matched  ;    
Sample        2698 awgn_out_1 is matched  ;    
Sample        2699 awgn_out_1 is matched  ;    
Sample        2700 awgn_out_1 is matched  ;    
Sample        2701 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001001110010      -5.694336
                                        Verilog   awgn_out_1  is     1101001001110001      -5.694824
Sample        2702 awgn_out_1 is matched  ;    
Sample        2703 awgn_out_1 is matched  ;    
Sample        2704 awgn_out_1 is matched  ;    
Sample        2705 awgn_out_1 is matched  ;    
Sample        2706 awgn_out_1 is matched  ;    
Sample        2707 awgn_out_1 is matched  ;    
Sample        2708 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001001000001      -3.718262
                                        Verilog   awgn_out_1  is     1110001001000010      -3.717773
Sample        2709 awgn_out_1 is matched  ;    
Sample        2710 awgn_out_1 is matched  ;    
Sample        2711 awgn_out_1 is matched  ;    
Sample        2712 awgn_out_1 is matched  ;    
Sample        2713 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000000000000      6.000000
                                        Verilog   awgn_out_1  is     0011000000000001      6.000000
Sample        2714 awgn_out_1 is matched  ;    
Sample        2715 awgn_out_1 is matched  ;    
Sample        2716 awgn_out_1 is matched  ;    
Sample        2717 awgn_out_1 is matched  ;    
Sample        2718 awgn_out_1 is matched  ;    
Sample        2719 awgn_out_1 is matched  ;    
Sample        2720 awgn_out_1 is matched  ;    
Sample        2721 awgn_out_1 is matched  ;    
Sample        2722 awgn_out_1 is matched  ;    
Sample        2723 awgn_out_1 is matched  ;    
Sample        2724 awgn_out_1 is matched  ;    
Sample        2725 awgn_out_1 is matched  ;    
Sample        2726 awgn_out_1 is matched  ;    
Sample        2727 awgn_out_1 is matched  ;    
Sample        2728 awgn_out_1 is matched  ;    
Sample        2729 awgn_out_1 is matched  ;    
Sample        2730 awgn_out_1 is matched  ;    
Sample        2731 awgn_out_1 is matched  ;    
Sample        2732 awgn_out_1 is matched  ;    
Sample        2733 awgn_out_1 is matched  ;    
Sample        2734 awgn_out_1 is matched  ;    
Sample        2735 awgn_out_1 is matched  ;    
Sample        2736 awgn_out_1 is matched  ;    
Sample        2737 awgn_out_1 is matched  ;    
Sample        2738 awgn_out_1 is matched  ;    
Sample        2739 awgn_out_1 is matched  ;    
Sample        2740 awgn_out_1 is matched  ;    
Sample        2741 awgn_out_1 is matched  ;    
Sample        2742 awgn_out_1 is matched  ;    
Sample        2743 awgn_out_1 is matched  ;    
Sample        2744 awgn_out_1 is matched  ;    
Sample        2745 awgn_out_1 is matched  ;    
Sample        2746 awgn_out_1 is matched  ;    
Sample        2747 awgn_out_1 is matched  ;    
Sample        2748 awgn_out_1 is matched  ;    
Sample        2749 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111000101100      5.000000
                                        Verilog   awgn_out_1  is     0010111000101011      5.000000
Sample        2750 awgn_out_1 is matched  ;    
Sample        2751 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001110010000      -3.554688
                                        Verilog   awgn_out_1  is     1110001110010001      -3.554199
Sample        2752 awgn_out_1 is matched  ;    
Sample        2753 awgn_out_1 is matched  ;    
Sample        2754 awgn_out_1 is matched  ;    
Sample        2755 awgn_out_1 is matched  ;    
Sample        2756 awgn_out_1 is matched  ;    
Sample        2757 awgn_out_1 is matched  ;    
Sample        2758 awgn_out_1 is matched  ;    
Sample        2759 awgn_out_1 is matched  ;    
Sample        2760 awgn_out_1 is matched  ;    
Sample        2761 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010101111101      -3.313965
                                        Verilog   awgn_out_1  is     1110010101111100      -3.314453
Sample        2762 awgn_out_1 is matched  ;    
Sample        2763 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111101111101      5.000000
                                        Verilog   awgn_out_1  is     0010111101111100      5.000000
Sample        2764 awgn_out_1 is matched  ;    
Sample        2765 awgn_out_1 is matched  ;    
Sample        2766 awgn_out_1 is matched  ;    
Sample        2767 awgn_out_1 is matched  ;    
Sample        2768 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010110101111      -1.289551
                                        Verilog   awgn_out_1  is     1111010110101110      -1.290039
Sample        2769 awgn_out_1 is matched  ;    
Sample        2770 awgn_out_1 is matched  ;    
Sample        2771 awgn_out_1 is matched  ;    
Sample        2772 awgn_out_1 is matched  ;    
Sample        2773 awgn_out_1 is matched  ;    
Sample        2774 awgn_out_1 is matched  ;    
Sample        2775 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101001011010      1.000000
                                        Verilog   awgn_out_1  is     0000101001011001      1.000000
Sample        2776 awgn_out_1 is matched  ;    
Sample        2777 awgn_out_1 is matched  ;    
Sample        2778 awgn_out_1 is matched  ;    
Sample        2779 awgn_out_1 is matched  ;    
Sample        2780 awgn_out_1 is matched  ;    
Sample        2781 awgn_out_1 is matched  ;    
Sample        2782 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000011100100      -5.888672
                                        Verilog   awgn_out_1  is     1101000011100101      -5.888184
Sample        2783 awgn_out_1 is matched  ;    
Sample        2784 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101101100100      3.000000
                                        Verilog   awgn_out_1  is     0001101101100101      3.000000
Sample        2785 awgn_out_1 is matched  ;    
Sample        2786 awgn_out_1 is matched  ;    
Sample        2787 awgn_out_1 is matched  ;    
Sample        2788 awgn_out_1 is matched  ;    
Sample        2789 awgn_out_1 is matched  ;    
Sample        2790 awgn_out_1 is matched  ;    
Sample        2791 awgn_out_1 is matched  ;    
Sample        2792 awgn_out_1 is matched  ;    
Sample        2793 awgn_out_1 is matched  ;    
Sample        2794 awgn_out_1 is matched  ;    
Sample        2795 awgn_out_1 is matched  ;    
Sample        2796 awgn_out_1 is matched  ;    
Sample        2797 awgn_out_1 is matched  ;    
Sample        2798 awgn_out_1 is matched  ;    
Sample        2799 awgn_out_1 is matched  ;    
Sample        2800 awgn_out_1 is matched  ;    
Sample        2801 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100011011000011      8.000000
                                        Verilog   awgn_out_1  is     0100011011000100      8.000000
Sample        2802 awgn_out_1 is matched  ;    
Sample        2803 awgn_out_1 is matched  ;    
Sample        2804 awgn_out_1 is matched  ;    
Sample        2805 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010111000110      -3.278320
                                        Verilog   awgn_out_1  is     1110010111000101      -3.278809
Sample        2806 awgn_out_1 is matched  ;    
Sample        2807 awgn_out_1 is matched  ;    
Sample        2808 awgn_out_1 is matched  ;    
Sample        2809 awgn_out_1 is matched  ;    
Sample        2810 awgn_out_1 is matched  ;    
Sample        2811 awgn_out_1 is matched  ;    
Sample        2812 awgn_out_1 is matched  ;    
Sample        2813 awgn_out_1 is matched  ;    
Sample        2814 awgn_out_1 is matched  ;    
Sample        2815 awgn_out_1 is matched  ;    
Sample        2816 awgn_out_1 is matched  ;    
Sample        2817 awgn_out_1 is matched  ;    
Sample        2818 awgn_out_1 is matched  ;    
Sample        2819 awgn_out_1 is matched  ;    
Sample        2820 awgn_out_1 is matched  ;    
Sample        2821 awgn_out_1 is matched  ;    
Sample        2822 awgn_out_1 is matched  ;    
Sample        2823 awgn_out_1 is matched  ;    
Sample        2824 awgn_out_1 is matched  ;    
Sample        2825 awgn_out_1 is matched  ;    
Sample        2826 awgn_out_1 is matched  ;    
Sample        2827 awgn_out_1 is matched  ;    
Sample        2828 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001110010100      -1.552734
                                        Verilog   awgn_out_1  is     1111001110010101      -1.552246
Sample        2829 awgn_out_1 is matched  ;    
Sample        2830 awgn_out_1 is matched  ;    
Sample        2831 awgn_out_1 is matched  ;    
Sample        2832 awgn_out_1 is matched  ;    
Sample        2833 awgn_out_1 is matched  ;    
Sample        2834 awgn_out_1 is matched  ;    
Sample        2835 awgn_out_1 is matched  ;    
Sample        2836 awgn_out_1 is matched  ;    
Sample        2837 awgn_out_1 is matched  ;    
Sample        2838 awgn_out_1 is matched  ;    
Sample        2839 awgn_out_1 is matched  ;    
Sample        2840 awgn_out_1 is matched  ;    
Sample        2841 awgn_out_1 is matched  ;    
Sample        2842 awgn_out_1 is matched  ;    
Sample        2843 awgn_out_1 is matched  ;    
Sample        2844 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100001111010001      -7.522949
                                        Verilog   awgn_out_1  is     1100001111010010      -7.522461
Sample        2845 awgn_out_1 is matched  ;    
Sample        2846 awgn_out_1 is matched  ;    
Sample        2847 awgn_out_1 is matched  ;    
Sample        2848 awgn_out_1 is matched  ;    
Sample        2849 awgn_out_1 is matched  ;    
Sample        2850 awgn_out_1 is matched  ;    
Sample        2851 awgn_out_1 is matched  ;    
Sample        2852 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101001010101      -2.708496
                                        Verilog   awgn_out_1  is     1110101001010110      -2.708008
Sample        2853 awgn_out_1 is matched  ;    
Sample        2854 awgn_out_1 is matched  ;    
Sample        2855 awgn_out_1 is matched  ;    
Sample        2856 awgn_out_1 is matched  ;    
Sample        2857 awgn_out_1 is matched  ;    
Sample        2858 awgn_out_1 is matched  ;    
Sample        2859 awgn_out_1 is matched  ;    
Sample        2860 awgn_out_1 is matched  ;    
Sample        2861 awgn_out_1 is matched  ;    
Sample        2862 awgn_out_1 is matched  ;    
Sample        2863 awgn_out_1 is matched  ;    
Sample        2864 awgn_out_1 is matched  ;    
Sample        2865 awgn_out_1 is matched  ;    
Sample        2866 awgn_out_1 is matched  ;    
Sample        2867 awgn_out_1 is matched  ;    
Sample        2868 awgn_out_1 is matched  ;    
Sample        2869 awgn_out_1 is matched  ;    
Sample        2870 awgn_out_1 is matched  ;    
Sample        2871 awgn_out_1 is matched  ;    
Sample        2872 awgn_out_1 is matched  ;    
Sample        2873 awgn_out_1 is matched  ;    
Sample        2874 awgn_out_1 is matched  ;    
Sample        2875 awgn_out_1 is matched  ;    
Sample        2876 awgn_out_1 is matched  ;    
Sample        2877 awgn_out_1 is matched  ;    
Sample        2878 awgn_out_1 is matched  ;    
Sample        2879 awgn_out_1 is matched  ;    
Sample        2880 awgn_out_1 is matched  ;    
Sample        2881 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100000011101      -4.985840
                                        Verilog   awgn_out_1  is     1101100000011100      -4.986328
Sample        2882 awgn_out_1 is matched  ;    
Sample        2883 awgn_out_1 is matched  ;    
Sample        2884 awgn_out_1 is matched  ;    
Sample        2885 awgn_out_1 is matched  ;    
Sample        2886 awgn_out_1 is matched  ;    
Sample        2887 awgn_out_1 is matched  ;    
Sample        2888 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110011101010      -0.385742
                                        Verilog   awgn_out_1  is     1111110011101001      -0.386230
Sample        2889 awgn_out_1 is matched  ;    
Sample        2890 awgn_out_1 is matched  ;    
Sample        2891 awgn_out_1 is matched  ;    
Sample        2892 awgn_out_1 is matched  ;    
Sample        2893 awgn_out_1 is matched  ;    
Sample        2894 awgn_out_1 is matched  ;    
Sample        2895 awgn_out_1 is matched  ;    
Sample        2896 awgn_out_1 is matched  ;    
Sample        2897 awgn_out_1 is matched  ;    
Sample        2898 awgn_out_1 is matched  ;    
Sample        2899 awgn_out_1 is matched  ;    
Sample        2900 awgn_out_1 is matched  ;    
Sample        2901 awgn_out_1 is matched  ;    
Sample        2902 awgn_out_1 is matched  ;    
Sample        2903 awgn_out_1 is matched  ;    
Sample        2904 awgn_out_1 is matched  ;    
Sample        2905 awgn_out_1 is matched  ;    
Sample        2906 awgn_out_1 is matched  ;    
Sample        2907 awgn_out_1 is matched  ;    
Sample        2908 awgn_out_1 is matched  ;    
Sample        2909 awgn_out_1 is matched  ;    
Sample        2910 awgn_out_1 is matched  ;    
Sample        2911 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110110100000      -0.296875
                                        Verilog   awgn_out_1  is     1111110110100001      -0.296387
Sample        2912 awgn_out_1 is matched  ;    
Sample        2913 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011011011001      0.000000
                                        Verilog   awgn_out_1  is     0000011011011010      0.000000
Sample        2914 awgn_out_1 is matched  ;    
Sample        2915 awgn_out_1 is matched  ;    
Sample        2916 awgn_out_1 is matched  ;    
Sample        2917 awgn_out_1 is matched  ;    
Sample        2918 awgn_out_1 is matched  ;    
Sample        2919 awgn_out_1 is matched  ;    
Sample        2920 awgn_out_1 is matched  ;    
Sample        2921 awgn_out_1 is matched  ;    
Sample        2922 awgn_out_1 is matched  ;    
Sample        2923 awgn_out_1 is matched  ;    
Sample        2924 awgn_out_1 is matched  ;    
Sample        2925 awgn_out_1 is matched  ;    
Sample        2926 awgn_out_1 is matched  ;    
Sample        2927 awgn_out_1 is matched  ;    
Sample        2928 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001001010000      -5.710938
                                        Verilog   awgn_out_1  is     1101001001001111      -5.711426
Sample        2929 awgn_out_1 is matched  ;    
Sample        2930 awgn_out_1 is matched  ;    
Sample        2931 awgn_out_1 is matched  ;    
Sample        2932 awgn_out_1 is matched  ;    
Sample        2933 awgn_out_1 is matched  ;    
Sample        2934 awgn_out_1 is matched  ;    
Sample        2935 awgn_out_1 is matched  ;    
Sample        2936 awgn_out_1 is matched  ;    
Sample        2937 awgn_out_1 is matched  ;    
Sample        2938 awgn_out_1 is matched  ;    
Sample        2939 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101011110010      1.000000
                                        Verilog   awgn_out_1  is     0000101011110011      1.000000
Sample        2940 awgn_out_1 is matched  ;    
Sample        2941 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011110100100      -5.044922
                                        Verilog   awgn_out_1  is     1101011110100101      -5.044434
Sample        2942 awgn_out_1 is matched  ;    
Sample        2943 awgn_out_1 is matched  ;    
Sample        2944 awgn_out_1 is matched  ;    
Sample        2945 awgn_out_1 is matched  ;    
Sample        2946 awgn_out_1 is matched  ;    
Sample        2947 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010100110110      -1.348633
                                        Verilog   awgn_out_1  is     1111010100110111      -1.348145
Sample        2948 awgn_out_1 is matched  ;    
Sample        2949 awgn_out_1 is matched  ;    
Sample        2950 awgn_out_1 is matched  ;    
Sample        2951 awgn_out_1 is matched  ;    
Sample        2952 awgn_out_1 is matched  ;    
Sample        2953 awgn_out_1 is matched  ;    
Sample        2954 awgn_out_1 is matched  ;    
Sample        2955 awgn_out_1 is matched  ;    
Sample        2956 awgn_out_1 is matched  ;    
Sample        2957 awgn_out_1 is matched  ;    
Sample        2958 awgn_out_1 is matched  ;    
Sample        2959 awgn_out_1 is matched  ;    
Sample        2960 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100100011100110      -6.887695
                                        Verilog   awgn_out_1  is     1100100011100101      -6.888184
Sample        2961 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100001010101      1.000000
                                        Verilog   awgn_out_1  is     0000100001010100      1.000000
Sample        2962 awgn_out_1 is matched  ;    
Sample        2963 awgn_out_1 is matched  ;    
Sample        2964 awgn_out_1 is matched  ;    
Sample        2965 awgn_out_1 is matched  ;    
Sample        2966 awgn_out_1 is matched  ;    
Sample        2967 awgn_out_1 is matched  ;    
Sample        2968 awgn_out_1 is matched  ;    
Sample        2969 awgn_out_1 is matched  ;    
Sample        2970 awgn_out_1 is matched  ;    
Sample        2971 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000000101001      2.000000
                                        Verilog   awgn_out_1  is     0001000000101010      2.000000
Sample        2972 awgn_out_1 is matched  ;    
Sample        2973 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110000100110      -4.481445
                                        Verilog   awgn_out_1  is     1101110000100111      -4.480957
Sample        2974 awgn_out_1 is matched  ;    
Sample        2975 awgn_out_1 is matched  ;    
Sample        2976 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110011100100      3.000000
                                        Verilog   awgn_out_1  is     0001110011100101      3.000000
Sample        2977 awgn_out_1 is matched  ;    
Sample        2978 awgn_out_1 is matched  ;    
Sample        2979 awgn_out_1 is matched  ;    
Sample        2980 awgn_out_1 is matched  ;    
Sample        2981 awgn_out_1 is matched  ;    
Sample        2982 awgn_out_1 is matched  ;    
Sample        2983 awgn_out_1 is matched  ;    
Sample        2984 awgn_out_1 is matched  ;    
Sample        2985 awgn_out_1 is matched  ;    
Sample        2986 awgn_out_1 is matched  ;    
Sample        2987 awgn_out_1 is matched  ;    
Sample        2988 awgn_out_1 is matched  ;    
Sample        2989 awgn_out_1 is matched  ;    
Sample        2990 awgn_out_1 is matched  ;    
Sample        2991 awgn_out_1 is matched  ;    
Sample        2992 awgn_out_1 is matched  ;    
Sample        2993 awgn_out_1 is matched  ;    
Sample        2994 awgn_out_1 is matched  ;    
Sample        2995 awgn_out_1 is matched  ;    
Sample        2996 awgn_out_1 is matched  ;    
Sample        2997 awgn_out_1 is matched  ;    
Sample        2998 awgn_out_1 is matched  ;    
Sample        2999 awgn_out_1 is matched  ;    
Sample        3000 awgn_out_1 is matched  ;    
Sample        3001 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000000000111      2.000000
                                        Verilog   awgn_out_1  is     0001000000000110      2.000000
Sample        3002 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111000110100      -6.224609
                                        Verilog   awgn_out_1  is     1100111000110101      -6.224121
Sample        3003 awgn_out_1 is matched  ;    
Sample        3004 awgn_out_1 is matched  ;    
Sample        3005 awgn_out_1 is matched  ;    
Sample        3006 awgn_out_1 is matched  ;    
Sample        3007 awgn_out_1 is matched  ;    
Sample        3008 awgn_out_1 is matched  ;    
Sample        3009 awgn_out_1 is matched  ;    
Sample        3010 awgn_out_1 is matched  ;    
Sample        3011 awgn_out_1 is matched  ;    
Sample        3012 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111100010001      5.000000
                                        Verilog   awgn_out_1  is     0010111100010010      5.000000
Sample        3013 awgn_out_1 is matched  ;    
Sample        3014 awgn_out_1 is matched  ;    
Sample        3015 awgn_out_1 is matched  ;    
Sample        3016 awgn_out_1 is matched  ;    
Sample        3017 awgn_out_1 is matched  ;    
Sample        3018 awgn_out_1 is matched  ;    
Sample        3019 awgn_out_1 is matched  ;    
Sample        3020 awgn_out_1 is matched  ;    
Sample        3021 awgn_out_1 is matched  ;    
Sample        3022 awgn_out_1 is matched  ;    
Sample        3023 awgn_out_1 is matched  ;    
Sample        3024 awgn_out_1 is matched  ;    
Sample        3025 awgn_out_1 is matched  ;    
Sample        3026 awgn_out_1 is matched  ;    
Sample        3027 awgn_out_1 is matched  ;    
Sample        3028 awgn_out_1 is matched  ;    
Sample        3029 awgn_out_1 is matched  ;    
Sample        3030 awgn_out_1 is matched  ;    
Sample        3031 awgn_out_1 is matched  ;    
Sample        3032 awgn_out_1 is matched  ;    
Sample        3033 awgn_out_1 is matched  ;    
Sample        3034 awgn_out_1 is matched  ;    
Sample        3035 awgn_out_1 is matched  ;    
Sample        3036 awgn_out_1 is matched  ;    
Sample        3037 awgn_out_1 is matched  ;    
Sample        3038 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101101111110      -2.563477
                                        Verilog   awgn_out_1  is     1110101101111101      -2.563965
Sample        3039 awgn_out_1 is matched  ;    
Sample        3040 awgn_out_1 is matched  ;    
Sample        3041 awgn_out_1 is matched  ;    
Sample        3042 awgn_out_1 is matched  ;    
Sample        3043 awgn_out_1 is matched  ;    
Sample        3044 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100011010011      1.000000
                                        Verilog   awgn_out_1  is     0000100011010100      1.000000
Sample        3045 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111110010101      -4.052246
                                        Verilog   awgn_out_1  is     1101111110010110      -4.051758
Sample        3046 awgn_out_1 is matched  ;    
Sample        3047 awgn_out_1 is matched  ;    
Sample        3048 awgn_out_1 is matched  ;    
Sample        3049 awgn_out_1 is matched  ;    
Sample        3050 awgn_out_1 is matched  ;    
Sample        3051 awgn_out_1 is matched  ;    
Sample        3052 awgn_out_1 is matched  ;    
Sample        3053 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011010101110      4.000000
                                        Verilog   awgn_out_1  is     0010011010101111      4.000000
Sample        3054 awgn_out_1 is matched  ;    
Sample        3055 awgn_out_1 is matched  ;    
Sample        3056 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010110100101      2.000000
                                        Verilog   awgn_out_1  is     0001010110100100      2.000000
Sample        3057 awgn_out_1 is matched  ;    
Sample        3058 awgn_out_1 is matched  ;    
Sample        3059 awgn_out_1 is matched  ;    
Sample        3060 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110101100011      -4.326660
                                        Verilog   awgn_out_1  is     1101110101100100      -4.326172
Sample        3061 awgn_out_1 is matched  ;    
Sample        3062 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100001011011      -4.955566
                                        Verilog   awgn_out_1  is     1101100001011010      -4.956055
Sample        3063 awgn_out_1 is matched  ;    
Sample        3064 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101000101000      -6.730469
                                        Verilog   awgn_out_1  is     1100101000101001      -6.729980
Sample        3065 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110101001100      1.000000
                                        Verilog   awgn_out_1  is     0000110101001101      1.000000
Sample        3066 awgn_out_1 is matched  ;    
Sample        3067 awgn_out_1 is matched  ;    
Sample        3068 awgn_out_1 is matched  ;    
Sample        3069 awgn_out_1 is matched  ;    
Sample        3070 awgn_out_1 is matched  ;    
Sample        3071 awgn_out_1 is matched  ;    
Sample        3072 awgn_out_1 is matched  ;    
Sample        3073 awgn_out_1 is matched  ;    
Sample        3074 awgn_out_1 is matched  ;    
Sample        3075 awgn_out_1 is matched  ;    
Sample        3076 awgn_out_1 is matched  ;    
Sample        3077 awgn_out_1 is matched  ;    
Sample        3078 awgn_out_1 is matched  ;    
Sample        3079 awgn_out_1 is matched  ;    
Sample        3080 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000011111011      -3.877441
                                        Verilog   awgn_out_1  is     1110000011111100      -3.876953
Sample        3081 awgn_out_1 is matched  ;    
Sample        3082 awgn_out_1 is matched  ;    
Sample        3083 awgn_out_1 is matched  ;    
Sample        3084 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111010000100      -8.185547
                                        Verilog   awgn_out_1  is     1011111010000011      -8.186035
Sample        3085 awgn_out_1 is matched  ;    
Sample        3086 awgn_out_1 is matched  ;    
Sample        3087 awgn_out_1 is matched  ;    
Sample        3088 awgn_out_1 is matched  ;    
Sample        3089 awgn_out_1 is matched  ;    
Sample        3090 awgn_out_1 is matched  ;    
Sample        3091 awgn_out_1 is matched  ;    
Sample        3092 awgn_out_1 is matched  ;    
Sample        3093 awgn_out_1 is matched  ;    
Sample        3094 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000111110010      -1.756836
                                        Verilog   awgn_out_1  is     1111000111110001      -1.757324
Sample        3095 awgn_out_1 is matched  ;    
Sample        3096 awgn_out_1 is matched  ;    
Sample        3097 awgn_out_1 is matched  ;    
Sample        3098 awgn_out_1 is matched  ;    
Sample        3099 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001001000110      -5.715820
                                        Verilog   awgn_out_1  is     1101001001000111      -5.715332
Sample        3100 awgn_out_1 is matched  ;    
Sample        3101 awgn_out_1 is matched  ;    
Sample        3102 awgn_out_1 is matched  ;    
Sample        3103 awgn_out_1 is matched  ;    
Sample        3104 awgn_out_1 is matched  ;    
Sample        3105 awgn_out_1 is matched  ;    
Sample        3106 awgn_out_1 is matched  ;    
Sample        3107 awgn_out_1 is matched  ;    
Sample        3108 awgn_out_1 is matched  ;    
Sample        3109 awgn_out_1 is matched  ;    
Sample        3110 awgn_out_1 is matched  ;    
Sample        3111 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100100100100      -0.857422
                                        Verilog   awgn_out_1  is     1111100100100011      -0.857910
Sample        3112 awgn_out_1 is matched  ;    
Sample        3113 awgn_out_1 is matched  ;    
Sample        3114 awgn_out_1 is matched  ;    
Sample        3115 awgn_out_1 is matched  ;    
Sample        3116 awgn_out_1 is matched  ;    
Sample        3117 awgn_out_1 is matched  ;    
Sample        3118 awgn_out_1 is matched  ;    
Sample        3119 awgn_out_1 is matched  ;    
Sample        3120 awgn_out_1 is matched  ;    
Sample        3121 awgn_out_1 is matched  ;    
Sample        3122 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100010000000      -0.937500
                                        Verilog   awgn_out_1  is     1111100010000001      -0.937012
Sample        3123 awgn_out_1 is matched  ;    
Sample        3124 awgn_out_1 is matched  ;    
Sample        3125 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111111001011      -4.025879
                                        Verilog   awgn_out_1  is     1101111111001100      -4.025391
Sample        3126 awgn_out_1 is matched  ;    
Sample        3127 awgn_out_1 is matched  ;    
Sample        3128 awgn_out_1 is matched  ;    
Sample        3129 awgn_out_1 is matched  ;    
Sample        3130 awgn_out_1 is matched  ;    
Sample        3131 awgn_out_1 is matched  ;    
Sample        3132 awgn_out_1 is matched  ;    
Sample        3133 awgn_out_1 is matched  ;    
Sample        3134 awgn_out_1 is matched  ;    
Sample        3135 awgn_out_1 is matched  ;    
Sample        3136 awgn_out_1 is matched  ;    
Sample        3137 awgn_out_1 is matched  ;    
Sample        3138 awgn_out_1 is matched  ;    
Sample        3139 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010000110000      -1.476563
                                        Verilog   awgn_out_1  is     1111010000110001      -1.476074
Sample        3140 awgn_out_1 is matched  ;    
Sample        3141 awgn_out_1 is matched  ;    
Sample        3142 awgn_out_1 is matched  ;    
Sample        3143 awgn_out_1 is matched  ;    
Sample        3144 awgn_out_1 is matched  ;    
Sample        3145 awgn_out_1 is matched  ;    
Sample        3146 awgn_out_1 is matched  ;    
Sample        3147 awgn_out_1 is matched  ;    
Sample        3148 awgn_out_1 is matched  ;    
Sample        3149 awgn_out_1 is matched  ;    
Sample        3150 awgn_out_1 is matched  ;    
Sample        3151 awgn_out_1 is matched  ;    
Sample        3152 awgn_out_1 is matched  ;    
Sample        3153 awgn_out_1 is matched  ;    
Sample        3154 awgn_out_1 is matched  ;    
Sample        3155 awgn_out_1 is matched  ;    
Sample        3156 awgn_out_1 is matched  ;    
Sample        3157 awgn_out_1 is matched  ;    
Sample        3158 awgn_out_1 is matched  ;    
Sample        3159 awgn_out_1 is matched  ;    
Sample        3160 awgn_out_1 is matched  ;    
Sample        3161 awgn_out_1 is matched  ;    
Sample        3162 awgn_out_1 is matched  ;    
Sample        3163 awgn_out_1 is matched  ;    
Sample        3164 awgn_out_1 is matched  ;    
Sample        3165 awgn_out_1 is matched  ;    
Sample        3166 awgn_out_1 is matched  ;    
Sample        3167 awgn_out_1 is matched  ;    
Sample        3168 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100000000010110      -7.989258
                                        Verilog   awgn_out_1  is     1100000000010101      -7.989746
Sample        3169 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001101011100      4.000000
                                        Verilog   awgn_out_1  is     0010001101011101      4.000000
Sample        3170 awgn_out_1 is matched  ;    
Sample        3171 awgn_out_1 is matched  ;    
Sample        3172 awgn_out_1 is matched  ;    
Sample        3173 awgn_out_1 is matched  ;    
Sample        3174 awgn_out_1 is matched  ;    
Sample        3175 awgn_out_1 is matched  ;    
Sample        3176 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001100001100      -3.619141
                                        Verilog   awgn_out_1  is     1110001100001101      -3.618652
Sample        3177 awgn_out_1 is matched  ;    
Sample        3178 awgn_out_1 is matched  ;    
Sample        3179 awgn_out_1 is matched  ;    
Sample        3180 awgn_out_1 is matched  ;    
Sample        3181 awgn_out_1 is matched  ;    
Sample        3182 awgn_out_1 is matched  ;    
Sample        3183 awgn_out_1 is matched  ;    
Sample        3184 awgn_out_1 is matched  ;    
Sample        3185 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010000010010      2.000000
                                        Verilog   awgn_out_1  is     0001010000010011      2.000000
Sample        3186 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1000111001100001      -14.202637
                                        Verilog   awgn_out_1  is     1000111001100010      -14.202148
Sample        3187 awgn_out_1 is matched  ;    
Sample        3188 awgn_out_1 is matched  ;    
Sample        3189 awgn_out_1 is matched  ;    
Sample        3190 awgn_out_1 is matched  ;    
Sample        3191 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110001011010      -0.456055
                                        Verilog   awgn_out_1  is     1111110001011001      -0.456543
Sample        3192 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011000011100      -5.236328
                                        Verilog   awgn_out_1  is     1101011000011011      -5.236816
Sample        3193 awgn_out_1 is matched  ;    
Sample        3194 awgn_out_1 is matched  ;    
Sample        3195 awgn_out_1 is matched  ;    
Sample        3196 awgn_out_1 is matched  ;    
Sample        3197 awgn_out_1 is matched  ;    
Sample        3198 awgn_out_1 is matched  ;    
Sample        3199 awgn_out_1 is matched  ;    
Sample        3200 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000011101100      -1.884766
                                        Verilog   awgn_out_1  is     1111000011101101      -1.884277
Sample        3201 awgn_out_1 is matched  ;    
Sample        3202 awgn_out_1 is matched  ;    
Sample        3203 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011100011101      -3.110840
                                        Verilog   awgn_out_1  is     1110011100011100      -3.111328
Sample        3204 awgn_out_1 is matched  ;    
Sample        3205 awgn_out_1 is matched  ;    
Sample        3206 awgn_out_1 is matched  ;    
Sample        3207 awgn_out_1 is matched  ;    
Sample        3208 awgn_out_1 is matched  ;    
Sample        3209 awgn_out_1 is matched  ;    
Sample        3210 awgn_out_1 is matched  ;    
Sample        3211 awgn_out_1 is matched  ;    
Sample        3212 awgn_out_1 is matched  ;    
Sample        3213 awgn_out_1 is matched  ;    
Sample        3214 awgn_out_1 is matched  ;    
Sample        3215 awgn_out_1 is matched  ;    
Sample        3216 awgn_out_1 is matched  ;    
Sample        3217 awgn_out_1 is matched  ;    
Sample        3218 awgn_out_1 is matched  ;    
Sample        3219 awgn_out_1 is matched  ;    
Sample        3220 awgn_out_1 is matched  ;    
Sample        3221 awgn_out_1 is matched  ;    
Sample        3222 awgn_out_1 is matched  ;    
Sample        3223 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010010110000      2.000000
                                        Verilog   awgn_out_1  is     0001010010101111      2.000000
Sample        3224 awgn_out_1 is matched  ;    
Sample        3225 awgn_out_1 is matched  ;    
Sample        3226 awgn_out_1 is matched  ;    
Sample        3227 awgn_out_1 is matched  ;    
Sample        3228 awgn_out_1 is matched  ;    
Sample        3229 awgn_out_1 is matched  ;    
Sample        3230 awgn_out_1 is matched  ;    
Sample        3231 awgn_out_1 is matched  ;    
Sample        3232 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010111010111      0.000000
                                        Verilog   awgn_out_1  is     0000010111010110      0.000000
Sample        3233 awgn_out_1 is matched  ;    
Sample        3234 awgn_out_1 is matched  ;    
Sample        3235 awgn_out_1 is matched  ;    
Sample        3236 awgn_out_1 is matched  ;    
Sample        3237 awgn_out_1 is matched  ;    
Sample        3238 awgn_out_1 is matched  ;    
Sample        3239 awgn_out_1 is matched  ;    
Sample        3240 awgn_out_1 is matched  ;    
Sample        3241 awgn_out_1 is matched  ;    
Sample        3242 awgn_out_1 is matched  ;    
Sample        3243 awgn_out_1 is matched  ;    
Sample        3244 awgn_out_1 is matched  ;    
Sample        3245 awgn_out_1 is matched  ;    
Sample        3246 awgn_out_1 is matched  ;    
Sample        3247 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011011010101000      -9.167969
                                        Verilog   awgn_out_1  is     1011011010101001      -9.167480
Sample        3248 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000000011111      -1.984863
                                        Verilog   awgn_out_1  is     1111000000100000      -1.984375
Sample        3249 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111101011000      -0.082031
                                        Verilog   awgn_out_1  is     1111111101010111      -0.082520
Sample        3250 awgn_out_1 is matched  ;    
Sample        3251 awgn_out_1 is matched  ;    
Sample        3252 awgn_out_1 is matched  ;    
Sample        3253 awgn_out_1 is matched  ;    
Sample        3254 awgn_out_1 is matched  ;    
Sample        3255 awgn_out_1 is matched  ;    
Sample        3256 awgn_out_1 is matched  ;    
Sample        3257 awgn_out_1 is matched  ;    
Sample        3258 awgn_out_1 is matched  ;    
Sample        3259 awgn_out_1 is matched  ;    
Sample        3260 awgn_out_1 is matched  ;    
Sample        3261 awgn_out_1 is matched  ;    
Sample        3262 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001001101100      -5.697266
                                        Verilog   awgn_out_1  is     1101001001101101      -5.696777
Sample        3263 awgn_out_1 is matched  ;    
Sample        3264 awgn_out_1 is matched  ;    
Sample        3265 awgn_out_1 is matched  ;    
Sample        3266 awgn_out_1 is matched  ;    
Sample        3267 awgn_out_1 is matched  ;    
Sample        3268 awgn_out_1 is matched  ;    
Sample        3269 awgn_out_1 is matched  ;    
Sample        3270 awgn_out_1 is matched  ;    
Sample        3271 awgn_out_1 is matched  ;    
Sample        3272 awgn_out_1 is matched  ;    
Sample        3273 awgn_out_1 is matched  ;    
Sample        3274 awgn_out_1 is matched  ;    
Sample        3275 awgn_out_1 is matched  ;    
Sample        3276 awgn_out_1 is matched  ;    
Sample        3277 awgn_out_1 is matched  ;    
Sample        3278 awgn_out_1 is matched  ;    
Sample        3279 awgn_out_1 is matched  ;    
Sample        3280 awgn_out_1 is matched  ;    
Sample        3281 awgn_out_1 is matched  ;    
Sample        3282 awgn_out_1 is matched  ;    
Sample        3283 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110110101100      -2.291016
                                        Verilog   awgn_out_1  is     1110110110101011      -2.291504
Sample        3284 awgn_out_1 is matched  ;    
Sample        3285 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001101100110      0.000000
                                        Verilog   awgn_out_1  is     0000001101100101      0.000000
Sample        3286 awgn_out_1 is matched  ;    
Sample        3287 awgn_out_1 is matched  ;    
Sample        3288 awgn_out_1 is matched  ;    
Sample        3289 awgn_out_1 is matched  ;    
Sample        3290 awgn_out_1 is matched  ;    
Sample        3291 awgn_out_1 is matched  ;    
Sample        3292 awgn_out_1 is matched  ;    
Sample        3293 awgn_out_1 is matched  ;    
Sample        3294 awgn_out_1 is matched  ;    
Sample        3295 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100010100001111      -7.367676
                                        Verilog   awgn_out_1  is     1100010100010000      -7.367188
Sample        3296 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010011001001      4.000000
                                        Verilog   awgn_out_1  is     0010010011001010      4.000000
Sample        3297 awgn_out_1 is matched  ;    
Sample        3298 awgn_out_1 is matched  ;    
Sample        3299 awgn_out_1 is matched  ;    
Sample        3300 awgn_out_1 is matched  ;    
Sample        3301 awgn_out_1 is matched  ;    
Sample        3302 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001010110100      2.000000
                                        Verilog   awgn_out_1  is     0001001010110101      2.000000
Sample        3303 awgn_out_1 is matched  ;    
Sample        3304 awgn_out_1 is matched  ;    
Sample        3305 awgn_out_1 is matched  ;    
Sample        3306 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111010010100      -4.177734
                                        Verilog   awgn_out_1  is     1101111010010011      -4.178223
Sample        3307 awgn_out_1 is matched  ;    
Sample        3308 awgn_out_1 is matched  ;    
Sample        3309 awgn_out_1 is matched  ;    
Sample        3310 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001011111101      -5.626465
                                        Verilog   awgn_out_1  is     1101001011111100      -5.626953
Sample        3311 awgn_out_1 is matched  ;    
Sample        3312 awgn_out_1 is matched  ;    
Sample        3313 awgn_out_1 is matched  ;    
Sample        3314 awgn_out_1 is matched  ;    
Sample        3315 awgn_out_1 is matched  ;    
Sample        3316 awgn_out_1 is matched  ;    
Sample        3317 awgn_out_1 is matched  ;    
Sample        3318 awgn_out_1 is matched  ;    
Sample        3319 awgn_out_1 is matched  ;    
Sample        3320 awgn_out_1 is matched  ;    
Sample        3321 awgn_out_1 is matched  ;    
Sample        3322 awgn_out_1 is matched  ;    
Sample        3323 awgn_out_1 is matched  ;    
Sample        3324 awgn_out_1 is matched  ;    
Sample        3325 awgn_out_1 is matched  ;    
Sample        3326 awgn_out_1 is matched  ;    
Sample        3327 awgn_out_1 is matched  ;    
Sample        3328 awgn_out_1 is matched  ;    
Sample        3329 awgn_out_1 is matched  ;    
Sample        3330 awgn_out_1 is matched  ;    
Sample        3331 awgn_out_1 is matched  ;    
Sample        3332 awgn_out_1 is matched  ;    
Sample        3333 awgn_out_1 is matched  ;    
Sample        3334 awgn_out_1 is matched  ;    
Sample        3335 awgn_out_1 is matched  ;    
Sample        3336 awgn_out_1 is matched  ;    
Sample        3337 awgn_out_1 is matched  ;    
Sample        3338 awgn_out_1 is matched  ;    
Sample        3339 awgn_out_1 is matched  ;    
Sample        3340 awgn_out_1 is matched  ;    
Sample        3341 awgn_out_1 is matched  ;    
Sample        3342 awgn_out_1 is matched  ;    
Sample        3343 awgn_out_1 is matched  ;    
Sample        3344 awgn_out_1 is matched  ;    
Sample        3345 awgn_out_1 is matched  ;    
Sample        3346 awgn_out_1 is matched  ;    
Sample        3347 awgn_out_1 is matched  ;    
Sample        3348 awgn_out_1 is matched  ;    
Sample        3349 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101111001010      1.000000
                                        Verilog   awgn_out_1  is     0000101111001001      1.000000
Sample        3350 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100011000011      -0.904785
                                        Verilog   awgn_out_1  is     1111100011000010      -0.905273
Sample        3351 awgn_out_1 is matched  ;    
Sample        3352 awgn_out_1 is matched  ;    
Sample        3353 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001000001100      2.000000
                                        Verilog   awgn_out_1  is     0001001000001101      2.000000
Sample        3354 awgn_out_1 is matched  ;    
Sample        3355 awgn_out_1 is matched  ;    
Sample        3356 awgn_out_1 is matched  ;    
Sample        3357 awgn_out_1 is matched  ;    
Sample        3358 awgn_out_1 is matched  ;    
Sample        3359 awgn_out_1 is matched  ;    
Sample        3360 awgn_out_1 is matched  ;    
Sample        3361 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111000001101      -6.243652
                                        Verilog   awgn_out_1  is     1100111000001100      -6.244141
Sample        3362 awgn_out_1 is matched  ;    
Sample        3363 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0101000110111000      10.000000
                                        Verilog   awgn_out_1  is     0101000110110111      10.000000
Sample        3364 awgn_out_1 is matched  ;    
Sample        3365 awgn_out_1 is matched  ;    
Sample        3366 awgn_out_1 is matched  ;    
Sample        3367 awgn_out_1 is matched  ;    
Sample        3368 awgn_out_1 is matched  ;    
Sample        3369 awgn_out_1 is matched  ;    
Sample        3370 awgn_out_1 is matched  ;    
Sample        3371 awgn_out_1 is matched  ;    
Sample        3372 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100010000011      -0.936035
                                        Verilog   awgn_out_1  is     1111100010000010      -0.936523
Sample        3373 awgn_out_1 is matched  ;    
Sample        3374 awgn_out_1 is matched  ;    
Sample        3375 awgn_out_1 is matched  ;    
Sample        3376 awgn_out_1 is matched  ;    
Sample        3377 awgn_out_1 is matched  ;    
Sample        3378 awgn_out_1 is matched  ;    
Sample        3379 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010011001010      -3.401367
                                        Verilog   awgn_out_1  is     1110010011001011      -3.400879
Sample        3380 awgn_out_1 is matched  ;    
Sample        3381 awgn_out_1 is matched  ;    
Sample        3382 awgn_out_1 is matched  ;    
Sample        3383 awgn_out_1 is matched  ;    
Sample        3384 awgn_out_1 is matched  ;    
Sample        3385 awgn_out_1 is matched  ;    
Sample        3386 awgn_out_1 is matched  ;    
Sample        3387 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100011000110      1.000000
                                        Verilog   awgn_out_1  is     0000100011000111      1.000000
Sample        3388 awgn_out_1 is matched  ;    
Sample        3389 awgn_out_1 is matched  ;    
Sample        3390 awgn_out_1 is matched  ;    
Sample        3391 awgn_out_1 is matched  ;    
Sample        3392 awgn_out_1 is matched  ;    
Sample        3393 awgn_out_1 is matched  ;    
Sample        3394 awgn_out_1 is matched  ;    
Sample        3395 awgn_out_1 is matched  ;    
Sample        3396 awgn_out_1 is matched  ;    
Sample        3397 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011001101011      -3.197754
                                        Verilog   awgn_out_1  is     1110011001101100      -3.197266
Sample        3398 awgn_out_1 is matched  ;    
Sample        3399 awgn_out_1 is matched  ;    
Sample        3400 awgn_out_1 is matched  ;    
Sample        3401 awgn_out_1 is matched  ;    
Sample        3402 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111010011001      3.000000
                                        Verilog   awgn_out_1  is     0001111010011010      3.000000
Sample        3403 awgn_out_1 is matched  ;    
Sample        3404 awgn_out_1 is matched  ;    
Sample        3405 awgn_out_1 is matched  ;    
Sample        3406 awgn_out_1 is matched  ;    
Sample        3407 awgn_out_1 is matched  ;    
Sample        3408 awgn_out_1 is matched  ;    
Sample        3409 awgn_out_1 is matched  ;    
Sample        3410 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101101010010      1.000000
                                        Verilog   awgn_out_1  is     0000101101010011      1.000000
Sample        3411 awgn_out_1 is matched  ;    
Sample        3412 awgn_out_1 is matched  ;    
Sample        3413 awgn_out_1 is matched  ;    
Sample        3414 awgn_out_1 is matched  ;    
Sample        3415 awgn_out_1 is matched  ;    
Sample        3416 awgn_out_1 is matched  ;    
Sample        3417 awgn_out_1 is matched  ;    
Sample        3418 awgn_out_1 is matched  ;    
Sample        3419 awgn_out_1 is matched  ;    
Sample        3420 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111101111100      3.000000
                                        Verilog   awgn_out_1  is     0001111101111101      3.000000
Sample        3421 awgn_out_1 is matched  ;    
Sample        3422 awgn_out_1 is matched  ;    
Sample        3423 awgn_out_1 is matched  ;    
Sample        3424 awgn_out_1 is matched  ;    
Sample        3425 awgn_out_1 is matched  ;    
Sample        3426 awgn_out_1 is matched  ;    
Sample        3427 awgn_out_1 is matched  ;    
Sample        3428 awgn_out_1 is matched  ;    
Sample        3429 awgn_out_1 is matched  ;    
Sample        3430 awgn_out_1 is matched  ;    
Sample        3431 awgn_out_1 is matched  ;    
Sample        3432 awgn_out_1 is matched  ;    
Sample        3433 awgn_out_1 is matched  ;    
Sample        3434 awgn_out_1 is matched  ;    
Sample        3435 awgn_out_1 is matched  ;    
Sample        3436 awgn_out_1 is matched  ;    
Sample        3437 awgn_out_1 is matched  ;    
Sample        3438 awgn_out_1 is matched  ;    
Sample        3439 awgn_out_1 is matched  ;    
Sample        3440 awgn_out_1 is matched  ;    
Sample        3441 awgn_out_1 is matched  ;    
Sample        3442 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000110010101      6.000000
                                        Verilog   awgn_out_1  is     0011000110010110      6.000000
Sample        3443 awgn_out_1 is matched  ;    
Sample        3444 awgn_out_1 is matched  ;    
Sample        3445 awgn_out_1 is matched  ;    
Sample        3446 awgn_out_1 is matched  ;    
Sample        3447 awgn_out_1 is matched  ;    
Sample        3448 awgn_out_1 is matched  ;    
Sample        3449 awgn_out_1 is matched  ;    
Sample        3450 awgn_out_1 is matched  ;    
Sample        3451 awgn_out_1 is matched  ;    
Sample        3452 awgn_out_1 is matched  ;    
Sample        3453 awgn_out_1 is matched  ;    
Sample        3454 awgn_out_1 is matched  ;    
Sample        3455 awgn_out_1 is matched  ;    
Sample        3456 awgn_out_1 is matched  ;    
Sample        3457 awgn_out_1 is matched  ;    
Sample        3458 awgn_out_1 is matched  ;    
Sample        3459 awgn_out_1 is matched  ;    
Sample        3460 awgn_out_1 is matched  ;    
Sample        3461 awgn_out_1 is matched  ;    
Sample        3462 awgn_out_1 is matched  ;    
Sample        3463 awgn_out_1 is matched  ;    
Sample        3464 awgn_out_1 is matched  ;    
Sample        3465 awgn_out_1 is matched  ;    
Sample        3466 awgn_out_1 is matched  ;    
Sample        3467 awgn_out_1 is matched  ;    
Sample        3468 awgn_out_1 is matched  ;    
Sample        3469 awgn_out_1 is matched  ;    
Sample        3470 awgn_out_1 is matched  ;    
Sample        3471 awgn_out_1 is matched  ;    
Sample        3472 awgn_out_1 is matched  ;    
Sample        3473 awgn_out_1 is matched  ;    
Sample        3474 awgn_out_1 is matched  ;    
Sample        3475 awgn_out_1 is matched  ;    
Sample        3476 awgn_out_1 is matched  ;    
Sample        3477 awgn_out_1 is matched  ;    
Sample        3478 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111100111010      3.000000
                                        Verilog   awgn_out_1  is     0001111100111001      3.000000
Sample        3479 awgn_out_1 is matched  ;    
Sample        3480 awgn_out_1 is matched  ;    
Sample        3481 awgn_out_1 is matched  ;    
Sample        3482 awgn_out_1 is matched  ;    
Sample        3483 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000011111011      -3.877441
                                        Verilog   awgn_out_1  is     1110000011111010      -3.877930
Sample        3484 awgn_out_1 is matched  ;    
Sample        3485 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111110011010      3.000000
                                        Verilog   awgn_out_1  is     0001111110011011      3.000000
Sample        3486 awgn_out_1 is matched  ;    
Sample        3487 awgn_out_1 is matched  ;    
Sample        3488 awgn_out_1 is matched  ;    
Sample        3489 awgn_out_1 is matched  ;    
Sample        3490 awgn_out_1 is matched  ;    
Sample        3491 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111111000000      -8.031250
                                        Verilog   awgn_out_1  is     1011111110111111      -8.031738
Sample        3492 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111111011001      1.000000
                                        Verilog   awgn_out_1  is     0000111111011000      1.000000
Sample        3493 awgn_out_1 is matched  ;    
Sample        3494 awgn_out_1 is matched  ;    
Sample        3495 awgn_out_1 is matched  ;    
Sample        3496 awgn_out_1 is matched  ;    
Sample        3497 awgn_out_1 is matched  ;    
Sample        3498 awgn_out_1 is matched  ;    
Sample        3499 awgn_out_1 is matched  ;    
Sample        3500 awgn_out_1 is matched  ;    
Sample        3501 awgn_out_1 is matched  ;    
Sample        3502 awgn_out_1 is matched  ;    
Sample        3503 awgn_out_1 is matched  ;    
Sample        3504 awgn_out_1 is matched  ;    
Sample        3505 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110111110101      3.000000
                                        Verilog   awgn_out_1  is     0001110111110110      3.000000
Sample        3506 awgn_out_1 is matched  ;    
Sample        3507 awgn_out_1 is matched  ;    
Sample        3508 awgn_out_1 is matched  ;    
Sample        3509 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111110101111      1.000000
                                        Verilog   awgn_out_1  is     0000111110101110      1.000000
Sample        3510 awgn_out_1 is matched  ;    
Sample        3511 awgn_out_1 is matched  ;    
Sample        3512 awgn_out_1 is matched  ;    
Sample        3513 awgn_out_1 is matched  ;    
Sample        3514 awgn_out_1 is matched  ;    
Sample        3515 awgn_out_1 is matched  ;    
Sample        3516 awgn_out_1 is matched  ;    
Sample        3517 awgn_out_1 is matched  ;    
Sample        3518 awgn_out_1 is matched  ;    
Sample        3519 awgn_out_1 is matched  ;    
Sample        3520 awgn_out_1 is matched  ;    
Sample        3521 awgn_out_1 is matched  ;    
Sample        3522 awgn_out_1 is matched  ;    
Sample        3523 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010011001110      4.000000
                                        Verilog   awgn_out_1  is     0010010011001111      4.000000
Sample        3524 awgn_out_1 is matched  ;    
Sample        3525 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100000001000011      8.000000
                                        Verilog   awgn_out_1  is     0100000001000100      8.000000
Sample        3526 awgn_out_1 is matched  ;    
Sample        3527 awgn_out_1 is matched  ;    
Sample        3528 awgn_out_1 is matched  ;    
Sample        3529 awgn_out_1 is matched  ;    
Sample        3530 awgn_out_1 is matched  ;    
Sample        3531 awgn_out_1 is matched  ;    
Sample        3532 awgn_out_1 is matched  ;    
Sample        3533 awgn_out_1 is matched  ;    
Sample        3534 awgn_out_1 is matched  ;    
Sample        3535 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001001011101      -3.704590
                                        Verilog   awgn_out_1  is     1110001001011110      -3.704102
Sample        3536 awgn_out_1 is matched  ;    
Sample        3537 awgn_out_1 is matched  ;    
Sample        3538 awgn_out_1 is matched  ;    
Sample        3539 awgn_out_1 is matched  ;    
Sample        3540 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011100010100      -1.115234
                                        Verilog   awgn_out_1  is     1111011100010011      -1.115723
Sample        3541 awgn_out_1 is matched  ;    
Sample        3542 awgn_out_1 is matched  ;    
Sample        3543 awgn_out_1 is matched  ;    
Sample        3544 awgn_out_1 is matched  ;    
Sample        3545 awgn_out_1 is matched  ;    
Sample        3546 awgn_out_1 is matched  ;    
Sample        3547 awgn_out_1 is matched  ;    
Sample        3548 awgn_out_1 is matched  ;    
Sample        3549 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011111111001      -1.003418
                                        Verilog   awgn_out_1  is     1111011111111010      -1.002930
Sample        3550 awgn_out_1 is matched  ;    
Sample        3551 awgn_out_1 is matched  ;    
Sample        3552 awgn_out_1 is matched  ;    
Sample        3553 awgn_out_1 is matched  ;    
Sample        3554 awgn_out_1 is matched  ;    
Sample        3555 awgn_out_1 is matched  ;    
Sample        3556 awgn_out_1 is matched  ;    
Sample        3557 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111011010111      -0.145020
                                        Verilog   awgn_out_1  is     1111111011011000      -0.144531
Sample        3558 awgn_out_1 is matched  ;    
Sample        3559 awgn_out_1 is matched  ;    
Sample        3560 awgn_out_1 is matched  ;    
Sample        3561 awgn_out_1 is matched  ;    
Sample        3562 awgn_out_1 is matched  ;    
Sample        3563 awgn_out_1 is matched  ;    
Sample        3564 awgn_out_1 is matched  ;    
Sample        3565 awgn_out_1 is matched  ;    
Sample        3566 awgn_out_1 is matched  ;    
Sample        3567 awgn_out_1 is matched  ;    
Sample        3568 awgn_out_1 is matched  ;    
Sample        3569 awgn_out_1 is matched  ;    
Sample        3570 awgn_out_1 is matched  ;    
Sample        3571 awgn_out_1 is matched  ;    
Sample        3572 awgn_out_1 is matched  ;    
Sample        3573 awgn_out_1 is matched  ;    
Sample        3574 awgn_out_1 is matched  ;    
Sample        3575 awgn_out_1 is matched  ;    
Sample        3576 awgn_out_1 is matched  ;    
Sample        3577 awgn_out_1 is matched  ;    
Sample        3578 awgn_out_1 is matched  ;    
Sample        3579 awgn_out_1 is matched  ;    
Sample        3580 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100110111110110      -6.254883
                                        Verilog   awgn_out_1  is     1100110111110111      -6.254395
Sample        3581 awgn_out_1 is matched  ;    
Sample        3582 awgn_out_1 is matched  ;    
Sample        3583 awgn_out_1 is matched  ;    
Sample        3584 awgn_out_1 is matched  ;    
Sample        3585 awgn_out_1 is matched  ;    
Sample        3586 awgn_out_1 is matched  ;    
Sample        3587 awgn_out_1 is matched  ;    
Sample        3588 awgn_out_1 is matched  ;    
Sample        3589 awgn_out_1 is matched  ;    
Sample        3590 awgn_out_1 is matched  ;    
Sample        3591 awgn_out_1 is matched  ;    
Sample        3592 awgn_out_1 is matched  ;    
Sample        3593 awgn_out_1 is matched  ;    
Sample        3594 awgn_out_1 is matched  ;    
Sample        3595 awgn_out_1 is matched  ;    
Sample        3596 awgn_out_1 is matched  ;    
Sample        3597 awgn_out_1 is matched  ;    
Sample        3598 awgn_out_1 is matched  ;    
Sample        3599 awgn_out_1 is matched  ;    
Sample        3600 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011101101000      -5.074219
                                        Verilog   awgn_out_1  is     1101011101100111      -5.074707
Sample        3601 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001110011111      2.000000
                                        Verilog   awgn_out_1  is     0001001110100000      2.000000
Sample        3602 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010001011001      2.000000
                                        Verilog   awgn_out_1  is     0001010001011000      2.000000
Sample        3603 awgn_out_1 is matched  ;    
Sample        3604 awgn_out_1 is matched  ;    
Sample        3605 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010011000011      -3.404785
                                        Verilog   awgn_out_1  is     1110010011000100      -3.404297
Sample        3606 awgn_out_1 is matched  ;    
Sample        3607 awgn_out_1 is matched  ;    
Sample        3608 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000011000010      0.000000
                                        Verilog   awgn_out_1  is     0000000011000001      0.000000
Sample        3609 awgn_out_1 is matched  ;    
Sample        3610 awgn_out_1 is matched  ;    
Sample        3611 awgn_out_1 is matched  ;    
Sample        3612 awgn_out_1 is matched  ;    
Sample        3613 awgn_out_1 is matched  ;    
Sample        3614 awgn_out_1 is matched  ;    
Sample        3615 awgn_out_1 is matched  ;    
Sample        3616 awgn_out_1 is matched  ;    
Sample        3617 awgn_out_1 is matched  ;    
Sample        3618 awgn_out_1 is matched  ;    
Sample        3619 awgn_out_1 is matched  ;    
Sample        3620 awgn_out_1 is matched  ;    
Sample        3621 awgn_out_1 is matched  ;    
Sample        3622 awgn_out_1 is matched  ;    
Sample        3623 awgn_out_1 is matched  ;    
Sample        3624 awgn_out_1 is matched  ;    
Sample        3625 awgn_out_1 is matched  ;    
Sample        3626 awgn_out_1 is matched  ;    
Sample        3627 awgn_out_1 is matched  ;    
Sample        3628 awgn_out_1 is matched  ;    
Sample        3629 awgn_out_1 is matched  ;    
Sample        3630 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001001011010      -3.706055
                                        Verilog   awgn_out_1  is     1110001001011001      -3.706543
Sample        3631 awgn_out_1 is matched  ;    
Sample        3632 awgn_out_1 is matched  ;    
Sample        3633 awgn_out_1 is matched  ;    
Sample        3634 awgn_out_1 is matched  ;    
Sample        3635 awgn_out_1 is matched  ;    
Sample        3636 awgn_out_1 is matched  ;    
Sample        3637 awgn_out_1 is matched  ;    
Sample        3638 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111010000010      -4.186523
                                        Verilog   awgn_out_1  is     1101111010000001      -4.187012
Sample        3639 awgn_out_1 is matched  ;    
Sample        3640 awgn_out_1 is matched  ;    
Sample        3641 awgn_out_1 is matched  ;    
Sample        3642 awgn_out_1 is matched  ;    
Sample        3643 awgn_out_1 is matched  ;    
Sample        3644 awgn_out_1 is matched  ;    
Sample        3645 awgn_out_1 is matched  ;    
Sample        3646 awgn_out_1 is matched  ;    
Sample        3647 awgn_out_1 is matched  ;    
Sample        3648 awgn_out_1 is matched  ;    
Sample        3649 awgn_out_1 is matched  ;    
Sample        3650 awgn_out_1 is matched  ;    
Sample        3651 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011010110110011      6.000000
                                        Verilog   awgn_out_1  is     0011010110110100      6.000000
Sample        3652 awgn_out_1 is matched  ;    
Sample        3653 awgn_out_1 is matched  ;    
Sample        3654 awgn_out_1 is matched  ;    
Sample        3655 awgn_out_1 is matched  ;    
Sample        3656 awgn_out_1 is matched  ;    
Sample        3657 awgn_out_1 is matched  ;    
Sample        3658 awgn_out_1 is matched  ;    
Sample        3659 awgn_out_1 is matched  ;    
Sample        3660 awgn_out_1 is matched  ;    
Sample        3661 awgn_out_1 is matched  ;    
Sample        3662 awgn_out_1 is matched  ;    
Sample        3663 awgn_out_1 is matched  ;    
Sample        3664 awgn_out_1 is matched  ;    
Sample        3665 awgn_out_1 is matched  ;    
Sample        3666 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010100110111010      5.000000
                                        Verilog   awgn_out_1  is     0010100110111011      5.000000
Sample        3667 awgn_out_1 is matched  ;    
Sample        3668 awgn_out_1 is matched  ;    
Sample        3669 awgn_out_1 is matched  ;    
Sample        3670 awgn_out_1 is matched  ;    
Sample        3671 awgn_out_1 is matched  ;    
Sample        3672 awgn_out_1 is matched  ;    
Sample        3673 awgn_out_1 is matched  ;    
Sample        3674 awgn_out_1 is matched  ;    
Sample        3675 awgn_out_1 is matched  ;    
Sample        3676 awgn_out_1 is matched  ;    
Sample        3677 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011101011111000      7.000000
                                        Verilog   awgn_out_1  is     0011101011110111      7.000000
Sample        3678 awgn_out_1 is matched  ;    
Sample        3679 awgn_out_1 is matched  ;    
Sample        3680 awgn_out_1 is matched  ;    
Sample        3681 awgn_out_1 is matched  ;    
Sample        3682 awgn_out_1 is matched  ;    
Sample        3683 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100111001010      -2.776367
                                        Verilog   awgn_out_1  is     1110100111001011      -2.775879
Sample        3684 awgn_out_1 is matched  ;    
Sample        3685 awgn_out_1 is matched  ;    
Sample        3686 awgn_out_1 is matched  ;    
Sample        3687 awgn_out_1 is matched  ;    
Sample        3688 awgn_out_1 is matched  ;    
Sample        3689 awgn_out_1 is matched  ;    
Sample        3690 awgn_out_1 is matched  ;    
Sample        3691 awgn_out_1 is matched  ;    
Sample        3692 awgn_out_1 is matched  ;    
Sample        3693 awgn_out_1 is matched  ;    
Sample        3694 awgn_out_1 is matched  ;    
Sample        3695 awgn_out_1 is matched  ;    
Sample        3696 awgn_out_1 is matched  ;    
Sample        3697 awgn_out_1 is matched  ;    
Sample        3698 awgn_out_1 is matched  ;    
Sample        3699 awgn_out_1 is matched  ;    
Sample        3700 awgn_out_1 is matched  ;    
Sample        3701 awgn_out_1 is matched  ;    
Sample        3702 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110101010010      -2.334961
                                        Verilog   awgn_out_1  is     1110110101010001      -2.335449
Sample        3703 awgn_out_1 is matched  ;    
Sample        3704 awgn_out_1 is matched  ;    
Sample        3705 awgn_out_1 is matched  ;    
Sample        3706 awgn_out_1 is matched  ;    
Sample        3707 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011010001101111      6.000000
                                        Verilog   awgn_out_1  is     0011010001110000      6.000000
Sample        3708 awgn_out_1 is matched  ;    
Sample        3709 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111111001100      3.000000
                                        Verilog   awgn_out_1  is     0001111111001101      3.000000
Sample        3710 awgn_out_1 is matched  ;    
Sample        3711 awgn_out_1 is matched  ;    
Sample        3712 awgn_out_1 is matched  ;    
Sample        3713 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000010010000      -1.929688
                                        Verilog   awgn_out_1  is     1111000010010001      -1.929199
Sample        3714 awgn_out_1 is matched  ;    
Sample        3715 awgn_out_1 is matched  ;    
Sample        3716 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110010000100      -0.435547
                                        Verilog   awgn_out_1  is     1111110010000101      -0.435059
Sample        3717 awgn_out_1 is matched  ;    
Sample        3718 awgn_out_1 is matched  ;    
Sample        3719 awgn_out_1 is matched  ;    
Sample        3720 awgn_out_1 is matched  ;    
Sample        3721 awgn_out_1 is matched  ;    
Sample        3722 awgn_out_1 is matched  ;    
Sample        3723 awgn_out_1 is matched  ;    
Sample        3724 awgn_out_1 is matched  ;    
Sample        3725 awgn_out_1 is matched  ;    
Sample        3726 awgn_out_1 is matched  ;    
Sample        3727 awgn_out_1 is matched  ;    
Sample        3728 awgn_out_1 is matched  ;    
Sample        3729 awgn_out_1 is matched  ;    
Sample        3730 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110101011111      -2.328613
                                        Verilog   awgn_out_1  is     1110110101011110      -2.329102
Sample        3731 awgn_out_1 is matched  ;    
Sample        3732 awgn_out_1 is matched  ;    
Sample        3733 awgn_out_1 is matched  ;    
Sample        3734 awgn_out_1 is matched  ;    
Sample        3735 awgn_out_1 is matched  ;    
Sample        3736 awgn_out_1 is matched  ;    
Sample        3737 awgn_out_1 is matched  ;    
Sample        3738 awgn_out_1 is matched  ;    
Sample        3739 awgn_out_1 is matched  ;    
Sample        3740 awgn_out_1 is matched  ;    
Sample        3741 awgn_out_1 is matched  ;    
Sample        3742 awgn_out_1 is matched  ;    
Sample        3743 awgn_out_1 is matched  ;    
Sample        3744 awgn_out_1 is matched  ;    
Sample        3745 awgn_out_1 is matched  ;    
Sample        3746 awgn_out_1 is matched  ;    
Sample        3747 awgn_out_1 is matched  ;    
Sample        3748 awgn_out_1 is matched  ;    
Sample        3749 awgn_out_1 is matched  ;    
Sample        3750 awgn_out_1 is matched  ;    
Sample        3751 awgn_out_1 is matched  ;    
Sample        3752 awgn_out_1 is matched  ;    
Sample        3753 awgn_out_1 is matched  ;    
Sample        3754 awgn_out_1 is matched  ;    
Sample        3755 awgn_out_1 is matched  ;    
Sample        3756 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011111001111      2.000000
                                        Verilog   awgn_out_1  is     0001011111010000      2.000000
Sample        3757 awgn_out_1 is matched  ;    
Sample        3758 awgn_out_1 is matched  ;    
Sample        3759 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011001000111      4.000000
                                        Verilog   awgn_out_1  is     0010011001000110      4.000000
Sample        3760 awgn_out_1 is matched  ;    
Sample        3761 awgn_out_1 is matched  ;    
Sample        3762 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100110001100110      -6.450195
                                        Verilog   awgn_out_1  is     1100110001100111      -6.449707
Sample        3763 awgn_out_1 is matched  ;    
Sample        3764 awgn_out_1 is matched  ;    
Sample        3765 awgn_out_1 is matched  ;    
Sample        3766 awgn_out_1 is matched  ;    
Sample        3767 awgn_out_1 is matched  ;    
Sample        3768 awgn_out_1 is matched  ;    
Sample        3769 awgn_out_1 is matched  ;    
Sample        3770 awgn_out_1 is matched  ;    
Sample        3771 awgn_out_1 is matched  ;    
Sample        3772 awgn_out_1 is matched  ;    
Sample        3773 awgn_out_1 is matched  ;    
Sample        3774 awgn_out_1 is matched  ;    
Sample        3775 awgn_out_1 is matched  ;    
Sample        3776 awgn_out_1 is matched  ;    
Sample        3777 awgn_out_1 is matched  ;    
Sample        3778 awgn_out_1 is matched  ;    
Sample        3779 awgn_out_1 is matched  ;    
Sample        3780 awgn_out_1 is matched  ;    
Sample        3781 awgn_out_1 is matched  ;    
Sample        3782 awgn_out_1 is matched  ;    
Sample        3783 awgn_out_1 is matched  ;    
Sample        3784 awgn_out_1 is matched  ;    
Sample        3785 awgn_out_1 is matched  ;    
Sample        3786 awgn_out_1 is matched  ;    
Sample        3787 awgn_out_1 is matched  ;    
Sample        3788 awgn_out_1 is matched  ;    
Sample        3789 awgn_out_1 is matched  ;    
Sample        3790 awgn_out_1 is matched  ;    
Sample        3791 awgn_out_1 is matched  ;    
Sample        3792 awgn_out_1 is matched  ;    
Sample        3793 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011010100010011      6.000000
                                        Verilog   awgn_out_1  is     0011010100010100      6.000000
Sample        3794 awgn_out_1 is matched  ;    
Sample        3795 awgn_out_1 is matched  ;    
Sample        3796 awgn_out_1 is matched  ;    
Sample        3797 awgn_out_1 is matched  ;    
Sample        3798 awgn_out_1 is matched  ;    
Sample        3799 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010011011001      -3.394043
                                        Verilog   awgn_out_1  is     1110010011011010      -3.393555
Sample        3800 awgn_out_1 is matched  ;    
Sample        3801 awgn_out_1 is matched  ;    
Sample        3802 awgn_out_1 is matched  ;    
Sample        3803 awgn_out_1 is matched  ;    
Sample        3804 awgn_out_1 is matched  ;    
Sample        3805 awgn_out_1 is matched  ;    
Sample        3806 awgn_out_1 is matched  ;    
Sample        3807 awgn_out_1 is matched  ;    
Sample        3808 awgn_out_1 is matched  ;    
Sample        3809 awgn_out_1 is matched  ;    
Sample        3810 awgn_out_1 is matched  ;    
Sample        3811 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100100011110      3.000000
                                        Verilog   awgn_out_1  is     0001100100011101      3.000000
Sample        3812 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111010011100      -4.173828
                                        Verilog   awgn_out_1  is     1101111010011101      -4.173340
Sample        3813 awgn_out_1 is matched  ;    
Sample        3814 awgn_out_1 is matched  ;    
Sample        3815 awgn_out_1 is matched  ;    
Sample        3816 awgn_out_1 is matched  ;    
Sample        3817 awgn_out_1 is matched  ;    
Sample        3818 awgn_out_1 is matched  ;    
Sample        3819 awgn_out_1 is matched  ;    
Sample        3820 awgn_out_1 is matched  ;    
Sample        3821 awgn_out_1 is matched  ;    
Sample        3822 awgn_out_1 is matched  ;    
Sample        3823 awgn_out_1 is matched  ;    
Sample        3824 awgn_out_1 is matched  ;    
Sample        3825 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101001011101      5.000000
                                        Verilog   awgn_out_1  is     0010101001011100      5.000000
Sample        3826 awgn_out_1 is matched  ;    
Sample        3827 awgn_out_1 is matched  ;    
Sample        3828 awgn_out_1 is matched  ;    
Sample        3829 awgn_out_1 is matched  ;    
Sample        3830 awgn_out_1 is matched  ;    
Sample        3831 awgn_out_1 is matched  ;    
Sample        3832 awgn_out_1 is matched  ;    
Sample        3833 awgn_out_1 is matched  ;    
Sample        3834 awgn_out_1 is matched  ;    
Sample        3835 awgn_out_1 is matched  ;    
Sample        3836 awgn_out_1 is matched  ;    
Sample        3837 awgn_out_1 is matched  ;    
Sample        3838 awgn_out_1 is matched  ;    
Sample        3839 awgn_out_1 is matched  ;    
Sample        3840 awgn_out_1 is matched  ;    
Sample        3841 awgn_out_1 is matched  ;    
Sample        3842 awgn_out_1 is matched  ;    
Sample        3843 awgn_out_1 is matched  ;    
Sample        3844 awgn_out_1 is matched  ;    
Sample        3845 awgn_out_1 is matched  ;    
Sample        3846 awgn_out_1 is matched  ;    
Sample        3847 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000110110110      2.000000
                                        Verilog   awgn_out_1  is     0001000110110101      2.000000
Sample        3848 awgn_out_1 is matched  ;    
Sample        3849 awgn_out_1 is matched  ;    
Sample        3850 awgn_out_1 is matched  ;    
Sample        3851 awgn_out_1 is matched  ;    
Sample        3852 awgn_out_1 is matched  ;    
Sample        3853 awgn_out_1 is matched  ;    
Sample        3854 awgn_out_1 is matched  ;    
Sample        3855 awgn_out_1 is matched  ;    
Sample        3856 awgn_out_1 is matched  ;    
Sample        3857 awgn_out_1 is matched  ;    
Sample        3858 awgn_out_1 is matched  ;    
Sample        3859 awgn_out_1 is matched  ;    
Sample        3860 awgn_out_1 is matched  ;    
Sample        3861 awgn_out_1 is matched  ;    
Sample        3862 awgn_out_1 is matched  ;    
Sample        3863 awgn_out_1 is matched  ;    
Sample        3864 awgn_out_1 is matched  ;    
Sample        3865 awgn_out_1 is matched  ;    
Sample        3866 awgn_out_1 is matched  ;    
Sample        3867 awgn_out_1 is matched  ;    
Sample        3868 awgn_out_1 is matched  ;    
Sample        3869 awgn_out_1 is matched  ;    
Sample        3870 awgn_out_1 is matched  ;    
Sample        3871 awgn_out_1 is matched  ;    
Sample        3872 awgn_out_1 is matched  ;    
Sample        3873 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110111011100      -2.267578
                                        Verilog   awgn_out_1  is     1110110111011011      -2.268066
Sample        3874 awgn_out_1 is matched  ;    
Sample        3875 awgn_out_1 is matched  ;    
Sample        3876 awgn_out_1 is matched  ;    
Sample        3877 awgn_out_1 is matched  ;    
Sample        3878 awgn_out_1 is matched  ;    
Sample        3879 awgn_out_1 is matched  ;    
Sample        3880 awgn_out_1 is matched  ;    
Sample        3881 awgn_out_1 is matched  ;    
Sample        3882 awgn_out_1 is matched  ;    
Sample        3883 awgn_out_1 is matched  ;    
Sample        3884 awgn_out_1 is matched  ;    
Sample        3885 awgn_out_1 is matched  ;    
Sample        3886 awgn_out_1 is matched  ;    
Sample        3887 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010000110000      -5.476563
                                        Verilog   awgn_out_1  is     1101010000110001      -5.476074
Sample        3888 awgn_out_1 is matched  ;    
Sample        3889 awgn_out_1 is matched  ;    
Sample        3890 awgn_out_1 is matched  ;    
Sample        3891 awgn_out_1 is matched  ;    
Sample        3892 awgn_out_1 is matched  ;    
Sample        3893 awgn_out_1 is matched  ;    
Sample        3894 awgn_out_1 is matched  ;    
Sample        3895 awgn_out_1 is matched  ;    
Sample        3896 awgn_out_1 is matched  ;    
Sample        3897 awgn_out_1 is matched  ;    
Sample        3898 awgn_out_1 is matched  ;    
Sample        3899 awgn_out_1 is matched  ;    
Sample        3900 awgn_out_1 is matched  ;    
Sample        3901 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000111100100      4.000000
                                        Verilog   awgn_out_1  is     0010000111100101      4.000000
Sample        3902 awgn_out_1 is matched  ;    
Sample        3903 awgn_out_1 is matched  ;    
Sample        3904 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101100010000      -2.617188
                                        Verilog   awgn_out_1  is     1110101100010001      -2.616699
Sample        3905 awgn_out_1 is matched  ;    
Sample        3906 awgn_out_1 is matched  ;    
Sample        3907 awgn_out_1 is matched  ;    
Sample        3908 awgn_out_1 is matched  ;    
Sample        3909 awgn_out_1 is matched  ;    
Sample        3910 awgn_out_1 is matched  ;    
Sample        3911 awgn_out_1 is matched  ;    
Sample        3912 awgn_out_1 is matched  ;    
Sample        3913 awgn_out_1 is matched  ;    
Sample        3914 awgn_out_1 is matched  ;    
Sample        3915 awgn_out_1 is matched  ;    
Sample        3916 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111011001001      -0.151855
                                        Verilog   awgn_out_1  is     1111111011001000      -0.152344
Sample        3917 awgn_out_1 is matched  ;    
Sample        3918 awgn_out_1 is matched  ;    
Sample        3919 awgn_out_1 is matched  ;    
Sample        3920 awgn_out_1 is matched  ;    
Sample        3921 awgn_out_1 is matched  ;    
Sample        3922 awgn_out_1 is matched  ;    
Sample        3923 awgn_out_1 is matched  ;    
Sample        3924 awgn_out_1 is matched  ;    
Sample        3925 awgn_out_1 is matched  ;    
Sample        3926 awgn_out_1 is matched  ;    
Sample        3927 awgn_out_1 is matched  ;    
Sample        3928 awgn_out_1 is matched  ;    
Sample        3929 awgn_out_1 is matched  ;    
Sample        3930 awgn_out_1 is matched  ;    
Sample        3931 awgn_out_1 is matched  ;    
Sample        3932 awgn_out_1 is matched  ;    
Sample        3933 awgn_out_1 is matched  ;    
Sample        3934 awgn_out_1 is matched  ;    
Sample        3935 awgn_out_1 is matched  ;    
Sample        3936 awgn_out_1 is matched  ;    
Sample        3937 awgn_out_1 is matched  ;    
Sample        3938 awgn_out_1 is matched  ;    
Sample        3939 awgn_out_1 is matched  ;    
Sample        3940 awgn_out_1 is matched  ;    
Sample        3941 awgn_out_1 is matched  ;    
Sample        3942 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100101100001      -0.827637
                                        Verilog   awgn_out_1  is     1111100101100000      -0.828125
Sample        3943 awgn_out_1 is matched  ;    
Sample        3944 awgn_out_1 is matched  ;    
Sample        3945 awgn_out_1 is matched  ;    
Sample        3946 awgn_out_1 is matched  ;    
Sample        3947 awgn_out_1 is matched  ;    
Sample        3948 awgn_out_1 is matched  ;    
Sample        3949 awgn_out_1 is matched  ;    
Sample        3950 awgn_out_1 is matched  ;    
Sample        3951 awgn_out_1 is matched  ;    
Sample        3952 awgn_out_1 is matched  ;    
Sample        3953 awgn_out_1 is matched  ;    
Sample        3954 awgn_out_1 is matched  ;    
Sample        3955 awgn_out_1 is matched  ;    
Sample        3956 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011010101110      6.000000
                                        Verilog   awgn_out_1  is     0011011010101101      6.000000
Sample        3957 awgn_out_1 is matched  ;    
Sample        3958 awgn_out_1 is matched  ;    
Sample        3959 awgn_out_1 is matched  ;    
Sample        3960 awgn_out_1 is matched  ;    
Sample        3961 awgn_out_1 is matched  ;    
Sample        3962 awgn_out_1 is matched  ;    
Sample        3963 awgn_out_1 is matched  ;    
Sample        3964 awgn_out_1 is matched  ;    
Sample        3965 awgn_out_1 is matched  ;    
Sample        3966 awgn_out_1 is matched  ;    
Sample        3967 awgn_out_1 is matched  ;    
Sample        3968 awgn_out_1 is matched  ;    
Sample        3969 awgn_out_1 is matched  ;    
Sample        3970 awgn_out_1 is matched  ;    
Sample        3971 awgn_out_1 is matched  ;    
Sample        3972 awgn_out_1 is matched  ;    
Sample        3973 awgn_out_1 is matched  ;    
Sample        3974 awgn_out_1 is matched  ;    
Sample        3975 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001011111000      4.000000
                                        Verilog   awgn_out_1  is     0010001011111001      4.000000
Sample        3976 awgn_out_1 is matched  ;    
Sample        3977 awgn_out_1 is matched  ;    
Sample        3978 awgn_out_1 is matched  ;    
Sample        3979 awgn_out_1 is matched  ;    
Sample        3980 awgn_out_1 is matched  ;    
Sample        3981 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111111101100      -4.009766
                                        Verilog   awgn_out_1  is     1101111111101011      -4.010254
Sample        3982 awgn_out_1 is matched  ;    
Sample        3983 awgn_out_1 is matched  ;    
Sample        3984 awgn_out_1 is matched  ;    
Sample        3985 awgn_out_1 is matched  ;    
Sample        3986 awgn_out_1 is matched  ;    
Sample        3987 awgn_out_1 is matched  ;    
Sample        3988 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011000000101      -5.247559
                                        Verilog   awgn_out_1  is     1101011000000100      -5.248047
Sample        3989 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110101001011      3.000000
                                        Verilog   awgn_out_1  is     0001110101001100      3.000000
Sample        3990 awgn_out_1 is matched  ;    
Sample        3991 awgn_out_1 is matched  ;    
Sample        3992 awgn_out_1 is matched  ;    
Sample        3993 awgn_out_1 is matched  ;    
Sample        3994 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001111110010      6.000000
                                        Verilog   awgn_out_1  is     0011001111110001      6.000000
Sample        3995 awgn_out_1 is matched  ;    
Sample        3996 awgn_out_1 is matched  ;    
Sample        3997 awgn_out_1 is matched  ;    
Sample        3998 awgn_out_1 is matched  ;    
Sample        3999 awgn_out_1 is matched  ;    
Sample        4000 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100000110001      -0.976074
                                        Verilog   awgn_out_1  is     1111100000110010      -0.975586
Sample        4001 awgn_out_1 is matched  ;    
Sample        4002 awgn_out_1 is matched  ;    
Sample        4003 awgn_out_1 is matched  ;    
Sample        4004 awgn_out_1 is matched  ;    
Sample        4005 awgn_out_1 is matched  ;    
Sample        4006 awgn_out_1 is matched  ;    
Sample        4007 awgn_out_1 is matched  ;    
Sample        4008 awgn_out_1 is matched  ;    
Sample        4009 awgn_out_1 is matched  ;    
Sample        4010 awgn_out_1 is matched  ;    
Sample        4011 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101111101101      3.000000
                                        Verilog   awgn_out_1  is     0001101111101110      3.000000
Sample        4012 awgn_out_1 is matched  ;    
Sample        4013 awgn_out_1 is matched  ;    
Sample        4014 awgn_out_1 is matched  ;    
Sample        4015 awgn_out_1 is matched  ;    
Sample        4016 awgn_out_1 is matched  ;    
Sample        4017 awgn_out_1 is matched  ;    
Sample        4018 awgn_out_1 is matched  ;    
Sample        4019 awgn_out_1 is matched  ;    
Sample        4020 awgn_out_1 is matched  ;    
Sample        4021 awgn_out_1 is matched  ;    
Sample        4022 awgn_out_1 is matched  ;    
Sample        4023 awgn_out_1 is matched  ;    
Sample        4024 awgn_out_1 is matched  ;    
Sample        4025 awgn_out_1 is matched  ;    
Sample        4026 awgn_out_1 is matched  ;    
Sample        4027 awgn_out_1 is matched  ;    
Sample        4028 awgn_out_1 is matched  ;    
Sample        4029 awgn_out_1 is matched  ;    
Sample        4030 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101011001000      -2.652344
                                        Verilog   awgn_out_1  is     1110101011001001      -2.651855
Sample        4031 awgn_out_1 is matched  ;    
Sample        4032 awgn_out_1 is matched  ;    
Sample        4033 awgn_out_1 is matched  ;    
Sample        4034 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000110010000      -1.804688
                                        Verilog   awgn_out_1  is     1111000110010001      -1.804199
Sample        4035 awgn_out_1 is matched  ;    
Sample        4036 awgn_out_1 is matched  ;    
Sample        4037 awgn_out_1 is matched  ;    
Sample        4038 awgn_out_1 is matched  ;    
Sample        4039 awgn_out_1 is matched  ;    
Sample        4040 awgn_out_1 is matched  ;    
Sample        4041 awgn_out_1 is matched  ;    
Sample        4042 awgn_out_1 is matched  ;    
Sample        4043 awgn_out_1 is matched  ;    
Sample        4044 awgn_out_1 is matched  ;    
Sample        4045 awgn_out_1 is matched  ;    
Sample        4046 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100000000110101      8.000000
                                        Verilog   awgn_out_1  is     0100000000110110      8.000000
Sample        4047 awgn_out_1 is matched  ;    
Sample        4048 awgn_out_1 is matched  ;    
Sample        4049 awgn_out_1 is matched  ;    
Sample        4050 awgn_out_1 is matched  ;    
Sample        4051 awgn_out_1 is matched  ;    
Sample        4052 awgn_out_1 is matched  ;    
Sample        4053 awgn_out_1 is matched  ;    
Sample        4054 awgn_out_1 is matched  ;    
Sample        4055 awgn_out_1 is matched  ;    
Sample        4056 awgn_out_1 is matched  ;    
Sample        4057 awgn_out_1 is matched  ;    
Sample        4058 awgn_out_1 is matched  ;    
Sample        4059 awgn_out_1 is matched  ;    
Sample        4060 awgn_out_1 is matched  ;    
Sample        4061 awgn_out_1 is matched  ;    
Sample        4062 awgn_out_1 is matched  ;    
Sample        4063 awgn_out_1 is matched  ;    
Sample        4064 awgn_out_1 is matched  ;    
Sample        4065 awgn_out_1 is matched  ;    
Sample        4066 awgn_out_1 is matched  ;    
Sample        4067 awgn_out_1 is matched  ;    
Sample        4068 awgn_out_1 is matched  ;    
Sample        4069 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000111000101      0.000000
                                        Verilog   awgn_out_1  is     0000000111000110      0.000000
Sample        4070 awgn_out_1 is matched  ;    
Sample        4071 awgn_out_1 is matched  ;    
Sample        4072 awgn_out_1 is matched  ;    
Sample        4073 awgn_out_1 is matched  ;    
Sample        4074 awgn_out_1 is matched  ;    
Sample        4075 awgn_out_1 is matched  ;    
Sample        4076 awgn_out_1 is matched  ;    
Sample        4077 awgn_out_1 is matched  ;    
Sample        4078 awgn_out_1 is matched  ;    
Sample        4079 awgn_out_1 is matched  ;    
Sample        4080 awgn_out_1 is matched  ;    
Sample        4081 awgn_out_1 is matched  ;    
Sample        4082 awgn_out_1 is matched  ;    
Sample        4083 awgn_out_1 is matched  ;    
Sample        4084 awgn_out_1 is matched  ;    
Sample        4085 awgn_out_1 is matched  ;    
Sample        4086 awgn_out_1 is matched  ;    
Sample        4087 awgn_out_1 is matched  ;    
Sample        4088 awgn_out_1 is matched  ;    
Sample        4089 awgn_out_1 is matched  ;    
Sample        4090 awgn_out_1 is matched  ;    
Sample        4091 awgn_out_1 is matched  ;    
Sample        4092 awgn_out_1 is matched  ;    
Sample        4093 awgn_out_1 is matched  ;    
Sample        4094 awgn_out_1 is matched  ;    
Sample        4095 awgn_out_1 is matched  ;    
Sample        4096 awgn_out_1 is matched  ;    
Sample        4097 awgn_out_1 is matched  ;    
Sample        4098 awgn_out_1 is matched  ;    
Sample        4099 awgn_out_1 is matched  ;    
Sample        4100 awgn_out_1 is matched  ;    
Sample        4101 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111101100000      -0.078125
                                        Verilog   awgn_out_1  is     1111111101011111      -0.078613
Sample        4102 awgn_out_1 is matched  ;    
Sample        4103 awgn_out_1 is matched  ;    
Sample        4104 awgn_out_1 is matched  ;    
Sample        4105 awgn_out_1 is matched  ;    
Sample        4106 awgn_out_1 is matched  ;    
Sample        4107 awgn_out_1 is matched  ;    
Sample        4108 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100101110011      -2.818848
                                        Verilog   awgn_out_1  is     1110100101110100      -2.818359
Sample        4109 awgn_out_1 is matched  ;    
Sample        4110 awgn_out_1 is matched  ;    
Sample        4111 awgn_out_1 is matched  ;    
Sample        4112 awgn_out_1 is matched  ;    
Sample        4113 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011111101000      -1.011719
                                        Verilog   awgn_out_1  is     1111011111101001      -1.011230
Sample        4114 awgn_out_1 is matched  ;    
Sample        4115 awgn_out_1 is matched  ;    
Sample        4116 awgn_out_1 is matched  ;    
Sample        4117 awgn_out_1 is matched  ;    
Sample        4118 awgn_out_1 is matched  ;    
Sample        4119 awgn_out_1 is matched  ;    
Sample        4120 awgn_out_1 is matched  ;    
Sample        4121 awgn_out_1 is matched  ;    
Sample        4122 awgn_out_1 is matched  ;    
Sample        4123 awgn_out_1 is matched  ;    
Sample        4124 awgn_out_1 is matched  ;    
Sample        4125 awgn_out_1 is matched  ;    
Sample        4126 awgn_out_1 is matched  ;    
Sample        4127 awgn_out_1 is matched  ;    
Sample        4128 awgn_out_1 is matched  ;    
Sample        4129 awgn_out_1 is matched  ;    
Sample        4130 awgn_out_1 is matched  ;    
Sample        4131 awgn_out_1 is matched  ;    
Sample        4132 awgn_out_1 is matched  ;    
Sample        4133 awgn_out_1 is matched  ;    
Sample        4134 awgn_out_1 is matched  ;    
Sample        4135 awgn_out_1 is matched  ;    
Sample        4136 awgn_out_1 is matched  ;    
Sample        4137 awgn_out_1 is matched  ;    
Sample        4138 awgn_out_1 is matched  ;    
Sample        4139 awgn_out_1 is matched  ;    
Sample        4140 awgn_out_1 is matched  ;    
Sample        4141 awgn_out_1 is matched  ;    
Sample        4142 awgn_out_1 is matched  ;    
Sample        4143 awgn_out_1 is matched  ;    
Sample        4144 awgn_out_1 is matched  ;    
Sample        4145 awgn_out_1 is matched  ;    
Sample        4146 awgn_out_1 is matched  ;    
Sample        4147 awgn_out_1 is matched  ;    
Sample        4148 awgn_out_1 is matched  ;    
Sample        4149 awgn_out_1 is matched  ;    
Sample        4150 awgn_out_1 is matched  ;    
Sample        4151 awgn_out_1 is matched  ;    
Sample        4152 awgn_out_1 is matched  ;    
Sample        4153 awgn_out_1 is matched  ;    
Sample        4154 awgn_out_1 is matched  ;    
Sample        4155 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010000111100      -5.470703
                                        Verilog   awgn_out_1  is     1101010000111011      -5.471191
Sample        4156 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011001010011      4.000000
                                        Verilog   awgn_out_1  is     0010011001010100      4.000000
Sample        4157 awgn_out_1 is matched  ;    
Sample        4158 awgn_out_1 is matched  ;    
Sample        4159 awgn_out_1 is matched  ;    
Sample        4160 awgn_out_1 is matched  ;    
Sample        4161 awgn_out_1 is matched  ;    
Sample        4162 awgn_out_1 is matched  ;    
Sample        4163 awgn_out_1 is matched  ;    
Sample        4164 awgn_out_1 is matched  ;    
Sample        4165 awgn_out_1 is matched  ;    
Sample        4166 awgn_out_1 is matched  ;    
Sample        4167 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110001110000      3.000000
                                        Verilog   awgn_out_1  is     0001110001110001      3.000000
Sample        4168 awgn_out_1 is matched  ;    
Sample        4169 awgn_out_1 is matched  ;    
Sample        4170 awgn_out_1 is matched  ;    
Sample        4171 awgn_out_1 is matched  ;    
Sample        4172 awgn_out_1 is matched  ;    
Sample        4173 awgn_out_1 is matched  ;    
Sample        4174 awgn_out_1 is matched  ;    
Sample        4175 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011010110111      0.000000
                                        Verilog   awgn_out_1  is     0000011010111000      0.000000
Sample        4176 awgn_out_1 is matched  ;    
Sample        4177 awgn_out_1 is matched  ;    
Sample        4178 awgn_out_1 is matched  ;    
Sample        4179 awgn_out_1 is matched  ;    
Sample        4180 awgn_out_1 is matched  ;    
Sample        4181 awgn_out_1 is matched  ;    
Sample        4182 awgn_out_1 is matched  ;    
Sample        4183 awgn_out_1 is matched  ;    
Sample        4184 awgn_out_1 is matched  ;    
Sample        4185 awgn_out_1 is matched  ;    
Sample        4186 awgn_out_1 is matched  ;    
Sample        4187 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010100111111      2.000000
                                        Verilog   awgn_out_1  is     0001010100111110      2.000000
Sample        4188 awgn_out_1 is matched  ;    
Sample        4189 awgn_out_1 is matched  ;    
Sample        4190 awgn_out_1 is matched  ;    
Sample        4191 awgn_out_1 is matched  ;    
Sample        4192 awgn_out_1 is matched  ;    
Sample        4193 awgn_out_1 is matched  ;    
Sample        4194 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101101010000      -0.585938
                                        Verilog   awgn_out_1  is     1111101101010001      -0.585449
Sample        4195 awgn_out_1 is matched  ;    
Sample        4196 awgn_out_1 is matched  ;    
Sample        4197 awgn_out_1 is matched  ;    
Sample        4198 awgn_out_1 is matched  ;    
Sample        4199 awgn_out_1 is matched  ;    
Sample        4200 awgn_out_1 is matched  ;    
Sample        4201 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111110001110      5.000000
                                        Verilog   awgn_out_1  is     0010111110001111      5.000000
Sample        4202 awgn_out_1 is matched  ;    
Sample        4203 awgn_out_1 is matched  ;    
Sample        4204 awgn_out_1 is matched  ;    
Sample        4205 awgn_out_1 is matched  ;    
Sample        4206 awgn_out_1 is matched  ;    
Sample        4207 awgn_out_1 is matched  ;    
Sample        4208 awgn_out_1 is matched  ;    
Sample        4209 awgn_out_1 is matched  ;    
Sample        4210 awgn_out_1 is matched  ;    
Sample        4211 awgn_out_1 is matched  ;    
Sample        4212 awgn_out_1 is matched  ;    
Sample        4213 awgn_out_1 is matched  ;    
Sample        4214 awgn_out_1 is matched  ;    
Sample        4215 awgn_out_1 is matched  ;    
Sample        4216 awgn_out_1 is matched  ;    
Sample        4217 awgn_out_1 is matched  ;    
Sample        4218 awgn_out_1 is matched  ;    
Sample        4219 awgn_out_1 is matched  ;    
Sample        4220 awgn_out_1 is matched  ;    
Sample        4221 awgn_out_1 is matched  ;    
Sample        4222 awgn_out_1 is matched  ;    
Sample        4223 awgn_out_1 is matched  ;    
Sample        4224 awgn_out_1 is matched  ;    
Sample        4225 awgn_out_1 is matched  ;    
Sample        4226 awgn_out_1 is matched  ;    
Sample        4227 awgn_out_1 is matched  ;    
Sample        4228 awgn_out_1 is matched  ;    
Sample        4229 awgn_out_1 is matched  ;    
Sample        4230 awgn_out_1 is matched  ;    
Sample        4231 awgn_out_1 is matched  ;    
Sample        4232 awgn_out_1 is matched  ;    
Sample        4233 awgn_out_1 is matched  ;    
Sample        4234 awgn_out_1 is matched  ;    
Sample        4235 awgn_out_1 is matched  ;    
Sample        4236 awgn_out_1 is matched  ;    
Sample        4237 awgn_out_1 is matched  ;    
Sample        4238 awgn_out_1 is matched  ;    
Sample        4239 awgn_out_1 is matched  ;    
Sample        4240 awgn_out_1 is matched  ;    
Sample        4241 awgn_out_1 is matched  ;    
Sample        4242 awgn_out_1 is matched  ;    
Sample        4243 awgn_out_1 is matched  ;    
Sample        4244 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100011110011001      -7.050293
                                        Verilog   awgn_out_1  is     1100011110011000      -7.050781
Sample        4245 awgn_out_1 is matched  ;    
Sample        4246 awgn_out_1 is matched  ;    
Sample        4247 awgn_out_1 is matched  ;    
Sample        4248 awgn_out_1 is matched  ;    
Sample        4249 awgn_out_1 is matched  ;    
Sample        4250 awgn_out_1 is matched  ;    
Sample        4251 awgn_out_1 is matched  ;    
Sample        4252 awgn_out_1 is matched  ;    
Sample        4253 awgn_out_1 is matched  ;    
Sample        4254 awgn_out_1 is matched  ;    
Sample        4255 awgn_out_1 is matched  ;    
Sample        4256 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001000110010      2.000000
                                        Verilog   awgn_out_1  is     0001001000110001      2.000000
Sample        4257 awgn_out_1 is matched  ;    
Sample        4258 awgn_out_1 is matched  ;    
Sample        4259 awgn_out_1 is matched  ;    
Sample        4260 awgn_out_1 is matched  ;    
Sample        4261 awgn_out_1 is matched  ;    
Sample        4262 awgn_out_1 is matched  ;    
Sample        4263 awgn_out_1 is matched  ;    
Sample        4264 awgn_out_1 is matched  ;    
Sample        4265 awgn_out_1 is matched  ;    
Sample        4266 awgn_out_1 is matched  ;    
Sample        4267 awgn_out_1 is matched  ;    
Sample        4268 awgn_out_1 is matched  ;    
Sample        4269 awgn_out_1 is matched  ;    
Sample        4270 awgn_out_1 is matched  ;    
Sample        4271 awgn_out_1 is matched  ;    
Sample        4272 awgn_out_1 is matched  ;    
Sample        4273 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001110010010      2.000000
                                        Verilog   awgn_out_1  is     0001001110010001      2.000000
Sample        4274 awgn_out_1 is matched  ;    
Sample        4275 awgn_out_1 is matched  ;    
Sample        4276 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010001001001      -3.464355
                                        Verilog   awgn_out_1  is     1110010001001010      -3.463867
Sample        4277 awgn_out_1 is matched  ;    
Sample        4278 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000111110000      0.000000
                                        Verilog   awgn_out_1  is     0000000111101111      0.000000
Sample        4279 awgn_out_1 is matched  ;    
Sample        4280 awgn_out_1 is matched  ;    
Sample        4281 awgn_out_1 is matched  ;    
Sample        4282 awgn_out_1 is matched  ;    
Sample        4283 awgn_out_1 is matched  ;    
Sample        4284 awgn_out_1 is matched  ;    
Sample        4285 awgn_out_1 is matched  ;    
Sample        4286 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010111000000      0.000000
                                        Verilog   awgn_out_1  is     0000010111000001      0.000000
Sample        4287 awgn_out_1 is matched  ;    
Sample        4288 awgn_out_1 is matched  ;    
Sample        4289 awgn_out_1 is matched  ;    
Sample        4290 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011100000001100      7.000000
                                        Verilog   awgn_out_1  is     0011100000001101      7.000000
Sample        4291 awgn_out_1 is matched  ;    
Sample        4292 awgn_out_1 is matched  ;    
Sample        4293 awgn_out_1 is matched  ;    
Sample        4294 awgn_out_1 is matched  ;    
Sample        4295 awgn_out_1 is matched  ;    
Sample        4296 awgn_out_1 is matched  ;    
Sample        4297 awgn_out_1 is matched  ;    
Sample        4298 awgn_out_1 is matched  ;    
Sample        4299 awgn_out_1 is matched  ;    
Sample        4300 awgn_out_1 is matched  ;    
Sample        4301 awgn_out_1 is matched  ;    
Sample        4302 awgn_out_1 is matched  ;    
Sample        4303 awgn_out_1 is matched  ;    
Sample        4304 awgn_out_1 is matched  ;    
Sample        4305 awgn_out_1 is matched  ;    
Sample        4306 awgn_out_1 is matched  ;    
Sample        4307 awgn_out_1 is matched  ;    
Sample        4308 awgn_out_1 is matched  ;    
Sample        4309 awgn_out_1 is matched  ;    
Sample        4310 awgn_out_1 is matched  ;    
Sample        4311 awgn_out_1 is matched  ;    
Sample        4312 awgn_out_1 is matched  ;    
Sample        4313 awgn_out_1 is matched  ;    
Sample        4314 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000111001100      2.000000
                                        Verilog   awgn_out_1  is     0001000111001101      2.000000
Sample        4315 awgn_out_1 is matched  ;    
Sample        4316 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111100001001      1.000000
                                        Verilog   awgn_out_1  is     0000111100001010      1.000000
Sample        4317 awgn_out_1 is matched  ;    
Sample        4318 awgn_out_1 is matched  ;    
Sample        4319 awgn_out_1 is matched  ;    
Sample        4320 awgn_out_1 is matched  ;    
Sample        4321 awgn_out_1 is matched  ;    
Sample        4322 awgn_out_1 is matched  ;    
Sample        4323 awgn_out_1 is matched  ;    
Sample        4324 awgn_out_1 is matched  ;    
Sample        4325 awgn_out_1 is matched  ;    
Sample        4326 awgn_out_1 is matched  ;    
Sample        4327 awgn_out_1 is matched  ;    
Sample        4328 awgn_out_1 is matched  ;    
Sample        4329 awgn_out_1 is matched  ;    
Sample        4330 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011111111001      0.000000
                                        Verilog   awgn_out_1  is     0000011111111000      0.000000
Sample        4331 awgn_out_1 is matched  ;    
Sample        4332 awgn_out_1 is matched  ;    
Sample        4333 awgn_out_1 is matched  ;    
Sample        4334 awgn_out_1 is matched  ;    
Sample        4335 awgn_out_1 is matched  ;    
Sample        4336 awgn_out_1 is matched  ;    
Sample        4337 awgn_out_1 is matched  ;    
Sample        4338 awgn_out_1 is matched  ;    
Sample        4339 awgn_out_1 is matched  ;    
Sample        4340 awgn_out_1 is matched  ;    
Sample        4341 awgn_out_1 is matched  ;    
Sample        4342 awgn_out_1 is matched  ;    
Sample        4343 awgn_out_1 is matched  ;    
Sample        4344 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100110000010      -4.811523
                                        Verilog   awgn_out_1  is     1101100110000001      -4.812012
Sample        4345 awgn_out_1 is matched  ;    
Sample        4346 awgn_out_1 is matched  ;    
Sample        4347 awgn_out_1 is matched  ;    
Sample        4348 awgn_out_1 is matched  ;    
Sample        4349 awgn_out_1 is matched  ;    
Sample        4350 awgn_out_1 is matched  ;    
Sample        4351 awgn_out_1 is matched  ;    
Sample        4352 awgn_out_1 is matched  ;    
Sample        4353 awgn_out_1 is matched  ;    
Sample        4354 awgn_out_1 is matched  ;    
Sample        4355 awgn_out_1 is matched  ;    
Sample        4356 awgn_out_1 is matched  ;    
Sample        4357 awgn_out_1 is matched  ;    
Sample        4358 awgn_out_1 is matched  ;    
Sample        4359 awgn_out_1 is matched  ;    
Sample        4360 awgn_out_1 is matched  ;    
Sample        4361 awgn_out_1 is matched  ;    
Sample        4362 awgn_out_1 is matched  ;    
Sample        4363 awgn_out_1 is matched  ;    
Sample        4364 awgn_out_1 is matched  ;    
Sample        4365 awgn_out_1 is matched  ;    
Sample        4366 awgn_out_1 is matched  ;    
Sample        4367 awgn_out_1 is matched  ;    
Sample        4368 awgn_out_1 is matched  ;    
Sample        4369 awgn_out_1 is matched  ;    
Sample        4370 awgn_out_1 is matched  ;    
Sample        4371 awgn_out_1 is matched  ;    
Sample        4372 awgn_out_1 is matched  ;    
Sample        4373 awgn_out_1 is matched  ;    
Sample        4374 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110000111111      3.000000
                                        Verilog   awgn_out_1  is     0001110001000000      3.000000
Sample        4375 awgn_out_1 is matched  ;    
Sample        4376 awgn_out_1 is matched  ;    
Sample        4377 awgn_out_1 is matched  ;    
Sample        4378 awgn_out_1 is matched  ;    
Sample        4379 awgn_out_1 is matched  ;    
Sample        4380 awgn_out_1 is matched  ;    
Sample        4381 awgn_out_1 is matched  ;    
Sample        4382 awgn_out_1 is matched  ;    
Sample        4383 awgn_out_1 is matched  ;    
Sample        4384 awgn_out_1 is matched  ;    
Sample        4385 awgn_out_1 is matched  ;    
Sample        4386 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110000100000      1.000000
                                        Verilog   awgn_out_1  is     0000110000100001      1.000000
Sample        4387 awgn_out_1 is matched  ;    
Sample        4388 awgn_out_1 is matched  ;    
Sample        4389 awgn_out_1 is matched  ;    
Sample        4390 awgn_out_1 is matched  ;    
Sample        4391 awgn_out_1 is matched  ;    
Sample        4392 awgn_out_1 is matched  ;    
Sample        4393 awgn_out_1 is matched  ;    
Sample        4394 awgn_out_1 is matched  ;    
Sample        4395 awgn_out_1 is matched  ;    
Sample        4396 awgn_out_1 is matched  ;    
Sample        4397 awgn_out_1 is matched  ;    
Sample        4398 awgn_out_1 is matched  ;    
Sample        4399 awgn_out_1 is matched  ;    
Sample        4400 awgn_out_1 is matched  ;    
Sample        4401 awgn_out_1 is matched  ;    
Sample        4402 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000101100000      -3.828125
                                        Verilog   awgn_out_1  is     1110000101100001      -3.827637
Sample        4403 awgn_out_1 is matched  ;    
Sample        4404 awgn_out_1 is matched  ;    
Sample        4405 awgn_out_1 is matched  ;    
Sample        4406 awgn_out_1 is matched  ;    
Sample        4407 awgn_out_1 is matched  ;    
Sample        4408 awgn_out_1 is matched  ;    
Sample        4409 awgn_out_1 is matched  ;    
Sample        4410 awgn_out_1 is matched  ;    
Sample        4411 awgn_out_1 is matched  ;    
Sample        4412 awgn_out_1 is matched  ;    
Sample        4413 awgn_out_1 is matched  ;    
Sample        4414 awgn_out_1 is matched  ;    
Sample        4415 awgn_out_1 is matched  ;    
Sample        4416 awgn_out_1 is matched  ;    
Sample        4417 awgn_out_1 is matched  ;    
Sample        4418 awgn_out_1 is matched  ;    
Sample        4419 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010110101011      0.000000
                                        Verilog   awgn_out_1  is     0000010110101100      0.000000
Sample        4420 awgn_out_1 is matched  ;    
Sample        4421 awgn_out_1 is matched  ;    
Sample        4422 awgn_out_1 is matched  ;    
Sample        4423 awgn_out_1 is matched  ;    
Sample        4424 awgn_out_1 is matched  ;    
Sample        4425 awgn_out_1 is matched  ;    
Sample        4426 awgn_out_1 is matched  ;    
Sample        4427 awgn_out_1 is matched  ;    
Sample        4428 awgn_out_1 is matched  ;    
Sample        4429 awgn_out_1 is matched  ;    
Sample        4430 awgn_out_1 is matched  ;    
Sample        4431 awgn_out_1 is matched  ;    
Sample        4432 awgn_out_1 is matched  ;    
Sample        4433 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111101010111      5.000000
                                        Verilog   awgn_out_1  is     0010111101010110      5.000000
Sample        4434 awgn_out_1 is matched  ;    
Sample        4435 awgn_out_1 is matched  ;    
Sample        4436 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111101101001      5.000000
                                        Verilog   awgn_out_1  is     0010111101101010      5.000000
Sample        4437 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101100010100      -6.615234
                                        Verilog   awgn_out_1  is     1100101100010011      -6.615723
Sample        4438 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100011111000011      -7.029785
                                        Verilog   awgn_out_1  is     1100011111000010      -7.030273
Sample        4439 awgn_out_1 is matched  ;    
Sample        4440 awgn_out_1 is matched  ;    
Sample        4441 awgn_out_1 is matched  ;    
Sample        4442 awgn_out_1 is matched  ;    
Sample        4443 awgn_out_1 is matched  ;    
Sample        4444 awgn_out_1 is matched  ;    
Sample        4445 awgn_out_1 is matched  ;    
Sample        4446 awgn_out_1 is matched  ;    
Sample        4447 awgn_out_1 is matched  ;    
Sample        4448 awgn_out_1 is matched  ;    
Sample        4449 awgn_out_1 is matched  ;    
Sample        4450 awgn_out_1 is matched  ;    
Sample        4451 awgn_out_1 is matched  ;    
Sample        4452 awgn_out_1 is matched  ;    
Sample        4453 awgn_out_1 is matched  ;    
Sample        4454 awgn_out_1 is matched  ;    
Sample        4455 awgn_out_1 is matched  ;    
Sample        4456 awgn_out_1 is matched  ;    
Sample        4457 awgn_out_1 is matched  ;    
Sample        4458 awgn_out_1 is matched  ;    
Sample        4459 awgn_out_1 is matched  ;    
Sample        4460 awgn_out_1 is matched  ;    
Sample        4461 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111100000111      -2.121582
                                        Verilog   awgn_out_1  is     1110111100001000      -2.121094
Sample        4462 awgn_out_1 is matched  ;    
Sample        4463 awgn_out_1 is matched  ;    
Sample        4464 awgn_out_1 is matched  ;    
Sample        4465 awgn_out_1 is matched  ;    
Sample        4466 awgn_out_1 is matched  ;    
Sample        4467 awgn_out_1 is matched  ;    
Sample        4468 awgn_out_1 is matched  ;    
Sample        4469 awgn_out_1 is matched  ;    
Sample        4470 awgn_out_1 is matched  ;    
Sample        4471 awgn_out_1 is matched  ;    
Sample        4472 awgn_out_1 is matched  ;    
Sample        4473 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101010100110      -2.668945
                                        Verilog   awgn_out_1  is     1110101010100111      -2.668457
Sample        4474 awgn_out_1 is matched  ;    
Sample        4475 awgn_out_1 is matched  ;    
Sample        4476 awgn_out_1 is matched  ;    
Sample        4477 awgn_out_1 is matched  ;    
Sample        4478 awgn_out_1 is matched  ;    
Sample        4479 awgn_out_1 is matched  ;    
Sample        4480 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010100001011      4.000000
                                        Verilog   awgn_out_1  is     0010010100001010      4.000000
Sample        4481 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010001111100      0.000000
                                        Verilog   awgn_out_1  is     0000010001111101      0.000000
Sample        4482 awgn_out_1 is matched  ;    
Sample        4483 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101010010001      5.000000
                                        Verilog   awgn_out_1  is     0010101010010010      5.000000
Sample        4484 awgn_out_1 is matched  ;    
Sample        4485 awgn_out_1 is matched  ;    
Sample        4486 awgn_out_1 is matched  ;    
Sample        4487 awgn_out_1 is matched  ;    
Sample        4488 awgn_out_1 is matched  ;    
Sample        4489 awgn_out_1 is matched  ;    
Sample        4490 awgn_out_1 is matched  ;    
Sample        4491 awgn_out_1 is matched  ;    
Sample        4492 awgn_out_1 is matched  ;    
Sample        4493 awgn_out_1 is matched  ;    
Sample        4494 awgn_out_1 is matched  ;    
Sample        4495 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011101110101110      -8.540039
                                        Verilog   awgn_out_1  is     1011101110101101      -8.540527
Sample        4496 awgn_out_1 is matched  ;    
Sample        4497 awgn_out_1 is matched  ;    
Sample        4498 awgn_out_1 is matched  ;    
Sample        4499 awgn_out_1 is matched  ;    
Sample        4500 awgn_out_1 is matched  ;    
Sample        4501 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000010100111      -1.918457
                                        Verilog   awgn_out_1  is     1111000010101000      -1.917969
Sample        4502 awgn_out_1 is matched  ;    
Sample        4503 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010101111011      -1.314941
                                        Verilog   awgn_out_1  is     1111010101111010      -1.315430
Sample        4504 awgn_out_1 is matched  ;    
Sample        4505 awgn_out_1 is matched  ;    
Sample        4506 awgn_out_1 is matched  ;    
Sample        4507 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100011111110001      -7.007324
                                        Verilog   awgn_out_1  is     1100011111110010      -7.006836
Sample        4508 awgn_out_1 is matched  ;    
Sample        4509 awgn_out_1 is matched  ;    
Sample        4510 awgn_out_1 is matched  ;    
Sample        4511 awgn_out_1 is matched  ;    
Sample        4512 awgn_out_1 is matched  ;    
Sample        4513 awgn_out_1 is matched  ;    
Sample        4514 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011010011010      -1.174805
                                        Verilog   awgn_out_1  is     1111011010011011      -1.174316
Sample        4515 awgn_out_1 is matched  ;    
Sample        4516 awgn_out_1 is matched  ;    
Sample        4517 awgn_out_1 is matched  ;    
Sample        4518 awgn_out_1 is matched  ;    
Sample        4519 awgn_out_1 is matched  ;    
Sample        4520 awgn_out_1 is matched  ;    
Sample        4521 awgn_out_1 is matched  ;    
Sample        4522 awgn_out_1 is matched  ;    
Sample        4523 awgn_out_1 is matched  ;    
Sample        4524 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110011100111      -0.387207
                                        Verilog   awgn_out_1  is     1111110011100110      -0.387695
Sample        4525 awgn_out_1 is matched  ;    
Sample        4526 awgn_out_1 is matched  ;    
Sample        4527 awgn_out_1 is matched  ;    
Sample        4528 awgn_out_1 is matched  ;    
Sample        4529 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111010110000      -2.164063
                                        Verilog   awgn_out_1  is     1110111010110001      -2.163574
Sample        4530 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011100111010      6.000000
                                        Verilog   awgn_out_1  is     0011011100111001      6.000000
Sample        4531 awgn_out_1 is matched  ;    
Sample        4532 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011101000000      4.000000
                                        Verilog   awgn_out_1  is     0010011101000001      4.000000
Sample        4533 awgn_out_1 is matched  ;    
Sample        4534 awgn_out_1 is matched  ;    
Sample        4535 awgn_out_1 is matched  ;    
Sample        4536 awgn_out_1 is matched  ;    
Sample        4537 awgn_out_1 is matched  ;    
Sample        4538 awgn_out_1 is matched  ;    
Sample        4539 awgn_out_1 is matched  ;    
Sample        4540 awgn_out_1 is matched  ;    
Sample        4541 awgn_out_1 is matched  ;    
Sample        4542 awgn_out_1 is matched  ;    
Sample        4543 awgn_out_1 is matched  ;    
Sample        4544 awgn_out_1 is matched  ;    
Sample        4545 awgn_out_1 is matched  ;    
Sample        4546 awgn_out_1 is matched  ;    
Sample        4547 awgn_out_1 is matched  ;    
Sample        4548 awgn_out_1 is matched  ;    
Sample        4549 awgn_out_1 is matched  ;    
Sample        4550 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101011110010      -2.631836
                                        Verilog   awgn_out_1  is     1110101011110001      -2.632324
Sample        4551 awgn_out_1 is matched  ;    
Sample        4552 awgn_out_1 is matched  ;    
Sample        4553 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011101110010      2.000000
                                        Verilog   awgn_out_1  is     0001011101110001      2.000000
Sample        4554 awgn_out_1 is matched  ;    
Sample        4555 awgn_out_1 is matched  ;    
Sample        4556 awgn_out_1 is matched  ;    
Sample        4557 awgn_out_1 is matched  ;    
Sample        4558 awgn_out_1 is matched  ;    
Sample        4559 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100100110111      3.000000
                                        Verilog   awgn_out_1  is     0001100100110110      3.000000
Sample        4560 awgn_out_1 is matched  ;    
Sample        4561 awgn_out_1 is matched  ;    
Sample        4562 awgn_out_1 is matched  ;    
Sample        4563 awgn_out_1 is matched  ;    
Sample        4564 awgn_out_1 is matched  ;    
Sample        4565 awgn_out_1 is matched  ;    
Sample        4566 awgn_out_1 is matched  ;    
Sample        4567 awgn_out_1 is matched  ;    
Sample        4568 awgn_out_1 is matched  ;    
Sample        4569 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010110100010      -3.295898
                                        Verilog   awgn_out_1  is     1110010110100001      -3.296387
Sample        4570 awgn_out_1 is matched  ;    
Sample        4571 awgn_out_1 is matched  ;    
Sample        4572 awgn_out_1 is matched  ;    
Sample        4573 awgn_out_1 is matched  ;    
Sample        4574 awgn_out_1 is matched  ;    
Sample        4575 awgn_out_1 is matched  ;    
Sample        4576 awgn_out_1 is matched  ;    
Sample        4577 awgn_out_1 is matched  ;    
Sample        4578 awgn_out_1 is matched  ;    
Sample        4579 awgn_out_1 is matched  ;    
Sample        4580 awgn_out_1 is matched  ;    
Sample        4581 awgn_out_1 is matched  ;    
Sample        4582 awgn_out_1 is matched  ;    
Sample        4583 awgn_out_1 is matched  ;    
Sample        4584 awgn_out_1 is matched  ;    
Sample        4585 awgn_out_1 is matched  ;    
Sample        4586 awgn_out_1 is matched  ;    
Sample        4587 awgn_out_1 is matched  ;    
Sample        4588 awgn_out_1 is matched  ;    
Sample        4589 awgn_out_1 is matched  ;    
Sample        4590 awgn_out_1 is matched  ;    
Sample        4591 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000100010101      -5.864746
                                        Verilog   awgn_out_1  is     1101000100010100      -5.865234
Sample        4592 awgn_out_1 is matched  ;    
Sample        4593 awgn_out_1 is matched  ;    
Sample        4594 awgn_out_1 is matched  ;    
Sample        4595 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101101100001      5.000000
                                        Verilog   awgn_out_1  is     0010101101100010      5.000000
Sample        4596 awgn_out_1 is matched  ;    
Sample        4597 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001101001010      6.000000
                                        Verilog   awgn_out_1  is     0011001101001011      6.000000
Sample        4598 awgn_out_1 is matched  ;    
Sample        4599 awgn_out_1 is matched  ;    
Sample        4600 awgn_out_1 is matched  ;    
Sample        4601 awgn_out_1 is matched  ;    
Sample        4602 awgn_out_1 is matched  ;    
Sample        4603 awgn_out_1 is matched  ;    
Sample        4604 awgn_out_1 is matched  ;    
Sample        4605 awgn_out_1 is matched  ;    
Sample        4606 awgn_out_1 is matched  ;    
Sample        4607 awgn_out_1 is matched  ;    
Sample        4608 awgn_out_1 is matched  ;    
Sample        4609 awgn_out_1 is matched  ;    
Sample        4610 awgn_out_1 is matched  ;    
Sample        4611 awgn_out_1 is matched  ;    
Sample        4612 awgn_out_1 is matched  ;    
Sample        4613 awgn_out_1 is matched  ;    
Sample        4614 awgn_out_1 is matched  ;    
Sample        4615 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111111000101      1.000000
                                        Verilog   awgn_out_1  is     0000111111000100      1.000000
Sample        4616 awgn_out_1 is matched  ;    
Sample        4617 awgn_out_1 is matched  ;    
Sample        4618 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101100001011      1.000000
                                        Verilog   awgn_out_1  is     0000101100001010      1.000000
Sample        4619 awgn_out_1 is matched  ;    
Sample        4620 awgn_out_1 is matched  ;    
Sample        4621 awgn_out_1 is matched  ;    
Sample        4622 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111111101111      -0.008301
                                        Verilog   awgn_out_1  is     1111111111110000      -0.007813
Sample        4623 awgn_out_1 is matched  ;    
Sample        4624 awgn_out_1 is matched  ;    
Sample        4625 awgn_out_1 is matched  ;    
Sample        4626 awgn_out_1 is matched  ;    
Sample        4627 awgn_out_1 is matched  ;    
Sample        4628 awgn_out_1 is matched  ;    
Sample        4629 awgn_out_1 is matched  ;    
Sample        4630 awgn_out_1 is matched  ;    
Sample        4631 awgn_out_1 is matched  ;    
Sample        4632 awgn_out_1 is matched  ;    
Sample        4633 awgn_out_1 is matched  ;    
Sample        4634 awgn_out_1 is matched  ;    
Sample        4635 awgn_out_1 is matched  ;    
Sample        4636 awgn_out_1 is matched  ;    
Sample        4637 awgn_out_1 is matched  ;    
Sample        4638 awgn_out_1 is matched  ;    
Sample        4639 awgn_out_1 is matched  ;    
Sample        4640 awgn_out_1 is matched  ;    
Sample        4641 awgn_out_1 is matched  ;    
Sample        4642 awgn_out_1 is matched  ;    
Sample        4643 awgn_out_1 is matched  ;    
Sample        4644 awgn_out_1 is matched  ;    
Sample        4645 awgn_out_1 is matched  ;    
Sample        4646 awgn_out_1 is matched  ;    
Sample        4647 awgn_out_1 is matched  ;    
Sample        4648 awgn_out_1 is matched  ;    
Sample        4649 awgn_out_1 is matched  ;    
Sample        4650 awgn_out_1 is matched  ;    
Sample        4651 awgn_out_1 is matched  ;    
Sample        4652 awgn_out_1 is matched  ;    
Sample        4653 awgn_out_1 is matched  ;    
Sample        4654 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101100010101      -4.614746
                                        Verilog   awgn_out_1  is     1101101100010110      -4.614258
Sample        4655 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110100011110      5.000000
                                        Verilog   awgn_out_1  is     0010110100011111      5.000000
Sample        4656 awgn_out_1 is matched  ;    
Sample        4657 awgn_out_1 is matched  ;    
Sample        4658 awgn_out_1 is matched  ;    
Sample        4659 awgn_out_1 is matched  ;    
Sample        4660 awgn_out_1 is matched  ;    
Sample        4661 awgn_out_1 is matched  ;    
Sample        4662 awgn_out_1 is matched  ;    
Sample        4663 awgn_out_1 is matched  ;    
Sample        4664 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011111110110      6.000000
                                        Verilog   awgn_out_1  is     0011011111110101      6.000000
Sample        4665 awgn_out_1 is matched  ;    
Sample        4666 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001001111010      -3.690430
                                        Verilog   awgn_out_1  is     1110001001111011      -3.689941
Sample        4667 awgn_out_1 is matched  ;    
Sample        4668 awgn_out_1 is matched  ;    
Sample        4669 awgn_out_1 is matched  ;    
Sample        4670 awgn_out_1 is matched  ;    
Sample        4671 awgn_out_1 is matched  ;    
Sample        4672 awgn_out_1 is matched  ;    
Sample        4673 awgn_out_1 is matched  ;    
Sample        4674 awgn_out_1 is matched  ;    
Sample        4675 awgn_out_1 is matched  ;    
Sample        4676 awgn_out_1 is matched  ;    
Sample        4677 awgn_out_1 is matched  ;    
Sample        4678 awgn_out_1 is matched  ;    
Sample        4679 awgn_out_1 is matched  ;    
Sample        4680 awgn_out_1 is matched  ;    
Sample        4681 awgn_out_1 is matched  ;    
Sample        4682 awgn_out_1 is matched  ;    
Sample        4683 awgn_out_1 is matched  ;    
Sample        4684 awgn_out_1 is matched  ;    
Sample        4685 awgn_out_1 is matched  ;    
Sample        4686 awgn_out_1 is matched  ;    
Sample        4687 awgn_out_1 is matched  ;    
Sample        4688 awgn_out_1 is matched  ;    
Sample        4689 awgn_out_1 is matched  ;    
Sample        4690 awgn_out_1 is matched  ;    
Sample        4691 awgn_out_1 is matched  ;    
Sample        4692 awgn_out_1 is matched  ;    
Sample        4693 awgn_out_1 is matched  ;    
Sample        4694 awgn_out_1 is matched  ;    
Sample        4695 awgn_out_1 is matched  ;    
Sample        4696 awgn_out_1 is matched  ;    
Sample        4697 awgn_out_1 is matched  ;    
Sample        4698 awgn_out_1 is matched  ;    
Sample        4699 awgn_out_1 is matched  ;    
Sample        4700 awgn_out_1 is matched  ;    
Sample        4701 awgn_out_1 is matched  ;    
Sample        4702 awgn_out_1 is matched  ;    
Sample        4703 awgn_out_1 is matched  ;    
Sample        4704 awgn_out_1 is matched  ;    
Sample        4705 awgn_out_1 is matched  ;    
Sample        4706 awgn_out_1 is matched  ;    
Sample        4707 awgn_out_1 is matched  ;    
Sample        4708 awgn_out_1 is matched  ;    
Sample        4709 awgn_out_1 is matched  ;    
Sample        4710 awgn_out_1 is matched  ;    
Sample        4711 awgn_out_1 is matched  ;    
Sample        4712 awgn_out_1 is matched  ;    
Sample        4713 awgn_out_1 is matched  ;    
Sample        4714 awgn_out_1 is matched  ;    
Sample        4715 awgn_out_1 is matched  ;    
Sample        4716 awgn_out_1 is matched  ;    
Sample        4717 awgn_out_1 is matched  ;    
Sample        4718 awgn_out_1 is matched  ;    
Sample        4719 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011110010010100      -8.427734
                                        Verilog   awgn_out_1  is     1011110010010101      -8.427246
Sample        4720 awgn_out_1 is matched  ;    
Sample        4721 awgn_out_1 is matched  ;    
Sample        4722 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100010110110011      8.000000
                                        Verilog   awgn_out_1  is     0100010110110100      8.000000
Sample        4723 awgn_out_1 is matched  ;    
Sample        4724 awgn_out_1 is matched  ;    
Sample        4725 awgn_out_1 is matched  ;    
Sample        4726 awgn_out_1 is matched  ;    
Sample        4727 awgn_out_1 is matched  ;    
Sample        4728 awgn_out_1 is matched  ;    
Sample        4729 awgn_out_1 is matched  ;    
Sample        4730 awgn_out_1 is matched  ;    
Sample        4731 awgn_out_1 is matched  ;    
Sample        4732 awgn_out_1 is matched  ;    
Sample        4733 awgn_out_1 is matched  ;    
Sample        4734 awgn_out_1 is matched  ;    
Sample        4735 awgn_out_1 is matched  ;    
Sample        4736 awgn_out_1 is matched  ;    
Sample        4737 awgn_out_1 is matched  ;    
Sample        4738 awgn_out_1 is matched  ;    
Sample        4739 awgn_out_1 is matched  ;    
Sample        4740 awgn_out_1 is matched  ;    
Sample        4741 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100100001101      1.000000
                                        Verilog   awgn_out_1  is     0000100100001110      1.000000
Sample        4742 awgn_out_1 is matched  ;    
Sample        4743 awgn_out_1 is matched  ;    
Sample        4744 awgn_out_1 is matched  ;    
Sample        4745 awgn_out_1 is matched  ;    
Sample        4746 awgn_out_1 is matched  ;    
Sample        4747 awgn_out_1 is matched  ;    
Sample        4748 awgn_out_1 is matched  ;    
Sample        4749 awgn_out_1 is matched  ;    
Sample        4750 awgn_out_1 is matched  ;    
Sample        4751 awgn_out_1 is matched  ;    
Sample        4752 awgn_out_1 is matched  ;    
Sample        4753 awgn_out_1 is matched  ;    
Sample        4754 awgn_out_1 is matched  ;    
Sample        4755 awgn_out_1 is matched  ;    
Sample        4756 awgn_out_1 is matched  ;    
Sample        4757 awgn_out_1 is matched  ;    
Sample        4758 awgn_out_1 is matched  ;    
Sample        4759 awgn_out_1 is matched  ;    
Sample        4760 awgn_out_1 is matched  ;    
Sample        4761 awgn_out_1 is matched  ;    
Sample        4762 awgn_out_1 is matched  ;    
Sample        4763 awgn_out_1 is matched  ;    
Sample        4764 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100011011100      3.000000
                                        Verilog   awgn_out_1  is     0001100011011011      3.000000
Sample        4765 awgn_out_1 is matched  ;    
Sample        4766 awgn_out_1 is matched  ;    
Sample        4767 awgn_out_1 is matched  ;    
Sample        4768 awgn_out_1 is matched  ;    
Sample        4769 awgn_out_1 is matched  ;    
Sample        4770 awgn_out_1 is matched  ;    
Sample        4771 awgn_out_1 is matched  ;    
Sample        4772 awgn_out_1 is matched  ;    
Sample        4773 awgn_out_1 is matched  ;    
Sample        4774 awgn_out_1 is matched  ;    
Sample        4775 awgn_out_1 is matched  ;    
Sample        4776 awgn_out_1 is matched  ;    
Sample        4777 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011001100101      2.000000
                                        Verilog   awgn_out_1  is     0001011001100110      2.000000
Sample        4778 awgn_out_1 is matched  ;    
Sample        4779 awgn_out_1 is matched  ;    
Sample        4780 awgn_out_1 is matched  ;    
Sample        4781 awgn_out_1 is matched  ;    
Sample        4782 awgn_out_1 is matched  ;    
Sample        4783 awgn_out_1 is matched  ;    
Sample        4784 awgn_out_1 is matched  ;    
Sample        4785 awgn_out_1 is matched  ;    
Sample        4786 awgn_out_1 is matched  ;    
Sample        4787 awgn_out_1 is matched  ;    
Sample        4788 awgn_out_1 is matched  ;    
Sample        4789 awgn_out_1 is matched  ;    
Sample        4790 awgn_out_1 is matched  ;    
Sample        4791 awgn_out_1 is matched  ;    
Sample        4792 awgn_out_1 is matched  ;    
Sample        4793 awgn_out_1 is matched  ;    
Sample        4794 awgn_out_1 is matched  ;    
Sample        4795 awgn_out_1 is matched  ;    
Sample        4796 awgn_out_1 is matched  ;    
Sample        4797 awgn_out_1 is matched  ;    
Sample        4798 awgn_out_1 is matched  ;    
Sample        4799 awgn_out_1 is matched  ;    
Sample        4800 awgn_out_1 is matched  ;    
Sample        4801 awgn_out_1 is matched  ;    
Sample        4802 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111111100000      5.000000
                                        Verilog   awgn_out_1  is     0010111111011111      5.000000
Sample        4803 awgn_out_1 is matched  ;    
Sample        4804 awgn_out_1 is matched  ;    
Sample        4805 awgn_out_1 is matched  ;    
Sample        4806 awgn_out_1 is matched  ;    
Sample        4807 awgn_out_1 is matched  ;    
Sample        4808 awgn_out_1 is matched  ;    
Sample        4809 awgn_out_1 is matched  ;    
Sample        4810 awgn_out_1 is matched  ;    
Sample        4811 awgn_out_1 is matched  ;    
Sample        4812 awgn_out_1 is matched  ;    
Sample        4813 awgn_out_1 is matched  ;    
Sample        4814 awgn_out_1 is matched  ;    
Sample        4815 awgn_out_1 is matched  ;    
Sample        4816 awgn_out_1 is matched  ;    
Sample        4817 awgn_out_1 is matched  ;    
Sample        4818 awgn_out_1 is matched  ;    
Sample        4819 awgn_out_1 is matched  ;    
Sample        4820 awgn_out_1 is matched  ;    
Sample        4821 awgn_out_1 is matched  ;    
Sample        4822 awgn_out_1 is matched  ;    
Sample        4823 awgn_out_1 is matched  ;    
Sample        4824 awgn_out_1 is matched  ;    
Sample        4825 awgn_out_1 is matched  ;    
Sample        4826 awgn_out_1 is matched  ;    
Sample        4827 awgn_out_1 is matched  ;    
Sample        4828 awgn_out_1 is matched  ;    
Sample        4829 awgn_out_1 is matched  ;    
Sample        4830 awgn_out_1 is matched  ;    
Sample        4831 awgn_out_1 is matched  ;    
Sample        4832 awgn_out_1 is matched  ;    
Sample        4833 awgn_out_1 is matched  ;    
Sample        4834 awgn_out_1 is matched  ;    
Sample        4835 awgn_out_1 is matched  ;    
Sample        4836 awgn_out_1 is matched  ;    
Sample        4837 awgn_out_1 is matched  ;    
Sample        4838 awgn_out_1 is matched  ;    
Sample        4839 awgn_out_1 is matched  ;    
Sample        4840 awgn_out_1 is matched  ;    
Sample        4841 awgn_out_1 is matched  ;    
Sample        4842 awgn_out_1 is matched  ;    
Sample        4843 awgn_out_1 is matched  ;    
Sample        4844 awgn_out_1 is matched  ;    
Sample        4845 awgn_out_1 is matched  ;    
Sample        4846 awgn_out_1 is matched  ;    
Sample        4847 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100100001001      3.000000
                                        Verilog   awgn_out_1  is     0001100100001000      3.000000
Sample        4848 awgn_out_1 is matched  ;    
Sample        4849 awgn_out_1 is matched  ;    
Sample        4850 awgn_out_1 is matched  ;    
Sample        4851 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000101111011      4.000000
                                        Verilog   awgn_out_1  is     0010000101111010      4.000000
Sample        4852 awgn_out_1 is matched  ;    
Sample        4853 awgn_out_1 is matched  ;    
Sample        4854 awgn_out_1 is matched  ;    
Sample        4855 awgn_out_1 is matched  ;    
Sample        4856 awgn_out_1 is matched  ;    
Sample        4857 awgn_out_1 is matched  ;    
Sample        4858 awgn_out_1 is matched  ;    
Sample        4859 awgn_out_1 is matched  ;    
Sample        4860 awgn_out_1 is matched  ;    
Sample        4861 awgn_out_1 is matched  ;    
Sample        4862 awgn_out_1 is matched  ;    
Sample        4863 awgn_out_1 is matched  ;    
Sample        4864 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101111101110      -0.508789
                                        Verilog   awgn_out_1  is     1111101111101101      -0.509277
Sample        4865 awgn_out_1 is matched  ;    
Sample        4866 awgn_out_1 is matched  ;    
Sample        4867 awgn_out_1 is matched  ;    
Sample        4868 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001011101011      0.000000
                                        Verilog   awgn_out_1  is     0000001011101010      0.000000
Sample        4869 awgn_out_1 is matched  ;    
Sample        4870 awgn_out_1 is matched  ;    
Sample        4871 awgn_out_1 is matched  ;    
Sample        4872 awgn_out_1 is matched  ;    
Sample        4873 awgn_out_1 is matched  ;    
Sample        4874 awgn_out_1 is matched  ;    
Sample        4875 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011110011010      -5.049805
                                        Verilog   awgn_out_1  is     1101011110011001      -5.050293
Sample        4876 awgn_out_1 is matched  ;    
Sample        4877 awgn_out_1 is matched  ;    
Sample        4878 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011000001101      -1.243652
                                        Verilog   awgn_out_1  is     1111011000001100      -1.244141
Sample        4879 awgn_out_1 is matched  ;    
Sample        4880 awgn_out_1 is matched  ;    
Sample        4881 awgn_out_1 is matched  ;    
Sample        4882 awgn_out_1 is matched  ;    
Sample        4883 awgn_out_1 is matched  ;    
Sample        4884 awgn_out_1 is matched  ;    
Sample        4885 awgn_out_1 is matched  ;    
Sample        4886 awgn_out_1 is matched  ;    
Sample        4887 awgn_out_1 is matched  ;    
Sample        4888 awgn_out_1 is matched  ;    
Sample        4889 awgn_out_1 is matched  ;    
Sample        4890 awgn_out_1 is matched  ;    
Sample        4891 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010110110101      2.000000
                                        Verilog   awgn_out_1  is     0001010110110110      2.000000
Sample        4892 awgn_out_1 is matched  ;    
Sample        4893 awgn_out_1 is matched  ;    
Sample        4894 awgn_out_1 is matched  ;    
Sample        4895 awgn_out_1 is matched  ;    
Sample        4896 awgn_out_1 is matched  ;    
Sample        4897 awgn_out_1 is matched  ;    
Sample        4898 awgn_out_1 is matched  ;    
Sample        4899 awgn_out_1 is matched  ;    
Sample        4900 awgn_out_1 is matched  ;    
Sample        4901 awgn_out_1 is matched  ;    
Sample        4902 awgn_out_1 is matched  ;    
Sample        4903 awgn_out_1 is matched  ;    
Sample        4904 awgn_out_1 is matched  ;    
Sample        4905 awgn_out_1 is matched  ;    
Sample        4906 awgn_out_1 is matched  ;    
Sample        4907 awgn_out_1 is matched  ;    
Sample        4908 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011000101110      -5.227539
                                        Verilog   awgn_out_1  is     1101011000101111      -5.227051
Sample        4909 awgn_out_1 is matched  ;    
Sample        4910 awgn_out_1 is matched  ;    
Sample        4911 awgn_out_1 is matched  ;    
Sample        4912 awgn_out_1 is matched  ;    
Sample        4913 awgn_out_1 is matched  ;    
Sample        4914 awgn_out_1 is matched  ;    
Sample        4915 awgn_out_1 is matched  ;    
Sample        4916 awgn_out_1 is matched  ;    
Sample        4917 awgn_out_1 is matched  ;    
Sample        4918 awgn_out_1 is matched  ;    
Sample        4919 awgn_out_1 is matched  ;    
Sample        4920 awgn_out_1 is matched  ;    
Sample        4921 awgn_out_1 is matched  ;    
Sample        4922 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101101010110      5.000000
                                        Verilog   awgn_out_1  is     0010101101010101      5.000000
Sample        4923 awgn_out_1 is matched  ;    
Sample        4924 awgn_out_1 is matched  ;    
Sample        4925 awgn_out_1 is matched  ;    
Sample        4926 awgn_out_1 is matched  ;    
Sample        4927 awgn_out_1 is matched  ;    
Sample        4928 awgn_out_1 is matched  ;    
Sample        4929 awgn_out_1 is matched  ;    
Sample        4930 awgn_out_1 is matched  ;    
Sample        4931 awgn_out_1 is matched  ;    
Sample        4932 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111001000001      -0.218262
                                        Verilog   awgn_out_1  is     1111111001000000      -0.218750
Sample        4933 awgn_out_1 is matched  ;    
Sample        4934 awgn_out_1 is matched  ;    
Sample        4935 awgn_out_1 is matched  ;    
Sample        4936 awgn_out_1 is matched  ;    
Sample        4937 awgn_out_1 is matched  ;    
Sample        4938 awgn_out_1 is matched  ;    
Sample        4939 awgn_out_1 is matched  ;    
Sample        4940 awgn_out_1 is matched  ;    
Sample        4941 awgn_out_1 is matched  ;    
Sample        4942 awgn_out_1 is matched  ;    
Sample        4943 awgn_out_1 is matched  ;    
Sample        4944 awgn_out_1 is matched  ;    
Sample        4945 awgn_out_1 is matched  ;    
Sample        4946 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111011010100      1.000000
                                        Verilog   awgn_out_1  is     0000111011010011      1.000000
Sample        4947 awgn_out_1 is matched  ;    
Sample        4948 awgn_out_1 is matched  ;    
Sample        4949 awgn_out_1 is matched  ;    
Sample        4950 awgn_out_1 is matched  ;    
Sample        4951 awgn_out_1 is matched  ;    
Sample        4952 awgn_out_1 is matched  ;    
Sample        4953 awgn_out_1 is matched  ;    
Sample        4954 awgn_out_1 is matched  ;    
Sample        4955 awgn_out_1 is matched  ;    
Sample        4956 awgn_out_1 is matched  ;    
Sample        4957 awgn_out_1 is matched  ;    
Sample        4958 awgn_out_1 is matched  ;    
Sample        4959 awgn_out_1 is matched  ;    
Sample        4960 awgn_out_1 is matched  ;    
Sample        4961 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001110110010      6.000000
                                        Verilog   awgn_out_1  is     0011001110110001      6.000000
Sample        4962 awgn_out_1 is matched  ;    
Sample        4963 awgn_out_1 is matched  ;    
Sample        4964 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100100000110000      -6.976563
                                        Verilog   awgn_out_1  is     1100100000101111      -6.977051
Sample        4965 awgn_out_1 is matched  ;    
Sample        4966 awgn_out_1 is matched  ;    
Sample        4967 awgn_out_1 is matched  ;    
Sample        4968 awgn_out_1 is matched  ;    
Sample        4969 awgn_out_1 is matched  ;    
Sample        4970 awgn_out_1 is matched  ;    
Sample        4971 awgn_out_1 is matched  ;    
Sample        4972 awgn_out_1 is matched  ;    
Sample        4973 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101100001010      3.000000
                                        Verilog   awgn_out_1  is     0001101100001001      3.000000
Sample        4974 awgn_out_1 is matched  ;    
Sample        4975 awgn_out_1 is matched  ;    
Sample        4976 awgn_out_1 is matched  ;    
Sample        4977 awgn_out_1 is matched  ;    
Sample        4978 awgn_out_1 is matched  ;    
Sample        4979 awgn_out_1 is matched  ;    
Sample        4980 awgn_out_1 is matched  ;    
Sample        4981 awgn_out_1 is matched  ;    
Sample        4982 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101001110000      -0.695313
                                        Verilog   awgn_out_1  is     1111101001110001      -0.694824
Sample        4983 awgn_out_1 is matched  ;    
Sample        4984 awgn_out_1 is matched  ;    
Sample        4985 awgn_out_1 is matched  ;    
Sample        4986 awgn_out_1 is matched  ;    
Sample        4987 awgn_out_1 is matched  ;    
Sample        4988 awgn_out_1 is matched  ;    
Sample        4989 awgn_out_1 is matched  ;    
Sample        4990 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001101111011      4.000000
                                        Verilog   awgn_out_1  is     0010001101111100      4.000000
Sample        4991 awgn_out_1 is matched  ;    
Sample        4992 awgn_out_1 is matched  ;    
Sample        4993 awgn_out_1 is matched  ;    
Sample        4994 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100100110000      -2.851563
                                        Verilog   awgn_out_1  is     1110100100101111      -2.852051
Sample        4995 awgn_out_1 is matched  ;    
Sample        4996 awgn_out_1 is matched  ;    
Sample        4997 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011110001000      2.000000
                                        Verilog   awgn_out_1  is     0001011110001001      2.000000
Sample        4998 awgn_out_1 is matched  ;    
Sample        4999 awgn_out_1 is matched  ;    
Sample        5000 awgn_out_1 is matched  ;    
Sample        5001 awgn_out_1 is matched  ;    
Sample        5002 awgn_out_1 is matched  ;    
Sample        5003 awgn_out_1 is matched  ;    
Sample        5004 awgn_out_1 is matched  ;    
Sample        5005 awgn_out_1 is matched  ;    
Sample        5006 awgn_out_1 is matched  ;    
Sample        5007 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110100001011      5.000000
                                        Verilog   awgn_out_1  is     0010110100001010      5.000000
Sample        5008 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010100001100      4.000000
                                        Verilog   awgn_out_1  is     0010010100001011      4.000000
Sample        5009 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011100011101      2.000000
                                        Verilog   awgn_out_1  is     0001011100011100      2.000000
Sample        5010 awgn_out_1 is matched  ;    
Sample        5011 awgn_out_1 is matched  ;    
Sample        5012 awgn_out_1 is matched  ;    
Sample        5013 awgn_out_1 is matched  ;    
Sample        5014 awgn_out_1 is matched  ;    
Sample        5015 awgn_out_1 is matched  ;    
Sample        5016 awgn_out_1 is matched  ;    
Sample        5017 awgn_out_1 is matched  ;    
Sample        5018 awgn_out_1 is matched  ;    
Sample        5019 awgn_out_1 is matched  ;    
Sample        5020 awgn_out_1 is matched  ;    
Sample        5021 awgn_out_1 is matched  ;    
Sample        5022 awgn_out_1 is matched  ;    
Sample        5023 awgn_out_1 is matched  ;    
Sample        5024 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000000101011      2.000000
                                        Verilog   awgn_out_1  is     0001000000101010      2.000000
Sample        5025 awgn_out_1 is matched  ;    
Sample        5026 awgn_out_1 is matched  ;    
Sample        5027 awgn_out_1 is matched  ;    
Sample        5028 awgn_out_1 is matched  ;    
Sample        5029 awgn_out_1 is matched  ;    
Sample        5030 awgn_out_1 is matched  ;    
Sample        5031 awgn_out_1 is matched  ;    
Sample        5032 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101000101101      3.000000
                                        Verilog   awgn_out_1  is     0001101000101110      3.000000
Sample        5033 awgn_out_1 is matched  ;    
Sample        5034 awgn_out_1 is matched  ;    
Sample        5035 awgn_out_1 is matched  ;    
Sample        5036 awgn_out_1 is matched  ;    
Sample        5037 awgn_out_1 is matched  ;    
Sample        5038 awgn_out_1 is matched  ;    
Sample        5039 awgn_out_1 is matched  ;    
Sample        5040 awgn_out_1 is matched  ;    
Sample        5041 awgn_out_1 is matched  ;    
Sample        5042 awgn_out_1 is matched  ;    
Sample        5043 awgn_out_1 is matched  ;    
Sample        5044 awgn_out_1 is matched  ;    
Sample        5045 awgn_out_1 is matched  ;    
Sample        5046 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111011010110      -4.145508
                                        Verilog   awgn_out_1  is     1101111011010111      -4.145020
Sample        5047 awgn_out_1 is matched  ;    
Sample        5048 awgn_out_1 is matched  ;    
Sample        5049 awgn_out_1 is matched  ;    
Sample        5050 awgn_out_1 is matched  ;    
Sample        5051 awgn_out_1 is matched  ;    
Sample        5052 awgn_out_1 is matched  ;    
Sample        5053 awgn_out_1 is matched  ;    
Sample        5054 awgn_out_1 is matched  ;    
Sample        5055 awgn_out_1 is matched  ;    
Sample        5056 awgn_out_1 is matched  ;    
Sample        5057 awgn_out_1 is matched  ;    
Sample        5058 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011000110101      0.000000
                                        Verilog   awgn_out_1  is     0000011000110110      0.000000
Sample        5059 awgn_out_1 is matched  ;    
Sample        5060 awgn_out_1 is matched  ;    
Sample        5061 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011111011011      2.000000
                                        Verilog   awgn_out_1  is     0001011111011010      2.000000
Sample        5062 awgn_out_1 is matched  ;    
Sample        5063 awgn_out_1 is matched  ;    
Sample        5064 awgn_out_1 is matched  ;    
Sample        5065 awgn_out_1 is matched  ;    
Sample        5066 awgn_out_1 is matched  ;    
Sample        5067 awgn_out_1 is matched  ;    
Sample        5068 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010000100000      -3.484375
                                        Verilog   awgn_out_1  is     1110010000100001      -3.483887
Sample        5069 awgn_out_1 is matched  ;    
Sample        5070 awgn_out_1 is matched  ;    
Sample        5071 awgn_out_1 is matched  ;    
Sample        5072 awgn_out_1 is matched  ;    
Sample        5073 awgn_out_1 is matched  ;    
Sample        5074 awgn_out_1 is matched  ;    
Sample        5075 awgn_out_1 is matched  ;    
Sample        5076 awgn_out_1 is matched  ;    
Sample        5077 awgn_out_1 is matched  ;    
Sample        5078 awgn_out_1 is matched  ;    
Sample        5079 awgn_out_1 is matched  ;    
Sample        5080 awgn_out_1 is matched  ;    
Sample        5081 awgn_out_1 is matched  ;    
Sample        5082 awgn_out_1 is matched  ;    
Sample        5083 awgn_out_1 is matched  ;    
Sample        5084 awgn_out_1 is matched  ;    
Sample        5085 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100100000000      -0.875000
                                        Verilog   awgn_out_1  is     1111100011111111      -0.875488
Sample        5086 awgn_out_1 is matched  ;    
Sample        5087 awgn_out_1 is matched  ;    
Sample        5088 awgn_out_1 is matched  ;    
Sample        5089 awgn_out_1 is matched  ;    
Sample        5090 awgn_out_1 is matched  ;    
Sample        5091 awgn_out_1 is matched  ;    
Sample        5092 awgn_out_1 is matched  ;    
Sample        5093 awgn_out_1 is matched  ;    
Sample        5094 awgn_out_1 is matched  ;    
Sample        5095 awgn_out_1 is matched  ;    
Sample        5096 awgn_out_1 is matched  ;    
Sample        5097 awgn_out_1 is matched  ;    
Sample        5098 awgn_out_1 is matched  ;    
Sample        5099 awgn_out_1 is matched  ;    
Sample        5100 awgn_out_1 is matched  ;    
Sample        5101 awgn_out_1 is matched  ;    
Sample        5102 awgn_out_1 is matched  ;    
Sample        5103 awgn_out_1 is matched  ;    
Sample        5104 awgn_out_1 is matched  ;    
Sample        5105 awgn_out_1 is matched  ;    
Sample        5106 awgn_out_1 is matched  ;    
Sample        5107 awgn_out_1 is matched  ;    
Sample        5108 awgn_out_1 is matched  ;    
Sample        5109 awgn_out_1 is matched  ;    
Sample        5110 awgn_out_1 is matched  ;    
Sample        5111 awgn_out_1 is matched  ;    
Sample        5112 awgn_out_1 is matched  ;    
Sample        5113 awgn_out_1 is matched  ;    
Sample        5114 awgn_out_1 is matched  ;    
Sample        5115 awgn_out_1 is matched  ;    
Sample        5116 awgn_out_1 is matched  ;    
Sample        5117 awgn_out_1 is matched  ;    
Sample        5118 awgn_out_1 is matched  ;    
Sample        5119 awgn_out_1 is matched  ;    
Sample        5120 awgn_out_1 is matched  ;    
Sample        5121 awgn_out_1 is matched  ;    
Sample        5122 awgn_out_1 is matched  ;    
Sample        5123 awgn_out_1 is matched  ;    
Sample        5124 awgn_out_1 is matched  ;    
Sample        5125 awgn_out_1 is matched  ;    
Sample        5126 awgn_out_1 is matched  ;    
Sample        5127 awgn_out_1 is matched  ;    
Sample        5128 awgn_out_1 is matched  ;    
Sample        5129 awgn_out_1 is matched  ;    
Sample        5130 awgn_out_1 is matched  ;    
Sample        5131 awgn_out_1 is matched  ;    
Sample        5132 awgn_out_1 is matched  ;    
Sample        5133 awgn_out_1 is matched  ;    
Sample        5134 awgn_out_1 is matched  ;    
Sample        5135 awgn_out_1 is matched  ;    
Sample        5136 awgn_out_1 is matched  ;    
Sample        5137 awgn_out_1 is matched  ;    
Sample        5138 awgn_out_1 is matched  ;    
Sample        5139 awgn_out_1 is matched  ;    
Sample        5140 awgn_out_1 is matched  ;    
Sample        5141 awgn_out_1 is matched  ;    
Sample        5142 awgn_out_1 is matched  ;    
Sample        5143 awgn_out_1 is matched  ;    
Sample        5144 awgn_out_1 is matched  ;    
Sample        5145 awgn_out_1 is matched  ;    
Sample        5146 awgn_out_1 is matched  ;    
Sample        5147 awgn_out_1 is matched  ;    
Sample        5148 awgn_out_1 is matched  ;    
Sample        5149 awgn_out_1 is matched  ;    
Sample        5150 awgn_out_1 is matched  ;    
Sample        5151 awgn_out_1 is matched  ;    
Sample        5152 awgn_out_1 is matched  ;    
Sample        5153 awgn_out_1 is matched  ;    
Sample        5154 awgn_out_1 is matched  ;    
Sample        5155 awgn_out_1 is matched  ;    
Sample        5156 awgn_out_1 is matched  ;    
Sample        5157 awgn_out_1 is matched  ;    
Sample        5158 awgn_out_1 is matched  ;    
Sample        5159 awgn_out_1 is matched  ;    
Sample        5160 awgn_out_1 is matched  ;    
Sample        5161 awgn_out_1 is matched  ;    
Sample        5162 awgn_out_1 is matched  ;    
Sample        5163 awgn_out_1 is matched  ;    
Sample        5164 awgn_out_1 is matched  ;    
Sample        5165 awgn_out_1 is matched  ;    
Sample        5166 awgn_out_1 is matched  ;    
Sample        5167 awgn_out_1 is matched  ;    
Sample        5168 awgn_out_1 is matched  ;    
Sample        5169 awgn_out_1 is matched  ;    
Sample        5170 awgn_out_1 is matched  ;    
Sample        5171 awgn_out_1 is matched  ;    
Sample        5172 awgn_out_1 is matched  ;    
Sample        5173 awgn_out_1 is matched  ;    
Sample        5174 awgn_out_1 is matched  ;    
Sample        5175 awgn_out_1 is matched  ;    
Sample        5176 awgn_out_1 is matched  ;    
Sample        5177 awgn_out_1 is matched  ;    
Sample        5178 awgn_out_1 is matched  ;    
Sample        5179 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001111000000      6.000000
                                        Verilog   awgn_out_1  is     0011001111000001      6.000000
Sample        5180 awgn_out_1 is matched  ;    
Sample        5181 awgn_out_1 is matched  ;    
Sample        5182 awgn_out_1 is matched  ;    
Sample        5183 awgn_out_1 is matched  ;    
Sample        5184 awgn_out_1 is matched  ;    
Sample        5185 awgn_out_1 is matched  ;    
Sample        5186 awgn_out_1 is matched  ;    
Sample        5187 awgn_out_1 is matched  ;    
Sample        5188 awgn_out_1 is matched  ;    
Sample        5189 awgn_out_1 is matched  ;    
Sample        5190 awgn_out_1 is matched  ;    
Sample        5191 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100001011010100      8.000000
                                        Verilog   awgn_out_1  is     0011110101011000      7.000000
Sample        5192 awgn_out_1 is matched  ;    
Sample        5193 awgn_out_1 is matched  ;    
Sample        5194 awgn_out_1 is matched  ;    
Sample        5195 awgn_out_1 is matched  ;    
Sample        5196 awgn_out_1 is matched  ;    
Sample        5197 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101111100111      1.000000
                                        Verilog   awgn_out_1  is     0000101111100110      1.000000
Sample        5198 awgn_out_1 is matched  ;    
Sample        5199 awgn_out_1 is matched  ;    
Sample        5200 awgn_out_1 is matched  ;    
Sample        5201 awgn_out_1 is matched  ;    
Sample        5202 awgn_out_1 is matched  ;    
Sample        5203 awgn_out_1 is matched  ;    
Sample        5204 awgn_out_1 is matched  ;    
Sample        5205 awgn_out_1 is matched  ;    
Sample        5206 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111110101011      -0.041504
                                        Verilog   awgn_out_1  is     1111111110101010      -0.041992
Sample        5207 awgn_out_1 is matched  ;    
Sample        5208 awgn_out_1 is matched  ;    
Sample        5209 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101101010001      5.000000
                                        Verilog   awgn_out_1  is     0010101101010010      5.000000
Sample        5210 awgn_out_1 is matched  ;    
Sample        5211 awgn_out_1 is matched  ;    
Sample        5212 awgn_out_1 is matched  ;    
Sample        5213 awgn_out_1 is matched  ;    
Sample        5214 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100011010011000      8.000000
                                        Verilog   awgn_out_1  is     0100011010011001      8.000000
Sample        5215 awgn_out_1 is matched  ;    
Sample        5216 awgn_out_1 is matched  ;    
Sample        5217 awgn_out_1 is matched  ;    
Sample        5218 awgn_out_1 is matched  ;    
Sample        5219 awgn_out_1 is matched  ;    
Sample        5220 awgn_out_1 is matched  ;    
Sample        5221 awgn_out_1 is matched  ;    
Sample        5222 awgn_out_1 is matched  ;    
Sample        5223 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110000101001      -0.479980
                                        Verilog   awgn_out_1  is     1111110000101000      -0.480469
Sample        5224 awgn_out_1 is matched  ;    
Sample        5225 awgn_out_1 is matched  ;    
Sample        5226 awgn_out_1 is matched  ;    
Sample        5227 awgn_out_1 is matched  ;    
Sample        5228 awgn_out_1 is matched  ;    
Sample        5229 awgn_out_1 is matched  ;    
Sample        5230 awgn_out_1 is matched  ;    
Sample        5231 awgn_out_1 is matched  ;    
Sample        5232 awgn_out_1 is matched  ;    
Sample        5233 awgn_out_1 is matched  ;    
Sample        5234 awgn_out_1 is matched  ;    
Sample        5235 awgn_out_1 is matched  ;    
Sample        5236 awgn_out_1 is matched  ;    
Sample        5237 awgn_out_1 is matched  ;    
Sample        5238 awgn_out_1 is matched  ;    
Sample        5239 awgn_out_1 is matched  ;    
Sample        5240 awgn_out_1 is matched  ;    
Sample        5241 awgn_out_1 is matched  ;    
Sample        5242 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001110000000      0.000000
                                        Verilog   awgn_out_1  is     0000001101111111      0.000000
Sample        5243 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100001101111100      -7.564453
                                        Verilog   awgn_out_1  is     1100001101111011      -7.564941
Sample        5244 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011101000011      -1.092285
                                        Verilog   awgn_out_1  is     1111011101000100      -1.091797
Sample        5245 awgn_out_1 is matched  ;    
Sample        5246 awgn_out_1 is matched  ;    
Sample        5247 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010100100100      0.000000
                                        Verilog   awgn_out_1  is     0000010100100011      0.000000
Sample        5248 awgn_out_1 is matched  ;    
Sample        5249 awgn_out_1 is matched  ;    
Sample        5250 awgn_out_1 is matched  ;    
Sample        5251 awgn_out_1 is matched  ;    
Sample        5252 awgn_out_1 is matched  ;    
Sample        5253 awgn_out_1 is matched  ;    
Sample        5254 awgn_out_1 is matched  ;    
Sample        5255 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100010000101      -4.935059
                                        Verilog   awgn_out_1  is     1101100010000100      -4.935547
Sample        5256 awgn_out_1 is matched  ;    
Sample        5257 awgn_out_1 is matched  ;    
Sample        5258 awgn_out_1 is matched  ;    
Sample        5259 awgn_out_1 is matched  ;    
Sample        5260 awgn_out_1 is matched  ;    
Sample        5261 awgn_out_1 is matched  ;    
Sample        5262 awgn_out_1 is matched  ;    
Sample        5263 awgn_out_1 is matched  ;    
Sample        5264 awgn_out_1 is matched  ;    
Sample        5265 awgn_out_1 is matched  ;    
Sample        5266 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001011011101      -1.642090
                                        Verilog   awgn_out_1  is     1111001011011110      -1.641602
Sample        5267 awgn_out_1 is matched  ;    
Sample        5268 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001010010101      4.000000
                                        Verilog   awgn_out_1  is     0010001010010100      4.000000
Sample        5269 awgn_out_1 is matched  ;    
Sample        5270 awgn_out_1 is matched  ;    
Sample        5271 awgn_out_1 is matched  ;    
Sample        5272 awgn_out_1 is matched  ;    
Sample        5273 awgn_out_1 is matched  ;    
Sample        5274 awgn_out_1 is matched  ;    
Sample        5275 awgn_out_1 is matched  ;    
Sample        5276 awgn_out_1 is matched  ;    
Sample        5277 awgn_out_1 is matched  ;    
Sample        5278 awgn_out_1 is matched  ;    
Sample        5279 awgn_out_1 is matched  ;    
Sample        5280 awgn_out_1 is matched  ;    
Sample        5281 awgn_out_1 is matched  ;    
Sample        5282 awgn_out_1 is matched  ;    
Sample        5283 awgn_out_1 is matched  ;    
Sample        5284 awgn_out_1 is matched  ;    
Sample        5285 awgn_out_1 is matched  ;    
Sample        5286 awgn_out_1 is matched  ;    
Sample        5287 awgn_out_1 is matched  ;    
Sample        5288 awgn_out_1 is matched  ;    
Sample        5289 awgn_out_1 is matched  ;    
Sample        5290 awgn_out_1 is matched  ;    
Sample        5291 awgn_out_1 is matched  ;    
Sample        5292 awgn_out_1 is matched  ;    
Sample        5293 awgn_out_1 is matched  ;    
Sample        5294 awgn_out_1 is matched  ;    
Sample        5295 awgn_out_1 is matched  ;    
Sample        5296 awgn_out_1 is matched  ;    
Sample        5297 awgn_out_1 is matched  ;    
Sample        5298 awgn_out_1 is matched  ;    
Sample        5299 awgn_out_1 is matched  ;    
Sample        5300 awgn_out_1 is matched  ;    
Sample        5301 awgn_out_1 is matched  ;    
Sample        5302 awgn_out_1 is matched  ;    
Sample        5303 awgn_out_1 is matched  ;    
Sample        5304 awgn_out_1 is matched  ;    
Sample        5305 awgn_out_1 is matched  ;    
Sample        5306 awgn_out_1 is matched  ;    
Sample        5307 awgn_out_1 is matched  ;    
Sample        5308 awgn_out_1 is matched  ;    
Sample        5309 awgn_out_1 is matched  ;    
Sample        5310 awgn_out_1 is matched  ;    
Sample        5311 awgn_out_1 is matched  ;    
Sample        5312 awgn_out_1 is matched  ;    
Sample        5313 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010011110101      -3.380371
                                        Verilog   awgn_out_1  is     1110010011110110      -3.379883
Sample        5314 awgn_out_1 is matched  ;    
Sample        5315 awgn_out_1 is matched  ;    
Sample        5316 awgn_out_1 is matched  ;    
Sample        5317 awgn_out_1 is matched  ;    
Sample        5318 awgn_out_1 is matched  ;    
Sample        5319 awgn_out_1 is matched  ;    
Sample        5320 awgn_out_1 is matched  ;    
Sample        5321 awgn_out_1 is matched  ;    
Sample        5322 awgn_out_1 is matched  ;    
Sample        5323 awgn_out_1 is matched  ;    
Sample        5324 awgn_out_1 is matched  ;    
Sample        5325 awgn_out_1 is matched  ;    
Sample        5326 awgn_out_1 is matched  ;    
Sample        5327 awgn_out_1 is matched  ;    
Sample        5328 awgn_out_1 is matched  ;    
Sample        5329 awgn_out_1 is matched  ;    
Sample        5330 awgn_out_1 is matched  ;    
Sample        5331 awgn_out_1 is matched  ;    
Sample        5332 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001001111000      0.000000
                                        Verilog   awgn_out_1  is     0000001001111001      0.000000
Sample        5333 awgn_out_1 is matched  ;    
Sample        5334 awgn_out_1 is matched  ;    
Sample        5335 awgn_out_1 is matched  ;    
Sample        5336 awgn_out_1 is matched  ;    
Sample        5337 awgn_out_1 is matched  ;    
Sample        5338 awgn_out_1 is matched  ;    
Sample        5339 awgn_out_1 is matched  ;    
Sample        5340 awgn_out_1 is matched  ;    
Sample        5341 awgn_out_1 is matched  ;    
Sample        5342 awgn_out_1 is matched  ;    
Sample        5343 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001001111111      4.000000
                                        Verilog   awgn_out_1  is     0010001010000000      4.000000
Sample        5344 awgn_out_1 is matched  ;    
Sample        5345 awgn_out_1 is matched  ;    
Sample        5346 awgn_out_1 is matched  ;    
Sample        5347 awgn_out_1 is matched  ;    
Sample        5348 awgn_out_1 is matched  ;    
Sample        5349 awgn_out_1 is matched  ;    
Sample        5350 awgn_out_1 is matched  ;    
Sample        5351 awgn_out_1 is matched  ;    
Sample        5352 awgn_out_1 is matched  ;    
Sample        5353 awgn_out_1 is matched  ;    
Sample        5354 awgn_out_1 is matched  ;    
Sample        5355 awgn_out_1 is matched  ;    
Sample        5356 awgn_out_1 is matched  ;    
Sample        5357 awgn_out_1 is matched  ;    
Sample        5358 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100001001011      -4.963379
                                        Verilog   awgn_out_1  is     1101100001001010      -4.963867
Sample        5359 awgn_out_1 is matched  ;    
Sample        5360 awgn_out_1 is matched  ;    
Sample        5361 awgn_out_1 is matched  ;    
Sample        5362 awgn_out_1 is matched  ;    
Sample        5363 awgn_out_1 is matched  ;    
Sample        5364 awgn_out_1 is matched  ;    
Sample        5365 awgn_out_1 is matched  ;    
Sample        5366 awgn_out_1 is matched  ;    
Sample        5367 awgn_out_1 is matched  ;    
Sample        5368 awgn_out_1 is matched  ;    
Sample        5369 awgn_out_1 is matched  ;    
Sample        5370 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111001101101      -4.196777
                                        Verilog   awgn_out_1  is     1101111001101110      -4.196289
Sample        5371 awgn_out_1 is matched  ;    
Sample        5372 awgn_out_1 is matched  ;    
Sample        5373 awgn_out_1 is matched  ;    
Sample        5374 awgn_out_1 is matched  ;    
Sample        5375 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000100001100      -5.869141
                                        Verilog   awgn_out_1  is     1101000100001101      -5.868652
Sample        5376 awgn_out_1 is matched  ;    
Sample        5377 awgn_out_1 is matched  ;    
Sample        5378 awgn_out_1 is matched  ;    
Sample        5379 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001010010000      -5.679688
                                        Verilog   awgn_out_1  is     1101001010001111      -5.680176
Sample        5380 awgn_out_1 is matched  ;    
Sample        5381 awgn_out_1 is matched  ;    
Sample        5382 awgn_out_1 is matched  ;    
Sample        5383 awgn_out_1 is matched  ;    
Sample        5384 awgn_out_1 is matched  ;    
Sample        5385 awgn_out_1 is matched  ;    
Sample        5386 awgn_out_1 is matched  ;    
Sample        5387 awgn_out_1 is matched  ;    
Sample        5388 awgn_out_1 is matched  ;    
Sample        5389 awgn_out_1 is matched  ;    
Sample        5390 awgn_out_1 is matched  ;    
Sample        5391 awgn_out_1 is matched  ;    
Sample        5392 awgn_out_1 is matched  ;    
Sample        5393 awgn_out_1 is matched  ;    
Sample        5394 awgn_out_1 is matched  ;    
Sample        5395 awgn_out_1 is matched  ;    
Sample        5396 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101101001110      1.000000
                                        Verilog   awgn_out_1  is     0000101101001111      1.000000
Sample        5397 awgn_out_1 is matched  ;    
Sample        5398 awgn_out_1 is matched  ;    
Sample        5399 awgn_out_1 is matched  ;    
Sample        5400 awgn_out_1 is matched  ;    
Sample        5401 awgn_out_1 is matched  ;    
Sample        5402 awgn_out_1 is matched  ;    
Sample        5403 awgn_out_1 is matched  ;    
Sample        5404 awgn_out_1 is matched  ;    
Sample        5405 awgn_out_1 is matched  ;    
Sample        5406 awgn_out_1 is matched  ;    
Sample        5407 awgn_out_1 is matched  ;    
Sample        5408 awgn_out_1 is matched  ;    
Sample        5409 awgn_out_1 is matched  ;    
Sample        5410 awgn_out_1 is matched  ;    
Sample        5411 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000110001010      -5.807617
                                        Verilog   awgn_out_1  is     1101000110001001      -5.808105
Sample        5412 awgn_out_1 is matched  ;    
Sample        5413 awgn_out_1 is matched  ;    
Sample        5414 awgn_out_1 is matched  ;    
Sample        5415 awgn_out_1 is matched  ;    
Sample        5416 awgn_out_1 is matched  ;    
Sample        5417 awgn_out_1 is matched  ;    
Sample        5418 awgn_out_1 is matched  ;    
Sample        5419 awgn_out_1 is matched  ;    
Sample        5420 awgn_out_1 is matched  ;    
Sample        5421 awgn_out_1 is matched  ;    
Sample        5422 awgn_out_1 is matched  ;    
Sample        5423 awgn_out_1 is matched  ;    
Sample        5424 awgn_out_1 is matched  ;    
Sample        5425 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000100010000      0.000000
                                        Verilog   awgn_out_1  is     0000000100010001      0.000000
Sample        5426 awgn_out_1 is matched  ;    
Sample        5427 awgn_out_1 is matched  ;    
Sample        5428 awgn_out_1 is matched  ;    
Sample        5429 awgn_out_1 is matched  ;    
Sample        5430 awgn_out_1 is matched  ;    
Sample        5431 awgn_out_1 is matched  ;    
Sample        5432 awgn_out_1 is matched  ;    
Sample        5433 awgn_out_1 is matched  ;    
Sample        5434 awgn_out_1 is matched  ;    
Sample        5435 awgn_out_1 is matched  ;    
Sample        5436 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000101001101      -1.837402
                                        Verilog   awgn_out_1  is     1111000101001110      -1.836914
Sample        5437 awgn_out_1 is matched  ;    
Sample        5438 awgn_out_1 is matched  ;    
Sample        5439 awgn_out_1 is matched  ;    
Sample        5440 awgn_out_1 is matched  ;    
Sample        5441 awgn_out_1 is matched  ;    
Sample        5442 awgn_out_1 is matched  ;    
Sample        5443 awgn_out_1 is matched  ;    
Sample        5444 awgn_out_1 is matched  ;    
Sample        5445 awgn_out_1 is matched  ;    
Sample        5446 awgn_out_1 is matched  ;    
Sample        5447 awgn_out_1 is matched  ;    
Sample        5448 awgn_out_1 is matched  ;    
Sample        5449 awgn_out_1 is matched  ;    
Sample        5450 awgn_out_1 is matched  ;    
Sample        5451 awgn_out_1 is matched  ;    
Sample        5452 awgn_out_1 is matched  ;    
Sample        5453 awgn_out_1 is matched  ;    
Sample        5454 awgn_out_1 is matched  ;    
Sample        5455 awgn_out_1 is matched  ;    
Sample        5456 awgn_out_1 is matched  ;    
Sample        5457 awgn_out_1 is matched  ;    
Sample        5458 awgn_out_1 is matched  ;    
Sample        5459 awgn_out_1 is matched  ;    
Sample        5460 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111110111000      -6.035156
                                        Verilog   awgn_out_1  is     1100111110111001      -6.034668
Sample        5461 awgn_out_1 is matched  ;    
Sample        5462 awgn_out_1 is matched  ;    
Sample        5463 awgn_out_1 is matched  ;    
Sample        5464 awgn_out_1 is matched  ;    
Sample        5465 awgn_out_1 is matched  ;    
Sample        5466 awgn_out_1 is matched  ;    
Sample        5467 awgn_out_1 is matched  ;    
Sample        5468 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011111110000      4.000000
                                        Verilog   awgn_out_1  is     0010011111101111      4.000000
Sample        5469 awgn_out_1 is matched  ;    
Sample        5470 awgn_out_1 is matched  ;    
Sample        5471 awgn_out_1 is matched  ;    
Sample        5472 awgn_out_1 is matched  ;    
Sample        5473 awgn_out_1 is matched  ;    
Sample        5474 awgn_out_1 is matched  ;    
Sample        5475 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011000100000      -5.234375
                                        Verilog   awgn_out_1  is     1101011000100001      -5.233887
Sample        5476 awgn_out_1 is matched  ;    
Sample        5477 awgn_out_1 is matched  ;    
Sample        5478 awgn_out_1 is matched  ;    
Sample        5479 awgn_out_1 is matched  ;    
Sample        5480 awgn_out_1 is matched  ;    
Sample        5481 awgn_out_1 is matched  ;    
Sample        5482 awgn_out_1 is matched  ;    
Sample        5483 awgn_out_1 is matched  ;    
Sample        5484 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110011011011      5.000000
                                        Verilog   awgn_out_1  is     0010110011011100      5.000000
Sample        5485 awgn_out_1 is matched  ;    
Sample        5486 awgn_out_1 is matched  ;    
Sample        5487 awgn_out_1 is matched  ;    
Sample        5488 awgn_out_1 is matched  ;    
Sample        5489 awgn_out_1 is matched  ;    
Sample        5490 awgn_out_1 is matched  ;    
Sample        5491 awgn_out_1 is matched  ;    
Sample        5492 awgn_out_1 is matched  ;    
Sample        5493 awgn_out_1 is matched  ;    
Sample        5494 awgn_out_1 is matched  ;    
Sample        5495 awgn_out_1 is matched  ;    
Sample        5496 awgn_out_1 is matched  ;    
Sample        5497 awgn_out_1 is matched  ;    
Sample        5498 awgn_out_1 is matched  ;    
Sample        5499 awgn_out_1 is matched  ;    
Sample        5500 awgn_out_1 is matched  ;    
Sample        5501 awgn_out_1 is matched  ;    
Sample        5502 awgn_out_1 is matched  ;    
Sample        5503 awgn_out_1 is matched  ;    
Sample        5504 awgn_out_1 is matched  ;    
Sample        5505 awgn_out_1 is matched  ;    
Sample        5506 awgn_out_1 is matched  ;    
Sample        5507 awgn_out_1 is matched  ;    
Sample        5508 awgn_out_1 is matched  ;    
Sample        5509 awgn_out_1 is matched  ;    
Sample        5510 awgn_out_1 is matched  ;    
Sample        5511 awgn_out_1 is matched  ;    
Sample        5512 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011101000100      -1.091797
                                        Verilog   awgn_out_1  is     1111011101000101      -1.091309
Sample        5513 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100001100101      -4.950684
                                        Verilog   awgn_out_1  is     1101100001100110      -4.950195
Sample        5514 awgn_out_1 is matched  ;    
Sample        5515 awgn_out_1 is matched  ;    
Sample        5516 awgn_out_1 is matched  ;    
Sample        5517 awgn_out_1 is matched  ;    
Sample        5518 awgn_out_1 is matched  ;    
Sample        5519 awgn_out_1 is matched  ;    
Sample        5520 awgn_out_1 is matched  ;    
Sample        5521 awgn_out_1 is matched  ;    
Sample        5522 awgn_out_1 is matched  ;    
Sample        5523 awgn_out_1 is matched  ;    
Sample        5524 awgn_out_1 is matched  ;    
Sample        5525 awgn_out_1 is matched  ;    
Sample        5526 awgn_out_1 is matched  ;    
Sample        5527 awgn_out_1 is matched  ;    
Sample        5528 awgn_out_1 is matched  ;    
Sample        5529 awgn_out_1 is matched  ;    
Sample        5530 awgn_out_1 is matched  ;    
Sample        5531 awgn_out_1 is matched  ;    
Sample        5532 awgn_out_1 is matched  ;    
Sample        5533 awgn_out_1 is matched  ;    
Sample        5534 awgn_out_1 is matched  ;    
Sample        5535 awgn_out_1 is matched  ;    
Sample        5536 awgn_out_1 is matched  ;    
Sample        5537 awgn_out_1 is matched  ;    
Sample        5538 awgn_out_1 is matched  ;    
Sample        5539 awgn_out_1 is matched  ;    
Sample        5540 awgn_out_1 is matched  ;    
Sample        5541 awgn_out_1 is matched  ;    
Sample        5542 awgn_out_1 is matched  ;    
Sample        5543 awgn_out_1 is matched  ;    
Sample        5544 awgn_out_1 is matched  ;    
Sample        5545 awgn_out_1 is matched  ;    
Sample        5546 awgn_out_1 is matched  ;    
Sample        5547 awgn_out_1 is matched  ;    
Sample        5548 awgn_out_1 is matched  ;    
Sample        5549 awgn_out_1 is matched  ;    
Sample        5550 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101100101011      -0.604004
                                        Verilog   awgn_out_1  is     1111101100101100      -0.603516
Sample        5551 awgn_out_1 is matched  ;    
Sample        5552 awgn_out_1 is matched  ;    
Sample        5553 awgn_out_1 is matched  ;    
Sample        5554 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110110000101      -2.310059
                                        Verilog   awgn_out_1  is     1110110110000110      -2.309570
Sample        5555 awgn_out_1 is matched  ;    
Sample        5556 awgn_out_1 is matched  ;    
Sample        5557 awgn_out_1 is matched  ;    
Sample        5558 awgn_out_1 is matched  ;    
Sample        5559 awgn_out_1 is matched  ;    
Sample        5560 awgn_out_1 is matched  ;    
Sample        5561 awgn_out_1 is matched  ;    
Sample        5562 awgn_out_1 is matched  ;    
Sample        5563 awgn_out_1 is matched  ;    
Sample        5564 awgn_out_1 is matched  ;    
Sample        5565 awgn_out_1 is matched  ;    
Sample        5566 awgn_out_1 is matched  ;    
Sample        5567 awgn_out_1 is matched  ;    
Sample        5568 awgn_out_1 is matched  ;    
Sample        5569 awgn_out_1 is matched  ;    
Sample        5570 awgn_out_1 is matched  ;    
Sample        5571 awgn_out_1 is matched  ;    
Sample        5572 awgn_out_1 is matched  ;    
Sample        5573 awgn_out_1 is matched  ;    
Sample        5574 awgn_out_1 is matched  ;    
Sample        5575 awgn_out_1 is matched  ;    
Sample        5576 awgn_out_1 is matched  ;    
Sample        5577 awgn_out_1 is matched  ;    
Sample        5578 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000001101100      2.000000
                                        Verilog   awgn_out_1  is     0001000001101011      2.000000
Sample        5579 awgn_out_1 is matched  ;    
Sample        5580 awgn_out_1 is matched  ;    
Sample        5581 awgn_out_1 is matched  ;    
Sample        5582 awgn_out_1 is matched  ;    
Sample        5583 awgn_out_1 is matched  ;    
Sample        5584 awgn_out_1 is matched  ;    
Sample        5585 awgn_out_1 is matched  ;    
Sample        5586 awgn_out_1 is matched  ;    
Sample        5587 awgn_out_1 is matched  ;    
Sample        5588 awgn_out_1 is matched  ;    
Sample        5589 awgn_out_1 is matched  ;    
Sample        5590 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010111111101      4.000000
                                        Verilog   awgn_out_1  is     0010010111111110      4.000000
Sample        5591 awgn_out_1 is matched  ;    
Sample        5592 awgn_out_1 is matched  ;    
Sample        5593 awgn_out_1 is matched  ;    
Sample        5594 awgn_out_1 is matched  ;    
Sample        5595 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011011000010      -1.155273
                                        Verilog   awgn_out_1  is     1111011011000011      -1.154785
Sample        5596 awgn_out_1 is matched  ;    
Sample        5597 awgn_out_1 is matched  ;    
Sample        5598 awgn_out_1 is matched  ;    
Sample        5599 awgn_out_1 is matched  ;    
Sample        5600 awgn_out_1 is matched  ;    
Sample        5601 awgn_out_1 is matched  ;    
Sample        5602 awgn_out_1 is matched  ;    
Sample        5603 awgn_out_1 is matched  ;    
Sample        5604 awgn_out_1 is matched  ;    
Sample        5605 awgn_out_1 is matched  ;    
Sample        5606 awgn_out_1 is matched  ;    
Sample        5607 awgn_out_1 is matched  ;    
Sample        5608 awgn_out_1 is matched  ;    
Sample        5609 awgn_out_1 is matched  ;    
Sample        5610 awgn_out_1 is matched  ;    
Sample        5611 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011010100100      -1.169922
                                        Verilog   awgn_out_1  is     1111011010100101      -1.169434
Sample        5612 awgn_out_1 is matched  ;    
Sample        5613 awgn_out_1 is matched  ;    
Sample        5614 awgn_out_1 is matched  ;    
Sample        5615 awgn_out_1 is matched  ;    
Sample        5616 awgn_out_1 is matched  ;    
Sample        5617 awgn_out_1 is matched  ;    
Sample        5618 awgn_out_1 is matched  ;    
Sample        5619 awgn_out_1 is matched  ;    
Sample        5620 awgn_out_1 is matched  ;    
Sample        5621 awgn_out_1 is matched  ;    
Sample        5622 awgn_out_1 is matched  ;    
Sample        5623 awgn_out_1 is matched  ;    
Sample        5624 awgn_out_1 is matched  ;    
Sample        5625 awgn_out_1 is matched  ;    
Sample        5626 awgn_out_1 is matched  ;    
Sample        5627 awgn_out_1 is matched  ;    
Sample        5628 awgn_out_1 is matched  ;    
Sample        5629 awgn_out_1 is matched  ;    
Sample        5630 awgn_out_1 is matched  ;    
Sample        5631 awgn_out_1 is matched  ;    
Sample        5632 awgn_out_1 is matched  ;    
Sample        5633 awgn_out_1 is matched  ;    
Sample        5634 awgn_out_1 is matched  ;    
Sample        5635 awgn_out_1 is matched  ;    
Sample        5636 awgn_out_1 is matched  ;    
Sample        5637 awgn_out_1 is matched  ;    
Sample        5638 awgn_out_1 is matched  ;    
Sample        5639 awgn_out_1 is matched  ;    
Sample        5640 awgn_out_1 is matched  ;    
Sample        5641 awgn_out_1 is matched  ;    
Sample        5642 awgn_out_1 is matched  ;    
Sample        5643 awgn_out_1 is matched  ;    
Sample        5644 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010101111100      -3.314453
                                        Verilog   awgn_out_1  is     1110010101111101      -3.313965
Sample        5645 awgn_out_1 is matched  ;    
Sample        5646 awgn_out_1 is matched  ;    
Sample        5647 awgn_out_1 is matched  ;    
Sample        5648 awgn_out_1 is matched  ;    
Sample        5649 awgn_out_1 is matched  ;    
Sample        5650 awgn_out_1 is matched  ;    
Sample        5651 awgn_out_1 is matched  ;    
Sample        5652 awgn_out_1 is matched  ;    
Sample        5653 awgn_out_1 is matched  ;    
Sample        5654 awgn_out_1 is matched  ;    
Sample        5655 awgn_out_1 is matched  ;    
Sample        5656 awgn_out_1 is matched  ;    
Sample        5657 awgn_out_1 is matched  ;    
Sample        5658 awgn_out_1 is matched  ;    
Sample        5659 awgn_out_1 is matched  ;    
Sample        5660 awgn_out_1 is matched  ;    
Sample        5661 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100011000010011      8.000000
                                        Verilog   awgn_out_1  is     0100011000010100      8.000000
Sample        5662 awgn_out_1 is matched  ;    
Sample        5663 awgn_out_1 is matched  ;    
Sample        5664 awgn_out_1 is matched  ;    
Sample        5665 awgn_out_1 is matched  ;    
Sample        5666 awgn_out_1 is matched  ;    
Sample        5667 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111110000000      1.000000
                                        Verilog   awgn_out_1  is     0000111110000001      1.000000
Sample        5668 awgn_out_1 is matched  ;    
Sample        5669 awgn_out_1 is matched  ;    
Sample        5670 awgn_out_1 is matched  ;    
Sample        5671 awgn_out_1 is matched  ;    
Sample        5672 awgn_out_1 is matched  ;    
Sample        5673 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000110110011      2.000000
                                        Verilog   awgn_out_1  is     0001000110110010      2.000000
Sample        5674 awgn_out_1 is matched  ;    
Sample        5675 awgn_out_1 is matched  ;    
Sample        5676 awgn_out_1 is matched  ;    
Sample        5677 awgn_out_1 is matched  ;    
Sample        5678 awgn_out_1 is matched  ;    
Sample        5679 awgn_out_1 is matched  ;    
Sample        5680 awgn_out_1 is matched  ;    
Sample        5681 awgn_out_1 is matched  ;    
Sample        5682 awgn_out_1 is matched  ;    
Sample        5683 awgn_out_1 is matched  ;    
Sample        5684 awgn_out_1 is matched  ;    
Sample        5685 awgn_out_1 is matched  ;    
Sample        5686 awgn_out_1 is matched  ;    
Sample        5687 awgn_out_1 is matched  ;    
Sample        5688 awgn_out_1 is matched  ;    
Sample        5689 awgn_out_1 is matched  ;    
Sample        5690 awgn_out_1 is matched  ;    
Sample        5691 awgn_out_1 is matched  ;    
Sample        5692 awgn_out_1 is matched  ;    
Sample        5693 awgn_out_1 is matched  ;    
Sample        5694 awgn_out_1 is matched  ;    
Sample        5695 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000000000011      0.000000
                                        Verilog   awgn_out_1  is     0000000000000010      0.000000
Sample        5696 awgn_out_1 is matched  ;    
Sample        5697 awgn_out_1 is matched  ;    
Sample        5698 awgn_out_1 is matched  ;    
Sample        5699 awgn_out_1 is matched  ;    
Sample        5700 awgn_out_1 is matched  ;    
Sample        5701 awgn_out_1 is matched  ;    
Sample        5702 awgn_out_1 is matched  ;    
Sample        5703 awgn_out_1 is matched  ;    
Sample        5704 awgn_out_1 is matched  ;    
Sample        5705 awgn_out_1 is matched  ;    
Sample        5706 awgn_out_1 is matched  ;    
Sample        5707 awgn_out_1 is matched  ;    
Sample        5708 awgn_out_1 is matched  ;    
Sample        5709 awgn_out_1 is matched  ;    
Sample        5710 awgn_out_1 is matched  ;    
Sample        5711 awgn_out_1 is matched  ;    
Sample        5712 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100101011110      -4.829102
                                        Verilog   awgn_out_1  is     1101100101011111      -4.828613
Sample        5713 awgn_out_1 is matched  ;    
Sample        5714 awgn_out_1 is matched  ;    
Sample        5715 awgn_out_1 is matched  ;    
Sample        5716 awgn_out_1 is matched  ;    
Sample        5717 awgn_out_1 is matched  ;    
Sample        5718 awgn_out_1 is matched  ;    
Sample        5719 awgn_out_1 is matched  ;    
Sample        5720 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011011111010      -3.127930
                                        Verilog   awgn_out_1  is     1110011011111011      -3.127441
Sample        5721 awgn_out_1 is matched  ;    
Sample        5722 awgn_out_1 is matched  ;    
Sample        5723 awgn_out_1 is matched  ;    
Sample        5724 awgn_out_1 is matched  ;    
Sample        5725 awgn_out_1 is matched  ;    
Sample        5726 awgn_out_1 is matched  ;    
Sample        5727 awgn_out_1 is matched  ;    
Sample        5728 awgn_out_1 is matched  ;    
Sample        5729 awgn_out_1 is matched  ;    
Sample        5730 awgn_out_1 is matched  ;    
Sample        5731 awgn_out_1 is matched  ;    
Sample        5732 awgn_out_1 is matched  ;    
Sample        5733 awgn_out_1 is matched  ;    
Sample        5734 awgn_out_1 is matched  ;    
Sample        5735 awgn_out_1 is matched  ;    
Sample        5736 awgn_out_1 is matched  ;    
Sample        5737 awgn_out_1 is matched  ;    
Sample        5738 awgn_out_1 is matched  ;    
Sample        5739 awgn_out_1 is matched  ;    
Sample        5740 awgn_out_1 is matched  ;    
Sample        5741 awgn_out_1 is matched  ;    
Sample        5742 awgn_out_1 is matched  ;    
Sample        5743 awgn_out_1 is matched  ;    
Sample        5744 awgn_out_1 is matched  ;    
Sample        5745 awgn_out_1 is matched  ;    
Sample        5746 awgn_out_1 is matched  ;    
Sample        5747 awgn_out_1 is matched  ;    
Sample        5748 awgn_out_1 is matched  ;    
Sample        5749 awgn_out_1 is matched  ;    
Sample        5750 awgn_out_1 is matched  ;    
Sample        5751 awgn_out_1 is matched  ;    
Sample        5752 awgn_out_1 is matched  ;    
Sample        5753 awgn_out_1 is matched  ;    
Sample        5754 awgn_out_1 is matched  ;    
Sample        5755 awgn_out_1 is matched  ;    
Sample        5756 awgn_out_1 is matched  ;    
Sample        5757 awgn_out_1 is matched  ;    
Sample        5758 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100010010000101      8.000000
                                        Verilog   awgn_out_1  is     0100010010000110      8.000000
Sample        5759 awgn_out_1 is matched  ;    
Sample        5760 awgn_out_1 is matched  ;    
Sample        5761 awgn_out_1 is matched  ;    
Sample        5762 awgn_out_1 is matched  ;    
Sample        5763 awgn_out_1 is matched  ;    
Sample        5764 awgn_out_1 is matched  ;    
Sample        5765 awgn_out_1 is matched  ;    
Sample        5766 awgn_out_1 is matched  ;    
Sample        5767 awgn_out_1 is matched  ;    
Sample        5768 awgn_out_1 is matched  ;    
Sample        5769 awgn_out_1 is matched  ;    
Sample        5770 awgn_out_1 is matched  ;    
Sample        5771 awgn_out_1 is matched  ;    
Sample        5772 awgn_out_1 is matched  ;    
Sample        5773 awgn_out_1 is matched  ;    
Sample        5774 awgn_out_1 is matched  ;    
Sample        5775 awgn_out_1 is matched  ;    
Sample        5776 awgn_out_1 is matched  ;    
Sample        5777 awgn_out_1 is matched  ;    
Sample        5778 awgn_out_1 is matched  ;    
Sample        5779 awgn_out_1 is matched  ;    
Sample        5780 awgn_out_1 is matched  ;    
Sample        5781 awgn_out_1 is matched  ;    
Sample        5782 awgn_out_1 is matched  ;    
Sample        5783 awgn_out_1 is matched  ;    
Sample        5784 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011101011000      -1.082031
                                        Verilog   awgn_out_1  is     1111011101010111      -1.082520
Sample        5785 awgn_out_1 is matched  ;    
Sample        5786 awgn_out_1 is matched  ;    
Sample        5787 awgn_out_1 is matched  ;    
Sample        5788 awgn_out_1 is matched  ;    
Sample        5789 awgn_out_1 is matched  ;    
Sample        5790 awgn_out_1 is matched  ;    
Sample        5791 awgn_out_1 is matched  ;    
Sample        5792 awgn_out_1 is matched  ;    
Sample        5793 awgn_out_1 is matched  ;    
Sample        5794 awgn_out_1 is matched  ;    
Sample        5795 awgn_out_1 is matched  ;    
Sample        5796 awgn_out_1 is matched  ;    
Sample        5797 awgn_out_1 is matched  ;    
Sample        5798 awgn_out_1 is matched  ;    
Sample        5799 awgn_out_1 is matched  ;    
Sample        5800 awgn_out_1 is matched  ;    
Sample        5801 awgn_out_1 is matched  ;    
Sample        5802 awgn_out_1 is matched  ;    
Sample        5803 awgn_out_1 is matched  ;    
Sample        5804 awgn_out_1 is matched  ;    
Sample        5805 awgn_out_1 is matched  ;    
Sample        5806 awgn_out_1 is matched  ;    
Sample        5807 awgn_out_1 is matched  ;    
Sample        5808 awgn_out_1 is matched  ;    
Sample        5809 awgn_out_1 is matched  ;    
Sample        5810 awgn_out_1 is matched  ;    
Sample        5811 awgn_out_1 is matched  ;    
Sample        5812 awgn_out_1 is matched  ;    
Sample        5813 awgn_out_1 is matched  ;    
Sample        5814 awgn_out_1 is matched  ;    
Sample        5815 awgn_out_1 is matched  ;    
Sample        5816 awgn_out_1 is matched  ;    
Sample        5817 awgn_out_1 is matched  ;    
Sample        5818 awgn_out_1 is matched  ;    
Sample        5819 awgn_out_1 is matched  ;    
Sample        5820 awgn_out_1 is matched  ;    
Sample        5821 awgn_out_1 is matched  ;    
Sample        5822 awgn_out_1 is matched  ;    
Sample        5823 awgn_out_1 is matched  ;    
Sample        5824 awgn_out_1 is matched  ;    
Sample        5825 awgn_out_1 is matched  ;    
Sample        5826 awgn_out_1 is matched  ;    
Sample        5827 awgn_out_1 is matched  ;    
Sample        5828 awgn_out_1 is matched  ;    
Sample        5829 awgn_out_1 is matched  ;    
Sample        5830 awgn_out_1 is matched  ;    
Sample        5831 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100001010011      3.000000
                                        Verilog   awgn_out_1  is     0001100001010010      3.000000
Sample        5832 awgn_out_1 is matched  ;    
Sample        5833 awgn_out_1 is matched  ;    
Sample        5834 awgn_out_1 is matched  ;    
Sample        5835 awgn_out_1 is matched  ;    
Sample        5836 awgn_out_1 is matched  ;    
Sample        5837 awgn_out_1 is matched  ;    
Sample        5838 awgn_out_1 is matched  ;    
Sample        5839 awgn_out_1 is matched  ;    
Sample        5840 awgn_out_1 is matched  ;    
Sample        5841 awgn_out_1 is matched  ;    
Sample        5842 awgn_out_1 is matched  ;    
Sample        5843 awgn_out_1 is matched  ;    
Sample        5844 awgn_out_1 is matched  ;    
Sample        5845 awgn_out_1 is matched  ;    
Sample        5846 awgn_out_1 is matched  ;    
Sample        5847 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111001011111      3.000000
                                        Verilog   awgn_out_1  is     0001111001100000      3.000000
Sample        5848 awgn_out_1 is matched  ;    
Sample        5849 awgn_out_1 is matched  ;    
Sample        5850 awgn_out_1 is matched  ;    
Sample        5851 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001000101000      0.000000
                                        Verilog   awgn_out_1  is     0000001000100111      0.000000
Sample        5852 awgn_out_1 is matched  ;    
Sample        5853 awgn_out_1 is matched  ;    
Sample        5854 awgn_out_1 is matched  ;    
Sample        5855 awgn_out_1 is matched  ;    
Sample        5856 awgn_out_1 is matched  ;    
Sample        5857 awgn_out_1 is matched  ;    
Sample        5858 awgn_out_1 is matched  ;    
Sample        5859 awgn_out_1 is matched  ;    
Sample        5860 awgn_out_1 is matched  ;    
Sample        5861 awgn_out_1 is matched  ;    
Sample        5862 awgn_out_1 is matched  ;    
Sample        5863 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001101111110      4.000000
                                        Verilog   awgn_out_1  is     0010001101111101      4.000000
Sample        5864 awgn_out_1 is matched  ;    
Sample        5865 awgn_out_1 is matched  ;    
Sample        5866 awgn_out_1 is matched  ;    
Sample        5867 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011111000101011      7.000000
                                        Verilog   awgn_out_1  is     0011111000101010      7.000000
Sample        5868 awgn_out_1 is matched  ;    
Sample        5869 awgn_out_1 is matched  ;    
Sample        5870 awgn_out_1 is matched  ;    
Sample        5871 awgn_out_1 is matched  ;    
Sample        5872 awgn_out_1 is matched  ;    
Sample        5873 awgn_out_1 is matched  ;    
Sample        5874 awgn_out_1 is matched  ;    
Sample        5875 awgn_out_1 is matched  ;    
Sample        5876 awgn_out_1 is matched  ;    
Sample        5877 awgn_out_1 is matched  ;    
Sample        5878 awgn_out_1 is matched  ;    
Sample        5879 awgn_out_1 is matched  ;    
Sample        5880 awgn_out_1 is matched  ;    
Sample        5881 awgn_out_1 is matched  ;    
Sample        5882 awgn_out_1 is matched  ;    
Sample        5883 awgn_out_1 is matched  ;    
Sample        5884 awgn_out_1 is matched  ;    
Sample        5885 awgn_out_1 is matched  ;    
Sample        5886 awgn_out_1 is matched  ;    
Sample        5887 awgn_out_1 is matched  ;    
Sample        5888 awgn_out_1 is matched  ;    
Sample        5889 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000111101111      -3.758301
                                        Verilog   awgn_out_1  is     1110000111110000      -3.757813
Sample        5890 awgn_out_1 is matched  ;    
Sample        5891 awgn_out_1 is matched  ;    
Sample        5892 awgn_out_1 is matched  ;    
Sample        5893 awgn_out_1 is matched  ;    
Sample        5894 awgn_out_1 is matched  ;    
Sample        5895 awgn_out_1 is matched  ;    
Sample        5896 awgn_out_1 is matched  ;    
Sample        5897 awgn_out_1 is matched  ;    
Sample        5898 awgn_out_1 is matched  ;    
Sample        5899 awgn_out_1 is matched  ;    
Sample        5900 awgn_out_1 is matched  ;    
Sample        5901 awgn_out_1 is matched  ;    
Sample        5902 awgn_out_1 is matched  ;    
Sample        5903 awgn_out_1 is matched  ;    
Sample        5904 awgn_out_1 is matched  ;    
Sample        5905 awgn_out_1 is matched  ;    
Sample        5906 awgn_out_1 is matched  ;    
Sample        5907 awgn_out_1 is matched  ;    
Sample        5908 awgn_out_1 is matched  ;    
Sample        5909 awgn_out_1 is matched  ;    
Sample        5910 awgn_out_1 is matched  ;    
Sample        5911 awgn_out_1 is matched  ;    
Sample        5912 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010101110111      -3.316895
                                        Verilog   awgn_out_1  is     1110010101110110      -3.317383
Sample        5913 awgn_out_1 is matched  ;    
Sample        5914 awgn_out_1 is matched  ;    
Sample        5915 awgn_out_1 is matched  ;    
Sample        5916 awgn_out_1 is matched  ;    
Sample        5917 awgn_out_1 is matched  ;    
Sample        5918 awgn_out_1 is matched  ;    
Sample        5919 awgn_out_1 is matched  ;    
Sample        5920 awgn_out_1 is matched  ;    
Sample        5921 awgn_out_1 is matched  ;    
Sample        5922 awgn_out_1 is matched  ;    
Sample        5923 awgn_out_1 is matched  ;    
Sample        5924 awgn_out_1 is matched  ;    
Sample        5925 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010100000011      -5.373535
                                        Verilog   awgn_out_1  is     1101010100000010      -5.374023
Sample        5926 awgn_out_1 is matched  ;    
Sample        5927 awgn_out_1 is matched  ;    
Sample        5928 awgn_out_1 is matched  ;    
Sample        5929 awgn_out_1 is matched  ;    
Sample        5930 awgn_out_1 is matched  ;    
Sample        5931 awgn_out_1 is matched  ;    
Sample        5932 awgn_out_1 is matched  ;    
Sample        5933 awgn_out_1 is matched  ;    
Sample        5934 awgn_out_1 is matched  ;    
Sample        5935 awgn_out_1 is matched  ;    
Sample        5936 awgn_out_1 is matched  ;    
Sample        5937 awgn_out_1 is matched  ;    
Sample        5938 awgn_out_1 is matched  ;    
Sample        5939 awgn_out_1 is matched  ;    
Sample        5940 awgn_out_1 is matched  ;    
Sample        5941 awgn_out_1 is matched  ;    
Sample        5942 awgn_out_1 is matched  ;    
Sample        5943 awgn_out_1 is matched  ;    
Sample        5944 awgn_out_1 is matched  ;    
Sample        5945 awgn_out_1 is matched  ;    
Sample        5946 awgn_out_1 is matched  ;    
Sample        5947 awgn_out_1 is matched  ;    
Sample        5948 awgn_out_1 is matched  ;    
Sample        5949 awgn_out_1 is matched  ;    
Sample        5950 awgn_out_1 is matched  ;    
Sample        5951 awgn_out_1 is matched  ;    
Sample        5952 awgn_out_1 is matched  ;    
Sample        5953 awgn_out_1 is matched  ;    
Sample        5954 awgn_out_1 is matched  ;    
Sample        5955 awgn_out_1 is matched  ;    
Sample        5956 awgn_out_1 is matched  ;    
Sample        5957 awgn_out_1 is matched  ;    
Sample        5958 awgn_out_1 is matched  ;    
Sample        5959 awgn_out_1 is matched  ;    
Sample        5960 awgn_out_1 is matched  ;    
Sample        5961 awgn_out_1 is matched  ;    
Sample        5962 awgn_out_1 is matched  ;    
Sample        5963 awgn_out_1 is matched  ;    
Sample        5964 awgn_out_1 is matched  ;    
Sample        5965 awgn_out_1 is matched  ;    
Sample        5966 awgn_out_1 is matched  ;    
Sample        5967 awgn_out_1 is matched  ;    
Sample        5968 awgn_out_1 is matched  ;    
Sample        5969 awgn_out_1 is matched  ;    
Sample        5970 awgn_out_1 is matched  ;    
Sample        5971 awgn_out_1 is matched  ;    
Sample        5972 awgn_out_1 is matched  ;    
Sample        5973 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011110010100111      7.000000
                                        Verilog   awgn_out_1  is     0011110010101000      7.000000
Sample        5974 awgn_out_1 is matched  ;    
Sample        5975 awgn_out_1 is matched  ;    
Sample        5976 awgn_out_1 is matched  ;    
Sample        5977 awgn_out_1 is matched  ;    
Sample        5978 awgn_out_1 is matched  ;    
Sample        5979 awgn_out_1 is matched  ;    
Sample        5980 awgn_out_1 is matched  ;    
Sample        5981 awgn_out_1 is matched  ;    
Sample        5982 awgn_out_1 is matched  ;    
Sample        5983 awgn_out_1 is matched  ;    
Sample        5984 awgn_out_1 is matched  ;    
Sample        5985 awgn_out_1 is matched  ;    
Sample        5986 awgn_out_1 is matched  ;    
Sample        5987 awgn_out_1 is matched  ;    
Sample        5988 awgn_out_1 is matched  ;    
Sample        5989 awgn_out_1 is matched  ;    
Sample        5990 awgn_out_1 is matched  ;    
Sample        5991 awgn_out_1 is matched  ;    
Sample        5992 awgn_out_1 is matched  ;    
Sample        5993 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011001001011      4.000000
                                        Verilog   awgn_out_1  is     0010011001001100      4.000000
Sample        5994 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100000000001110      -7.993164
                                        Verilog   awgn_out_1  is     1100000000001101      -7.993652
Sample        5995 awgn_out_1 is matched  ;    
Sample        5996 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010111111111      -5.250488
                                        Verilog   awgn_out_1  is     1101011000000000      -5.250000
Sample        5997 awgn_out_1 is matched  ;    
Sample        5998 awgn_out_1 is matched  ;    
Sample        5999 awgn_out_1 is matched  ;    
Sample        6000 awgn_out_1 is matched  ;    
Sample        6001 awgn_out_1 is matched  ;    
Sample        6002 awgn_out_1 is matched  ;    
Sample        6003 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111110111110      5.000000
                                        Verilog   awgn_out_1  is     0010111110111111      5.000000
Sample        6004 awgn_out_1 is matched  ;    
Sample        6005 awgn_out_1 is matched  ;    
Sample        6006 awgn_out_1 is matched  ;    
Sample        6007 awgn_out_1 is matched  ;    
Sample        6008 awgn_out_1 is matched  ;    
Sample        6009 awgn_out_1 is matched  ;    
Sample        6010 awgn_out_1 is matched  ;    
Sample        6011 awgn_out_1 is matched  ;    
Sample        6012 awgn_out_1 is matched  ;    
Sample        6013 awgn_out_1 is matched  ;    
Sample        6014 awgn_out_1 is matched  ;    
Sample        6015 awgn_out_1 is matched  ;    
Sample        6016 awgn_out_1 is matched  ;    
Sample        6017 awgn_out_1 is matched  ;    
Sample        6018 awgn_out_1 is matched  ;    
Sample        6019 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111100111000      1.000000
                                        Verilog   awgn_out_1  is     0000111100111001      1.000000
Sample        6020 awgn_out_1 is matched  ;    
Sample        6021 awgn_out_1 is matched  ;    
Sample        6022 awgn_out_1 is matched  ;    
Sample        6023 awgn_out_1 is matched  ;    
Sample        6024 awgn_out_1 is matched  ;    
Sample        6025 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010001111111      4.000000
                                        Verilog   awgn_out_1  is     0010010010000000      4.000000
Sample        6026 awgn_out_1 is matched  ;    
Sample        6027 awgn_out_1 is matched  ;    
Sample        6028 awgn_out_1 is matched  ;    
Sample        6029 awgn_out_1 is matched  ;    
Sample        6030 awgn_out_1 is matched  ;    
Sample        6031 awgn_out_1 is matched  ;    
Sample        6032 awgn_out_1 is matched  ;    
Sample        6033 awgn_out_1 is matched  ;    
Sample        6034 awgn_out_1 is matched  ;    
Sample        6035 awgn_out_1 is matched  ;    
Sample        6036 awgn_out_1 is matched  ;    
Sample        6037 awgn_out_1 is matched  ;    
Sample        6038 awgn_out_1 is matched  ;    
Sample        6039 awgn_out_1 is matched  ;    
Sample        6040 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111011110011      1.000000
                                        Verilog   awgn_out_1  is     0000111011110010      1.000000
Sample        6041 awgn_out_1 is matched  ;    
Sample        6042 awgn_out_1 is matched  ;    
Sample        6043 awgn_out_1 is matched  ;    
Sample        6044 awgn_out_1 is matched  ;    
Sample        6045 awgn_out_1 is matched  ;    
Sample        6046 awgn_out_1 is matched  ;    
Sample        6047 awgn_out_1 is matched  ;    
Sample        6048 awgn_out_1 is matched  ;    
Sample        6049 awgn_out_1 is matched  ;    
Sample        6050 awgn_out_1 is matched  ;    
Sample        6051 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101111101111      5.000000
                                        Verilog   awgn_out_1  is     0010101111101110      5.000000
Sample        6052 awgn_out_1 is matched  ;    
Sample        6053 awgn_out_1 is matched  ;    
Sample        6054 awgn_out_1 is matched  ;    
Sample        6055 awgn_out_1 is matched  ;    
Sample        6056 awgn_out_1 is matched  ;    
Sample        6057 awgn_out_1 is matched  ;    
Sample        6058 awgn_out_1 is matched  ;    
Sample        6059 awgn_out_1 is matched  ;    
Sample        6060 awgn_out_1 is matched  ;    
Sample        6061 awgn_out_1 is matched  ;    
Sample        6062 awgn_out_1 is matched  ;    
Sample        6063 awgn_out_1 is matched  ;    
Sample        6064 awgn_out_1 is matched  ;    
Sample        6065 awgn_out_1 is matched  ;    
Sample        6066 awgn_out_1 is matched  ;    
Sample        6067 awgn_out_1 is matched  ;    
Sample        6068 awgn_out_1 is matched  ;    
Sample        6069 awgn_out_1 is matched  ;    
Sample        6070 awgn_out_1 is matched  ;    
Sample        6071 awgn_out_1 is matched  ;    
Sample        6072 awgn_out_1 is matched  ;    
Sample        6073 awgn_out_1 is matched  ;    
Sample        6074 awgn_out_1 is matched  ;    
Sample        6075 awgn_out_1 is matched  ;    
Sample        6076 awgn_out_1 is matched  ;    
Sample        6077 awgn_out_1 is matched  ;    
Sample        6078 awgn_out_1 is matched  ;    
Sample        6079 awgn_out_1 is matched  ;    
Sample        6080 awgn_out_1 is matched  ;    
Sample        6081 awgn_out_1 is matched  ;    
Sample        6082 awgn_out_1 is matched  ;    
Sample        6083 awgn_out_1 is matched  ;    
Sample        6084 awgn_out_1 is matched  ;    
Sample        6085 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011110110101111      7.000000
                                        Verilog   awgn_out_1  is     0011110110101110      7.000000
Sample        6086 awgn_out_1 is matched  ;    
Sample        6087 awgn_out_1 is matched  ;    
Sample        6088 awgn_out_1 is matched  ;    
Sample        6089 awgn_out_1 is matched  ;    
Sample        6090 awgn_out_1 is matched  ;    
Sample        6091 awgn_out_1 is matched  ;    
Sample        6092 awgn_out_1 is matched  ;    
Sample        6093 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111010011001      -0.175293
                                        Verilog   awgn_out_1  is     1111111010011000      -0.175781
Sample        6094 awgn_out_1 is matched  ;    
Sample        6095 awgn_out_1 is matched  ;    
Sample        6096 awgn_out_1 is matched  ;    
Sample        6097 awgn_out_1 is matched  ;    
Sample        6098 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100100001111011      -6.939941
                                        Verilog   awgn_out_1  is     1100100001111010      -6.940430
Sample        6099 awgn_out_1 is matched  ;    
Sample        6100 awgn_out_1 is matched  ;    
Sample        6101 awgn_out_1 is matched  ;    
Sample        6102 awgn_out_1 is matched  ;    
Sample        6103 awgn_out_1 is matched  ;    
Sample        6104 awgn_out_1 is matched  ;    
Sample        6105 awgn_out_1 is matched  ;    
Sample        6106 awgn_out_1 is matched  ;    
Sample        6107 awgn_out_1 is matched  ;    
Sample        6108 awgn_out_1 is matched  ;    
Sample        6109 awgn_out_1 is matched  ;    
Sample        6110 awgn_out_1 is matched  ;    
Sample        6111 awgn_out_1 is matched  ;    
Sample        6112 awgn_out_1 is matched  ;    
Sample        6113 awgn_out_1 is matched  ;    
Sample        6114 awgn_out_1 is matched  ;    
Sample        6115 awgn_out_1 is matched  ;    
Sample        6116 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011100011011      -3.111816
                                        Verilog   awgn_out_1  is     1110011100011010      -3.112305
Sample        6117 awgn_out_1 is matched  ;    
Sample        6118 awgn_out_1 is matched  ;    
Sample        6119 awgn_out_1 is matched  ;    
Sample        6120 awgn_out_1 is matched  ;    
Sample        6121 awgn_out_1 is matched  ;    
Sample        6122 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010111001011      -3.275879
                                        Verilog   awgn_out_1  is     1110010111001100      -3.275391
Sample        6123 awgn_out_1 is matched  ;    
Sample        6124 awgn_out_1 is matched  ;    
Sample        6125 awgn_out_1 is matched  ;    
Sample        6126 awgn_out_1 is matched  ;    
Sample        6127 awgn_out_1 is matched  ;    
Sample        6128 awgn_out_1 is matched  ;    
Sample        6129 awgn_out_1 is matched  ;    
Sample        6130 awgn_out_1 is matched  ;    
Sample        6131 awgn_out_1 is matched  ;    
Sample        6132 awgn_out_1 is matched  ;    
Sample        6133 awgn_out_1 is matched  ;    
Sample        6134 awgn_out_1 is matched  ;    
Sample        6135 awgn_out_1 is matched  ;    
Sample        6136 awgn_out_1 is matched  ;    
Sample        6137 awgn_out_1 is matched  ;    
Sample        6138 awgn_out_1 is matched  ;    
Sample        6139 awgn_out_1 is matched  ;    
Sample        6140 awgn_out_1 is matched  ;    
Sample        6141 awgn_out_1 is matched  ;    
Sample        6142 awgn_out_1 is matched  ;    
Sample        6143 awgn_out_1 is matched  ;    
Sample        6144 awgn_out_1 is matched  ;    
Sample        6145 awgn_out_1 is matched  ;    
Sample        6146 awgn_out_1 is matched  ;    
Sample        6147 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000110011110      2.000000
                                        Verilog   awgn_out_1  is     0001000110011101      2.000000
Sample        6148 awgn_out_1 is matched  ;    
Sample        6149 awgn_out_1 is matched  ;    
Sample        6150 awgn_out_1 is matched  ;    
Sample        6151 awgn_out_1 is matched  ;    
Sample        6152 awgn_out_1 is matched  ;    
Sample        6153 awgn_out_1 is matched  ;    
Sample        6154 awgn_out_1 is matched  ;    
Sample        6155 awgn_out_1 is matched  ;    
Sample        6156 awgn_out_1 is matched  ;    
Sample        6157 awgn_out_1 is matched  ;    
Sample        6158 awgn_out_1 is matched  ;    
Sample        6159 awgn_out_1 is matched  ;    
Sample        6160 awgn_out_1 is matched  ;    
Sample        6161 awgn_out_1 is matched  ;    
Sample        6162 awgn_out_1 is matched  ;    
Sample        6163 awgn_out_1 is matched  ;    
Sample        6164 awgn_out_1 is matched  ;    
Sample        6165 awgn_out_1 is matched  ;    
Sample        6166 awgn_out_1 is matched  ;    
Sample        6167 awgn_out_1 is matched  ;    
Sample        6168 awgn_out_1 is matched  ;    
Sample        6169 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011011000101      6.000000
                                        Verilog   awgn_out_1  is     0011011011000110      6.000000
Sample        6170 awgn_out_1 is matched  ;    
Sample        6171 awgn_out_1 is matched  ;    
Sample        6172 awgn_out_1 is matched  ;    
Sample        6173 awgn_out_1 is matched  ;    
Sample        6174 awgn_out_1 is matched  ;    
Sample        6175 awgn_out_1 is matched  ;    
Sample        6176 awgn_out_1 is matched  ;    
Sample        6177 awgn_out_1 is matched  ;    
Sample        6178 awgn_out_1 is matched  ;    
Sample        6179 awgn_out_1 is matched  ;    
Sample        6180 awgn_out_1 is matched  ;    
Sample        6181 awgn_out_1 is matched  ;    
Sample        6182 awgn_out_1 is matched  ;    
Sample        6183 awgn_out_1 is matched  ;    
Sample        6184 awgn_out_1 is matched  ;    
Sample        6185 awgn_out_1 is matched  ;    
Sample        6186 awgn_out_1 is matched  ;    
Sample        6187 awgn_out_1 is matched  ;    
Sample        6188 awgn_out_1 is matched  ;    
Sample        6189 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101101110111      -6.566895
                                        Verilog   awgn_out_1  is     1100101101110110      -6.567383
Sample        6190 awgn_out_1 is matched  ;    
Sample        6191 awgn_out_1 is matched  ;    
Sample        6192 awgn_out_1 is matched  ;    
Sample        6193 awgn_out_1 is matched  ;    
Sample        6194 awgn_out_1 is matched  ;    
Sample        6195 awgn_out_1 is matched  ;    
Sample        6196 awgn_out_1 is matched  ;    
Sample        6197 awgn_out_1 is matched  ;    
Sample        6198 awgn_out_1 is matched  ;    
Sample        6199 awgn_out_1 is matched  ;    
Sample        6200 awgn_out_1 is matched  ;    
Sample        6201 awgn_out_1 is matched  ;    
Sample        6202 awgn_out_1 is matched  ;    
Sample        6203 awgn_out_1 is matched  ;    
Sample        6204 awgn_out_1 is matched  ;    
Sample        6205 awgn_out_1 is matched  ;    
Sample        6206 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100010010001011      -7.432129
                                        Verilog   awgn_out_1  is     1100010010001100      -7.431641
Sample        6207 awgn_out_1 is matched  ;    
Sample        6208 awgn_out_1 is matched  ;    
Sample        6209 awgn_out_1 is matched  ;    
Sample        6210 awgn_out_1 is matched  ;    
Sample        6211 awgn_out_1 is matched  ;    
Sample        6212 awgn_out_1 is matched  ;    
Sample        6213 awgn_out_1 is matched  ;    
Sample        6214 awgn_out_1 is matched  ;    
Sample        6215 awgn_out_1 is matched  ;    
Sample        6216 awgn_out_1 is matched  ;    
Sample        6217 awgn_out_1 is matched  ;    
Sample        6218 awgn_out_1 is matched  ;    
Sample        6219 awgn_out_1 is matched  ;    
Sample        6220 awgn_out_1 is matched  ;    
Sample        6221 awgn_out_1 is matched  ;    
Sample        6222 awgn_out_1 is matched  ;    
Sample        6223 awgn_out_1 is matched  ;    
Sample        6224 awgn_out_1 is matched  ;    
Sample        6225 awgn_out_1 is matched  ;    
Sample        6226 awgn_out_1 is matched  ;    
Sample        6227 awgn_out_1 is matched  ;    
Sample        6228 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000001011000      -5.957031
                                        Verilog   awgn_out_1  is     1101000001010111      -5.957520
Sample        6229 awgn_out_1 is matched  ;    
Sample        6230 awgn_out_1 is matched  ;    
Sample        6231 awgn_out_1 is matched  ;    
Sample        6232 awgn_out_1 is matched  ;    
Sample        6233 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110110011010      -0.299805
                                        Verilog   awgn_out_1  is     1111110110011011      -0.299316
Sample        6234 awgn_out_1 is matched  ;    
Sample        6235 awgn_out_1 is matched  ;    
Sample        6236 awgn_out_1 is matched  ;    
Sample        6237 awgn_out_1 is matched  ;    
Sample        6238 awgn_out_1 is matched  ;    
Sample        6239 awgn_out_1 is matched  ;    
Sample        6240 awgn_out_1 is matched  ;    
Sample        6241 awgn_out_1 is matched  ;    
Sample        6242 awgn_out_1 is matched  ;    
Sample        6243 awgn_out_1 is matched  ;    
Sample        6244 awgn_out_1 is matched  ;    
Sample        6245 awgn_out_1 is matched  ;    
Sample        6246 awgn_out_1 is matched  ;    
Sample        6247 awgn_out_1 is matched  ;    
Sample        6248 awgn_out_1 is matched  ;    
Sample        6249 awgn_out_1 is matched  ;    
Sample        6250 awgn_out_1 is matched  ;    
Sample        6251 awgn_out_1 is matched  ;    
Sample        6252 awgn_out_1 is matched  ;    
Sample        6253 awgn_out_1 is matched  ;    
Sample        6254 awgn_out_1 is matched  ;    
Sample        6255 awgn_out_1 is matched  ;    
Sample        6256 awgn_out_1 is matched  ;    
Sample        6257 awgn_out_1 is matched  ;    
Sample        6258 awgn_out_1 is matched  ;    
Sample        6259 awgn_out_1 is matched  ;    
Sample        6260 awgn_out_1 is matched  ;    
Sample        6261 awgn_out_1 is matched  ;    
Sample        6262 awgn_out_1 is matched  ;    
Sample        6263 awgn_out_1 is matched  ;    
Sample        6264 awgn_out_1 is matched  ;    
Sample        6265 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101110100111      -2.543457
                                        Verilog   awgn_out_1  is     1110101110101000      -2.542969
Sample        6266 awgn_out_1 is matched  ;    
Sample        6267 awgn_out_1 is matched  ;    
Sample        6268 awgn_out_1 is matched  ;    
Sample        6269 awgn_out_1 is matched  ;    
Sample        6270 awgn_out_1 is matched  ;    
Sample        6271 awgn_out_1 is matched  ;    
Sample        6272 awgn_out_1 is matched  ;    
Sample        6273 awgn_out_1 is matched  ;    
Sample        6274 awgn_out_1 is matched  ;    
Sample        6275 awgn_out_1 is matched  ;    
Sample        6276 awgn_out_1 is matched  ;    
Sample        6277 awgn_out_1 is matched  ;    
Sample        6278 awgn_out_1 is matched  ;    
Sample        6279 awgn_out_1 is matched  ;    
Sample        6280 awgn_out_1 is matched  ;    
Sample        6281 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011111100011      2.000000
                                        Verilog   awgn_out_1  is     0001011111100010      2.000000
Sample        6282 awgn_out_1 is matched  ;    
Sample        6283 awgn_out_1 is matched  ;    
Sample        6284 awgn_out_1 is matched  ;    
Sample        6285 awgn_out_1 is matched  ;    
Sample        6286 awgn_out_1 is matched  ;    
Sample        6287 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011011001100      6.000000
                                        Verilog   awgn_out_1  is     0011011011001011      6.000000
Sample        6288 awgn_out_1 is matched  ;    
Sample        6289 awgn_out_1 is matched  ;    
Sample        6290 awgn_out_1 is matched  ;    
Sample        6291 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010110111110      4.000000
                                        Verilog   awgn_out_1  is     0010010110111101      4.000000
Sample        6292 awgn_out_1 is matched  ;    
Sample        6293 awgn_out_1 is matched  ;    
Sample        6294 awgn_out_1 is matched  ;    
Sample        6295 awgn_out_1 is matched  ;    
Sample        6296 awgn_out_1 is matched  ;    
Sample        6297 awgn_out_1 is matched  ;    
Sample        6298 awgn_out_1 is matched  ;    
Sample        6299 awgn_out_1 is matched  ;    
Sample        6300 awgn_out_1 is matched  ;    
Sample        6301 awgn_out_1 is matched  ;    
Sample        6302 awgn_out_1 is matched  ;    
Sample        6303 awgn_out_1 is matched  ;    
Sample        6304 awgn_out_1 is matched  ;    
Sample        6305 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110001000001      -4.468262
                                        Verilog   awgn_out_1  is     1101110001000000      -4.468750
Sample        6306 awgn_out_1 is matched  ;    
Sample        6307 awgn_out_1 is matched  ;    
Sample        6308 awgn_out_1 is matched  ;    
Sample        6309 awgn_out_1 is matched  ;    
Sample        6310 awgn_out_1 is matched  ;    
Sample        6311 awgn_out_1 is matched  ;    
Sample        6312 awgn_out_1 is matched  ;    
Sample        6313 awgn_out_1 is matched  ;    
Sample        6314 awgn_out_1 is matched  ;    
Sample        6315 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011010110100      0.000000
                                        Verilog   awgn_out_1  is     0000011010110101      0.000000
Sample        6316 awgn_out_1 is matched  ;    
Sample        6317 awgn_out_1 is matched  ;    
Sample        6318 awgn_out_1 is matched  ;    
Sample        6319 awgn_out_1 is matched  ;    
Sample        6320 awgn_out_1 is matched  ;    
Sample        6321 awgn_out_1 is matched  ;    
Sample        6322 awgn_out_1 is matched  ;    
Sample        6323 awgn_out_1 is matched  ;    
Sample        6324 awgn_out_1 is matched  ;    
Sample        6325 awgn_out_1 is matched  ;    
Sample        6326 awgn_out_1 is matched  ;    
Sample        6327 awgn_out_1 is matched  ;    
Sample        6328 awgn_out_1 is matched  ;    
Sample        6329 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001001000011      -1.717285
                                        Verilog   awgn_out_1  is     1111001001000100      -1.716797
Sample        6330 awgn_out_1 is matched  ;    
Sample        6331 awgn_out_1 is matched  ;    
Sample        6332 awgn_out_1 is matched  ;    
Sample        6333 awgn_out_1 is matched  ;    
Sample        6334 awgn_out_1 is matched  ;    
Sample        6335 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110011110010      1.000000
                                        Verilog   awgn_out_1  is     0000110011110011      1.000000
Sample        6336 awgn_out_1 is matched  ;    
Sample        6337 awgn_out_1 is matched  ;    
Sample        6338 awgn_out_1 is matched  ;    
Sample        6339 awgn_out_1 is matched  ;    
Sample        6340 awgn_out_1 is matched  ;    
Sample        6341 awgn_out_1 is matched  ;    
Sample        6342 awgn_out_1 is matched  ;    
Sample        6343 awgn_out_1 is matched  ;    
Sample        6344 awgn_out_1 is matched  ;    
Sample        6345 awgn_out_1 is matched  ;    
Sample        6346 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101010001100      -4.681641
                                        Verilog   awgn_out_1  is     1101101010001101      -4.681152
Sample        6347 awgn_out_1 is matched  ;    
Sample        6348 awgn_out_1 is matched  ;    
Sample        6349 awgn_out_1 is matched  ;    
Sample        6350 awgn_out_1 is matched  ;    
Sample        6351 awgn_out_1 is matched  ;    
Sample        6352 awgn_out_1 is matched  ;    
Sample        6353 awgn_out_1 is matched  ;    
Sample        6354 awgn_out_1 is matched  ;    
Sample        6355 awgn_out_1 is matched  ;    
Sample        6356 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100101010101      -2.833496
                                        Verilog   awgn_out_1  is     1110100101010110      -2.833008
Sample        6357 awgn_out_1 is matched  ;    
Sample        6358 awgn_out_1 is matched  ;    
Sample        6359 awgn_out_1 is matched  ;    
Sample        6360 awgn_out_1 is matched  ;    
Sample        6361 awgn_out_1 is matched  ;    
Sample        6362 awgn_out_1 is matched  ;    
Sample        6363 awgn_out_1 is matched  ;    
Sample        6364 awgn_out_1 is matched  ;    
Sample        6365 awgn_out_1 is matched  ;    
Sample        6366 awgn_out_1 is matched  ;    
Sample        6367 awgn_out_1 is matched  ;    
Sample        6368 awgn_out_1 is matched  ;    
Sample        6369 awgn_out_1 is matched  ;    
Sample        6370 awgn_out_1 is matched  ;    
Sample        6371 awgn_out_1 is matched  ;    
Sample        6372 awgn_out_1 is matched  ;    
Sample        6373 awgn_out_1 is matched  ;    
Sample        6374 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100011010011      -4.896973
                                        Verilog   awgn_out_1  is     1101100011010010      -4.897461
Sample        6375 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011100110100000      7.000000
                                        Verilog   awgn_out_1  is     0011100110011111      7.000000
Sample        6376 awgn_out_1 is matched  ;    
Sample        6377 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110110101100      5.000000
                                        Verilog   awgn_out_1  is     0010110110101011      5.000000
Sample        6378 awgn_out_1 is matched  ;    
Sample        6379 awgn_out_1 is matched  ;    
Sample        6380 awgn_out_1 is matched  ;    
Sample        6381 awgn_out_1 is matched  ;    
Sample        6382 awgn_out_1 is matched  ;    
Sample        6383 awgn_out_1 is matched  ;    
Sample        6384 awgn_out_1 is matched  ;    
Sample        6385 awgn_out_1 is matched  ;    
Sample        6386 awgn_out_1 is matched  ;    
Sample        6387 awgn_out_1 is matched  ;    
Sample        6388 awgn_out_1 is matched  ;    
Sample        6389 awgn_out_1 is matched  ;    
Sample        6390 awgn_out_1 is matched  ;    
Sample        6391 awgn_out_1 is matched  ;    
Sample        6392 awgn_out_1 is matched  ;    
Sample        6393 awgn_out_1 is matched  ;    
Sample        6394 awgn_out_1 is matched  ;    
Sample        6395 awgn_out_1 is matched  ;    
Sample        6396 awgn_out_1 is matched  ;    
Sample        6397 awgn_out_1 is matched  ;    
Sample        6398 awgn_out_1 is matched  ;    
Sample        6399 awgn_out_1 is matched  ;    
Sample        6400 awgn_out_1 is matched  ;    
Sample        6401 awgn_out_1 is matched  ;    
Sample        6402 awgn_out_1 is matched  ;    
Sample        6403 awgn_out_1 is matched  ;    
Sample        6404 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001001110000      -5.695313
                                        Verilog   awgn_out_1  is     1101001001101111      -5.695801
Sample        6405 awgn_out_1 is matched  ;    
Sample        6406 awgn_out_1 is matched  ;    
Sample        6407 awgn_out_1 is matched  ;    
Sample        6408 awgn_out_1 is matched  ;    
Sample        6409 awgn_out_1 is matched  ;    
Sample        6410 awgn_out_1 is matched  ;    
Sample        6411 awgn_out_1 is matched  ;    
Sample        6412 awgn_out_1 is matched  ;    
Sample        6413 awgn_out_1 is matched  ;    
Sample        6414 awgn_out_1 is matched  ;    
Sample        6415 awgn_out_1 is matched  ;    
Sample        6416 awgn_out_1 is matched  ;    
Sample        6417 awgn_out_1 is matched  ;    
Sample        6418 awgn_out_1 is matched  ;    
Sample        6419 awgn_out_1 is matched  ;    
Sample        6420 awgn_out_1 is matched  ;    
Sample        6421 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101100001001      -2.620605
                                        Verilog   awgn_out_1  is     1110101100001010      -2.620117
Sample        6422 awgn_out_1 is matched  ;    
Sample        6423 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001100010110      -3.614258
                                        Verilog   awgn_out_1  is     1110001100010111      -3.613770
Sample        6424 awgn_out_1 is matched  ;    
Sample        6425 awgn_out_1 is matched  ;    
Sample        6426 awgn_out_1 is matched  ;    
Sample        6427 awgn_out_1 is matched  ;    
Sample        6428 awgn_out_1 is matched  ;    
Sample        6429 awgn_out_1 is matched  ;    
Sample        6430 awgn_out_1 is matched  ;    
Sample        6431 awgn_out_1 is matched  ;    
Sample        6432 awgn_out_1 is matched  ;    
Sample        6433 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000101101010      2.000000
                                        Verilog   awgn_out_1  is     0001000101101001      2.000000
Sample        6434 awgn_out_1 is matched  ;    
Sample        6435 awgn_out_1 is matched  ;    
Sample        6436 awgn_out_1 is matched  ;    
Sample        6437 awgn_out_1 is matched  ;    
Sample        6438 awgn_out_1 is matched  ;    
Sample        6439 awgn_out_1 is matched  ;    
Sample        6440 awgn_out_1 is matched  ;    
Sample        6441 awgn_out_1 is matched  ;    
Sample        6442 awgn_out_1 is matched  ;    
Sample        6443 awgn_out_1 is matched  ;    
Sample        6444 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001010110101      -1.661621
                                        Verilog   awgn_out_1  is     1111001010110100      -1.662109
Sample        6445 awgn_out_1 is matched  ;    
Sample        6446 awgn_out_1 is matched  ;    
Sample        6447 awgn_out_1 is matched  ;    
Sample        6448 awgn_out_1 is matched  ;    
Sample        6449 awgn_out_1 is matched  ;    
Sample        6450 awgn_out_1 is matched  ;    
Sample        6451 awgn_out_1 is matched  ;    
Sample        6452 awgn_out_1 is matched  ;    
Sample        6453 awgn_out_1 is matched  ;    
Sample        6454 awgn_out_1 is matched  ;    
Sample        6455 awgn_out_1 is matched  ;    
Sample        6456 awgn_out_1 is matched  ;    
Sample        6457 awgn_out_1 is matched  ;    
Sample        6458 awgn_out_1 is matched  ;    
Sample        6459 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1010101101000000      -10.593750
                                        Verilog   awgn_out_1  is     1010101101000001      -10.593262
Sample        6460 awgn_out_1 is matched  ;    
Sample        6461 awgn_out_1 is matched  ;    
Sample        6462 awgn_out_1 is matched  ;    
Sample        6463 awgn_out_1 is matched  ;    
Sample        6464 awgn_out_1 is matched  ;    
Sample        6465 awgn_out_1 is matched  ;    
Sample        6466 awgn_out_1 is matched  ;    
Sample        6467 awgn_out_1 is matched  ;    
Sample        6468 awgn_out_1 is matched  ;    
Sample        6469 awgn_out_1 is matched  ;    
Sample        6470 awgn_out_1 is matched  ;    
Sample        6471 awgn_out_1 is matched  ;    
Sample        6472 awgn_out_1 is matched  ;    
Sample        6473 awgn_out_1 is matched  ;    
Sample        6474 awgn_out_1 is matched  ;    
Sample        6475 awgn_out_1 is matched  ;    
Sample        6476 awgn_out_1 is matched  ;    
Sample        6477 awgn_out_1 is matched  ;    
Sample        6478 awgn_out_1 is matched  ;    
Sample        6479 awgn_out_1 is matched  ;    
Sample        6480 awgn_out_1 is matched  ;    
Sample        6481 awgn_out_1 is matched  ;    
Sample        6482 awgn_out_1 is matched  ;    
Sample        6483 awgn_out_1 is matched  ;    
Sample        6484 awgn_out_1 is matched  ;    
Sample        6485 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001001101100      -1.697266
                                        Verilog   awgn_out_1  is     1111001001101011      -1.697754
Sample        6486 awgn_out_1 is matched  ;    
Sample        6487 awgn_out_1 is matched  ;    
Sample        6488 awgn_out_1 is matched  ;    
Sample        6489 awgn_out_1 is matched  ;    
Sample        6490 awgn_out_1 is matched  ;    
Sample        6491 awgn_out_1 is matched  ;    
Sample        6492 awgn_out_1 is matched  ;    
Sample        6493 awgn_out_1 is matched  ;    
Sample        6494 awgn_out_1 is matched  ;    
Sample        6495 awgn_out_1 is matched  ;    
Sample        6496 awgn_out_1 is matched  ;    
Sample        6497 awgn_out_1 is matched  ;    
Sample        6498 awgn_out_1 is matched  ;    
Sample        6499 awgn_out_1 is matched  ;    
Sample        6500 awgn_out_1 is matched  ;    
Sample        6501 awgn_out_1 is matched  ;    
Sample        6502 awgn_out_1 is matched  ;    
Sample        6503 awgn_out_1 is matched  ;    
Sample        6504 awgn_out_1 is matched  ;    
Sample        6505 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110101110101      1.000000
                                        Verilog   awgn_out_1  is     0000110101110110      1.000000
Sample        6506 awgn_out_1 is matched  ;    
Sample        6507 awgn_out_1 is matched  ;    
Sample        6508 awgn_out_1 is matched  ;    
Sample        6509 awgn_out_1 is matched  ;    
Sample        6510 awgn_out_1 is matched  ;    
Sample        6511 awgn_out_1 is matched  ;    
Sample        6512 awgn_out_1 is matched  ;    
Sample        6513 awgn_out_1 is matched  ;    
Sample        6514 awgn_out_1 is matched  ;    
Sample        6515 awgn_out_1 is matched  ;    
Sample        6516 awgn_out_1 is matched  ;    
Sample        6517 awgn_out_1 is matched  ;    
Sample        6518 awgn_out_1 is matched  ;    
Sample        6519 awgn_out_1 is matched  ;    
Sample        6520 awgn_out_1 is matched  ;    
Sample        6521 awgn_out_1 is matched  ;    
Sample        6522 awgn_out_1 is matched  ;    
Sample        6523 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100011100010100      -7.115234
                                        Verilog   awgn_out_1  is     1100011100010101      -7.114746
Sample        6524 awgn_out_1 is matched  ;    
Sample        6525 awgn_out_1 is matched  ;    
Sample        6526 awgn_out_1 is matched  ;    
Sample        6527 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101100000110      -0.622070
                                        Verilog   awgn_out_1  is     1111101100000111      -0.621582
Sample        6528 awgn_out_1 is matched  ;    
Sample        6529 awgn_out_1 is matched  ;    
Sample        6530 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100111110101      1.000000
                                        Verilog   awgn_out_1  is     0000100111110110      1.000000
Sample        6531 awgn_out_1 is matched  ;    
Sample        6532 awgn_out_1 is matched  ;    
Sample        6533 awgn_out_1 is matched  ;    
Sample        6534 awgn_out_1 is matched  ;    
Sample        6535 awgn_out_1 is matched  ;    
Sample        6536 awgn_out_1 is matched  ;    
Sample        6537 awgn_out_1 is matched  ;    
Sample        6538 awgn_out_1 is matched  ;    
Sample        6539 awgn_out_1 is matched  ;    
Sample        6540 awgn_out_1 is matched  ;    
Sample        6541 awgn_out_1 is matched  ;    
Sample        6542 awgn_out_1 is matched  ;    
Sample        6543 awgn_out_1 is matched  ;    
Sample        6544 awgn_out_1 is matched  ;    
Sample        6545 awgn_out_1 is matched  ;    
Sample        6546 awgn_out_1 is matched  ;    
Sample        6547 awgn_out_1 is matched  ;    
Sample        6548 awgn_out_1 is matched  ;    
Sample        6549 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111011111001      1.000000
                                        Verilog   awgn_out_1  is     0000111011111010      1.000000
Sample        6550 awgn_out_1 is matched  ;    
Sample        6551 awgn_out_1 is matched  ;    
Sample        6552 awgn_out_1 is matched  ;    
Sample        6553 awgn_out_1 is matched  ;    
Sample        6554 awgn_out_1 is matched  ;    
Sample        6555 awgn_out_1 is matched  ;    
Sample        6556 awgn_out_1 is matched  ;    
Sample        6557 awgn_out_1 is matched  ;    
Sample        6558 awgn_out_1 is matched  ;    
Sample        6559 awgn_out_1 is matched  ;    
Sample        6560 awgn_out_1 is matched  ;    
Sample        6561 awgn_out_1 is matched  ;    
Sample        6562 awgn_out_1 is matched  ;    
Sample        6563 awgn_out_1 is matched  ;    
Sample        6564 awgn_out_1 is matched  ;    
Sample        6565 awgn_out_1 is matched  ;    
Sample        6566 awgn_out_1 is matched  ;    
Sample        6567 awgn_out_1 is matched  ;    
Sample        6568 awgn_out_1 is matched  ;    
Sample        6569 awgn_out_1 is matched  ;    
Sample        6570 awgn_out_1 is matched  ;    
Sample        6571 awgn_out_1 is matched  ;    
Sample        6572 awgn_out_1 is matched  ;    
Sample        6573 awgn_out_1 is matched  ;    
Sample        6574 awgn_out_1 is matched  ;    
Sample        6575 awgn_out_1 is matched  ;    
Sample        6576 awgn_out_1 is matched  ;    
Sample        6577 awgn_out_1 is matched  ;    
Sample        6578 awgn_out_1 is matched  ;    
Sample        6579 awgn_out_1 is matched  ;    
Sample        6580 awgn_out_1 is matched  ;    
Sample        6581 awgn_out_1 is matched  ;    
Sample        6582 awgn_out_1 is matched  ;    
Sample        6583 awgn_out_1 is matched  ;    
Sample        6584 awgn_out_1 is matched  ;    
Sample        6585 awgn_out_1 is matched  ;    
Sample        6586 awgn_out_1 is matched  ;    
Sample        6587 awgn_out_1 is matched  ;    
Sample        6588 awgn_out_1 is matched  ;    
Sample        6589 awgn_out_1 is matched  ;    
Sample        6590 awgn_out_1 is matched  ;    
Sample        6591 awgn_out_1 is matched  ;    
Sample        6592 awgn_out_1 is matched  ;    
Sample        6593 awgn_out_1 is matched  ;    
Sample        6594 awgn_out_1 is matched  ;    
Sample        6595 awgn_out_1 is matched  ;    
Sample        6596 awgn_out_1 is matched  ;    
Sample        6597 awgn_out_1 is matched  ;    
Sample        6598 awgn_out_1 is matched  ;    
Sample        6599 awgn_out_1 is matched  ;    
Sample        6600 awgn_out_1 is matched  ;    
Sample        6601 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101100110110111      -4.785645
                                        Verilog   awgn_out_1  is     1101100110110110      -4.786133
Sample        6602 awgn_out_1 is matched  ;    
Sample        6603 awgn_out_1 is matched  ;    
Sample        6604 awgn_out_1 is matched  ;    
Sample        6605 awgn_out_1 is matched  ;    
Sample        6606 awgn_out_1 is matched  ;    
Sample        6607 awgn_out_1 is matched  ;    
Sample        6608 awgn_out_1 is matched  ;    
Sample        6609 awgn_out_1 is matched  ;    
Sample        6610 awgn_out_1 is matched  ;    
Sample        6611 awgn_out_1 is matched  ;    
Sample        6612 awgn_out_1 is matched  ;    
Sample        6613 awgn_out_1 is matched  ;    
Sample        6614 awgn_out_1 is matched  ;    
Sample        6615 awgn_out_1 is matched  ;    
Sample        6616 awgn_out_1 is matched  ;    
Sample        6617 awgn_out_1 is matched  ;    
Sample        6618 awgn_out_1 is matched  ;    
Sample        6619 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0110111110110110      13.000000
                                        Verilog   awgn_out_1  is     0110111110110101      13.000000
Sample        6620 awgn_out_1 is matched  ;    
Sample        6621 awgn_out_1 is matched  ;    
Sample        6622 awgn_out_1 is matched  ;    
Sample        6623 awgn_out_1 is matched  ;    
Sample        6624 awgn_out_1 is matched  ;    
Sample        6625 awgn_out_1 is matched  ;    
Sample        6626 awgn_out_1 is matched  ;    
Sample        6627 awgn_out_1 is matched  ;    
Sample        6628 awgn_out_1 is matched  ;    
Sample        6629 awgn_out_1 is matched  ;    
Sample        6630 awgn_out_1 is matched  ;    
Sample        6631 awgn_out_1 is matched  ;    
Sample        6632 awgn_out_1 is matched  ;    
Sample        6633 awgn_out_1 is matched  ;    
Sample        6634 awgn_out_1 is matched  ;    
Sample        6635 awgn_out_1 is matched  ;    
Sample        6636 awgn_out_1 is matched  ;    
Sample        6637 awgn_out_1 is matched  ;    
Sample        6638 awgn_out_1 is matched  ;    
Sample        6639 awgn_out_1 is matched  ;    
Sample        6640 awgn_out_1 is matched  ;    
Sample        6641 awgn_out_1 is matched  ;    
Sample        6642 awgn_out_1 is matched  ;    
Sample        6643 awgn_out_1 is matched  ;    
Sample        6644 awgn_out_1 is matched  ;    
Sample        6645 awgn_out_1 is matched  ;    
Sample        6646 awgn_out_1 is matched  ;    
Sample        6647 awgn_out_1 is matched  ;    
Sample        6648 awgn_out_1 is matched  ;    
Sample        6649 awgn_out_1 is matched  ;    
Sample        6650 awgn_out_1 is matched  ;    
Sample        6651 awgn_out_1 is matched  ;    
Sample        6652 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011100000011100      7.000000
                                        Verilog   awgn_out_1  is     0011100000011101      7.000000
Sample        6653 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011111000010000      7.000000
                                        Verilog   awgn_out_1  is     0011111000001111      7.000000
Sample        6654 awgn_out_1 is matched  ;    
Sample        6655 awgn_out_1 is matched  ;    
Sample        6656 awgn_out_1 is matched  ;    
Sample        6657 awgn_out_1 is matched  ;    
Sample        6658 awgn_out_1 is matched  ;    
Sample        6659 awgn_out_1 is matched  ;    
Sample        6660 awgn_out_1 is matched  ;    
Sample        6661 awgn_out_1 is matched  ;    
Sample        6662 awgn_out_1 is matched  ;    
Sample        6663 awgn_out_1 is matched  ;    
Sample        6664 awgn_out_1 is matched  ;    
Sample        6665 awgn_out_1 is matched  ;    
Sample        6666 awgn_out_1 is matched  ;    
Sample        6667 awgn_out_1 is matched  ;    
Sample        6668 awgn_out_1 is matched  ;    
Sample        6669 awgn_out_1 is matched  ;    
Sample        6670 awgn_out_1 is matched  ;    
Sample        6671 awgn_out_1 is matched  ;    
Sample        6672 awgn_out_1 is matched  ;    
Sample        6673 awgn_out_1 is matched  ;    
Sample        6674 awgn_out_1 is matched  ;    
Sample        6675 awgn_out_1 is matched  ;    
Sample        6676 awgn_out_1 is matched  ;    
Sample        6677 awgn_out_1 is matched  ;    
Sample        6678 awgn_out_1 is matched  ;    
Sample        6679 awgn_out_1 is matched  ;    
Sample        6680 awgn_out_1 is matched  ;    
Sample        6681 awgn_out_1 is matched  ;    
Sample        6682 awgn_out_1 is matched  ;    
Sample        6683 awgn_out_1 is matched  ;    
Sample        6684 awgn_out_1 is matched  ;    
Sample        6685 awgn_out_1 is matched  ;    
Sample        6686 awgn_out_1 is matched  ;    
Sample        6687 awgn_out_1 is matched  ;    
Sample        6688 awgn_out_1 is matched  ;    
Sample        6689 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111110011001      -2.050293
                                        Verilog   awgn_out_1  is     1110111110011010      -2.049805
Sample        6690 awgn_out_1 is matched  ;    
Sample        6691 awgn_out_1 is matched  ;    
Sample        6692 awgn_out_1 is matched  ;    
Sample        6693 awgn_out_1 is matched  ;    
Sample        6694 awgn_out_1 is matched  ;    
Sample        6695 awgn_out_1 is matched  ;    
Sample        6696 awgn_out_1 is matched  ;    
Sample        6697 awgn_out_1 is matched  ;    
Sample        6698 awgn_out_1 is matched  ;    
Sample        6699 awgn_out_1 is matched  ;    
Sample        6700 awgn_out_1 is matched  ;    
Sample        6701 awgn_out_1 is matched  ;    
Sample        6702 awgn_out_1 is matched  ;    
Sample        6703 awgn_out_1 is matched  ;    
Sample        6704 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111101111010      5.000000
                                        Verilog   awgn_out_1  is     0010111101111001      5.000000
Sample        6705 awgn_out_1 is matched  ;    
Sample        6706 awgn_out_1 is matched  ;    
Sample        6707 awgn_out_1 is matched  ;    
Sample        6708 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000001110011      2.000000
                                        Verilog   awgn_out_1  is     0001000001110010      2.000000
Sample        6709 awgn_out_1 is matched  ;    
Sample        6710 awgn_out_1 is matched  ;    
Sample        6711 awgn_out_1 is matched  ;    
Sample        6712 awgn_out_1 is matched  ;    
Sample        6713 awgn_out_1 is matched  ;    
Sample        6714 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101101011100      -0.580078
                                        Verilog   awgn_out_1  is     1111101101011101      -0.579590
Sample        6715 awgn_out_1 is matched  ;    
Sample        6716 awgn_out_1 is matched  ;    
Sample        6717 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011000111010      0.000000
                                        Verilog   awgn_out_1  is     0000011000111001      0.000000
Sample        6718 awgn_out_1 is matched  ;    
Sample        6719 awgn_out_1 is matched  ;    
Sample        6720 awgn_out_1 is matched  ;    
Sample        6721 awgn_out_1 is matched  ;    
Sample        6722 awgn_out_1 is matched  ;    
Sample        6723 awgn_out_1 is matched  ;    
Sample        6724 awgn_out_1 is matched  ;    
Sample        6725 awgn_out_1 is matched  ;    
Sample        6726 awgn_out_1 is matched  ;    
Sample        6727 awgn_out_1 is matched  ;    
Sample        6728 awgn_out_1 is matched  ;    
Sample        6729 awgn_out_1 is matched  ;    
Sample        6730 awgn_out_1 is matched  ;    
Sample        6731 awgn_out_1 is matched  ;    
Sample        6732 awgn_out_1 is matched  ;    
Sample        6733 awgn_out_1 is matched  ;    
Sample        6734 awgn_out_1 is matched  ;    
Sample        6735 awgn_out_1 is matched  ;    
Sample        6736 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010011110000      0.000000
                                        Verilog   awgn_out_1  is     0000010011110001      0.000000
Sample        6737 awgn_out_1 is matched  ;    
Sample        6738 awgn_out_1 is matched  ;    
Sample        6739 awgn_out_1 is matched  ;    
Sample        6740 awgn_out_1 is matched  ;    
Sample        6741 awgn_out_1 is matched  ;    
Sample        6742 awgn_out_1 is matched  ;    
Sample        6743 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111000101111      -6.227051
                                        Verilog   awgn_out_1  is     1100111000101110      -6.227539
Sample        6744 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111111100111      3.000000
                                        Verilog   awgn_out_1  is     0001111111100110      3.000000
Sample        6745 awgn_out_1 is matched  ;    
Sample        6746 awgn_out_1 is matched  ;    
Sample        6747 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011111010101      6.000000
                                        Verilog   awgn_out_1  is     0011011111010110      6.000000
Sample        6748 awgn_out_1 is matched  ;    
Sample        6749 awgn_out_1 is matched  ;    
Sample        6750 awgn_out_1 is matched  ;    
Sample        6751 awgn_out_1 is matched  ;    
Sample        6752 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000111100100      -3.763672
                                        Verilog   awgn_out_1  is     1110000111100101      -3.763184
Sample        6753 awgn_out_1 is matched  ;    
Sample        6754 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001010011011      -1.674316
                                        Verilog   awgn_out_1  is     1111001010011010      -1.674805
Sample        6755 awgn_out_1 is matched  ;    
Sample        6756 awgn_out_1 is matched  ;    
Sample        6757 awgn_out_1 is matched  ;    
Sample        6758 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011100110111000      7.000000
                                        Verilog   awgn_out_1  is     0011100110111001      7.000000
Sample        6759 awgn_out_1 is matched  ;    
Sample        6760 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011010101101      -3.165527
                                        Verilog   awgn_out_1  is     1110011010101110      -3.165039
Sample        6761 awgn_out_1 is matched  ;    
Sample        6762 awgn_out_1 is matched  ;    
Sample        6763 awgn_out_1 is matched  ;    
Sample        6764 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100010011100010      8.000000
                                        Verilog   awgn_out_1  is     0100010011100001      8.000000
Sample        6765 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011111010000      4.000000
                                        Verilog   awgn_out_1  is     0010011111010001      4.000000
Sample        6766 awgn_out_1 is matched  ;    
Sample        6767 awgn_out_1 is matched  ;    
Sample        6768 awgn_out_1 is matched  ;    
Sample        6769 awgn_out_1 is matched  ;    
Sample        6770 awgn_out_1 is matched  ;    
Sample        6771 awgn_out_1 is matched  ;    
Sample        6772 awgn_out_1 is matched  ;    
Sample        6773 awgn_out_1 is matched  ;    
Sample        6774 awgn_out_1 is matched  ;    
Sample        6775 awgn_out_1 is matched  ;    
Sample        6776 awgn_out_1 is matched  ;    
Sample        6777 awgn_out_1 is matched  ;    
Sample        6778 awgn_out_1 is matched  ;    
Sample        6779 awgn_out_1 is matched  ;    
Sample        6780 awgn_out_1 is matched  ;    
Sample        6781 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100101100101001      -6.604980
                                        Verilog   awgn_out_1  is     1100101100101000      -6.605469
Sample        6782 awgn_out_1 is matched  ;    
Sample        6783 awgn_out_1 is matched  ;    
Sample        6784 awgn_out_1 is matched  ;    
Sample        6785 awgn_out_1 is matched  ;    
Sample        6786 awgn_out_1 is matched  ;    
Sample        6787 awgn_out_1 is matched  ;    
Sample        6788 awgn_out_1 is matched  ;    
Sample        6789 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010111101010      2.000000
                                        Verilog   awgn_out_1  is     0001010111101001      2.000000
Sample        6790 awgn_out_1 is matched  ;    
Sample        6791 awgn_out_1 is matched  ;    
Sample        6792 awgn_out_1 is matched  ;    
Sample        6793 awgn_out_1 is matched  ;    
Sample        6794 awgn_out_1 is matched  ;    
Sample        6795 awgn_out_1 is matched  ;    
Sample        6796 awgn_out_1 is matched  ;    
Sample        6797 awgn_out_1 is matched  ;    
Sample        6798 awgn_out_1 is matched  ;    
Sample        6799 awgn_out_1 is matched  ;    
Sample        6800 awgn_out_1 is matched  ;    
Sample        6801 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001100000100      2.000000
                                        Verilog   awgn_out_1  is     0001001100000011      2.000000
Sample        6802 awgn_out_1 is matched  ;    
Sample        6803 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001101010100      -1.583984
                                        Verilog   awgn_out_1  is     1111001101010011      -1.584473
Sample        6804 awgn_out_1 is matched  ;    
Sample        6805 awgn_out_1 is matched  ;    
Sample        6806 awgn_out_1 is matched  ;    
Sample        6807 awgn_out_1 is matched  ;    
Sample        6808 awgn_out_1 is matched  ;    
Sample        6809 awgn_out_1 is matched  ;    
Sample        6810 awgn_out_1 is matched  ;    
Sample        6811 awgn_out_1 is matched  ;    
Sample        6812 awgn_out_1 is matched  ;    
Sample        6813 awgn_out_1 is matched  ;    
Sample        6814 awgn_out_1 is matched  ;    
Sample        6815 awgn_out_1 is matched  ;    
Sample        6816 awgn_out_1 is matched  ;    
Sample        6817 awgn_out_1 is matched  ;    
Sample        6818 awgn_out_1 is matched  ;    
Sample        6819 awgn_out_1 is matched  ;    
Sample        6820 awgn_out_1 is matched  ;    
Sample        6821 awgn_out_1 is matched  ;    
Sample        6822 awgn_out_1 is matched  ;    
Sample        6823 awgn_out_1 is matched  ;    
Sample        6824 awgn_out_1 is matched  ;    
Sample        6825 awgn_out_1 is matched  ;    
Sample        6826 awgn_out_1 is matched  ;    
Sample        6827 awgn_out_1 is matched  ;    
Sample        6828 awgn_out_1 is matched  ;    
Sample        6829 awgn_out_1 is matched  ;    
Sample        6830 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111010000111      -0.184082
                                        Verilog   awgn_out_1  is     1111111010000110      -0.184570
Sample        6831 awgn_out_1 is matched  ;    
Sample        6832 awgn_out_1 is matched  ;    
Sample        6833 awgn_out_1 is matched  ;    
Sample        6834 awgn_out_1 is matched  ;    
Sample        6835 awgn_out_1 is matched  ;    
Sample        6836 awgn_out_1 is matched  ;    
Sample        6837 awgn_out_1 is matched  ;    
Sample        6838 awgn_out_1 is matched  ;    
Sample        6839 awgn_out_1 is matched  ;    
Sample        6840 awgn_out_1 is matched  ;    
Sample        6841 awgn_out_1 is matched  ;    
Sample        6842 awgn_out_1 is matched  ;    
Sample        6843 awgn_out_1 is matched  ;    
Sample        6844 awgn_out_1 is matched  ;    
Sample        6845 awgn_out_1 is matched  ;    
Sample        6846 awgn_out_1 is matched  ;    
Sample        6847 awgn_out_1 is matched  ;    
Sample        6848 awgn_out_1 is matched  ;    
Sample        6849 awgn_out_1 is matched  ;    
Sample        6850 awgn_out_1 is matched  ;    
Sample        6851 awgn_out_1 is matched  ;    
Sample        6852 awgn_out_1 is matched  ;    
Sample        6853 awgn_out_1 is matched  ;    
Sample        6854 awgn_out_1 is matched  ;    
Sample        6855 awgn_out_1 is matched  ;    
Sample        6856 awgn_out_1 is matched  ;    
Sample        6857 awgn_out_1 is matched  ;    
Sample        6858 awgn_out_1 is matched  ;    
Sample        6859 awgn_out_1 is matched  ;    
Sample        6860 awgn_out_1 is matched  ;    
Sample        6861 awgn_out_1 is matched  ;    
Sample        6862 awgn_out_1 is matched  ;    
Sample        6863 awgn_out_1 is matched  ;    
Sample        6864 awgn_out_1 is matched  ;    
Sample        6865 awgn_out_1 is matched  ;    
Sample        6866 awgn_out_1 is matched  ;    
Sample        6867 awgn_out_1 is matched  ;    
Sample        6868 awgn_out_1 is matched  ;    
Sample        6869 awgn_out_1 is matched  ;    
Sample        6870 awgn_out_1 is matched  ;    
Sample        6871 awgn_out_1 is matched  ;    
Sample        6872 awgn_out_1 is matched  ;    
Sample        6873 awgn_out_1 is matched  ;    
Sample        6874 awgn_out_1 is matched  ;    
Sample        6875 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011011011000      -1.144531
                                        Verilog   awgn_out_1  is     1111011011011001      -1.144043
Sample        6876 awgn_out_1 is matched  ;    
Sample        6877 awgn_out_1 is matched  ;    
Sample        6878 awgn_out_1 is matched  ;    
Sample        6879 awgn_out_1 is matched  ;    
Sample        6880 awgn_out_1 is matched  ;    
Sample        6881 awgn_out_1 is matched  ;    
Sample        6882 awgn_out_1 is matched  ;    
Sample        6883 awgn_out_1 is matched  ;    
Sample        6884 awgn_out_1 is matched  ;    
Sample        6885 awgn_out_1 is matched  ;    
Sample        6886 awgn_out_1 is matched  ;    
Sample        6887 awgn_out_1 is matched  ;    
Sample        6888 awgn_out_1 is matched  ;    
Sample        6889 awgn_out_1 is matched  ;    
Sample        6890 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010101100010      2.000000
                                        Verilog   awgn_out_1  is     0001010101100011      2.000000
Sample        6891 awgn_out_1 is matched  ;    
Sample        6892 awgn_out_1 is matched  ;    
Sample        6893 awgn_out_1 is matched  ;    
Sample        6894 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1010111110010110      -10.051758
                                        Verilog   awgn_out_1  is     1101000010111111      -5.906738
Sample        6895 awgn_out_1 is matched  ;    
Sample        6896 awgn_out_1 is matched  ;    
Sample        6897 awgn_out_1 is matched  ;    
Sample        6898 awgn_out_1 is matched  ;    
Sample        6899 awgn_out_1 is matched  ;    
Sample        6900 awgn_out_1 is matched  ;    
Sample        6901 awgn_out_1 is matched  ;    
Sample        6902 awgn_out_1 is matched  ;    
Sample        6903 awgn_out_1 is matched  ;    
Sample        6904 awgn_out_1 is matched  ;    
Sample        6905 awgn_out_1 is matched  ;    
Sample        6906 awgn_out_1 is matched  ;    
Sample        6907 awgn_out_1 is matched  ;    
Sample        6908 awgn_out_1 is matched  ;    
Sample        6909 awgn_out_1 is matched  ;    
Sample        6910 awgn_out_1 is matched  ;    
Sample        6911 awgn_out_1 is matched  ;    
Sample        6912 awgn_out_1 is matched  ;    
Sample        6913 awgn_out_1 is matched  ;    
Sample        6914 awgn_out_1 is matched  ;    
Sample        6915 awgn_out_1 is matched  ;    
Sample        6916 awgn_out_1 is matched  ;    
Sample        6917 awgn_out_1 is matched  ;    
Sample        6918 awgn_out_1 is matched  ;    
Sample        6919 awgn_out_1 is matched  ;    
Sample        6920 awgn_out_1 is matched  ;    
Sample        6921 awgn_out_1 is matched  ;    
Sample        6922 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100100000100000      -6.984375
                                        Verilog   awgn_out_1  is     1100100000100001      -6.983887
Sample        6923 awgn_out_1 is matched  ;    
Sample        6924 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110100010010      -2.366211
                                        Verilog   awgn_out_1  is     1110110100010011      -2.365723
Sample        6925 awgn_out_1 is matched  ;    
Sample        6926 awgn_out_1 is matched  ;    
Sample        6927 awgn_out_1 is matched  ;    
Sample        6928 awgn_out_1 is matched  ;    
Sample        6929 awgn_out_1 is matched  ;    
Sample        6930 awgn_out_1 is matched  ;    
Sample        6931 awgn_out_1 is matched  ;    
Sample        6932 awgn_out_1 is matched  ;    
Sample        6933 awgn_out_1 is matched  ;    
Sample        6934 awgn_out_1 is matched  ;    
Sample        6935 awgn_out_1 is matched  ;    
Sample        6936 awgn_out_1 is matched  ;    
Sample        6937 awgn_out_1 is matched  ;    
Sample        6938 awgn_out_1 is matched  ;    
Sample        6939 awgn_out_1 is matched  ;    
Sample        6940 awgn_out_1 is matched  ;    
Sample        6941 awgn_out_1 is matched  ;    
Sample        6942 awgn_out_1 is matched  ;    
Sample        6943 awgn_out_1 is matched  ;    
Sample        6944 awgn_out_1 is matched  ;    
Sample        6945 awgn_out_1 is matched  ;    
Sample        6946 awgn_out_1 is matched  ;    
Sample        6947 awgn_out_1 is matched  ;    
Sample        6948 awgn_out_1 is matched  ;    
Sample        6949 awgn_out_1 is matched  ;    
Sample        6950 awgn_out_1 is matched  ;    
Sample        6951 awgn_out_1 is matched  ;    
Sample        6952 awgn_out_1 is matched  ;    
Sample        6953 awgn_out_1 is matched  ;    
Sample        6954 awgn_out_1 is matched  ;    
Sample        6955 awgn_out_1 is matched  ;    
Sample        6956 awgn_out_1 is matched  ;    
Sample        6957 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011111110101      4.000000
                                        Verilog   awgn_out_1  is     0010011111110100      4.000000
Sample        6958 awgn_out_1 is matched  ;    
Sample        6959 awgn_out_1 is matched  ;    
Sample        6960 awgn_out_1 is matched  ;    
Sample        6961 awgn_out_1 is matched  ;    
Sample        6962 awgn_out_1 is matched  ;    
Sample        6963 awgn_out_1 is matched  ;    
Sample        6964 awgn_out_1 is matched  ;    
Sample        6965 awgn_out_1 is matched  ;    
Sample        6966 awgn_out_1 is matched  ;    
Sample        6967 awgn_out_1 is matched  ;    
Sample        6968 awgn_out_1 is matched  ;    
Sample        6969 awgn_out_1 is matched  ;    
Sample        6970 awgn_out_1 is matched  ;    
Sample        6971 awgn_out_1 is matched  ;    
Sample        6972 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011110000011      -1.061035
                                        Verilog   awgn_out_1  is     1111011110000100      -1.060547
Sample        6973 awgn_out_1 is matched  ;    
Sample        6974 awgn_out_1 is matched  ;    
Sample        6975 awgn_out_1 is matched  ;    
Sample        6976 awgn_out_1 is matched  ;    
Sample        6977 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011011101101      -3.134277
                                        Verilog   awgn_out_1  is     1110011011101110      -3.133789
Sample        6978 awgn_out_1 is matched  ;    
Sample        6979 awgn_out_1 is matched  ;    
Sample        6980 awgn_out_1 is matched  ;    
Sample        6981 awgn_out_1 is matched  ;    
Sample        6982 awgn_out_1 is matched  ;    
Sample        6983 awgn_out_1 is matched  ;    
Sample        6984 awgn_out_1 is matched  ;    
Sample        6985 awgn_out_1 is matched  ;    
Sample        6986 awgn_out_1 is matched  ;    
Sample        6987 awgn_out_1 is matched  ;    
Sample        6988 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101001001110      1.000000
                                        Verilog   awgn_out_1  is     0000101001001101      1.000000
Sample        6989 awgn_out_1 is matched  ;    
Sample        6990 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010101000001      -1.343262
                                        Verilog   awgn_out_1  is     1111010101000010      -1.342773
Sample        6991 awgn_out_1 is matched  ;    
Sample        6992 awgn_out_1 is matched  ;    
Sample        6993 awgn_out_1 is matched  ;    
Sample        6994 awgn_out_1 is matched  ;    
Sample        6995 awgn_out_1 is matched  ;    
Sample        6996 awgn_out_1 is matched  ;    
Sample        6997 awgn_out_1 is matched  ;    
Sample        6998 awgn_out_1 is matched  ;    
Sample        6999 awgn_out_1 is matched  ;    
Sample        7000 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010101111110      0.000000
                                        Verilog   awgn_out_1  is     0000010101111111      0.000000
Sample        7001 awgn_out_1 is matched  ;    
Sample        7002 awgn_out_1 is matched  ;    
Sample        7003 awgn_out_1 is matched  ;    
Sample        7004 awgn_out_1 is matched  ;    
Sample        7005 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010000011111      -3.484863
                                        Verilog   awgn_out_1  is     1110010000100000      -3.484375
Sample        7006 awgn_out_1 is matched  ;    
Sample        7007 awgn_out_1 is matched  ;    
Sample        7008 awgn_out_1 is matched  ;    
Sample        7009 awgn_out_1 is matched  ;    
Sample        7010 awgn_out_1 is matched  ;    
Sample        7011 awgn_out_1 is matched  ;    
Sample        7012 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101110011001      -0.550293
                                        Verilog   awgn_out_1  is     1111101110011010      -0.549805
Sample        7013 awgn_out_1 is matched  ;    
Sample        7014 awgn_out_1 is matched  ;    
Sample        7015 awgn_out_1 is matched  ;    
Sample        7016 awgn_out_1 is matched  ;    
Sample        7017 awgn_out_1 is matched  ;    
Sample        7018 awgn_out_1 is matched  ;    
Sample        7019 awgn_out_1 is matched  ;    
Sample        7020 awgn_out_1 is matched  ;    
Sample        7021 awgn_out_1 is matched  ;    
Sample        7022 awgn_out_1 is matched  ;    
Sample        7023 awgn_out_1 is matched  ;    
Sample        7024 awgn_out_1 is matched  ;    
Sample        7025 awgn_out_1 is matched  ;    
Sample        7026 awgn_out_1 is matched  ;    
Sample        7027 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010110100110      -1.293945
                                        Verilog   awgn_out_1  is     1111010110100111      -1.293457
Sample        7028 awgn_out_1 is matched  ;    
Sample        7029 awgn_out_1 is matched  ;    
Sample        7030 awgn_out_1 is matched  ;    
Sample        7031 awgn_out_1 is matched  ;    
Sample        7032 awgn_out_1 is matched  ;    
Sample        7033 awgn_out_1 is matched  ;    
Sample        7034 awgn_out_1 is matched  ;    
Sample        7035 awgn_out_1 is matched  ;    
Sample        7036 awgn_out_1 is matched  ;    
Sample        7037 awgn_out_1 is matched  ;    
Sample        7038 awgn_out_1 is matched  ;    
Sample        7039 awgn_out_1 is matched  ;    
Sample        7040 awgn_out_1 is matched  ;    
Sample        7041 awgn_out_1 is matched  ;    
Sample        7042 awgn_out_1 is matched  ;    
Sample        7043 awgn_out_1 is matched  ;    
Sample        7044 awgn_out_1 is matched  ;    
Sample        7045 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111010101110      -6.165039
                                        Verilog   awgn_out_1  is     1100111010101101      -6.165527
Sample        7046 awgn_out_1 is matched  ;    
Sample        7047 awgn_out_1 is matched  ;    
Sample        7048 awgn_out_1 is matched  ;    
Sample        7049 awgn_out_1 is matched  ;    
Sample        7050 awgn_out_1 is matched  ;    
Sample        7051 awgn_out_1 is matched  ;    
Sample        7052 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101010111101      -4.657715
                                        Verilog   awgn_out_1  is     1101101010111100      -4.658203
Sample        7053 awgn_out_1 is matched  ;    
Sample        7054 awgn_out_1 is matched  ;    
Sample        7055 awgn_out_1 is matched  ;    
Sample        7056 awgn_out_1 is matched  ;    
Sample        7057 awgn_out_1 is matched  ;    
Sample        7058 awgn_out_1 is matched  ;    
Sample        7059 awgn_out_1 is matched  ;    
Sample        7060 awgn_out_1 is matched  ;    
Sample        7061 awgn_out_1 is matched  ;    
Sample        7062 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011010111100      2.000000
                                        Verilog   awgn_out_1  is     0001011010111011      2.000000
Sample        7063 awgn_out_1 is matched  ;    
Sample        7064 awgn_out_1 is matched  ;    
Sample        7065 awgn_out_1 is matched  ;    
Sample        7066 awgn_out_1 is matched  ;    
Sample        7067 awgn_out_1 is matched  ;    
Sample        7068 awgn_out_1 is matched  ;    
Sample        7069 awgn_out_1 is matched  ;    
Sample        7070 awgn_out_1 is matched  ;    
Sample        7071 awgn_out_1 is matched  ;    
Sample        7072 awgn_out_1 is matched  ;    
Sample        7073 awgn_out_1 is matched  ;    
Sample        7074 awgn_out_1 is matched  ;    
Sample        7075 awgn_out_1 is matched  ;    
Sample        7076 awgn_out_1 is matched  ;    
Sample        7077 awgn_out_1 is matched  ;    
Sample        7078 awgn_out_1 is matched  ;    
Sample        7079 awgn_out_1 is matched  ;    
Sample        7080 awgn_out_1 is matched  ;    
Sample        7081 awgn_out_1 is matched  ;    
Sample        7082 awgn_out_1 is matched  ;    
Sample        7083 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011111000010      2.000000
                                        Verilog   awgn_out_1  is     0001011111000001      2.000000
Sample        7084 awgn_out_1 is matched  ;    
Sample        7085 awgn_out_1 is matched  ;    
Sample        7086 awgn_out_1 is matched  ;    
Sample        7087 awgn_out_1 is matched  ;    
Sample        7088 awgn_out_1 is matched  ;    
Sample        7089 awgn_out_1 is matched  ;    
Sample        7090 awgn_out_1 is matched  ;    
Sample        7091 awgn_out_1 is matched  ;    
Sample        7092 awgn_out_1 is matched  ;    
Sample        7093 awgn_out_1 is matched  ;    
Sample        7094 awgn_out_1 is matched  ;    
Sample        7095 awgn_out_1 is matched  ;    
Sample        7096 awgn_out_1 is matched  ;    
Sample        7097 awgn_out_1 is matched  ;    
Sample        7098 awgn_out_1 is matched  ;    
Sample        7099 awgn_out_1 is matched  ;    
Sample        7100 awgn_out_1 is matched  ;    
Sample        7101 awgn_out_1 is matched  ;    
Sample        7102 awgn_out_1 is matched  ;    
Sample        7103 awgn_out_1 is matched  ;    
Sample        7104 awgn_out_1 is matched  ;    
Sample        7105 awgn_out_1 is matched  ;    
Sample        7106 awgn_out_1 is matched  ;    
Sample        7107 awgn_out_1 is matched  ;    
Sample        7108 awgn_out_1 is matched  ;    
Sample        7109 awgn_out_1 is matched  ;    
Sample        7110 awgn_out_1 is matched  ;    
Sample        7111 awgn_out_1 is matched  ;    
Sample        7112 awgn_out_1 is matched  ;    
Sample        7113 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010110011111      -5.297363
                                        Verilog   awgn_out_1  is     1101010110100000      -5.296875
Sample        7114 awgn_out_1 is matched  ;    
Sample        7115 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110000001110      -2.493164
                                        Verilog   awgn_out_1  is     1110110000001111      -2.492676
Sample        7116 awgn_out_1 is matched  ;    
Sample        7117 awgn_out_1 is matched  ;    
Sample        7118 awgn_out_1 is matched  ;    
Sample        7119 awgn_out_1 is matched  ;    
Sample        7120 awgn_out_1 is matched  ;    
Sample        7121 awgn_out_1 is matched  ;    
Sample        7122 awgn_out_1 is matched  ;    
Sample        7123 awgn_out_1 is matched  ;    
Sample        7124 awgn_out_1 is matched  ;    
Sample        7125 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100011000111      1.000000
                                        Verilog   awgn_out_1  is     0000100011000110      1.000000
Sample        7126 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010011000100      -1.404297
                                        Verilog   awgn_out_1  is     1111010011000101      -1.403809
Sample        7127 awgn_out_1 is matched  ;    
Sample        7128 awgn_out_1 is matched  ;    
Sample        7129 awgn_out_1 is matched  ;    
Sample        7130 awgn_out_1 is matched  ;    
Sample        7131 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011001111101      -5.188965
                                        Verilog   awgn_out_1  is     1101011001111100      -5.189453
Sample        7132 awgn_out_1 is matched  ;    
Sample        7133 awgn_out_1 is matched  ;    
Sample        7134 awgn_out_1 is matched  ;    
Sample        7135 awgn_out_1 is matched  ;    
Sample        7136 awgn_out_1 is matched  ;    
Sample        7137 awgn_out_1 is matched  ;    
Sample        7138 awgn_out_1 is matched  ;    
Sample        7139 awgn_out_1 is matched  ;    
Sample        7140 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000111000000      6.000000
                                        Verilog   awgn_out_1  is     0011000110111111      6.000000
Sample        7141 awgn_out_1 is matched  ;    
Sample        7142 awgn_out_1 is matched  ;    
Sample        7143 awgn_out_1 is matched  ;    
Sample        7144 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001110101101      2.000000
                                        Verilog   awgn_out_1  is     0001001110101100      2.000000
Sample        7145 awgn_out_1 is matched  ;    
Sample        7146 awgn_out_1 is matched  ;    
Sample        7147 awgn_out_1 is matched  ;    
Sample        7148 awgn_out_1 is matched  ;    
Sample        7149 awgn_out_1 is matched  ;    
Sample        7150 awgn_out_1 is matched  ;    
Sample        7151 awgn_out_1 is matched  ;    
Sample        7152 awgn_out_1 is matched  ;    
Sample        7153 awgn_out_1 is matched  ;    
Sample        7154 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111110001011      1.000000
                                        Verilog   awgn_out_1  is     0000111110001100      1.000000
Sample        7155 awgn_out_1 is matched  ;    
Sample        7156 awgn_out_1 is matched  ;    
Sample        7157 awgn_out_1 is matched  ;    
Sample        7158 awgn_out_1 is matched  ;    
Sample        7159 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011000110111      6.000000
                                        Verilog   awgn_out_1  is     0011011000111000      6.000000
Sample        7160 awgn_out_1 is matched  ;    
Sample        7161 awgn_out_1 is matched  ;    
Sample        7162 awgn_out_1 is matched  ;    
Sample        7163 awgn_out_1 is matched  ;    
Sample        7164 awgn_out_1 is matched  ;    
Sample        7165 awgn_out_1 is matched  ;    
Sample        7166 awgn_out_1 is matched  ;    
Sample        7167 awgn_out_1 is matched  ;    
Sample        7168 awgn_out_1 is matched  ;    
Sample        7169 awgn_out_1 is matched  ;    
Sample        7170 awgn_out_1 is matched  ;    
Sample        7171 awgn_out_1 is matched  ;    
Sample        7172 awgn_out_1 is matched  ;    
Sample        7173 awgn_out_1 is matched  ;    
Sample        7174 awgn_out_1 is matched  ;    
Sample        7175 awgn_out_1 is matched  ;    
Sample        7176 awgn_out_1 is matched  ;    
Sample        7177 awgn_out_1 is matched  ;    
Sample        7178 awgn_out_1 is matched  ;    
Sample        7179 awgn_out_1 is matched  ;    
Sample        7180 awgn_out_1 is matched  ;    
Sample        7181 awgn_out_1 is matched  ;    
Sample        7182 awgn_out_1 is matched  ;    
Sample        7183 awgn_out_1 is matched  ;    
Sample        7184 awgn_out_1 is matched  ;    
Sample        7185 awgn_out_1 is matched  ;    
Sample        7186 awgn_out_1 is matched  ;    
Sample        7187 awgn_out_1 is matched  ;    
Sample        7188 awgn_out_1 is matched  ;    
Sample        7189 awgn_out_1 is matched  ;    
Sample        7190 awgn_out_1 is matched  ;    
Sample        7191 awgn_out_1 is matched  ;    
Sample        7192 awgn_out_1 is matched  ;    
Sample        7193 awgn_out_1 is matched  ;    
Sample        7194 awgn_out_1 is matched  ;    
Sample        7195 awgn_out_1 is matched  ;    
Sample        7196 awgn_out_1 is matched  ;    
Sample        7197 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111111100011      -0.014160
                                        Verilog   awgn_out_1  is     1111111111100100      -0.013672
Sample        7198 awgn_out_1 is matched  ;    
Sample        7199 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000001011110      2.000000
                                        Verilog   awgn_out_1  is     0001000001011101      2.000000
Sample        7200 awgn_out_1 is matched  ;    
Sample        7201 awgn_out_1 is matched  ;    
Sample        7202 awgn_out_1 is matched  ;    
Sample        7203 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001001101101      0.000000
                                        Verilog   awgn_out_1  is     0000001001101110      0.000000
Sample        7204 awgn_out_1 is matched  ;    
Sample        7205 awgn_out_1 is matched  ;    
Sample        7206 awgn_out_1 is matched  ;    
Sample        7207 awgn_out_1 is matched  ;    
Sample        7208 awgn_out_1 is matched  ;    
Sample        7209 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011001011010111      -9.645020
                                        Verilog   awgn_out_1  is     1011001011010110      -9.645508
Sample        7210 awgn_out_1 is matched  ;    
Sample        7211 awgn_out_1 is matched  ;    
Sample        7212 awgn_out_1 is matched  ;    
Sample        7213 awgn_out_1 is matched  ;    
Sample        7214 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110000001011      -0.494629
                                        Verilog   awgn_out_1  is     1111110000001100      -0.494141
Sample        7215 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000001011010      -3.956055
                                        Verilog   awgn_out_1  is     1110000001011001      -3.956543
Sample        7216 awgn_out_1 is matched  ;    
Sample        7217 awgn_out_1 is matched  ;    
Sample        7218 awgn_out_1 is matched  ;    
Sample        7219 awgn_out_1 is matched  ;    
Sample        7220 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011001100000      2.000000
                                        Verilog   awgn_out_1  is     0001011001100001      2.000000
Sample        7221 awgn_out_1 is matched  ;    
Sample        7222 awgn_out_1 is matched  ;    
Sample        7223 awgn_out_1 is matched  ;    
Sample        7224 awgn_out_1 is matched  ;    
Sample        7225 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100011100100      1.000000
                                        Verilog   awgn_out_1  is     0000100011100011      1.000000
Sample        7226 awgn_out_1 is matched  ;    
Sample        7227 awgn_out_1 is matched  ;    
Sample        7228 awgn_out_1 is matched  ;    
Sample        7229 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100111000111      3.000000
                                        Verilog   awgn_out_1  is     0001100111000110      3.000000
Sample        7230 awgn_out_1 is matched  ;    
Sample        7231 awgn_out_1 is matched  ;    
Sample        7232 awgn_out_1 is matched  ;    
Sample        7233 awgn_out_1 is matched  ;    
Sample        7234 awgn_out_1 is matched  ;    
Sample        7235 awgn_out_1 is matched  ;    
Sample        7236 awgn_out_1 is matched  ;    
Sample        7237 awgn_out_1 is matched  ;    
Sample        7238 awgn_out_1 is matched  ;    
Sample        7239 awgn_out_1 is matched  ;    
Sample        7240 awgn_out_1 is matched  ;    
Sample        7241 awgn_out_1 is matched  ;    
Sample        7242 awgn_out_1 is matched  ;    
Sample        7243 awgn_out_1 is matched  ;    
Sample        7244 awgn_out_1 is matched  ;    
Sample        7245 awgn_out_1 is matched  ;    
Sample        7246 awgn_out_1 is matched  ;    
Sample        7247 awgn_out_1 is matched  ;    
Sample        7248 awgn_out_1 is matched  ;    
Sample        7249 awgn_out_1 is matched  ;    
Sample        7250 awgn_out_1 is matched  ;    
Sample        7251 awgn_out_1 is matched  ;    
Sample        7252 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101101110111      -4.566895
                                        Verilog   awgn_out_1  is     1101101101110110      -4.567383
Sample        7253 awgn_out_1 is matched  ;    
Sample        7254 awgn_out_1 is matched  ;    
Sample        7255 awgn_out_1 is matched  ;    
Sample        7256 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100010000001      1.000000
                                        Verilog   awgn_out_1  is     0000100010000000      1.000000
Sample        7257 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100000110110111      -7.785645
                                        Verilog   awgn_out_1  is     1100000110110110      -7.786133
Sample        7258 awgn_out_1 is matched  ;    
Sample        7259 awgn_out_1 is matched  ;    
Sample        7260 awgn_out_1 is matched  ;    
Sample        7261 awgn_out_1 is matched  ;    
Sample        7262 awgn_out_1 is matched  ;    
Sample        7263 awgn_out_1 is matched  ;    
Sample        7264 awgn_out_1 is matched  ;    
Sample        7265 awgn_out_1 is matched  ;    
Sample        7266 awgn_out_1 is matched  ;    
Sample        7267 awgn_out_1 is matched  ;    
Sample        7268 awgn_out_1 is matched  ;    
Sample        7269 awgn_out_1 is matched  ;    
Sample        7270 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011011110001110      6.000000
                                        Verilog   awgn_out_1  is     0011011110001111      6.000000
Sample        7271 awgn_out_1 is matched  ;    
Sample        7272 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011110111111      -1.031738
                                        Verilog   awgn_out_1  is     1111011110111110      -1.032227
Sample        7273 awgn_out_1 is matched  ;    
Sample        7274 awgn_out_1 is matched  ;    
Sample        7275 awgn_out_1 is matched  ;    
Sample        7276 awgn_out_1 is matched  ;    
Sample        7277 awgn_out_1 is matched  ;    
Sample        7278 awgn_out_1 is matched  ;    
Sample        7279 awgn_out_1 is matched  ;    
Sample        7280 awgn_out_1 is matched  ;    
Sample        7281 awgn_out_1 is matched  ;    
Sample        7282 awgn_out_1 is matched  ;    
Sample        7283 awgn_out_1 is matched  ;    
Sample        7284 awgn_out_1 is matched  ;    
Sample        7285 awgn_out_1 is matched  ;    
Sample        7286 awgn_out_1 is matched  ;    
Sample        7287 awgn_out_1 is matched  ;    
Sample        7288 awgn_out_1 is matched  ;    
Sample        7289 awgn_out_1 is matched  ;    
Sample        7290 awgn_out_1 is matched  ;    
Sample        7291 awgn_out_1 is matched  ;    
Sample        7292 awgn_out_1 is matched  ;    
Sample        7293 awgn_out_1 is matched  ;    
Sample        7294 awgn_out_1 is matched  ;    
Sample        7295 awgn_out_1 is matched  ;    
Sample        7296 awgn_out_1 is matched  ;    
Sample        7297 awgn_out_1 is matched  ;    
Sample        7298 awgn_out_1 is matched  ;    
Sample        7299 awgn_out_1 is matched  ;    
Sample        7300 awgn_out_1 is matched  ;    
Sample        7301 awgn_out_1 is matched  ;    
Sample        7302 awgn_out_1 is matched  ;    
Sample        7303 awgn_out_1 is matched  ;    
Sample        7304 awgn_out_1 is matched  ;    
Sample        7305 awgn_out_1 is matched  ;    
Sample        7306 awgn_out_1 is matched  ;    
Sample        7307 awgn_out_1 is matched  ;    
Sample        7308 awgn_out_1 is matched  ;    
Sample        7309 awgn_out_1 is matched  ;    
Sample        7310 awgn_out_1 is matched  ;    
Sample        7311 awgn_out_1 is matched  ;    
Sample        7312 awgn_out_1 is matched  ;    
Sample        7313 awgn_out_1 is matched  ;    
Sample        7314 awgn_out_1 is matched  ;    
Sample        7315 awgn_out_1 is matched  ;    
Sample        7316 awgn_out_1 is matched  ;    
Sample        7317 awgn_out_1 is matched  ;    
Sample        7318 awgn_out_1 is matched  ;    
Sample        7319 awgn_out_1 is matched  ;    
Sample        7320 awgn_out_1 is matched  ;    
Sample        7321 awgn_out_1 is matched  ;    
Sample        7322 awgn_out_1 is matched  ;    
Sample        7323 awgn_out_1 is matched  ;    
Sample        7324 awgn_out_1 is matched  ;    
Sample        7325 awgn_out_1 is matched  ;    
Sample        7326 awgn_out_1 is matched  ;    
Sample        7327 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011110011001100      7.000000
                                        Verilog   awgn_out_1  is     0011110011001011      7.000000
Sample        7328 awgn_out_1 is matched  ;    
Sample        7329 awgn_out_1 is matched  ;    
Sample        7330 awgn_out_1 is matched  ;    
Sample        7331 awgn_out_1 is matched  ;    
Sample        7332 awgn_out_1 is matched  ;    
Sample        7333 awgn_out_1 is matched  ;    
Sample        7334 awgn_out_1 is matched  ;    
Sample        7335 awgn_out_1 is matched  ;    
Sample        7336 awgn_out_1 is matched  ;    
Sample        7337 awgn_out_1 is matched  ;    
Sample        7338 awgn_out_1 is matched  ;    
Sample        7339 awgn_out_1 is matched  ;    
Sample        7340 awgn_out_1 is matched  ;    
Sample        7341 awgn_out_1 is matched  ;    
Sample        7342 awgn_out_1 is matched  ;    
Sample        7343 awgn_out_1 is matched  ;    
Sample        7344 awgn_out_1 is matched  ;    
Sample        7345 awgn_out_1 is matched  ;    
Sample        7346 awgn_out_1 is matched  ;    
Sample        7347 awgn_out_1 is matched  ;    
Sample        7348 awgn_out_1 is matched  ;    
Sample        7349 awgn_out_1 is matched  ;    
Sample        7350 awgn_out_1 is matched  ;    
Sample        7351 awgn_out_1 is matched  ;    
Sample        7352 awgn_out_1 is matched  ;    
Sample        7353 awgn_out_1 is matched  ;    
Sample        7354 awgn_out_1 is matched  ;    
Sample        7355 awgn_out_1 is matched  ;    
Sample        7356 awgn_out_1 is matched  ;    
Sample        7357 awgn_out_1 is matched  ;    
Sample        7358 awgn_out_1 is matched  ;    
Sample        7359 awgn_out_1 is matched  ;    
Sample        7360 awgn_out_1 is matched  ;    
Sample        7361 awgn_out_1 is matched  ;    
Sample        7362 awgn_out_1 is matched  ;    
Sample        7363 awgn_out_1 is matched  ;    
Sample        7364 awgn_out_1 is matched  ;    
Sample        7365 awgn_out_1 is matched  ;    
Sample        7366 awgn_out_1 is matched  ;    
Sample        7367 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011100110011      -3.100098
                                        Verilog   awgn_out_1  is     1110011100110100      -3.099609
Sample        7368 awgn_out_1 is matched  ;    
Sample        7369 awgn_out_1 is matched  ;    
Sample        7370 awgn_out_1 is matched  ;    
Sample        7371 awgn_out_1 is matched  ;    
Sample        7372 awgn_out_1 is matched  ;    
Sample        7373 awgn_out_1 is matched  ;    
Sample        7374 awgn_out_1 is matched  ;    
Sample        7375 awgn_out_1 is matched  ;    
Sample        7376 awgn_out_1 is matched  ;    
Sample        7377 awgn_out_1 is matched  ;    
Sample        7378 awgn_out_1 is matched  ;    
Sample        7379 awgn_out_1 is matched  ;    
Sample        7380 awgn_out_1 is matched  ;    
Sample        7381 awgn_out_1 is matched  ;    
Sample        7382 awgn_out_1 is matched  ;    
Sample        7383 awgn_out_1 is matched  ;    
Sample        7384 awgn_out_1 is matched  ;    
Sample        7385 awgn_out_1 is matched  ;    
Sample        7386 awgn_out_1 is matched  ;    
Sample        7387 awgn_out_1 is matched  ;    
Sample        7388 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000100111110      4.000000
                                        Verilog   awgn_out_1  is     0010000100111111      4.000000
Sample        7389 awgn_out_1 is matched  ;    
Sample        7390 awgn_out_1 is matched  ;    
Sample        7391 awgn_out_1 is matched  ;    
Sample        7392 awgn_out_1 is matched  ;    
Sample        7393 awgn_out_1 is matched  ;    
Sample        7394 awgn_out_1 is matched  ;    
Sample        7395 awgn_out_1 is matched  ;    
Sample        7396 awgn_out_1 is matched  ;    
Sample        7397 awgn_out_1 is matched  ;    
Sample        7398 awgn_out_1 is matched  ;    
Sample        7399 awgn_out_1 is matched  ;    
Sample        7400 awgn_out_1 is matched  ;    
Sample        7401 awgn_out_1 is matched  ;    
Sample        7402 awgn_out_1 is matched  ;    
Sample        7403 awgn_out_1 is matched  ;    
Sample        7404 awgn_out_1 is matched  ;    
Sample        7405 awgn_out_1 is matched  ;    
Sample        7406 awgn_out_1 is matched  ;    
Sample        7407 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001001011010      6.000000
                                        Verilog   awgn_out_1  is     0011001001011011      6.000000
Sample        7408 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100010111000110      -7.278320
                                        Verilog   awgn_out_1  is     1100010111000101      -7.278809
Sample        7409 awgn_out_1 is matched  ;    
Sample        7410 awgn_out_1 is matched  ;    
Sample        7411 awgn_out_1 is matched  ;    
Sample        7412 awgn_out_1 is matched  ;    
Sample        7413 awgn_out_1 is matched  ;    
Sample        7414 awgn_out_1 is matched  ;    
Sample        7415 awgn_out_1 is matched  ;    
Sample        7416 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010100011010      -1.362305
                                        Verilog   awgn_out_1  is     1111010100011011      -1.361816
Sample        7417 awgn_out_1 is matched  ;    
Sample        7418 awgn_out_1 is matched  ;    
Sample        7419 awgn_out_1 is matched  ;    
Sample        7420 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001001110100      -3.693359
                                        Verilog   awgn_out_1  is     1110001001110101      -3.692871
Sample        7421 awgn_out_1 is matched  ;    
Sample        7422 awgn_out_1 is matched  ;    
Sample        7423 awgn_out_1 is matched  ;    
Sample        7424 awgn_out_1 is matched  ;    
Sample        7425 awgn_out_1 is matched  ;    
Sample        7426 awgn_out_1 is matched  ;    
Sample        7427 awgn_out_1 is matched  ;    
Sample        7428 awgn_out_1 is matched  ;    
Sample        7429 awgn_out_1 is matched  ;    
Sample        7430 awgn_out_1 is matched  ;    
Sample        7431 awgn_out_1 is matched  ;    
Sample        7432 awgn_out_1 is matched  ;    
Sample        7433 awgn_out_1 is matched  ;    
Sample        7434 awgn_out_1 is matched  ;    
Sample        7435 awgn_out_1 is matched  ;    
Sample        7436 awgn_out_1 is matched  ;    
Sample        7437 awgn_out_1 is matched  ;    
Sample        7438 awgn_out_1 is matched  ;    
Sample        7439 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111100111111      -2.094238
                                        Verilog   awgn_out_1  is     1110111100111110      -2.094727
Sample        7440 awgn_out_1 is matched  ;    
Sample        7441 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011110001100      2.000000
                                        Verilog   awgn_out_1  is     0001011110001011      2.000000
Sample        7442 awgn_out_1 is matched  ;    
Sample        7443 awgn_out_1 is matched  ;    
Sample        7444 awgn_out_1 is matched  ;    
Sample        7445 awgn_out_1 is matched  ;    
Sample        7446 awgn_out_1 is matched  ;    
Sample        7447 awgn_out_1 is matched  ;    
Sample        7448 awgn_out_1 is matched  ;    
Sample        7449 awgn_out_1 is matched  ;    
Sample        7450 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111100010000      -0.117188
                                        Verilog   awgn_out_1  is     1111111100010001      -0.116699
Sample        7451 awgn_out_1 is matched  ;    
Sample        7452 awgn_out_1 is matched  ;    
Sample        7453 awgn_out_1 is matched  ;    
Sample        7454 awgn_out_1 is matched  ;    
Sample        7455 awgn_out_1 is matched  ;    
Sample        7456 awgn_out_1 is matched  ;    
Sample        7457 awgn_out_1 is matched  ;    
Sample        7458 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100100111100100      -6.763672
                                        Verilog   awgn_out_1  is     1100100111100011      -6.764160
Sample        7459 awgn_out_1 is matched  ;    
Sample        7460 awgn_out_1 is matched  ;    
Sample        7461 awgn_out_1 is matched  ;    
Sample        7462 awgn_out_1 is matched  ;    
Sample        7463 awgn_out_1 is matched  ;    
Sample        7464 awgn_out_1 is matched  ;    
Sample        7465 awgn_out_1 is matched  ;    
Sample        7466 awgn_out_1 is matched  ;    
Sample        7467 awgn_out_1 is matched  ;    
Sample        7468 awgn_out_1 is matched  ;    
Sample        7469 awgn_out_1 is matched  ;    
Sample        7470 awgn_out_1 is matched  ;    
Sample        7471 awgn_out_1 is matched  ;    
Sample        7472 awgn_out_1 is matched  ;    
Sample        7473 awgn_out_1 is matched  ;    
Sample        7474 awgn_out_1 is matched  ;    
Sample        7475 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100011010011      3.000000
                                        Verilog   awgn_out_1  is     0001100011010010      3.000000
Sample        7476 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101011000101      3.000000
                                        Verilog   awgn_out_1  is     0001101011000110      3.000000
Sample        7477 awgn_out_1 is matched  ;    
Sample        7478 awgn_out_1 is matched  ;    
Sample        7479 awgn_out_1 is matched  ;    
Sample        7480 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100000100001      -2.983887
                                        Verilog   awgn_out_1  is     1110100000100000      -2.984375
Sample        7481 awgn_out_1 is matched  ;    
Sample        7482 awgn_out_1 is matched  ;    
Sample        7483 awgn_out_1 is matched  ;    
Sample        7484 awgn_out_1 is matched  ;    
Sample        7485 awgn_out_1 is matched  ;    
Sample        7486 awgn_out_1 is matched  ;    
Sample        7487 awgn_out_1 is matched  ;    
Sample        7488 awgn_out_1 is matched  ;    
Sample        7489 awgn_out_1 is matched  ;    
Sample        7490 awgn_out_1 is matched  ;    
Sample        7491 awgn_out_1 is matched  ;    
Sample        7492 awgn_out_1 is matched  ;    
Sample        7493 awgn_out_1 is matched  ;    
Sample        7494 awgn_out_1 is matched  ;    
Sample        7495 awgn_out_1 is matched  ;    
Sample        7496 awgn_out_1 is matched  ;    
Sample        7497 awgn_out_1 is matched  ;    
Sample        7498 awgn_out_1 is matched  ;    
Sample        7499 awgn_out_1 is matched  ;    
Sample        7500 awgn_out_1 is matched  ;    
Sample        7501 awgn_out_1 is matched  ;    
Sample        7502 awgn_out_1 is matched  ;    
Sample        7503 awgn_out_1 is matched  ;    
Sample        7504 awgn_out_1 is matched  ;    
Sample        7505 awgn_out_1 is matched  ;    
Sample        7506 awgn_out_1 is matched  ;    
Sample        7507 awgn_out_1 is matched  ;    
Sample        7508 awgn_out_1 is matched  ;    
Sample        7509 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100010010011100      8.000000
                                        Verilog   awgn_out_1  is     0100010010011011      8.000000
Sample        7510 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011111100101      -5.013184
                                        Verilog   awgn_out_1  is     1101011111100110      -5.012695
Sample        7511 awgn_out_1 is matched  ;    
Sample        7512 awgn_out_1 is matched  ;    
Sample        7513 awgn_out_1 is matched  ;    
Sample        7514 awgn_out_1 is matched  ;    
Sample        7515 awgn_out_1 is matched  ;    
Sample        7516 awgn_out_1 is matched  ;    
Sample        7517 awgn_out_1 is matched  ;    
Sample        7518 awgn_out_1 is matched  ;    
Sample        7519 awgn_out_1 is matched  ;    
Sample        7520 awgn_out_1 is matched  ;    
Sample        7521 awgn_out_1 is matched  ;    
Sample        7522 awgn_out_1 is matched  ;    
Sample        7523 awgn_out_1 is matched  ;    
Sample        7524 awgn_out_1 is matched  ;    
Sample        7525 awgn_out_1 is matched  ;    
Sample        7526 awgn_out_1 is matched  ;    
Sample        7527 awgn_out_1 is matched  ;    
Sample        7528 awgn_out_1 is matched  ;    
Sample        7529 awgn_out_1 is matched  ;    
Sample        7530 awgn_out_1 is matched  ;    
Sample        7531 awgn_out_1 is matched  ;    
Sample        7532 awgn_out_1 is matched  ;    
Sample        7533 awgn_out_1 is matched  ;    
Sample        7534 awgn_out_1 is matched  ;    
Sample        7535 awgn_out_1 is matched  ;    
Sample        7536 awgn_out_1 is matched  ;    
Sample        7537 awgn_out_1 is matched  ;    
Sample        7538 awgn_out_1 is matched  ;    
Sample        7539 awgn_out_1 is matched  ;    
Sample        7540 awgn_out_1 is matched  ;    
Sample        7541 awgn_out_1 is matched  ;    
Sample        7542 awgn_out_1 is matched  ;    
Sample        7543 awgn_out_1 is matched  ;    
Sample        7544 awgn_out_1 is matched  ;    
Sample        7545 awgn_out_1 is matched  ;    
Sample        7546 awgn_out_1 is matched  ;    
Sample        7547 awgn_out_1 is matched  ;    
Sample        7548 awgn_out_1 is matched  ;    
Sample        7549 awgn_out_1 is matched  ;    
Sample        7550 awgn_out_1 is matched  ;    
Sample        7551 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011001000100      0.000000
                                        Verilog   awgn_out_1  is     0000011001000101      0.000000
Sample        7552 awgn_out_1 is matched  ;    
Sample        7553 awgn_out_1 is matched  ;    
Sample        7554 awgn_out_1 is matched  ;    
Sample        7555 awgn_out_1 is matched  ;    
Sample        7556 awgn_out_1 is matched  ;    
Sample        7557 awgn_out_1 is matched  ;    
Sample        7558 awgn_out_1 is matched  ;    
Sample        7559 awgn_out_1 is matched  ;    
Sample        7560 awgn_out_1 is matched  ;    
Sample        7561 awgn_out_1 is matched  ;    
Sample        7562 awgn_out_1 is matched  ;    
Sample        7563 awgn_out_1 is matched  ;    
Sample        7564 awgn_out_1 is matched  ;    
Sample        7565 awgn_out_1 is matched  ;    
Sample        7566 awgn_out_1 is matched  ;    
Sample        7567 awgn_out_1 is matched  ;    
Sample        7568 awgn_out_1 is matched  ;    
Sample        7569 awgn_out_1 is matched  ;    
Sample        7570 awgn_out_1 is matched  ;    
Sample        7571 awgn_out_1 is matched  ;    
Sample        7572 awgn_out_1 is matched  ;    
Sample        7573 awgn_out_1 is matched  ;    
Sample        7574 awgn_out_1 is matched  ;    
Sample        7575 awgn_out_1 is matched  ;    
Sample        7576 awgn_out_1 is matched  ;    
Sample        7577 awgn_out_1 is matched  ;    
Sample        7578 awgn_out_1 is matched  ;    
Sample        7579 awgn_out_1 is matched  ;    
Sample        7580 awgn_out_1 is matched  ;    
Sample        7581 awgn_out_1 is matched  ;    
Sample        7582 awgn_out_1 is matched  ;    
Sample        7583 awgn_out_1 is matched  ;    
Sample        7584 awgn_out_1 is matched  ;    
Sample        7585 awgn_out_1 is matched  ;    
Sample        7586 awgn_out_1 is matched  ;    
Sample        7587 awgn_out_1 is matched  ;    
Sample        7588 awgn_out_1 is matched  ;    
Sample        7589 awgn_out_1 is matched  ;    
Sample        7590 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100010110111100      -7.283203
                                        Verilog   awgn_out_1  is     1100010110111011      -7.283691
Sample        7591 awgn_out_1 is matched  ;    
Sample        7592 awgn_out_1 is matched  ;    
Sample        7593 awgn_out_1 is matched  ;    
Sample        7594 awgn_out_1 is matched  ;    
Sample        7595 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010111111011      -1.252441
                                        Verilog   awgn_out_1  is     1111010111111100      -1.251953
Sample        7596 awgn_out_1 is matched  ;    
Sample        7597 awgn_out_1 is matched  ;    
Sample        7598 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010111110110      -3.254883
                                        Verilog   awgn_out_1  is     1110010111110101      -3.255371
Sample        7599 awgn_out_1 is matched  ;    
Sample        7600 awgn_out_1 is matched  ;    
Sample        7601 awgn_out_1 is matched  ;    
Sample        7602 awgn_out_1 is matched  ;    
Sample        7603 awgn_out_1 is matched  ;    
Sample        7604 awgn_out_1 is matched  ;    
Sample        7605 awgn_out_1 is matched  ;    
Sample        7606 awgn_out_1 is matched  ;    
Sample        7607 awgn_out_1 is matched  ;    
Sample        7608 awgn_out_1 is matched  ;    
Sample        7609 awgn_out_1 is matched  ;    
Sample        7610 awgn_out_1 is matched  ;    
Sample        7611 awgn_out_1 is matched  ;    
Sample        7612 awgn_out_1 is matched  ;    
Sample        7613 awgn_out_1 is matched  ;    
Sample        7614 awgn_out_1 is matched  ;    
Sample        7615 awgn_out_1 is matched  ;    
Sample        7616 awgn_out_1 is matched  ;    
Sample        7617 awgn_out_1 is matched  ;    
Sample        7618 awgn_out_1 is matched  ;    
Sample        7619 awgn_out_1 is matched  ;    
Sample        7620 awgn_out_1 is matched  ;    
Sample        7621 awgn_out_1 is matched  ;    
Sample        7622 awgn_out_1 is matched  ;    
Sample        7623 awgn_out_1 is matched  ;    
Sample        7624 awgn_out_1 is matched  ;    
Sample        7625 awgn_out_1 is matched  ;    
Sample        7626 awgn_out_1 is matched  ;    
Sample        7627 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111011111000      -0.128906
                                        Verilog   awgn_out_1  is     1111111011111001      -0.128418
Sample        7628 awgn_out_1 is matched  ;    
Sample        7629 awgn_out_1 is matched  ;    
Sample        7630 awgn_out_1 is matched  ;    
Sample        7631 awgn_out_1 is matched  ;    
Sample        7632 awgn_out_1 is matched  ;    
Sample        7633 awgn_out_1 is matched  ;    
Sample        7634 awgn_out_1 is matched  ;    
Sample        7635 awgn_out_1 is matched  ;    
Sample        7636 awgn_out_1 is matched  ;    
Sample        7637 awgn_out_1 is matched  ;    
Sample        7638 awgn_out_1 is matched  ;    
Sample        7639 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111110011011      3.000000
                                        Verilog   awgn_out_1  is     0001111110011010      3.000000
Sample        7640 awgn_out_1 is matched  ;    
Sample        7641 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110000100101      5.000000
                                        Verilog   awgn_out_1  is     0010110000100100      5.000000
Sample        7642 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111110101000      5.000000
                                        Verilog   awgn_out_1  is     0010111110100111      5.000000
Sample        7643 awgn_out_1 is matched  ;    
Sample        7644 awgn_out_1 is matched  ;    
Sample        7645 awgn_out_1 is matched  ;    
Sample        7646 awgn_out_1 is matched  ;    
Sample        7647 awgn_out_1 is matched  ;    
Sample        7648 awgn_out_1 is matched  ;    
Sample        7649 awgn_out_1 is matched  ;    
Sample        7650 awgn_out_1 is matched  ;    
Sample        7651 awgn_out_1 is matched  ;    
Sample        7652 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001011010101      6.000000
                                        Verilog   awgn_out_1  is     0011001011010110      6.000000
Sample        7653 awgn_out_1 is matched  ;    
Sample        7654 awgn_out_1 is matched  ;    
Sample        7655 awgn_out_1 is matched  ;    
Sample        7656 awgn_out_1 is matched  ;    
Sample        7657 awgn_out_1 is matched  ;    
Sample        7658 awgn_out_1 is matched  ;    
Sample        7659 awgn_out_1 is matched  ;    
Sample        7660 awgn_out_1 is matched  ;    
Sample        7661 awgn_out_1 is matched  ;    
Sample        7662 awgn_out_1 is matched  ;    
Sample        7663 awgn_out_1 is matched  ;    
Sample        7664 awgn_out_1 is matched  ;    
Sample        7665 awgn_out_1 is matched  ;    
Sample        7666 awgn_out_1 is matched  ;    
Sample        7667 awgn_out_1 is matched  ;    
Sample        7668 awgn_out_1 is matched  ;    
Sample        7669 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101010001111      -4.680176
                                        Verilog   awgn_out_1  is     1101101010001110      -4.680664
Sample        7670 awgn_out_1 is matched  ;    
Sample        7671 awgn_out_1 is matched  ;    
Sample        7672 awgn_out_1 is matched  ;    
Sample        7673 awgn_out_1 is matched  ;    
Sample        7674 awgn_out_1 is matched  ;    
Sample        7675 awgn_out_1 is matched  ;    
Sample        7676 awgn_out_1 is matched  ;    
Sample        7677 awgn_out_1 is matched  ;    
Sample        7678 awgn_out_1 is matched  ;    
Sample        7679 awgn_out_1 is matched  ;    
Sample        7680 awgn_out_1 is matched  ;    
Sample        7681 awgn_out_1 is matched  ;    
Sample        7682 awgn_out_1 is matched  ;    
Sample        7683 awgn_out_1 is matched  ;    
Sample        7684 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000101111100      4.000000
                                        Verilog   awgn_out_1  is     0010000101111011      4.000000
Sample        7685 awgn_out_1 is matched  ;    
Sample        7686 awgn_out_1 is matched  ;    
Sample        7687 awgn_out_1 is matched  ;    
Sample        7688 awgn_out_1 is matched  ;    
Sample        7689 awgn_out_1 is matched  ;    
Sample        7690 awgn_out_1 is matched  ;    
Sample        7691 awgn_out_1 is matched  ;    
Sample        7692 awgn_out_1 is matched  ;    
Sample        7693 awgn_out_1 is matched  ;    
Sample        7694 awgn_out_1 is matched  ;    
Sample        7695 awgn_out_1 is matched  ;    
Sample        7696 awgn_out_1 is matched  ;    
Sample        7697 awgn_out_1 is matched  ;    
Sample        7698 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000101010011      6.000000
                                        Verilog   awgn_out_1  is     0011000101010010      6.000000
Sample        7699 awgn_out_1 is matched  ;    
Sample        7700 awgn_out_1 is matched  ;    
Sample        7701 awgn_out_1 is matched  ;    
Sample        7702 awgn_out_1 is matched  ;    
Sample        7703 awgn_out_1 is matched  ;    
Sample        7704 awgn_out_1 is matched  ;    
Sample        7705 awgn_out_1 is matched  ;    
Sample        7706 awgn_out_1 is matched  ;    
Sample        7707 awgn_out_1 is matched  ;    
Sample        7708 awgn_out_1 is matched  ;    
Sample        7709 awgn_out_1 is matched  ;    
Sample        7710 awgn_out_1 is matched  ;    
Sample        7711 awgn_out_1 is matched  ;    
Sample        7712 awgn_out_1 is matched  ;    
Sample        7713 awgn_out_1 is matched  ;    
Sample        7714 awgn_out_1 is matched  ;    
Sample        7715 awgn_out_1 is matched  ;    
Sample        7716 awgn_out_1 is matched  ;    
Sample        7717 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010110011110      -5.297852
                                        Verilog   awgn_out_1  is     1101010110011111      -5.297363
Sample        7718 awgn_out_1 is matched  ;    
Sample        7719 awgn_out_1 is matched  ;    
Sample        7720 awgn_out_1 is matched  ;    
Sample        7721 awgn_out_1 is matched  ;    
Sample        7722 awgn_out_1 is matched  ;    
Sample        7723 awgn_out_1 is matched  ;    
Sample        7724 awgn_out_1 is matched  ;    
Sample        7725 awgn_out_1 is matched  ;    
Sample        7726 awgn_out_1 is matched  ;    
Sample        7727 awgn_out_1 is matched  ;    
Sample        7728 awgn_out_1 is matched  ;    
Sample        7729 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100110111011101      -6.267090
                                        Verilog   awgn_out_1  is     1100110111011100      -6.267578
Sample        7730 awgn_out_1 is matched  ;    
Sample        7731 awgn_out_1 is matched  ;    
Sample        7732 awgn_out_1 is matched  ;    
Sample        7733 awgn_out_1 is matched  ;    
Sample        7734 awgn_out_1 is matched  ;    
Sample        7735 awgn_out_1 is matched  ;    
Sample        7736 awgn_out_1 is matched  ;    
Sample        7737 awgn_out_1 is matched  ;    
Sample        7738 awgn_out_1 is matched  ;    
Sample        7739 awgn_out_1 is matched  ;    
Sample        7740 awgn_out_1 is matched  ;    
Sample        7741 awgn_out_1 is matched  ;    
Sample        7742 awgn_out_1 is matched  ;    
Sample        7743 awgn_out_1 is matched  ;    
Sample        7744 awgn_out_1 is matched  ;    
Sample        7745 awgn_out_1 is matched  ;    
Sample        7746 awgn_out_1 is matched  ;    
Sample        7747 awgn_out_1 is matched  ;    
Sample        7748 awgn_out_1 is matched  ;    
Sample        7749 awgn_out_1 is matched  ;    
Sample        7750 awgn_out_1 is matched  ;    
Sample        7751 awgn_out_1 is matched  ;    
Sample        7752 awgn_out_1 is matched  ;    
Sample        7753 awgn_out_1 is matched  ;    
Sample        7754 awgn_out_1 is matched  ;    
Sample        7755 awgn_out_1 is matched  ;    
Sample        7756 awgn_out_1 is matched  ;    
Sample        7757 awgn_out_1 is matched  ;    
Sample        7758 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111010100111      -2.168457
                                        Verilog   awgn_out_1  is     1110111010100110      -2.168945
Sample        7759 awgn_out_1 is matched  ;    
Sample        7760 awgn_out_1 is matched  ;    
Sample        7761 awgn_out_1 is matched  ;    
Sample        7762 awgn_out_1 is matched  ;    
Sample        7763 awgn_out_1 is matched  ;    
Sample        7764 awgn_out_1 is matched  ;    
Sample        7765 awgn_out_1 is matched  ;    
Sample        7766 awgn_out_1 is matched  ;    
Sample        7767 awgn_out_1 is matched  ;    
Sample        7768 awgn_out_1 is matched  ;    
Sample        7769 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010011101010      -5.385742
                                        Verilog   awgn_out_1  is     1101010011101011      -5.385254
Sample        7770 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111000010000      3.000000
                                        Verilog   awgn_out_1  is     0001111000010001      3.000000
Sample        7771 awgn_out_1 is matched  ;    
Sample        7772 awgn_out_1 is matched  ;    
Sample        7773 awgn_out_1 is matched  ;    
Sample        7774 awgn_out_1 is matched  ;    
Sample        7775 awgn_out_1 is matched  ;    
Sample        7776 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100000000011      1.000000
                                        Verilog   awgn_out_1  is     0000100000000100      1.000000
Sample        7777 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111011001111      -2.148926
                                        Verilog   awgn_out_1  is     1110111011001110      -2.149414
Sample        7778 awgn_out_1 is matched  ;    
Sample        7779 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001010010111      2.000000
                                        Verilog   awgn_out_1  is     0001001010010110      2.000000
Sample        7780 awgn_out_1 is matched  ;    
Sample        7781 awgn_out_1 is matched  ;    
Sample        7782 awgn_out_1 is matched  ;    
Sample        7783 awgn_out_1 is matched  ;    
Sample        7784 awgn_out_1 is matched  ;    
Sample        7785 awgn_out_1 is matched  ;    
Sample        7786 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100100101110      3.000000
                                        Verilog   awgn_out_1  is     0001100100101101      3.000000
Sample        7787 awgn_out_1 is matched  ;    
Sample        7788 awgn_out_1 is matched  ;    
Sample        7789 awgn_out_1 is matched  ;    
Sample        7790 awgn_out_1 is matched  ;    
Sample        7791 awgn_out_1 is matched  ;    
Sample        7792 awgn_out_1 is matched  ;    
Sample        7793 awgn_out_1 is matched  ;    
Sample        7794 awgn_out_1 is matched  ;    
Sample        7795 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000111110111      4.000000
                                        Verilog   awgn_out_1  is     0010000111111000      4.000000
Sample        7796 awgn_out_1 is matched  ;    
Sample        7797 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101100000011      1.000000
                                        Verilog   awgn_out_1  is     0000101100000010      1.000000
Sample        7798 awgn_out_1 is matched  ;    
Sample        7799 awgn_out_1 is matched  ;    
Sample        7800 awgn_out_1 is matched  ;    
Sample        7801 awgn_out_1 is matched  ;    
Sample        7802 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111101111010      3.000000
                                        Verilog   awgn_out_1  is     0001111101111011      3.000000
Sample        7803 awgn_out_1 is matched  ;    
Sample        7804 awgn_out_1 is matched  ;    
Sample        7805 awgn_out_1 is matched  ;    
Sample        7806 awgn_out_1 is matched  ;    
Sample        7807 awgn_out_1 is matched  ;    
Sample        7808 awgn_out_1 is matched  ;    
Sample        7809 awgn_out_1 is matched  ;    
Sample        7810 awgn_out_1 is matched  ;    
Sample        7811 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010010100001      -1.421387
                                        Verilog   awgn_out_1  is     1111010010100000      -1.421875
Sample        7812 awgn_out_1 is matched  ;    
Sample        7813 awgn_out_1 is matched  ;    
Sample        7814 awgn_out_1 is matched  ;    
Sample        7815 awgn_out_1 is matched  ;    
Sample        7816 awgn_out_1 is matched  ;    
Sample        7817 awgn_out_1 is matched  ;    
Sample        7818 awgn_out_1 is matched  ;    
Sample        7819 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011100110100      0.000000
                                        Verilog   awgn_out_1  is     0000011100110011      0.000000
Sample        7820 awgn_out_1 is matched  ;    
Sample        7821 awgn_out_1 is matched  ;    
Sample        7822 awgn_out_1 is matched  ;    
Sample        7823 awgn_out_1 is matched  ;    
Sample        7824 awgn_out_1 is matched  ;    
Sample        7825 awgn_out_1 is matched  ;    
Sample        7826 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101101000000      1.000000
                                        Verilog   awgn_out_1  is     0000101100111111      1.000000
Sample        7827 awgn_out_1 is matched  ;    
Sample        7828 awgn_out_1 is matched  ;    
Sample        7829 awgn_out_1 is matched  ;    
Sample        7830 awgn_out_1 is matched  ;    
Sample        7831 awgn_out_1 is matched  ;    
Sample        7832 awgn_out_1 is matched  ;    
Sample        7833 awgn_out_1 is matched  ;    
Sample        7834 awgn_out_1 is matched  ;    
Sample        7835 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110001001110      -4.461914
                                        Verilog   awgn_out_1  is     1101110001001101      -4.462402
Sample        7836 awgn_out_1 is matched  ;    
Sample        7837 awgn_out_1 is matched  ;    
Sample        7838 awgn_out_1 is matched  ;    
Sample        7839 awgn_out_1 is matched  ;    
Sample        7840 awgn_out_1 is matched  ;    
Sample        7841 awgn_out_1 is matched  ;    
Sample        7842 awgn_out_1 is matched  ;    
Sample        7843 awgn_out_1 is matched  ;    
Sample        7844 awgn_out_1 is matched  ;    
Sample        7845 awgn_out_1 is matched  ;    
Sample        7846 awgn_out_1 is matched  ;    
Sample        7847 awgn_out_1 is matched  ;    
Sample        7848 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111110110100      1.000000
                                        Verilog   awgn_out_1  is     0000111110110011      1.000000
Sample        7849 awgn_out_1 is matched  ;    
Sample        7850 awgn_out_1 is matched  ;    
Sample        7851 awgn_out_1 is matched  ;    
Sample        7852 awgn_out_1 is matched  ;    
Sample        7853 awgn_out_1 is matched  ;    
Sample        7854 awgn_out_1 is matched  ;    
Sample        7855 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100000101000      3.000000
                                        Verilog   awgn_out_1  is     0001100000101001      3.000000
Sample        7856 awgn_out_1 is matched  ;    
Sample        7857 awgn_out_1 is matched  ;    
Sample        7858 awgn_out_1 is matched  ;    
Sample        7859 awgn_out_1 is matched  ;    
Sample        7860 awgn_out_1 is matched  ;    
Sample        7861 awgn_out_1 is matched  ;    
Sample        7862 awgn_out_1 is matched  ;    
Sample        7863 awgn_out_1 is matched  ;    
Sample        7864 awgn_out_1 is matched  ;    
Sample        7865 awgn_out_1 is matched  ;    
Sample        7866 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011001001101      4.000000
                                        Verilog   awgn_out_1  is     0010011001001110      4.000000
Sample        7867 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010100001011      -5.369629
                                        Verilog   awgn_out_1  is     1101010100001010      -5.370117
Sample        7868 awgn_out_1 is matched  ;    
Sample        7869 awgn_out_1 is matched  ;    
Sample        7870 awgn_out_1 is matched  ;    
Sample        7871 awgn_out_1 is matched  ;    
Sample        7872 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010111011011      -5.268066
                                        Verilog   awgn_out_1  is     1101010111011010      -5.268555
Sample        7873 awgn_out_1 is matched  ;    
Sample        7874 awgn_out_1 is matched  ;    
Sample        7875 awgn_out_1 is matched  ;    
Sample        7876 awgn_out_1 is matched  ;    
Sample        7877 awgn_out_1 is matched  ;    
Sample        7878 awgn_out_1 is matched  ;    
Sample        7879 awgn_out_1 is matched  ;    
Sample        7880 awgn_out_1 is matched  ;    
Sample        7881 awgn_out_1 is matched  ;    
Sample        7882 awgn_out_1 is matched  ;    
Sample        7883 awgn_out_1 is matched  ;    
Sample        7884 awgn_out_1 is matched  ;    
Sample        7885 awgn_out_1 is matched  ;    
Sample        7886 awgn_out_1 is matched  ;    
Sample        7887 awgn_out_1 is matched  ;    
Sample        7888 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010001100010      -5.452148
                                        Verilog   awgn_out_1  is     1101010001100011      -5.451660
Sample        7889 awgn_out_1 is matched  ;    
Sample        7890 awgn_out_1 is matched  ;    
Sample        7891 awgn_out_1 is matched  ;    
Sample        7892 awgn_out_1 is matched  ;    
Sample        7893 awgn_out_1 is matched  ;    
Sample        7894 awgn_out_1 is matched  ;    
Sample        7895 awgn_out_1 is matched  ;    
Sample        7896 awgn_out_1 is matched  ;    
Sample        7897 awgn_out_1 is matched  ;    
Sample        7898 awgn_out_1 is matched  ;    
Sample        7899 awgn_out_1 is matched  ;    
Sample        7900 awgn_out_1 is matched  ;    
Sample        7901 awgn_out_1 is matched  ;    
Sample        7902 awgn_out_1 is matched  ;    
Sample        7903 awgn_out_1 is matched  ;    
Sample        7904 awgn_out_1 is matched  ;    
Sample        7905 awgn_out_1 is matched  ;    
Sample        7906 awgn_out_1 is matched  ;    
Sample        7907 awgn_out_1 is matched  ;    
Sample        7908 awgn_out_1 is matched  ;    
Sample        7909 awgn_out_1 is matched  ;    
Sample        7910 awgn_out_1 is matched  ;    
Sample        7911 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011110011010      2.000000
                                        Verilog   awgn_out_1  is     0001011110011011      2.000000
Sample        7912 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111100010010      -0.116211
                                        Verilog   awgn_out_1  is     1111111100010011      -0.115723
Sample        7913 awgn_out_1 is matched  ;    
Sample        7914 awgn_out_1 is matched  ;    
Sample        7915 awgn_out_1 is matched  ;    
Sample        7916 awgn_out_1 is matched  ;    
Sample        7917 awgn_out_1 is matched  ;    
Sample        7918 awgn_out_1 is matched  ;    
Sample        7919 awgn_out_1 is matched  ;    
Sample        7920 awgn_out_1 is matched  ;    
Sample        7921 awgn_out_1 is matched  ;    
Sample        7922 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010001101000110      4.000000
                                        Verilog   awgn_out_1  is     0010001101000101      4.000000
Sample        7923 awgn_out_1 is matched  ;    
Sample        7924 awgn_out_1 is matched  ;    
Sample        7925 awgn_out_1 is matched  ;    
Sample        7926 awgn_out_1 is matched  ;    
Sample        7927 awgn_out_1 is matched  ;    
Sample        7928 awgn_out_1 is matched  ;    
Sample        7929 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100110111111      -2.781738
                                        Verilog   awgn_out_1  is     1110100110111110      -2.782227
Sample        7930 awgn_out_1 is matched  ;    
Sample        7931 awgn_out_1 is matched  ;    
Sample        7932 awgn_out_1 is matched  ;    
Sample        7933 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011101101000      0.000000
                                        Verilog   awgn_out_1  is     0000011101100111      0.000000
Sample        7934 awgn_out_1 is matched  ;    
Sample        7935 awgn_out_1 is matched  ;    
Sample        7936 awgn_out_1 is matched  ;    
Sample        7937 awgn_out_1 is matched  ;    
Sample        7938 awgn_out_1 is matched  ;    
Sample        7939 awgn_out_1 is matched  ;    
Sample        7940 awgn_out_1 is matched  ;    
Sample        7941 awgn_out_1 is matched  ;    
Sample        7942 awgn_out_1 is matched  ;    
Sample        7943 awgn_out_1 is matched  ;    
Sample        7944 awgn_out_1 is matched  ;    
Sample        7945 awgn_out_1 is matched  ;    
Sample        7946 awgn_out_1 is matched  ;    
Sample        7947 awgn_out_1 is matched  ;    
Sample        7948 awgn_out_1 is matched  ;    
Sample        7949 awgn_out_1 is matched  ;    
Sample        7950 awgn_out_1 is matched  ;    
Sample        7951 awgn_out_1 is matched  ;    
Sample        7952 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001000010111      -3.738770
                                        Verilog   awgn_out_1  is     1110001000011000      -3.738281
Sample        7953 awgn_out_1 is matched  ;    
Sample        7954 awgn_out_1 is matched  ;    
Sample        7955 awgn_out_1 is matched  ;    
Sample        7956 awgn_out_1 is matched  ;    
Sample        7957 awgn_out_1 is matched  ;    
Sample        7958 awgn_out_1 is matched  ;    
Sample        7959 awgn_out_1 is matched  ;    
Sample        7960 awgn_out_1 is matched  ;    
Sample        7961 awgn_out_1 is matched  ;    
Sample        7962 awgn_out_1 is matched  ;    
Sample        7963 awgn_out_1 is matched  ;    
Sample        7964 awgn_out_1 is matched  ;    
Sample        7965 awgn_out_1 is matched  ;    
Sample        7966 awgn_out_1 is matched  ;    
Sample        7967 awgn_out_1 is matched  ;    
Sample        7968 awgn_out_1 is matched  ;    
Sample        7969 awgn_out_1 is matched  ;    
Sample        7970 awgn_out_1 is matched  ;    
Sample        7971 awgn_out_1 is matched  ;    
Sample        7972 awgn_out_1 is matched  ;    
Sample        7973 awgn_out_1 is matched  ;    
Sample        7974 awgn_out_1 is matched  ;    
Sample        7975 awgn_out_1 is matched  ;    
Sample        7976 awgn_out_1 is matched  ;    
Sample        7977 awgn_out_1 is matched  ;    
Sample        7978 awgn_out_1 is matched  ;    
Sample        7979 awgn_out_1 is matched  ;    
Sample        7980 awgn_out_1 is matched  ;    
Sample        7981 awgn_out_1 is matched  ;    
Sample        7982 awgn_out_1 is matched  ;    
Sample        7983 awgn_out_1 is matched  ;    
Sample        7984 awgn_out_1 is matched  ;    
Sample        7985 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110101100001      1.000000
                                        Verilog   awgn_out_1  is     0000110101100000      1.000000
Sample        7986 awgn_out_1 is matched  ;    
Sample        7987 awgn_out_1 is matched  ;    
Sample        7988 awgn_out_1 is matched  ;    
Sample        7989 awgn_out_1 is matched  ;    
Sample        7990 awgn_out_1 is matched  ;    
Sample        7991 awgn_out_1 is matched  ;    
Sample        7992 awgn_out_1 is matched  ;    
Sample        7993 awgn_out_1 is matched  ;    
Sample        7994 awgn_out_1 is matched  ;    
Sample        7995 awgn_out_1 is matched  ;    
Sample        7996 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011101100100      2.000000
                                        Verilog   awgn_out_1  is     0001011101100101      2.000000
Sample        7997 awgn_out_1 is matched  ;    
Sample        7998 awgn_out_1 is matched  ;    
Sample        7999 awgn_out_1 is matched  ;    
Sample        8000 awgn_out_1 is matched  ;    
Sample        8001 awgn_out_1 is matched  ;    
Sample        8002 awgn_out_1 is matched  ;    
Sample        8003 awgn_out_1 is matched  ;    
Sample        8004 awgn_out_1 is matched  ;    
Sample        8005 awgn_out_1 is matched  ;    
Sample        8006 awgn_out_1 is matched  ;    
Sample        8007 awgn_out_1 is matched  ;    
Sample        8008 awgn_out_1 is matched  ;    
Sample        8009 awgn_out_1 is matched  ;    
Sample        8010 awgn_out_1 is matched  ;    
Sample        8011 awgn_out_1 is matched  ;    
Sample        8012 awgn_out_1 is matched  ;    
Sample        8013 awgn_out_1 is matched  ;    
Sample        8014 awgn_out_1 is matched  ;    
Sample        8015 awgn_out_1 is matched  ;    
Sample        8016 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101110111110      5.000000
                                        Verilog   awgn_out_1  is     0010101110111111      5.000000
Sample        8017 awgn_out_1 is matched  ;    
Sample        8018 awgn_out_1 is matched  ;    
Sample        8019 awgn_out_1 is matched  ;    
Sample        8020 awgn_out_1 is matched  ;    
Sample        8021 awgn_out_1 is matched  ;    
Sample        8022 awgn_out_1 is matched  ;    
Sample        8023 awgn_out_1 is matched  ;    
Sample        8024 awgn_out_1 is matched  ;    
Sample        8025 awgn_out_1 is matched  ;    
Sample        8026 awgn_out_1 is matched  ;    
Sample        8027 awgn_out_1 is matched  ;    
Sample        8028 awgn_out_1 is matched  ;    
Sample        8029 awgn_out_1 is matched  ;    
Sample        8030 awgn_out_1 is matched  ;    
Sample        8031 awgn_out_1 is matched  ;    
Sample        8032 awgn_out_1 is matched  ;    
Sample        8033 awgn_out_1 is matched  ;    
Sample        8034 awgn_out_1 is matched  ;    
Sample        8035 awgn_out_1 is matched  ;    
Sample        8036 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000110010000      0.000000
                                        Verilog   awgn_out_1  is     0000000110001111      0.000000
Sample        8037 awgn_out_1 is matched  ;    
Sample        8038 awgn_out_1 is matched  ;    
Sample        8039 awgn_out_1 is matched  ;    
Sample        8040 awgn_out_1 is matched  ;    
Sample        8041 awgn_out_1 is matched  ;    
Sample        8042 awgn_out_1 is matched  ;    
Sample        8043 awgn_out_1 is matched  ;    
Sample        8044 awgn_out_1 is matched  ;    
Sample        8045 awgn_out_1 is matched  ;    
Sample        8046 awgn_out_1 is matched  ;    
Sample        8047 awgn_out_1 is matched  ;    
Sample        8048 awgn_out_1 is matched  ;    
Sample        8049 awgn_out_1 is matched  ;    
Sample        8050 awgn_out_1 is matched  ;    
Sample        8051 awgn_out_1 is matched  ;    
Sample        8052 awgn_out_1 is matched  ;    
Sample        8053 awgn_out_1 is matched  ;    
Sample        8054 awgn_out_1 is matched  ;    
Sample        8055 awgn_out_1 is matched  ;    
Sample        8056 awgn_out_1 is matched  ;    
Sample        8057 awgn_out_1 is matched  ;    
Sample        8058 awgn_out_1 is matched  ;    
Sample        8059 awgn_out_1 is matched  ;    
Sample        8060 awgn_out_1 is matched  ;    
Sample        8061 awgn_out_1 is matched  ;    
Sample        8062 awgn_out_1 is matched  ;    
Sample        8063 awgn_out_1 is matched  ;    
Sample        8064 awgn_out_1 is matched  ;    
Sample        8065 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000000100011      -5.982910
                                        Verilog   awgn_out_1  is     1101000000100100      -5.982422
Sample        8066 awgn_out_1 is matched  ;    
Sample        8067 awgn_out_1 is matched  ;    
Sample        8068 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101111110011      -2.506348
                                        Verilog   awgn_out_1  is     1110101111110010      -2.506836
Sample        8069 awgn_out_1 is matched  ;    
Sample        8070 awgn_out_1 is matched  ;    
Sample        8071 awgn_out_1 is matched  ;    
Sample        8072 awgn_out_1 is matched  ;    
Sample        8073 awgn_out_1 is matched  ;    
Sample        8074 awgn_out_1 is matched  ;    
Sample        8075 awgn_out_1 is matched  ;    
Sample        8076 awgn_out_1 is matched  ;    
Sample        8077 awgn_out_1 is matched  ;    
Sample        8078 awgn_out_1 is matched  ;    
Sample        8079 awgn_out_1 is matched  ;    
Sample        8080 awgn_out_1 is matched  ;    
Sample        8081 awgn_out_1 is matched  ;    
Sample        8082 awgn_out_1 is matched  ;    
Sample        8083 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010010111110      -5.407227
                                        Verilog   awgn_out_1  is     1101010010111111      -5.406738
Sample        8084 awgn_out_1 is matched  ;    
Sample        8085 awgn_out_1 is matched  ;    
Sample        8086 awgn_out_1 is matched  ;    
Sample        8087 awgn_out_1 is matched  ;    
Sample        8088 awgn_out_1 is matched  ;    
Sample        8089 awgn_out_1 is matched  ;    
Sample        8090 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101100100011      -2.607910
                                        Verilog   awgn_out_1  is     1110101100100100      -2.607422
Sample        8091 awgn_out_1 is matched  ;    
Sample        8092 awgn_out_1 is matched  ;    
Sample        8093 awgn_out_1 is matched  ;    
Sample        8094 awgn_out_1 is matched  ;    
Sample        8095 awgn_out_1 is matched  ;    
Sample        8096 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001001000000010      2.000000
                                        Verilog   awgn_out_1  is     0001001000000001      2.000000
Sample        8097 awgn_out_1 is matched  ;    
Sample        8098 awgn_out_1 is matched  ;    
Sample        8099 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001101100100      -3.576172
                                        Verilog   awgn_out_1  is     1110001101100101      -3.575684
Sample        8100 awgn_out_1 is matched  ;    
Sample        8101 awgn_out_1 is matched  ;    
Sample        8102 awgn_out_1 is matched  ;    
Sample        8103 awgn_out_1 is matched  ;    
Sample        8104 awgn_out_1 is matched  ;    
Sample        8105 awgn_out_1 is matched  ;    
Sample        8106 awgn_out_1 is matched  ;    
Sample        8107 awgn_out_1 is matched  ;    
Sample        8108 awgn_out_1 is matched  ;    
Sample        8109 awgn_out_1 is matched  ;    
Sample        8110 awgn_out_1 is matched  ;    
Sample        8111 awgn_out_1 is matched  ;    
Sample        8112 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011101000001      4.000000
                                        Verilog   awgn_out_1  is     0010011101000010      4.000000
Sample        8113 awgn_out_1 is matched  ;    
Sample        8114 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011111100111      -5.012207
                                        Verilog   awgn_out_1  is     1101011111100110      -5.012695
Sample        8115 awgn_out_1 is matched  ;    
Sample        8116 awgn_out_1 is matched  ;    
Sample        8117 awgn_out_1 is matched  ;    
Sample        8118 awgn_out_1 is matched  ;    
Sample        8119 awgn_out_1 is matched  ;    
Sample        8120 awgn_out_1 is matched  ;    
Sample        8121 awgn_out_1 is matched  ;    
Sample        8122 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000011101010      6.000000
                                        Verilog   awgn_out_1  is     0011000011101011      6.000000
Sample        8123 awgn_out_1 is matched  ;    
Sample        8124 awgn_out_1 is matched  ;    
Sample        8125 awgn_out_1 is matched  ;    
Sample        8126 awgn_out_1 is matched  ;    
Sample        8127 awgn_out_1 is matched  ;    
Sample        8128 awgn_out_1 is matched  ;    
Sample        8129 awgn_out_1 is matched  ;    
Sample        8130 awgn_out_1 is matched  ;    
Sample        8131 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011011101110      0.000000
                                        Verilog   awgn_out_1  is     0000011011101101      0.000000
Sample        8132 awgn_out_1 is matched  ;    
Sample        8133 awgn_out_1 is matched  ;    
Sample        8134 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001011010101110      2.000000
                                        Verilog   awgn_out_1  is     0001011010101101      2.000000
Sample        8135 awgn_out_1 is matched  ;    
Sample        8136 awgn_out_1 is matched  ;    
Sample        8137 awgn_out_1 is matched  ;    
Sample        8138 awgn_out_1 is matched  ;    
Sample        8139 awgn_out_1 is matched  ;    
Sample        8140 awgn_out_1 is matched  ;    
Sample        8141 awgn_out_1 is matched  ;    
Sample        8142 awgn_out_1 is matched  ;    
Sample        8143 awgn_out_1 is matched  ;    
Sample        8144 awgn_out_1 is matched  ;    
Sample        8145 awgn_out_1 is matched  ;    
Sample        8146 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010101010100      -5.333984
                                        Verilog   awgn_out_1  is     1101010101010011      -5.334473
Sample        8147 awgn_out_1 is matched  ;    
Sample        8148 awgn_out_1 is matched  ;    
Sample        8149 awgn_out_1 is matched  ;    
Sample        8150 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001010000111      0.000000
                                        Verilog   awgn_out_1  is     0000001010001000      0.000000
Sample        8151 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001110001110      0.000000
                                        Verilog   awgn_out_1  is     0000001110001111      0.000000
Sample        8152 awgn_out_1 is matched  ;    
Sample        8153 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001111010000      0.000000
                                        Verilog   awgn_out_1  is     0000001111010001      0.000000
Sample        8154 awgn_out_1 is matched  ;    
Sample        8155 awgn_out_1 is matched  ;    
Sample        8156 awgn_out_1 is matched  ;    
Sample        8157 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111011010100      -2.146484
                                        Verilog   awgn_out_1  is     1110111011010101      -2.145996
Sample        8158 awgn_out_1 is matched  ;    
Sample        8159 awgn_out_1 is matched  ;    
Sample        8160 awgn_out_1 is matched  ;    
Sample        8161 awgn_out_1 is matched  ;    
Sample        8162 awgn_out_1 is matched  ;    
Sample        8163 awgn_out_1 is matched  ;    
Sample        8164 awgn_out_1 is matched  ;    
Sample        8165 awgn_out_1 is matched  ;    
Sample        8166 awgn_out_1 is matched  ;    
Sample        8167 awgn_out_1 is matched  ;    
Sample        8168 awgn_out_1 is matched  ;    
Sample        8169 awgn_out_1 is matched  ;    
Sample        8170 awgn_out_1 is matched  ;    
Sample        8171 awgn_out_1 is matched  ;    
Sample        8172 awgn_out_1 is matched  ;    
Sample        8173 awgn_out_1 is matched  ;    
Sample        8174 awgn_out_1 is matched  ;    
Sample        8175 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111011100010      -2.139648
                                        Verilog   awgn_out_1  is     1110111011100011      -2.139160
Sample        8176 awgn_out_1 is matched  ;    
Sample        8177 awgn_out_1 is matched  ;    
Sample        8178 awgn_out_1 is matched  ;    
Sample        8179 awgn_out_1 is matched  ;    
Sample        8180 awgn_out_1 is matched  ;    
Sample        8181 awgn_out_1 is matched  ;    
Sample        8182 awgn_out_1 is matched  ;    
Sample        8183 awgn_out_1 is matched  ;    
Sample        8184 awgn_out_1 is matched  ;    
Sample        8185 awgn_out_1 is matched  ;    
Sample        8186 awgn_out_1 is matched  ;    
Sample        8187 awgn_out_1 is matched  ;    
Sample        8188 awgn_out_1 is matched  ;    
Sample        8189 awgn_out_1 is matched  ;    
Sample        8190 awgn_out_1 is matched  ;    
Sample        8191 awgn_out_1 is matched  ;    
Sample        8192 awgn_out_1 is matched  ;    
Sample        8193 awgn_out_1 is matched  ;    
Sample        8194 awgn_out_1 is matched  ;    
Sample        8195 awgn_out_1 is matched  ;    
Sample        8196 awgn_out_1 is matched  ;    
Sample        8197 awgn_out_1 is matched  ;    
Sample        8198 awgn_out_1 is matched  ;    
Sample        8199 awgn_out_1 is matched  ;    
Sample        8200 awgn_out_1 is matched  ;    
Sample        8201 awgn_out_1 is matched  ;    
Sample        8202 awgn_out_1 is matched  ;    
Sample        8203 awgn_out_1 is matched  ;    
Sample        8204 awgn_out_1 is matched  ;    
Sample        8205 awgn_out_1 is matched  ;    
Sample        8206 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011010100101      -1.169434
                                        Verilog   awgn_out_1  is     1111011010100110      -1.168945
Sample        8207 awgn_out_1 is matched  ;    
Sample        8208 awgn_out_1 is matched  ;    
Sample        8209 awgn_out_1 is matched  ;    
Sample        8210 awgn_out_1 is matched  ;    
Sample        8211 awgn_out_1 is matched  ;    
Sample        8212 awgn_out_1 is matched  ;    
Sample        8213 awgn_out_1 is matched  ;    
Sample        8214 awgn_out_1 is matched  ;    
Sample        8215 awgn_out_1 is matched  ;    
Sample        8216 awgn_out_1 is matched  ;    
Sample        8217 awgn_out_1 is matched  ;    
Sample        8218 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001100010100      0.000000
                                        Verilog   awgn_out_1  is     0000001100010011      0.000000
Sample        8219 awgn_out_1 is matched  ;    
Sample        8220 awgn_out_1 is matched  ;    
Sample        8221 awgn_out_1 is matched  ;    
Sample        8222 awgn_out_1 is matched  ;    
Sample        8223 awgn_out_1 is matched  ;    
Sample        8224 awgn_out_1 is matched  ;    
Sample        8225 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000110100100      -1.794922
                                        Verilog   awgn_out_1  is     1111000110100101      -1.794434
Sample        8226 awgn_out_1 is matched  ;    
Sample        8227 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100101100110      -0.825195
                                        Verilog   awgn_out_1  is     1111100101100101      -0.825684
Sample        8228 awgn_out_1 is matched  ;    
Sample        8229 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111000011001      1.000000
                                        Verilog   awgn_out_1  is     0000111000011010      1.000000
Sample        8230 awgn_out_1 is matched  ;    
Sample        8231 awgn_out_1 is matched  ;    
Sample        8232 awgn_out_1 is matched  ;    
Sample        8233 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011110010011011      7.000000
                                        Verilog   awgn_out_1  is     0011110010011010      7.000000
Sample        8234 awgn_out_1 is matched  ;    
Sample        8235 awgn_out_1 is matched  ;    
Sample        8236 awgn_out_1 is matched  ;    
Sample        8237 awgn_out_1 is matched  ;    
Sample        8238 awgn_out_1 is matched  ;    
Sample        8239 awgn_out_1 is matched  ;    
Sample        8240 awgn_out_1 is matched  ;    
Sample        8241 awgn_out_1 is matched  ;    
Sample        8242 awgn_out_1 is matched  ;    
Sample        8243 awgn_out_1 is matched  ;    
Sample        8244 awgn_out_1 is matched  ;    
Sample        8245 awgn_out_1 is matched  ;    
Sample        8246 awgn_out_1 is matched  ;    
Sample        8247 awgn_out_1 is matched  ;    
Sample        8248 awgn_out_1 is matched  ;    
Sample        8249 awgn_out_1 is matched  ;    
Sample        8250 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000100111000      -1.847656
                                        Verilog   awgn_out_1  is     1111000100111001      -1.847168
Sample        8251 awgn_out_1 is matched  ;    
Sample        8252 awgn_out_1 is matched  ;    
Sample        8253 awgn_out_1 is matched  ;    
Sample        8254 awgn_out_1 is matched  ;    
Sample        8255 awgn_out_1 is matched  ;    
Sample        8256 awgn_out_1 is matched  ;    
Sample        8257 awgn_out_1 is matched  ;    
Sample        8258 awgn_out_1 is matched  ;    
Sample        8259 awgn_out_1 is matched  ;    
Sample        8260 awgn_out_1 is matched  ;    
Sample        8261 awgn_out_1 is matched  ;    
Sample        8262 awgn_out_1 is matched  ;    
Sample        8263 awgn_out_1 is matched  ;    
Sample        8264 awgn_out_1 is matched  ;    
Sample        8265 awgn_out_1 is matched  ;    
Sample        8266 awgn_out_1 is matched  ;    
Sample        8267 awgn_out_1 is matched  ;    
Sample        8268 awgn_out_1 is matched  ;    
Sample        8269 awgn_out_1 is matched  ;    
Sample        8270 awgn_out_1 is matched  ;    
Sample        8271 awgn_out_1 is matched  ;    
Sample        8272 awgn_out_1 is matched  ;    
Sample        8273 awgn_out_1 is matched  ;    
Sample        8274 awgn_out_1 is matched  ;    
Sample        8275 awgn_out_1 is matched  ;    
Sample        8276 awgn_out_1 is matched  ;    
Sample        8277 awgn_out_1 is matched  ;    
Sample        8278 awgn_out_1 is matched  ;    
Sample        8279 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000101001100      4.000000
                                        Verilog   awgn_out_1  is     0010000101001101      4.000000
Sample        8280 awgn_out_1 is matched  ;    
Sample        8281 awgn_out_1 is matched  ;    
Sample        8282 awgn_out_1 is matched  ;    
Sample        8283 awgn_out_1 is matched  ;    
Sample        8284 awgn_out_1 is matched  ;    
Sample        8285 awgn_out_1 is matched  ;    
Sample        8286 awgn_out_1 is matched  ;    
Sample        8287 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001001100111      -3.699707
                                        Verilog   awgn_out_1  is     1110001001101000      -3.699219
Sample        8288 awgn_out_1 is matched  ;    
Sample        8289 awgn_out_1 is matched  ;    
Sample        8290 awgn_out_1 is matched  ;    
Sample        8291 awgn_out_1 is matched  ;    
Sample        8292 awgn_out_1 is matched  ;    
Sample        8293 awgn_out_1 is matched  ;    
Sample        8294 awgn_out_1 is matched  ;    
Sample        8295 awgn_out_1 is matched  ;    
Sample        8296 awgn_out_1 is matched  ;    
Sample        8297 awgn_out_1 is matched  ;    
Sample        8298 awgn_out_1 is matched  ;    
Sample        8299 awgn_out_1 is matched  ;    
Sample        8300 awgn_out_1 is matched  ;    
Sample        8301 awgn_out_1 is matched  ;    
Sample        8302 awgn_out_1 is matched  ;    
Sample        8303 awgn_out_1 is matched  ;    
Sample        8304 awgn_out_1 is matched  ;    
Sample        8305 awgn_out_1 is matched  ;    
Sample        8306 awgn_out_1 is matched  ;    
Sample        8307 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011111111110      -1.000977
                                        Verilog   awgn_out_1  is     1111011111111111      -1.000488
Sample        8308 awgn_out_1 is matched  ;    
Sample        8309 awgn_out_1 is matched  ;    
Sample        8310 awgn_out_1 is matched  ;    
Sample        8311 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010000000101      2.000000
                                        Verilog   awgn_out_1  is     0001010000000100      2.000000
Sample        8312 awgn_out_1 is matched  ;    
Sample        8313 awgn_out_1 is matched  ;    
Sample        8314 awgn_out_1 is matched  ;    
Sample        8315 awgn_out_1 is matched  ;    
Sample        8316 awgn_out_1 is matched  ;    
Sample        8317 awgn_out_1 is matched  ;    
Sample        8318 awgn_out_1 is matched  ;    
Sample        8319 awgn_out_1 is matched  ;    
Sample        8320 awgn_out_1 is matched  ;    
Sample        8321 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010100000011000      5.000000
                                        Verilog   awgn_out_1  is     0010100000011001      5.000000
Sample        8322 awgn_out_1 is matched  ;    
Sample        8323 awgn_out_1 is matched  ;    
Sample        8324 awgn_out_1 is matched  ;    
Sample        8325 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000101101101      6.000000
                                        Verilog   awgn_out_1  is     0011000101101100      6.000000
Sample        8326 awgn_out_1 is matched  ;    
Sample        8327 awgn_out_1 is matched  ;    
Sample        8328 awgn_out_1 is matched  ;    
Sample        8329 awgn_out_1 is matched  ;    
Sample        8330 awgn_out_1 is matched  ;    
Sample        8331 awgn_out_1 is matched  ;    
Sample        8332 awgn_out_1 is matched  ;    
Sample        8333 awgn_out_1 is matched  ;    
Sample        8334 awgn_out_1 is matched  ;    
Sample        8335 awgn_out_1 is matched  ;    
Sample        8336 awgn_out_1 is matched  ;    
Sample        8337 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000110101111      -1.789551
                                        Verilog   awgn_out_1  is     1111000110101110      -1.790039
Sample        8338 awgn_out_1 is matched  ;    
Sample        8339 awgn_out_1 is matched  ;    
Sample        8340 awgn_out_1 is matched  ;    
Sample        8341 awgn_out_1 is matched  ;    
Sample        8342 awgn_out_1 is matched  ;    
Sample        8343 awgn_out_1 is matched  ;    
Sample        8344 awgn_out_1 is matched  ;    
Sample        8345 awgn_out_1 is matched  ;    
Sample        8346 awgn_out_1 is matched  ;    
Sample        8347 awgn_out_1 is matched  ;    
Sample        8348 awgn_out_1 is matched  ;    
Sample        8349 awgn_out_1 is matched  ;    
Sample        8350 awgn_out_1 is matched  ;    
Sample        8351 awgn_out_1 is matched  ;    
Sample        8352 awgn_out_1 is matched  ;    
Sample        8353 awgn_out_1 is matched  ;    
Sample        8354 awgn_out_1 is matched  ;    
Sample        8355 awgn_out_1 is matched  ;    
Sample        8356 awgn_out_1 is matched  ;    
Sample        8357 awgn_out_1 is matched  ;    
Sample        8358 awgn_out_1 is matched  ;    
Sample        8359 awgn_out_1 is matched  ;    
Sample        8360 awgn_out_1 is matched  ;    
Sample        8361 awgn_out_1 is matched  ;    
Sample        8362 awgn_out_1 is matched  ;    
Sample        8363 awgn_out_1 is matched  ;    
Sample        8364 awgn_out_1 is matched  ;    
Sample        8365 awgn_out_1 is matched  ;    
Sample        8366 awgn_out_1 is matched  ;    
Sample        8367 awgn_out_1 is matched  ;    
Sample        8368 awgn_out_1 is matched  ;    
Sample        8369 awgn_out_1 is matched  ;    
Sample        8370 awgn_out_1 is matched  ;    
Sample        8371 awgn_out_1 is matched  ;    
Sample        8372 awgn_out_1 is matched  ;    
Sample        8373 awgn_out_1 is matched  ;    
Sample        8374 awgn_out_1 is matched  ;    
Sample        8375 awgn_out_1 is matched  ;    
Sample        8376 awgn_out_1 is matched  ;    
Sample        8377 awgn_out_1 is matched  ;    
Sample        8378 awgn_out_1 is matched  ;    
Sample        8379 awgn_out_1 is matched  ;    
Sample        8380 awgn_out_1 is matched  ;    
Sample        8381 awgn_out_1 is matched  ;    
Sample        8382 awgn_out_1 is matched  ;    
Sample        8383 awgn_out_1 is matched  ;    
Sample        8384 awgn_out_1 is matched  ;    
Sample        8385 awgn_out_1 is matched  ;    
Sample        8386 awgn_out_1 is matched  ;    
Sample        8387 awgn_out_1 is matched  ;    
Sample        8388 awgn_out_1 is matched  ;    
Sample        8389 awgn_out_1 is matched  ;    
Sample        8390 awgn_out_1 is matched  ;    
Sample        8391 awgn_out_1 is matched  ;    
Sample        8392 awgn_out_1 is matched  ;    
Sample        8393 awgn_out_1 is matched  ;    
Sample        8394 awgn_out_1 is matched  ;    
Sample        8395 awgn_out_1 is matched  ;    
Sample        8396 awgn_out_1 is matched  ;    
Sample        8397 awgn_out_1 is matched  ;    
Sample        8398 awgn_out_1 is matched  ;    
Sample        8399 awgn_out_1 is matched  ;    
Sample        8400 awgn_out_1 is matched  ;    
Sample        8401 awgn_out_1 is matched  ;    
Sample        8402 awgn_out_1 is matched  ;    
Sample        8403 awgn_out_1 is matched  ;    
Sample        8404 awgn_out_1 is matched  ;    
Sample        8405 awgn_out_1 is matched  ;    
Sample        8406 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000101000001      -1.843262
                                        Verilog   awgn_out_1  is     1111000101000010      -1.842773
Sample        8407 awgn_out_1 is matched  ;    
Sample        8408 awgn_out_1 is matched  ;    
Sample        8409 awgn_out_1 is matched  ;    
Sample        8410 awgn_out_1 is matched  ;    
Sample        8411 awgn_out_1 is matched  ;    
Sample        8412 awgn_out_1 is matched  ;    
Sample        8413 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000101100010      6.000000
                                        Verilog   awgn_out_1  is     0011000101100001      6.000000
Sample        8414 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010111011101      -1.267090
                                        Verilog   awgn_out_1  is     1111010111011110      -1.266602
Sample        8415 awgn_out_1 is matched  ;    
Sample        8416 awgn_out_1 is matched  ;    
Sample        8417 awgn_out_1 is matched  ;    
Sample        8418 awgn_out_1 is matched  ;    
Sample        8419 awgn_out_1 is matched  ;    
Sample        8420 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110111110010      1.000000
                                        Verilog   awgn_out_1  is     0000110111110011      1.000000
Sample        8421 awgn_out_1 is matched  ;    
Sample        8422 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001110110000      6.000000
                                        Verilog   awgn_out_1  is     0011001110101111      6.000000
Sample        8423 awgn_out_1 is matched  ;    
Sample        8424 awgn_out_1 is matched  ;    
Sample        8425 awgn_out_1 is matched  ;    
Sample        8426 awgn_out_1 is matched  ;    
Sample        8427 awgn_out_1 is matched  ;    
Sample        8428 awgn_out_1 is matched  ;    
Sample        8429 awgn_out_1 is matched  ;    
Sample        8430 awgn_out_1 is matched  ;    
Sample        8431 awgn_out_1 is matched  ;    
Sample        8432 awgn_out_1 is matched  ;    
Sample        8433 awgn_out_1 is matched  ;    
Sample        8434 awgn_out_1 is matched  ;    
Sample        8435 awgn_out_1 is matched  ;    
Sample        8436 awgn_out_1 is matched  ;    
Sample        8437 awgn_out_1 is matched  ;    
Sample        8438 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100000011010      3.000000
                                        Verilog   awgn_out_1  is     0001100000011001      3.000000
Sample        8439 awgn_out_1 is matched  ;    
Sample        8440 awgn_out_1 is matched  ;    
Sample        8441 awgn_out_1 is matched  ;    
Sample        8442 awgn_out_1 is matched  ;    
Sample        8443 awgn_out_1 is matched  ;    
Sample        8444 awgn_out_1 is matched  ;    
Sample        8445 awgn_out_1 is matched  ;    
Sample        8446 awgn_out_1 is matched  ;    
Sample        8447 awgn_out_1 is matched  ;    
Sample        8448 awgn_out_1 is matched  ;    
Sample        8449 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011100100010      0.000000
                                        Verilog   awgn_out_1  is     0000011100100011      0.000000
Sample        8450 awgn_out_1 is matched  ;    
Sample        8451 awgn_out_1 is matched  ;    
Sample        8452 awgn_out_1 is matched  ;    
Sample        8453 awgn_out_1 is matched  ;    
Sample        8454 awgn_out_1 is matched  ;    
Sample        8455 awgn_out_1 is matched  ;    
Sample        8456 awgn_out_1 is matched  ;    
Sample        8457 awgn_out_1 is matched  ;    
Sample        8458 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100110011010      -2.799805
                                        Verilog   awgn_out_1  is     1110100110011001      -2.800293
Sample        8459 awgn_out_1 is matched  ;    
Sample        8460 awgn_out_1 is matched  ;    
Sample        8461 awgn_out_1 is matched  ;    
Sample        8462 awgn_out_1 is matched  ;    
Sample        8463 awgn_out_1 is matched  ;    
Sample        8464 awgn_out_1 is matched  ;    
Sample        8465 awgn_out_1 is matched  ;    
Sample        8466 awgn_out_1 is matched  ;    
Sample        8467 awgn_out_1 is matched  ;    
Sample        8468 awgn_out_1 is matched  ;    
Sample        8469 awgn_out_1 is matched  ;    
Sample        8470 awgn_out_1 is matched  ;    
Sample        8471 awgn_out_1 is matched  ;    
Sample        8472 awgn_out_1 is matched  ;    
Sample        8473 awgn_out_1 is matched  ;    
Sample        8474 awgn_out_1 is matched  ;    
Sample        8475 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110101100011      1.000000
                                        Verilog   awgn_out_1  is     0000110101100100      1.000000
Sample        8476 awgn_out_1 is matched  ;    
Sample        8477 awgn_out_1 is matched  ;    
Sample        8478 awgn_out_1 is matched  ;    
Sample        8479 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111100100011      1.000000
                                        Verilog   awgn_out_1  is     0000111100100010      1.000000
Sample        8480 awgn_out_1 is matched  ;    
Sample        8481 awgn_out_1 is matched  ;    
Sample        8482 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011100111110      0.000000
                                        Verilog   awgn_out_1  is     0000011100111111      0.000000
Sample        8483 awgn_out_1 is matched  ;    
Sample        8484 awgn_out_1 is matched  ;    
Sample        8485 awgn_out_1 is matched  ;    
Sample        8486 awgn_out_1 is matched  ;    
Sample        8487 awgn_out_1 is matched  ;    
Sample        8488 awgn_out_1 is matched  ;    
Sample        8489 awgn_out_1 is matched  ;    
Sample        8490 awgn_out_1 is matched  ;    
Sample        8491 awgn_out_1 is matched  ;    
Sample        8492 awgn_out_1 is matched  ;    
Sample        8493 awgn_out_1 is matched  ;    
Sample        8494 awgn_out_1 is matched  ;    
Sample        8495 awgn_out_1 is matched  ;    
Sample        8496 awgn_out_1 is matched  ;    
Sample        8497 awgn_out_1 is matched  ;    
Sample        8498 awgn_out_1 is matched  ;    
Sample        8499 awgn_out_1 is matched  ;    
Sample        8500 awgn_out_1 is matched  ;    
Sample        8501 awgn_out_1 is matched  ;    
Sample        8502 awgn_out_1 is matched  ;    
Sample        8503 awgn_out_1 is matched  ;    
Sample        8504 awgn_out_1 is matched  ;    
Sample        8505 awgn_out_1 is matched  ;    
Sample        8506 awgn_out_1 is matched  ;    
Sample        8507 awgn_out_1 is matched  ;    
Sample        8508 awgn_out_1 is matched  ;    
Sample        8509 awgn_out_1 is matched  ;    
Sample        8510 awgn_out_1 is matched  ;    
Sample        8511 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010001011010      -3.456055
                                        Verilog   awgn_out_1  is     1110010001011001      -3.456543
Sample        8512 awgn_out_1 is matched  ;    
Sample        8513 awgn_out_1 is matched  ;    
Sample        8514 awgn_out_1 is matched  ;    
Sample        8515 awgn_out_1 is matched  ;    
Sample        8516 awgn_out_1 is matched  ;    
Sample        8517 awgn_out_1 is matched  ;    
Sample        8518 awgn_out_1 is matched  ;    
Sample        8519 awgn_out_1 is matched  ;    
Sample        8520 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010001000100      -5.466797
                                        Verilog   awgn_out_1  is     1101010001000101      -5.466309
Sample        8521 awgn_out_1 is matched  ;    
Sample        8522 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111111111100111      -0.012207
                                        Verilog   awgn_out_1  is     1111111111101000      -0.011719
Sample        8523 awgn_out_1 is matched  ;    
Sample        8524 awgn_out_1 is matched  ;    
Sample        8525 awgn_out_1 is matched  ;    
Sample        8526 awgn_out_1 is matched  ;    
Sample        8527 awgn_out_1 is matched  ;    
Sample        8528 awgn_out_1 is matched  ;    
Sample        8529 awgn_out_1 is matched  ;    
Sample        8530 awgn_out_1 is matched  ;    
Sample        8531 awgn_out_1 is matched  ;    
Sample        8532 awgn_out_1 is matched  ;    
Sample        8533 awgn_out_1 is matched  ;    
Sample        8534 awgn_out_1 is matched  ;    
Sample        8535 awgn_out_1 is matched  ;    
Sample        8536 awgn_out_1 is matched  ;    
Sample        8537 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100001000001010      -7.745117
                                        Verilog   awgn_out_1  is     1100001000001001      -7.745605
Sample        8538 awgn_out_1 is matched  ;    
Sample        8539 awgn_out_1 is matched  ;    
Sample        8540 awgn_out_1 is matched  ;    
Sample        8541 awgn_out_1 is matched  ;    
Sample        8542 awgn_out_1 is matched  ;    
Sample        8543 awgn_out_1 is matched  ;    
Sample        8544 awgn_out_1 is matched  ;    
Sample        8545 awgn_out_1 is matched  ;    
Sample        8546 awgn_out_1 is matched  ;    
Sample        8547 awgn_out_1 is matched  ;    
Sample        8548 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110001111000      1.000000
                                        Verilog   awgn_out_1  is     0000110001110111      1.000000
Sample        8549 awgn_out_1 is matched  ;    
Sample        8550 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111001011110      3.000000
                                        Verilog   awgn_out_1  is     0001111001011101      3.000000
Sample        8551 awgn_out_1 is matched  ;    
Sample        8552 awgn_out_1 is matched  ;    
Sample        8553 awgn_out_1 is matched  ;    
Sample        8554 awgn_out_1 is matched  ;    
Sample        8555 awgn_out_1 is matched  ;    
Sample        8556 awgn_out_1 is matched  ;    
Sample        8557 awgn_out_1 is matched  ;    
Sample        8558 awgn_out_1 is matched  ;    
Sample        8559 awgn_out_1 is matched  ;    
Sample        8560 awgn_out_1 is matched  ;    
Sample        8561 awgn_out_1 is matched  ;    
Sample        8562 awgn_out_1 is matched  ;    
Sample        8563 awgn_out_1 is matched  ;    
Sample        8564 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101110101011      3.000000
                                        Verilog   awgn_out_1  is     0001101110101100      3.000000
Sample        8565 awgn_out_1 is matched  ;    
Sample        8566 awgn_out_1 is matched  ;    
Sample        8567 awgn_out_1 is matched  ;    
Sample        8568 awgn_out_1 is matched  ;    
Sample        8569 awgn_out_1 is matched  ;    
Sample        8570 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100010011110      3.000000
                                        Verilog   awgn_out_1  is     0001100010011111      3.000000
Sample        8571 awgn_out_1 is matched  ;    
Sample        8572 awgn_out_1 is matched  ;    
Sample        8573 awgn_out_1 is matched  ;    
Sample        8574 awgn_out_1 is matched  ;    
Sample        8575 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100110010001      -0.804199
                                        Verilog   awgn_out_1  is     1111100110010010      -0.803711
Sample        8576 awgn_out_1 is matched  ;    
Sample        8577 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100000100100100      8.000000
                                        Verilog   awgn_out_1  is     0100000100100101      8.000000
Sample        8578 awgn_out_1 is matched  ;    
Sample        8579 awgn_out_1 is matched  ;    
Sample        8580 awgn_out_1 is matched  ;    
Sample        8581 awgn_out_1 is matched  ;    
Sample        8582 awgn_out_1 is matched  ;    
Sample        8583 awgn_out_1 is matched  ;    
Sample        8584 awgn_out_1 is matched  ;    
Sample        8585 awgn_out_1 is matched  ;    
Sample        8586 awgn_out_1 is matched  ;    
Sample        8587 awgn_out_1 is matched  ;    
Sample        8588 awgn_out_1 is matched  ;    
Sample        8589 awgn_out_1 is matched  ;    
Sample        8590 awgn_out_1 is matched  ;    
Sample        8591 awgn_out_1 is matched  ;    
Sample        8592 awgn_out_1 is matched  ;    
Sample        8593 awgn_out_1 is matched  ;    
Sample        8594 awgn_out_1 is matched  ;    
Sample        8595 awgn_out_1 is matched  ;    
Sample        8596 awgn_out_1 is matched  ;    
Sample        8597 awgn_out_1 is matched  ;    
Sample        8598 awgn_out_1 is matched  ;    
Sample        8599 awgn_out_1 is matched  ;    
Sample        8600 awgn_out_1 is matched  ;    
Sample        8601 awgn_out_1 is matched  ;    
Sample        8602 awgn_out_1 is matched  ;    
Sample        8603 awgn_out_1 is matched  ;    
Sample        8604 awgn_out_1 is matched  ;    
Sample        8605 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111111011110      -8.016602
                                        Verilog   awgn_out_1  is     1011111111011111      -8.016113
Sample        8606 awgn_out_1 is matched  ;    
Sample        8607 awgn_out_1 is matched  ;    
Sample        8608 awgn_out_1 is matched  ;    
Sample        8609 awgn_out_1 is matched  ;    
Sample        8610 awgn_out_1 is matched  ;    
Sample        8611 awgn_out_1 is matched  ;    
Sample        8612 awgn_out_1 is matched  ;    
Sample        8613 awgn_out_1 is matched  ;    
Sample        8614 awgn_out_1 is matched  ;    
Sample        8615 awgn_out_1 is matched  ;    
Sample        8616 awgn_out_1 is matched  ;    
Sample        8617 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111111100000      -4.015625
                                        Verilog   awgn_out_1  is     1101111111011111      -4.016113
Sample        8618 awgn_out_1 is matched  ;    
Sample        8619 awgn_out_1 is matched  ;    
Sample        8620 awgn_out_1 is matched  ;    
Sample        8621 awgn_out_1 is matched  ;    
Sample        8622 awgn_out_1 is matched  ;    
Sample        8623 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010111010110      0.000000
                                        Verilog   awgn_out_1  is     0000010111010101      0.000000
Sample        8624 awgn_out_1 is matched  ;    
Sample        8625 awgn_out_1 is matched  ;    
Sample        8626 awgn_out_1 is matched  ;    
Sample        8627 awgn_out_1 is matched  ;    
Sample        8628 awgn_out_1 is matched  ;    
Sample        8629 awgn_out_1 is matched  ;    
Sample        8630 awgn_out_1 is matched  ;    
Sample        8631 awgn_out_1 is matched  ;    
Sample        8632 awgn_out_1 is matched  ;    
Sample        8633 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001111000001      0.000000
                                        Verilog   awgn_out_1  is     0000001111000000      0.000000
Sample        8634 awgn_out_1 is matched  ;    
Sample        8635 awgn_out_1 is matched  ;    
Sample        8636 awgn_out_1 is matched  ;    
Sample        8637 awgn_out_1 is matched  ;    
Sample        8638 awgn_out_1 is matched  ;    
Sample        8639 awgn_out_1 is matched  ;    
Sample        8640 awgn_out_1 is matched  ;    
Sample        8641 awgn_out_1 is matched  ;    
Sample        8642 awgn_out_1 is matched  ;    
Sample        8643 awgn_out_1 is matched  ;    
Sample        8644 awgn_out_1 is matched  ;    
Sample        8645 awgn_out_1 is matched  ;    
Sample        8646 awgn_out_1 is matched  ;    
Sample        8647 awgn_out_1 is matched  ;    
Sample        8648 awgn_out_1 is matched  ;    
Sample        8649 awgn_out_1 is matched  ;    
Sample        8650 awgn_out_1 is matched  ;    
Sample        8651 awgn_out_1 is matched  ;    
Sample        8652 awgn_out_1 is matched  ;    
Sample        8653 awgn_out_1 is matched  ;    
Sample        8654 awgn_out_1 is matched  ;    
Sample        8655 awgn_out_1 is matched  ;    
Sample        8656 awgn_out_1 is matched  ;    
Sample        8657 awgn_out_1 is matched  ;    
Sample        8658 awgn_out_1 is matched  ;    
Sample        8659 awgn_out_1 is matched  ;    
Sample        8660 awgn_out_1 is matched  ;    
Sample        8661 awgn_out_1 is matched  ;    
Sample        8662 awgn_out_1 is matched  ;    
Sample        8663 awgn_out_1 is matched  ;    
Sample        8664 awgn_out_1 is matched  ;    
Sample        8665 awgn_out_1 is matched  ;    
Sample        8666 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111001110001      1.000000
                                        Verilog   awgn_out_1  is     0000111001110000      1.000000
Sample        8667 awgn_out_1 is matched  ;    
Sample        8668 awgn_out_1 is matched  ;    
Sample        8669 awgn_out_1 is matched  ;    
Sample        8670 awgn_out_1 is matched  ;    
Sample        8671 awgn_out_1 is matched  ;    
Sample        8672 awgn_out_1 is matched  ;    
Sample        8673 awgn_out_1 is matched  ;    
Sample        8674 awgn_out_1 is matched  ;    
Sample        8675 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101000100000      5.000000
                                        Verilog   awgn_out_1  is     0010101000100001      5.000000
Sample        8676 awgn_out_1 is matched  ;    
Sample        8677 awgn_out_1 is matched  ;    
Sample        8678 awgn_out_1 is matched  ;    
Sample        8679 awgn_out_1 is matched  ;    
Sample        8680 awgn_out_1 is matched  ;    
Sample        8681 awgn_out_1 is matched  ;    
Sample        8682 awgn_out_1 is matched  ;    
Sample        8683 awgn_out_1 is matched  ;    
Sample        8684 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000010000000      -3.937500
                                        Verilog   awgn_out_1  is     1110000010000001      -3.937012
Sample        8685 awgn_out_1 is matched  ;    
Sample        8686 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101011110011      -2.631348
                                        Verilog   awgn_out_1  is     1110101011110010      -2.631836
Sample        8687 awgn_out_1 is matched  ;    
Sample        8688 awgn_out_1 is matched  ;    
Sample        8689 awgn_out_1 is matched  ;    
Sample        8690 awgn_out_1 is matched  ;    
Sample        8691 awgn_out_1 is matched  ;    
Sample        8692 awgn_out_1 is matched  ;    
Sample        8693 awgn_out_1 is matched  ;    
Sample        8694 awgn_out_1 is matched  ;    
Sample        8695 awgn_out_1 is matched  ;    
Sample        8696 awgn_out_1 is matched  ;    
Sample        8697 awgn_out_1 is matched  ;    
Sample        8698 awgn_out_1 is matched  ;    
Sample        8699 awgn_out_1 is matched  ;    
Sample        8700 awgn_out_1 is matched  ;    
Sample        8701 awgn_out_1 is matched  ;    
Sample        8702 awgn_out_1 is matched  ;    
Sample        8703 awgn_out_1 is matched  ;    
Sample        8704 awgn_out_1 is matched  ;    
Sample        8705 awgn_out_1 is matched  ;    
Sample        8706 awgn_out_1 is matched  ;    
Sample        8707 awgn_out_1 is matched  ;    
Sample        8708 awgn_out_1 is matched  ;    
Sample        8709 awgn_out_1 is matched  ;    
Sample        8710 awgn_out_1 is matched  ;    
Sample        8711 awgn_out_1 is matched  ;    
Sample        8712 awgn_out_1 is matched  ;    
Sample        8713 awgn_out_1 is matched  ;    
Sample        8714 awgn_out_1 is matched  ;    
Sample        8715 awgn_out_1 is matched  ;    
Sample        8716 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010010010011      2.000000
                                        Verilog   awgn_out_1  is     0001010010010010      2.000000
Sample        8717 awgn_out_1 is matched  ;    
Sample        8718 awgn_out_1 is matched  ;    
Sample        8719 awgn_out_1 is matched  ;    
Sample        8720 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000100010001      4.000000
                                        Verilog   awgn_out_1  is     0010000100010000      4.000000
Sample        8721 awgn_out_1 is matched  ;    
Sample        8722 awgn_out_1 is matched  ;    
Sample        8723 awgn_out_1 is matched  ;    
Sample        8724 awgn_out_1 is matched  ;    
Sample        8725 awgn_out_1 is matched  ;    
Sample        8726 awgn_out_1 is matched  ;    
Sample        8727 awgn_out_1 is matched  ;    
Sample        8728 awgn_out_1 is matched  ;    
Sample        8729 awgn_out_1 is matched  ;    
Sample        8730 awgn_out_1 is matched  ;    
Sample        8731 awgn_out_1 is matched  ;    
Sample        8732 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010010001010011      4.000000
                                        Verilog   awgn_out_1  is     0010010001010010      4.000000
Sample        8733 awgn_out_1 is matched  ;    
Sample        8734 awgn_out_1 is matched  ;    
Sample        8735 awgn_out_1 is matched  ;    
Sample        8736 awgn_out_1 is matched  ;    
Sample        8737 awgn_out_1 is matched  ;    
Sample        8738 awgn_out_1 is matched  ;    
Sample        8739 awgn_out_1 is matched  ;    
Sample        8740 awgn_out_1 is matched  ;    
Sample        8741 awgn_out_1 is matched  ;    
Sample        8742 awgn_out_1 is matched  ;    
Sample        8743 awgn_out_1 is matched  ;    
Sample        8744 awgn_out_1 is matched  ;    
Sample        8745 awgn_out_1 is matched  ;    
Sample        8746 awgn_out_1 is matched  ;    
Sample        8747 awgn_out_1 is matched  ;    
Sample        8748 awgn_out_1 is matched  ;    
Sample        8749 awgn_out_1 is matched  ;    
Sample        8750 awgn_out_1 is matched  ;    
Sample        8751 awgn_out_1 is matched  ;    
Sample        8752 awgn_out_1 is matched  ;    
Sample        8753 awgn_out_1 is matched  ;    
Sample        8754 awgn_out_1 is matched  ;    
Sample        8755 awgn_out_1 is matched  ;    
Sample        8756 awgn_out_1 is matched  ;    
Sample        8757 awgn_out_1 is matched  ;    
Sample        8758 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110001011000      -4.457031
                                        Verilog   awgn_out_1  is     1101110001010111      -4.457520
Sample        8759 awgn_out_1 is matched  ;    
Sample        8760 awgn_out_1 is matched  ;    
Sample        8761 awgn_out_1 is matched  ;    
Sample        8762 awgn_out_1 is matched  ;    
Sample        8763 awgn_out_1 is matched  ;    
Sample        8764 awgn_out_1 is matched  ;    
Sample        8765 awgn_out_1 is matched  ;    
Sample        8766 awgn_out_1 is matched  ;    
Sample        8767 awgn_out_1 is matched  ;    
Sample        8768 awgn_out_1 is matched  ;    
Sample        8769 awgn_out_1 is matched  ;    
Sample        8770 awgn_out_1 is matched  ;    
Sample        8771 awgn_out_1 is matched  ;    
Sample        8772 awgn_out_1 is matched  ;    
Sample        8773 awgn_out_1 is matched  ;    
Sample        8774 awgn_out_1 is matched  ;    
Sample        8775 awgn_out_1 is matched  ;    
Sample        8776 awgn_out_1 is matched  ;    
Sample        8777 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100100011001100      9.000000
                                        Verilog   awgn_out_1  is     0100100011001011      9.000000
Sample        8778 awgn_out_1 is matched  ;    
Sample        8779 awgn_out_1 is matched  ;    
Sample        8780 awgn_out_1 is matched  ;    
Sample        8781 awgn_out_1 is matched  ;    
Sample        8782 awgn_out_1 is matched  ;    
Sample        8783 awgn_out_1 is matched  ;    
Sample        8784 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011000111111      4.000000
                                        Verilog   awgn_out_1  is     0010011000111110      4.000000
Sample        8785 awgn_out_1 is matched  ;    
Sample        8786 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011101110001      -5.069824
                                        Verilog   awgn_out_1  is     1101011101110010      -5.069336
Sample        8787 awgn_out_1 is matched  ;    
Sample        8788 awgn_out_1 is matched  ;    
Sample        8789 awgn_out_1 is matched  ;    
Sample        8790 awgn_out_1 is matched  ;    
Sample        8791 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000101101011      -1.822754
                                        Verilog   awgn_out_1  is     1111000101101010      -1.823242
Sample        8792 awgn_out_1 is matched  ;    
Sample        8793 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111100111001      5.000000
                                        Verilog   awgn_out_1  is     0010111100111000      5.000000
Sample        8794 awgn_out_1 is matched  ;    
Sample        8795 awgn_out_1 is matched  ;    
Sample        8796 awgn_out_1 is matched  ;    
Sample        8797 awgn_out_1 is matched  ;    
Sample        8798 awgn_out_1 is matched  ;    
Sample        8799 awgn_out_1 is matched  ;    
Sample        8800 awgn_out_1 is matched  ;    
Sample        8801 awgn_out_1 is matched  ;    
Sample        8802 awgn_out_1 is matched  ;    
Sample        8803 awgn_out_1 is matched  ;    
Sample        8804 awgn_out_1 is matched  ;    
Sample        8805 awgn_out_1 is matched  ;    
Sample        8806 awgn_out_1 is matched  ;    
Sample        8807 awgn_out_1 is matched  ;    
Sample        8808 awgn_out_1 is matched  ;    
Sample        8809 awgn_out_1 is matched  ;    
Sample        8810 awgn_out_1 is matched  ;    
Sample        8811 awgn_out_1 is matched  ;    
Sample        8812 awgn_out_1 is matched  ;    
Sample        8813 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111000101101      -2.228027
                                        Verilog   awgn_out_1  is     1110111000101100      -2.228516
Sample        8814 awgn_out_1 is matched  ;    
Sample        8815 awgn_out_1 is matched  ;    
Sample        8816 awgn_out_1 is matched  ;    
Sample        8817 awgn_out_1 is matched  ;    
Sample        8818 awgn_out_1 is matched  ;    
Sample        8819 awgn_out_1 is matched  ;    
Sample        8820 awgn_out_1 is matched  ;    
Sample        8821 awgn_out_1 is matched  ;    
Sample        8822 awgn_out_1 is matched  ;    
Sample        8823 awgn_out_1 is matched  ;    
Sample        8824 awgn_out_1 is matched  ;    
Sample        8825 awgn_out_1 is matched  ;    
Sample        8826 awgn_out_1 is matched  ;    
Sample        8827 awgn_out_1 is matched  ;    
Sample        8828 awgn_out_1 is matched  ;    
Sample        8829 awgn_out_1 is matched  ;    
Sample        8830 awgn_out_1 is matched  ;    
Sample        8831 awgn_out_1 is matched  ;    
Sample        8832 awgn_out_1 is matched  ;    
Sample        8833 awgn_out_1 is matched  ;    
Sample        8834 awgn_out_1 is matched  ;    
Sample        8835 awgn_out_1 is matched  ;    
Sample        8836 awgn_out_1 is matched  ;    
Sample        8837 awgn_out_1 is matched  ;    
Sample        8838 awgn_out_1 is matched  ;    
Sample        8839 awgn_out_1 is matched  ;    
Sample        8840 awgn_out_1 is matched  ;    
Sample        8841 awgn_out_1 is matched  ;    
Sample        8842 awgn_out_1 is matched  ;    
Sample        8843 awgn_out_1 is matched  ;    
Sample        8844 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111011010100      -8.146484
                                        Verilog   awgn_out_1  is     1011111011010101      -8.145996
Sample        8845 awgn_out_1 is matched  ;    
Sample        8846 awgn_out_1 is matched  ;    
Sample        8847 awgn_out_1 is matched  ;    
Sample        8848 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001011101111      -1.633301
                                        Verilog   awgn_out_1  is     1111001011110000      -1.632813
Sample        8849 awgn_out_1 is matched  ;    
Sample        8850 awgn_out_1 is matched  ;    
Sample        8851 awgn_out_1 is matched  ;    
Sample        8852 awgn_out_1 is matched  ;    
Sample        8853 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110101111001      5.000000
                                        Verilog   awgn_out_1  is     0010110101111000      5.000000
Sample        8854 awgn_out_1 is matched  ;    
Sample        8855 awgn_out_1 is matched  ;    
Sample        8856 awgn_out_1 is matched  ;    
Sample        8857 awgn_out_1 is matched  ;    
Sample        8858 awgn_out_1 is matched  ;    
Sample        8859 awgn_out_1 is matched  ;    
Sample        8860 awgn_out_1 is matched  ;    
Sample        8861 awgn_out_1 is matched  ;    
Sample        8862 awgn_out_1 is matched  ;    
Sample        8863 awgn_out_1 is matched  ;    
Sample        8864 awgn_out_1 is matched  ;    
Sample        8865 awgn_out_1 is matched  ;    
Sample        8866 awgn_out_1 is matched  ;    
Sample        8867 awgn_out_1 is matched  ;    
Sample        8868 awgn_out_1 is matched  ;    
Sample        8869 awgn_out_1 is matched  ;    
Sample        8870 awgn_out_1 is matched  ;    
Sample        8871 awgn_out_1 is matched  ;    
Sample        8872 awgn_out_1 is matched  ;    
Sample        8873 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011101001100      4.000000
                                        Verilog   awgn_out_1  is     0010011101001101      4.000000
Sample        8874 awgn_out_1 is matched  ;    
Sample        8875 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110001111000      5.000000
                                        Verilog   awgn_out_1  is     0010110001111001      5.000000
Sample        8876 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101001101000      -4.699219
                                        Verilog   awgn_out_1  is     1101101001101001      -4.698730
Sample        8877 awgn_out_1 is matched  ;    
Sample        8878 awgn_out_1 is matched  ;    
Sample        8879 awgn_out_1 is matched  ;    
Sample        8880 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010101101000      -5.324219
                                        Verilog   awgn_out_1  is     1101010101101001      -5.323730
Sample        8881 awgn_out_1 is matched  ;    
Sample        8882 awgn_out_1 is matched  ;    
Sample        8883 awgn_out_1 is matched  ;    
Sample        8884 awgn_out_1 is matched  ;    
Sample        8885 awgn_out_1 is matched  ;    
Sample        8886 awgn_out_1 is matched  ;    
Sample        8887 awgn_out_1 is matched  ;    
Sample        8888 awgn_out_1 is matched  ;    
Sample        8889 awgn_out_1 is matched  ;    
Sample        8890 awgn_out_1 is matched  ;    
Sample        8891 awgn_out_1 is matched  ;    
Sample        8892 awgn_out_1 is matched  ;    
Sample        8893 awgn_out_1 is matched  ;    
Sample        8894 awgn_out_1 is matched  ;    
Sample        8895 awgn_out_1 is matched  ;    
Sample        8896 awgn_out_1 is matched  ;    
Sample        8897 awgn_out_1 is matched  ;    
Sample        8898 awgn_out_1 is matched  ;    
Sample        8899 awgn_out_1 is matched  ;    
Sample        8900 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010100000100011      5.000000
                                        Verilog   awgn_out_1  is     0010100000100100      5.000000
Sample        8901 awgn_out_1 is matched  ;    
Sample        8902 awgn_out_1 is matched  ;    
Sample        8903 awgn_out_1 is matched  ;    
Sample        8904 awgn_out_1 is matched  ;    
Sample        8905 awgn_out_1 is matched  ;    
Sample        8906 awgn_out_1 is matched  ;    
Sample        8907 awgn_out_1 is matched  ;    
Sample        8908 awgn_out_1 is matched  ;    
Sample        8909 awgn_out_1 is matched  ;    
Sample        8910 awgn_out_1 is matched  ;    
Sample        8911 awgn_out_1 is matched  ;    
Sample        8912 awgn_out_1 is matched  ;    
Sample        8913 awgn_out_1 is matched  ;    
Sample        8914 awgn_out_1 is matched  ;    
Sample        8915 awgn_out_1 is matched  ;    
Sample        8916 awgn_out_1 is matched  ;    
Sample        8917 awgn_out_1 is matched  ;    
Sample        8918 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001000101000      0.000000
                                        Verilog   awgn_out_1  is     0000001000100111      0.000000
Sample        8919 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101001010110      3.000000
                                        Verilog   awgn_out_1  is     0001101001010101      3.000000
Sample        8920 awgn_out_1 is matched  ;    
Sample        8921 awgn_out_1 is matched  ;    
Sample        8922 awgn_out_1 is matched  ;    
Sample        8923 awgn_out_1 is matched  ;    
Sample        8924 awgn_out_1 is matched  ;    
Sample        8925 awgn_out_1 is matched  ;    
Sample        8926 awgn_out_1 is matched  ;    
Sample        8927 awgn_out_1 is matched  ;    
Sample        8928 awgn_out_1 is matched  ;    
Sample        8929 awgn_out_1 is matched  ;    
Sample        8930 awgn_out_1 is matched  ;    
Sample        8931 awgn_out_1 is matched  ;    
Sample        8932 awgn_out_1 is matched  ;    
Sample        8933 awgn_out_1 is matched  ;    
Sample        8934 awgn_out_1 is matched  ;    
Sample        8935 awgn_out_1 is matched  ;    
Sample        8936 awgn_out_1 is matched  ;    
Sample        8937 awgn_out_1 is matched  ;    
Sample        8938 awgn_out_1 is matched  ;    
Sample        8939 awgn_out_1 is matched  ;    
Sample        8940 awgn_out_1 is matched  ;    
Sample        8941 awgn_out_1 is matched  ;    
Sample        8942 awgn_out_1 is matched  ;    
Sample        8943 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110011111101      5.000000
                                        Verilog   awgn_out_1  is     0010110011111110      5.000000
Sample        8944 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0111111001001110      15.000000
                                        Verilog   awgn_out_1  is     0111111001001101      15.000000
Sample        8945 awgn_out_1 is matched  ;    
Sample        8946 awgn_out_1 is matched  ;    
Sample        8947 awgn_out_1 is matched  ;    
Sample        8948 awgn_out_1 is matched  ;    
Sample        8949 awgn_out_1 is matched  ;    
Sample        8950 awgn_out_1 is matched  ;    
Sample        8951 awgn_out_1 is matched  ;    
Sample        8952 awgn_out_1 is matched  ;    
Sample        8953 awgn_out_1 is matched  ;    
Sample        8954 awgn_out_1 is matched  ;    
Sample        8955 awgn_out_1 is matched  ;    
Sample        8956 awgn_out_1 is matched  ;    
Sample        8957 awgn_out_1 is matched  ;    
Sample        8958 awgn_out_1 is matched  ;    
Sample        8959 awgn_out_1 is matched  ;    
Sample        8960 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010101010100      -1.333984
                                        Verilog   awgn_out_1  is     1111010101010101      -1.333496
Sample        8961 awgn_out_1 is matched  ;    
Sample        8962 awgn_out_1 is matched  ;    
Sample        8963 awgn_out_1 is matched  ;    
Sample        8964 awgn_out_1 is matched  ;    
Sample        8965 awgn_out_1 is matched  ;    
Sample        8966 awgn_out_1 is matched  ;    
Sample        8967 awgn_out_1 is matched  ;    
Sample        8968 awgn_out_1 is matched  ;    
Sample        8969 awgn_out_1 is matched  ;    
Sample        8970 awgn_out_1 is matched  ;    
Sample        8971 awgn_out_1 is matched  ;    
Sample        8972 awgn_out_1 is matched  ;    
Sample        8973 awgn_out_1 is matched  ;    
Sample        8974 awgn_out_1 is matched  ;    
Sample        8975 awgn_out_1 is matched  ;    
Sample        8976 awgn_out_1 is matched  ;    
Sample        8977 awgn_out_1 is matched  ;    
Sample        8978 awgn_out_1 is matched  ;    
Sample        8979 awgn_out_1 is matched  ;    
Sample        8980 awgn_out_1 is matched  ;    
Sample        8981 awgn_out_1 is matched  ;    
Sample        8982 awgn_out_1 is matched  ;    
Sample        8983 awgn_out_1 is matched  ;    
Sample        8984 awgn_out_1 is matched  ;    
Sample        8985 awgn_out_1 is matched  ;    
Sample        8986 awgn_out_1 is matched  ;    
Sample        8987 awgn_out_1 is matched  ;    
Sample        8988 awgn_out_1 is matched  ;    
Sample        8989 awgn_out_1 is matched  ;    
Sample        8990 awgn_out_1 is matched  ;    
Sample        8991 awgn_out_1 is matched  ;    
Sample        8992 awgn_out_1 is matched  ;    
Sample        8993 awgn_out_1 is matched  ;    
Sample        8994 awgn_out_1 is matched  ;    
Sample        8995 awgn_out_1 is matched  ;    
Sample        8996 awgn_out_1 is matched  ;    
Sample        8997 awgn_out_1 is matched  ;    
Sample        8998 awgn_out_1 is matched  ;    
Sample        8999 awgn_out_1 is matched  ;    
Sample        9000 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110001010001      -2.460449
                                        Verilog   awgn_out_1  is     1110110001010000      -2.460938
Sample        9001 awgn_out_1 is matched  ;    
Sample        9002 awgn_out_1 is matched  ;    
Sample        9003 awgn_out_1 is matched  ;    
Sample        9004 awgn_out_1 is matched  ;    
Sample        9005 awgn_out_1 is matched  ;    
Sample        9006 awgn_out_1 is matched  ;    
Sample        9007 awgn_out_1 is matched  ;    
Sample        9008 awgn_out_1 is matched  ;    
Sample        9009 awgn_out_1 is matched  ;    
Sample        9010 awgn_out_1 is matched  ;    
Sample        9011 awgn_out_1 is matched  ;    
Sample        9012 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011100110000101      7.000000
                                        Verilog   awgn_out_1  is     0011100110000110      7.000000
Sample        9013 awgn_out_1 is matched  ;    
Sample        9014 awgn_out_1 is matched  ;    
Sample        9015 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110000011011      5.000000
                                        Verilog   awgn_out_1  is     0010110000011010      5.000000
Sample        9016 awgn_out_1 is matched  ;    
Sample        9017 awgn_out_1 is matched  ;    
Sample        9018 awgn_out_1 is matched  ;    
Sample        9019 awgn_out_1 is matched  ;    
Sample        9020 awgn_out_1 is matched  ;    
Sample        9021 awgn_out_1 is matched  ;    
Sample        9022 awgn_out_1 is matched  ;    
Sample        9023 awgn_out_1 is matched  ;    
Sample        9024 awgn_out_1 is matched  ;    
Sample        9025 awgn_out_1 is matched  ;    
Sample        9026 awgn_out_1 is matched  ;    
Sample        9027 awgn_out_1 is matched  ;    
Sample        9028 awgn_out_1 is matched  ;    
Sample        9029 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110100001101      -2.368652
                                        Verilog   awgn_out_1  is     1110110100001110      -2.368164
Sample        9030 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100100000011      -0.873535
                                        Verilog   awgn_out_1  is     1111100100000100      -0.873047
Sample        9031 awgn_out_1 is matched  ;    
Sample        9032 awgn_out_1 is matched  ;    
Sample        9033 awgn_out_1 is matched  ;    
Sample        9034 awgn_out_1 is matched  ;    
Sample        9035 awgn_out_1 is matched  ;    
Sample        9036 awgn_out_1 is matched  ;    
Sample        9037 awgn_out_1 is matched  ;    
Sample        9038 awgn_out_1 is matched  ;    
Sample        9039 awgn_out_1 is matched  ;    
Sample        9040 awgn_out_1 is matched  ;    
Sample        9041 awgn_out_1 is matched  ;    
Sample        9042 awgn_out_1 is matched  ;    
Sample        9043 awgn_out_1 is matched  ;    
Sample        9044 awgn_out_1 is matched  ;    
Sample        9045 awgn_out_1 is matched  ;    
Sample        9046 awgn_out_1 is matched  ;    
Sample        9047 awgn_out_1 is matched  ;    
Sample        9048 awgn_out_1 is matched  ;    
Sample        9049 awgn_out_1 is matched  ;    
Sample        9050 awgn_out_1 is matched  ;    
Sample        9051 awgn_out_1 is matched  ;    
Sample        9052 awgn_out_1 is matched  ;    
Sample        9053 awgn_out_1 is matched  ;    
Sample        9054 awgn_out_1 is matched  ;    
Sample        9055 awgn_out_1 is matched  ;    
Sample        9056 awgn_out_1 is matched  ;    
Sample        9057 awgn_out_1 is matched  ;    
Sample        9058 awgn_out_1 is matched  ;    
Sample        9059 awgn_out_1 is matched  ;    
Sample        9060 awgn_out_1 is matched  ;    
Sample        9061 awgn_out_1 is matched  ;    
Sample        9062 awgn_out_1 is matched  ;    
Sample        9063 awgn_out_1 is matched  ;    
Sample        9064 awgn_out_1 is matched  ;    
Sample        9065 awgn_out_1 is matched  ;    
Sample        9066 awgn_out_1 is matched  ;    
Sample        9067 awgn_out_1 is matched  ;    
Sample        9068 awgn_out_1 is matched  ;    
Sample        9069 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101000011100011      -5.889160
                                        Verilog   awgn_out_1  is     1101000011100010      -5.889648
Sample        9070 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111100101110001      -0.819824
                                        Verilog   awgn_out_1  is     1111100101110010      -0.819336
Sample        9071 awgn_out_1 is matched  ;    
Sample        9072 awgn_out_1 is matched  ;    
Sample        9073 awgn_out_1 is matched  ;    
Sample        9074 awgn_out_1 is matched  ;    
Sample        9075 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100110010010      3.000000
                                        Verilog   awgn_out_1  is     0001100110010001      3.000000
Sample        9076 awgn_out_1 is matched  ;    
Sample        9077 awgn_out_1 is matched  ;    
Sample        9078 awgn_out_1 is matched  ;    
Sample        9079 awgn_out_1 is matched  ;    
Sample        9080 awgn_out_1 is matched  ;    
Sample        9081 awgn_out_1 is matched  ;    
Sample        9082 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101010010010      -0.678711
                                        Verilog   awgn_out_1  is     1111101010010011      -0.678223
Sample        9083 awgn_out_1 is matched  ;    
Sample        9084 awgn_out_1 is matched  ;    
Sample        9085 awgn_out_1 is matched  ;    
Sample        9086 awgn_out_1 is matched  ;    
Sample        9087 awgn_out_1 is matched  ;    
Sample        9088 awgn_out_1 is matched  ;    
Sample        9089 awgn_out_1 is matched  ;    
Sample        9090 awgn_out_1 is matched  ;    
Sample        9091 awgn_out_1 is matched  ;    
Sample        9092 awgn_out_1 is matched  ;    
Sample        9093 awgn_out_1 is matched  ;    
Sample        9094 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110001010011      1.000000
                                        Verilog   awgn_out_1  is     0000110001010010      1.000000
Sample        9095 awgn_out_1 is matched  ;    
Sample        9096 awgn_out_1 is matched  ;    
Sample        9097 awgn_out_1 is matched  ;    
Sample        9098 awgn_out_1 is matched  ;    
Sample        9099 awgn_out_1 is matched  ;    
Sample        9100 awgn_out_1 is matched  ;    
Sample        9101 awgn_out_1 is matched  ;    
Sample        9102 awgn_out_1 is matched  ;    
Sample        9103 awgn_out_1 is matched  ;    
Sample        9104 awgn_out_1 is matched  ;    
Sample        9105 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000110100001101      1.000000
                                        Verilog   awgn_out_1  is     0000110100001110      1.000000
Sample        9106 awgn_out_1 is matched  ;    
Sample        9107 awgn_out_1 is matched  ;    
Sample        9108 awgn_out_1 is matched  ;    
Sample        9109 awgn_out_1 is matched  ;    
Sample        9110 awgn_out_1 is matched  ;    
Sample        9111 awgn_out_1 is matched  ;    
Sample        9112 awgn_out_1 is matched  ;    
Sample        9113 awgn_out_1 is matched  ;    
Sample        9114 awgn_out_1 is matched  ;    
Sample        9115 awgn_out_1 is matched  ;    
Sample        9116 awgn_out_1 is matched  ;    
Sample        9117 awgn_out_1 is matched  ;    
Sample        9118 awgn_out_1 is matched  ;    
Sample        9119 awgn_out_1 is matched  ;    
Sample        9120 awgn_out_1 is matched  ;    
Sample        9121 awgn_out_1 is matched  ;    
Sample        9122 awgn_out_1 is matched  ;    
Sample        9123 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111011011110100      -1.130859
                                        Verilog   awgn_out_1  is     1111011011110101      -1.130371
Sample        9124 awgn_out_1 is matched  ;    
Sample        9125 awgn_out_1 is matched  ;    
Sample        9126 awgn_out_1 is matched  ;    
Sample        9127 awgn_out_1 is matched  ;    
Sample        9128 awgn_out_1 is matched  ;    
Sample        9129 awgn_out_1 is matched  ;    
Sample        9130 awgn_out_1 is matched  ;    
Sample        9131 awgn_out_1 is matched  ;    
Sample        9132 awgn_out_1 is matched  ;    
Sample        9133 awgn_out_1 is matched  ;    
Sample        9134 awgn_out_1 is matched  ;    
Sample        9135 awgn_out_1 is matched  ;    
Sample        9136 awgn_out_1 is matched  ;    
Sample        9137 awgn_out_1 is matched  ;    
Sample        9138 awgn_out_1 is matched  ;    
Sample        9139 awgn_out_1 is matched  ;    
Sample        9140 awgn_out_1 is matched  ;    
Sample        9141 awgn_out_1 is matched  ;    
Sample        9142 awgn_out_1 is matched  ;    
Sample        9143 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110100010001      -0.366699
                                        Verilog   awgn_out_1  is     1111110100010000      -0.367188
Sample        9144 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111010101011      -4.166504
                                        Verilog   awgn_out_1  is     1101111010101100      -4.166016
Sample        9145 awgn_out_1 is matched  ;    
Sample        9146 awgn_out_1 is matched  ;    
Sample        9147 awgn_out_1 is matched  ;    
Sample        9148 awgn_out_1 is matched  ;    
Sample        9149 awgn_out_1 is matched  ;    
Sample        9150 awgn_out_1 is matched  ;    
Sample        9151 awgn_out_1 is matched  ;    
Sample        9152 awgn_out_1 is matched  ;    
Sample        9153 awgn_out_1 is matched  ;    
Sample        9154 awgn_out_1 is matched  ;    
Sample        9155 awgn_out_1 is matched  ;    
Sample        9156 awgn_out_1 is matched  ;    
Sample        9157 awgn_out_1 is matched  ;    
Sample        9158 awgn_out_1 is matched  ;    
Sample        9159 awgn_out_1 is matched  ;    
Sample        9160 awgn_out_1 is matched  ;    
Sample        9161 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001101111111      0.000000
                                        Verilog   awgn_out_1  is     0000001101111110      0.000000
Sample        9162 awgn_out_1 is matched  ;    
Sample        9163 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111100110000      1.000000
                                        Verilog   awgn_out_1  is     0000111100110001      1.000000
Sample        9164 awgn_out_1 is matched  ;    
Sample        9165 awgn_out_1 is matched  ;    
Sample        9166 awgn_out_1 is matched  ;    
Sample        9167 awgn_out_1 is matched  ;    
Sample        9168 awgn_out_1 is matched  ;    
Sample        9169 awgn_out_1 is matched  ;    
Sample        9170 awgn_out_1 is matched  ;    
Sample        9171 awgn_out_1 is matched  ;    
Sample        9172 awgn_out_1 is matched  ;    
Sample        9173 awgn_out_1 is matched  ;    
Sample        9174 awgn_out_1 is matched  ;    
Sample        9175 awgn_out_1 is matched  ;    
Sample        9176 awgn_out_1 is matched  ;    
Sample        9177 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110000100000      -2.484375
                                        Verilog   awgn_out_1  is     1110110000100001      -2.483887
Sample        9178 awgn_out_1 is matched  ;    
Sample        9179 awgn_out_1 is matched  ;    
Sample        9180 awgn_out_1 is matched  ;    
Sample        9181 awgn_out_1 is matched  ;    
Sample        9182 awgn_out_1 is matched  ;    
Sample        9183 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010100101010001      5.000000
                                        Verilog   awgn_out_1  is     0010100101010010      5.000000
Sample        9184 awgn_out_1 is matched  ;    
Sample        9185 awgn_out_1 is matched  ;    
Sample        9186 awgn_out_1 is matched  ;    
Sample        9187 awgn_out_1 is matched  ;    
Sample        9188 awgn_out_1 is matched  ;    
Sample        9189 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001101111110      -1.563477
                                        Verilog   awgn_out_1  is     1111001101111101      -1.563965
Sample        9190 awgn_out_1 is matched  ;    
Sample        9191 awgn_out_1 is matched  ;    
Sample        9192 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101010010100011      -5.420410
                                        Verilog   awgn_out_1  is     1101010010100100      -5.419922
Sample        9193 awgn_out_1 is matched  ;    
Sample        9194 awgn_out_1 is matched  ;    
Sample        9195 awgn_out_1 is matched  ;    
Sample        9196 awgn_out_1 is matched  ;    
Sample        9197 awgn_out_1 is matched  ;    
Sample        9198 awgn_out_1 is matched  ;    
Sample        9199 awgn_out_1 is matched  ;    
Sample        9200 awgn_out_1 is matched  ;    
Sample        9201 awgn_out_1 is matched  ;    
Sample        9202 awgn_out_1 is matched  ;    
Sample        9203 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011010011001      4.000000
                                        Verilog   awgn_out_1  is     0010011010011000      4.000000
Sample        9204 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010100000111110      5.000000
                                        Verilog   awgn_out_1  is     0010100000111101      5.000000
Sample        9205 awgn_out_1 is matched  ;    
Sample        9206 awgn_out_1 is matched  ;    
Sample        9207 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111000101101000      -1.824219
                                        Verilog   awgn_out_1  is     1111000101100111      -1.824707
Sample        9208 awgn_out_1 is matched  ;    
Sample        9209 awgn_out_1 is matched  ;    
Sample        9210 awgn_out_1 is matched  ;    
Sample        9211 awgn_out_1 is matched  ;    
Sample        9212 awgn_out_1 is matched  ;    
Sample        9213 awgn_out_1 is matched  ;    
Sample        9214 awgn_out_1 is matched  ;    
Sample        9215 awgn_out_1 is matched  ;    
Sample        9216 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111010011111      5.000000
                                        Verilog   awgn_out_1  is     0010111010100000      5.000000
Sample        9217 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011111111011000      7.000000
                                        Verilog   awgn_out_1  is     0011111111010111      7.000000
Sample        9218 awgn_out_1 is matched  ;    
Sample        9219 awgn_out_1 is matched  ;    
Sample        9220 awgn_out_1 is matched  ;    
Sample        9221 awgn_out_1 is matched  ;    
Sample        9222 awgn_out_1 is matched  ;    
Sample        9223 awgn_out_1 is matched  ;    
Sample        9224 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101011000111      1.000000
                                        Verilog   awgn_out_1  is     0000101011001000      1.000000
Sample        9225 awgn_out_1 is matched  ;    
Sample        9226 awgn_out_1 is matched  ;    
Sample        9227 awgn_out_1 is matched  ;    
Sample        9228 awgn_out_1 is matched  ;    
Sample        9229 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001101011111      -3.578613
                                        Verilog   awgn_out_1  is     1110001101100000      -3.578125
Sample        9230 awgn_out_1 is matched  ;    
Sample        9231 awgn_out_1 is matched  ;    
Sample        9232 awgn_out_1 is matched  ;    
Sample        9233 awgn_out_1 is matched  ;    
Sample        9234 awgn_out_1 is matched  ;    
Sample        9235 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100000110101011      -7.791504
                                        Verilog   awgn_out_1  is     1100000110101010      -7.791992
Sample        9236 awgn_out_1 is matched  ;    
Sample        9237 awgn_out_1 is matched  ;    
Sample        9238 awgn_out_1 is matched  ;    
Sample        9239 awgn_out_1 is matched  ;    
Sample        9240 awgn_out_1 is matched  ;    
Sample        9241 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111101001001011      -0.713379
                                        Verilog   awgn_out_1  is     1111101001001100      -0.712891
Sample        9242 awgn_out_1 is matched  ;    
Sample        9243 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000000100000010      0.000000
                                        Verilog   awgn_out_1  is     0000000100000011      0.000000
Sample        9244 awgn_out_1 is matched  ;    
Sample        9245 awgn_out_1 is matched  ;    
Sample        9246 awgn_out_1 is matched  ;    
Sample        9247 awgn_out_1 is matched  ;    
Sample        9248 awgn_out_1 is matched  ;    
Sample        9249 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000010000001      -3.937012
                                        Verilog   awgn_out_1  is     1110000010000010      -3.936523
Sample        9250 awgn_out_1 is matched  ;    
Sample        9251 awgn_out_1 is matched  ;    
Sample        9252 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110010010111110      -3.407227
                                        Verilog   awgn_out_1  is     1110010010111101      -3.407715
Sample        9253 awgn_out_1 is matched  ;    
Sample        9254 awgn_out_1 is matched  ;    
Sample        9255 awgn_out_1 is matched  ;    
Sample        9256 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110000110101010      -3.791992
                                        Verilog   awgn_out_1  is     1110000110101001      -3.792480
Sample        9257 awgn_out_1 is matched  ;    
Sample        9258 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010111011000100      5.000000
                                        Verilog   awgn_out_1  is     0010111011000101      5.000000
Sample        9259 awgn_out_1 is matched  ;    
Sample        9260 awgn_out_1 is matched  ;    
Sample        9261 awgn_out_1 is matched  ;    
Sample        9262 awgn_out_1 is matched  ;    
Sample        9263 awgn_out_1 is matched  ;    
Sample        9264 awgn_out_1 is matched  ;    
Sample        9265 awgn_out_1 is matched  ;    
Sample        9266 awgn_out_1 is matched  ;    
Sample        9267 awgn_out_1 is matched  ;    
Sample        9268 awgn_out_1 is matched  ;    
Sample        9269 awgn_out_1 is matched  ;    
Sample        9270 awgn_out_1 is matched  ;    
Sample        9271 awgn_out_1 is matched  ;    
Sample        9272 awgn_out_1 is matched  ;    
Sample        9273 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010011110100100      4.000000
                                        Verilog   awgn_out_1  is     0010011110100101      4.000000
Sample        9274 awgn_out_1 is matched  ;    
Sample        9275 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111110010100111      -0.418457
                                        Verilog   awgn_out_1  is     1111110010100110      -0.418945
Sample        9276 awgn_out_1 is matched  ;    
Sample        9277 awgn_out_1 is matched  ;    
Sample        9278 awgn_out_1 is matched  ;    
Sample        9279 awgn_out_1 is matched  ;    
Sample        9280 awgn_out_1 is matched  ;    
Sample        9281 awgn_out_1 is matched  ;    
Sample        9282 awgn_out_1 is matched  ;    
Sample        9283 awgn_out_1 is matched  ;    
Sample        9284 awgn_out_1 is matched  ;    
Sample        9285 awgn_out_1 is matched  ;    
Sample        9286 awgn_out_1 is matched  ;    
Sample        9287 awgn_out_1 is matched  ;    
Sample        9288 awgn_out_1 is matched  ;    
Sample        9289 awgn_out_1 is matched  ;    
Sample        9290 awgn_out_1 is matched  ;    
Sample        9291 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100100111001      -2.847168
                                        Verilog   awgn_out_1  is     1110100100111000      -2.847656
Sample        9292 awgn_out_1 is matched  ;    
Sample        9293 awgn_out_1 is matched  ;    
Sample        9294 awgn_out_1 is matched  ;    
Sample        9295 awgn_out_1 is matched  ;    
Sample        9296 awgn_out_1 is matched  ;    
Sample        9297 awgn_out_1 is matched  ;    
Sample        9298 awgn_out_1 is matched  ;    
Sample        9299 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000100101111      4.000000
                                        Verilog   awgn_out_1  is     0010000100101110      4.000000
Sample        9300 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011000110101      -5.224121
                                        Verilog   awgn_out_1  is     1101011000110110      -5.223633
Sample        9301 awgn_out_1 is matched  ;    
Sample        9302 awgn_out_1 is matched  ;    
Sample        9303 awgn_out_1 is matched  ;    
Sample        9304 awgn_out_1 is matched  ;    
Sample        9305 awgn_out_1 is matched  ;    
Sample        9306 awgn_out_1 is matched  ;    
Sample        9307 awgn_out_1 is matched  ;    
Sample        9308 awgn_out_1 is matched  ;    
Sample        9309 awgn_out_1 is matched  ;    
Sample        9310 awgn_out_1 is matched  ;    
Sample        9311 awgn_out_1 is matched  ;    
Sample        9312 awgn_out_1 is matched  ;    
Sample        9313 awgn_out_1 is matched  ;    
Sample        9314 awgn_out_1 is matched  ;    
Sample        9315 awgn_out_1 is matched  ;    
Sample        9316 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110011100101111      -3.102051
                                        Verilog   awgn_out_1  is     1110011100110000      -3.101563
Sample        9317 awgn_out_1 is matched  ;    
Sample        9318 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110100101000101      -2.841309
                                        Verilog   awgn_out_1  is     1110100101000110      -2.840820
Sample        9319 awgn_out_1 is matched  ;    
Sample        9320 awgn_out_1 is matched  ;    
Sample        9321 awgn_out_1 is matched  ;    
Sample        9322 awgn_out_1 is matched  ;    
Sample        9323 awgn_out_1 is matched  ;    
Sample        9324 awgn_out_1 is matched  ;    
Sample        9325 awgn_out_1 is matched  ;    
Sample        9326 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100001001011      1.000000
                                        Verilog   awgn_out_1  is     0000100001001010      1.000000
Sample        9327 awgn_out_1 is matched  ;    
Sample        9328 awgn_out_1 is matched  ;    
Sample        9329 awgn_out_1 is matched  ;    
Sample        9330 awgn_out_1 is matched  ;    
Sample        9331 awgn_out_1 is matched  ;    
Sample        9332 awgn_out_1 is matched  ;    
Sample        9333 awgn_out_1 is matched  ;    
Sample        9334 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000010111110001      0.000000
                                        Verilog   awgn_out_1  is     0000010111110010      0.000000
Sample        9335 awgn_out_1 is matched  ;    
Sample        9336 awgn_out_1 is matched  ;    
Sample        9337 awgn_out_1 is matched  ;    
Sample        9338 awgn_out_1 is matched  ;    
Sample        9339 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001101011010000      3.000000
                                        Verilog   awgn_out_1  is     0001101011010001      3.000000
Sample        9340 awgn_out_1 is matched  ;    
Sample        9341 awgn_out_1 is matched  ;    
Sample        9342 awgn_out_1 is matched  ;    
Sample        9343 awgn_out_1 is matched  ;    
Sample        9344 awgn_out_1 is matched  ;    
Sample        9345 awgn_out_1 is matched  ;    
Sample        9346 awgn_out_1 is matched  ;    
Sample        9347 awgn_out_1 is matched  ;    
Sample        9348 awgn_out_1 is matched  ;    
Sample        9349 awgn_out_1 is matched  ;    
Sample        9350 awgn_out_1 is matched  ;    
Sample        9351 awgn_out_1 is matched  ;    
Sample        9352 awgn_out_1 is matched  ;    
Sample        9353 awgn_out_1 is matched  ;    
Sample        9354 awgn_out_1 is matched  ;    
Sample        9355 awgn_out_1 is matched  ;    
Sample        9356 awgn_out_1 is matched  ;    
Sample        9357 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101101010010111      -4.676270
                                        Verilog   awgn_out_1  is     1101101010010110      -4.676758
Sample        9358 awgn_out_1 is matched  ;    
Sample        9359 awgn_out_1 is matched  ;    
Sample        9360 awgn_out_1 is matched  ;    
Sample        9361 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011110111000000      -8.281250
                                        Verilog   awgn_out_1  is     1011110111000001      -8.280762
Sample        9362 awgn_out_1 is matched  ;    
Sample        9363 awgn_out_1 is matched  ;    
Sample        9364 awgn_out_1 is matched  ;    
Sample        9365 awgn_out_1 is matched  ;    
Sample        9366 awgn_out_1 is matched  ;    
Sample        9367 awgn_out_1 is matched  ;    
Sample        9368 awgn_out_1 is matched  ;    
Sample        9369 awgn_out_1 is matched  ;    
Sample        9370 awgn_out_1 is matched  ;    
Sample        9371 awgn_out_1 is matched  ;    
Sample        9372 awgn_out_1 is matched  ;    
Sample        9373 awgn_out_1 is matched  ;    
Sample        9374 awgn_out_1 is matched  ;    
Sample        9375 awgn_out_1 is matched  ;    
Sample        9376 awgn_out_1 is matched  ;    
Sample        9377 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010101010110011      5.000000
                                        Verilog   awgn_out_1  is     0010101010110010      5.000000
Sample        9378 awgn_out_1 is matched  ;    
Sample        9379 awgn_out_1 is matched  ;    
Sample        9380 awgn_out_1 is matched  ;    
Sample        9381 awgn_out_1 is matched  ;    
Sample        9382 awgn_out_1 is matched  ;    
Sample        9383 awgn_out_1 is matched  ;    
Sample        9384 awgn_out_1 is matched  ;    
Sample        9385 awgn_out_1 is matched  ;    
Sample        9386 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110111110101      3.000000
                                        Verilog   awgn_out_1  is     0001110111110100      3.000000
Sample        9387 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001101110010      -1.569336
                                        Verilog   awgn_out_1  is     1111001101110011      -1.568848
Sample        9388 awgn_out_1 is matched  ;    
Sample        9389 awgn_out_1 is matched  ;    
Sample        9390 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001100001100000      3.000000
                                        Verilog   awgn_out_1  is     0001100001011111      3.000000
Sample        9391 awgn_out_1 is matched  ;    
Sample        9392 awgn_out_1 is matched  ;    
Sample        9393 awgn_out_1 is matched  ;    
Sample        9394 awgn_out_1 is matched  ;    
Sample        9395 awgn_out_1 is matched  ;    
Sample        9396 awgn_out_1 is matched  ;    
Sample        9397 awgn_out_1 is matched  ;    
Sample        9398 awgn_out_1 is matched  ;    
Sample        9399 awgn_out_1 is matched  ;    
Sample        9400 awgn_out_1 is matched  ;    
Sample        9401 awgn_out_1 is matched  ;    
Sample        9402 awgn_out_1 is matched  ;    
Sample        9403 awgn_out_1 is matched  ;    
Sample        9404 awgn_out_1 is matched  ;    
Sample        9405 awgn_out_1 is matched  ;    
Sample        9406 awgn_out_1 is matched  ;    
Sample        9407 awgn_out_1 is matched  ;    
Sample        9408 awgn_out_1 is matched  ;    
Sample        9409 awgn_out_1 is matched  ;    
Sample        9410 awgn_out_1 is matched  ;    
Sample        9411 awgn_out_1 is matched  ;    
Sample        9412 awgn_out_1 is matched  ;    
Sample        9413 awgn_out_1 is matched  ;    
Sample        9414 awgn_out_1 is matched  ;    
Sample        9415 awgn_out_1 is matched  ;    
Sample        9416 awgn_out_1 is matched  ;    
Sample        9417 awgn_out_1 is matched  ;    
Sample        9418 awgn_out_1 is matched  ;    
Sample        9419 awgn_out_1 is matched  ;    
Sample        9420 awgn_out_1 is matched  ;    
Sample        9421 awgn_out_1 is matched  ;    
Sample        9422 awgn_out_1 is matched  ;    
Sample        9423 awgn_out_1 is matched  ;    
Sample        9424 awgn_out_1 is matched  ;    
Sample        9425 awgn_out_1 is matched  ;    
Sample        9426 awgn_out_1 is matched  ;    
Sample        9427 awgn_out_1 is matched  ;    
Sample        9428 awgn_out_1 is matched  ;    
Sample        9429 awgn_out_1 is matched  ;    
Sample        9430 awgn_out_1 is matched  ;    
Sample        9431 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001011110001      6.000000
                                        Verilog   awgn_out_1  is     0011001011110000      6.000000
Sample        9432 awgn_out_1 is matched  ;    
Sample        9433 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101000000110      -2.747070
                                        Verilog   awgn_out_1  is     1110101000000111      -2.746582
Sample        9434 awgn_out_1 is matched  ;    
Sample        9435 awgn_out_1 is matched  ;    
Sample        9436 awgn_out_1 is matched  ;    
Sample        9437 awgn_out_1 is matched  ;    
Sample        9438 awgn_out_1 is matched  ;    
Sample        9439 awgn_out_1 is matched  ;    
Sample        9440 awgn_out_1 is matched  ;    
Sample        9441 awgn_out_1 is matched  ;    
Sample        9442 awgn_out_1 is matched  ;    
Sample        9443 awgn_out_1 is matched  ;    
Sample        9444 awgn_out_1 is matched  ;    
Sample        9445 awgn_out_1 is matched  ;    
Sample        9446 awgn_out_1 is matched  ;    
Sample        9447 awgn_out_1 is matched  ;    
Sample        9448 awgn_out_1 is matched  ;    
Sample        9449 awgn_out_1 is matched  ;    
Sample        9450 awgn_out_1 is matched  ;    
Sample        9451 awgn_out_1 is matched  ;    
Sample        9452 awgn_out_1 is matched  ;    
Sample        9453 awgn_out_1 is matched  ;    
Sample        9454 awgn_out_1 is matched  ;    
Sample        9455 awgn_out_1 is matched  ;    
Sample        9456 awgn_out_1 is matched  ;    
Sample        9457 awgn_out_1 is matched  ;    
Sample        9458 awgn_out_1 is matched  ;    
Sample        9459 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000111011000001      1.000000
                                        Verilog   awgn_out_1  is     0000111011000000      1.000000
Sample        9460 awgn_out_1 is matched  ;    
Sample        9461 awgn_out_1 is matched  ;    
Sample        9462 awgn_out_1 is matched  ;    
Sample        9463 awgn_out_1 is matched  ;    
Sample        9464 awgn_out_1 is matched  ;    
Sample        9465 awgn_out_1 is matched  ;    
Sample        9466 awgn_out_1 is matched  ;    
Sample        9467 awgn_out_1 is matched  ;    
Sample        9468 awgn_out_1 is matched  ;    
Sample        9469 awgn_out_1 is matched  ;    
Sample        9470 awgn_out_1 is matched  ;    
Sample        9471 awgn_out_1 is matched  ;    
Sample        9472 awgn_out_1 is matched  ;    
Sample        9473 awgn_out_1 is matched  ;    
Sample        9474 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001110111101      -3.532715
                                        Verilog   awgn_out_1  is     1110001110111100      -3.533203
Sample        9475 awgn_out_1 is matched  ;    
Sample        9476 awgn_out_1 is matched  ;    
Sample        9477 awgn_out_1 is matched  ;    
Sample        9478 awgn_out_1 is matched  ;    
Sample        9479 awgn_out_1 is matched  ;    
Sample        9480 awgn_out_1 is matched  ;    
Sample        9481 awgn_out_1 is matched  ;    
Sample        9482 awgn_out_1 is matched  ;    
Sample        9483 awgn_out_1 is matched  ;    
Sample        9484 awgn_out_1 is matched  ;    
Sample        9485 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111111100101      -6.013184
                                        Verilog   awgn_out_1  is     1100111111100110      -6.012695
Sample        9486 awgn_out_1 is matched  ;    
Sample        9487 awgn_out_1 is matched  ;    
Sample        9488 awgn_out_1 is matched  ;    
Sample        9489 awgn_out_1 is matched  ;    
Sample        9490 awgn_out_1 is matched  ;    
Sample        9491 awgn_out_1 is matched  ;    
Sample        9492 awgn_out_1 is matched  ;    
Sample        9493 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110100101000      -2.355469
                                        Verilog   awgn_out_1  is     1110110100100111      -2.355957
Sample        9494 awgn_out_1 is matched  ;    
Sample        9495 awgn_out_1 is matched  ;    
Sample        9496 awgn_out_1 is matched  ;    
Sample        9497 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001011100110      -3.637695
                                        Verilog   awgn_out_1  is     1110001011100101      -3.638184
Sample        9498 awgn_out_1 is matched  ;    
Sample        9499 awgn_out_1 is matched  ;    
Sample        9500 awgn_out_1 is matched  ;    
Sample        9501 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000001110100      4.000000
                                        Verilog   awgn_out_1  is     0010000001110101      4.000000
Sample        9502 awgn_out_1 is matched  ;    
Sample        9503 awgn_out_1 is matched  ;    
Sample        9504 awgn_out_1 is matched  ;    
Sample        9505 awgn_out_1 is matched  ;    
Sample        9506 awgn_out_1 is matched  ;    
Sample        9507 awgn_out_1 is matched  ;    
Sample        9508 awgn_out_1 is matched  ;    
Sample        9509 awgn_out_1 is matched  ;    
Sample        9510 awgn_out_1 is matched  ;    
Sample        9511 awgn_out_1 is matched  ;    
Sample        9512 awgn_out_1 is matched  ;    
Sample        9513 awgn_out_1 is matched  ;    
Sample        9514 awgn_out_1 is matched  ;    
Sample        9515 awgn_out_1 is matched  ;    
Sample        9516 awgn_out_1 is matched  ;    
Sample        9517 awgn_out_1 is matched  ;    
Sample        9518 awgn_out_1 is matched  ;    
Sample        9519 awgn_out_1 is matched  ;    
Sample        9520 awgn_out_1 is matched  ;    
Sample        9521 awgn_out_1 is matched  ;    
Sample        9522 awgn_out_1 is matched  ;    
Sample        9523 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101011100110011      -5.100098
                                        Verilog   awgn_out_1  is     1101011100110010      -5.100586
Sample        9524 awgn_out_1 is matched  ;    
Sample        9525 awgn_out_1 is matched  ;    
Sample        9526 awgn_out_1 is matched  ;    
Sample        9527 awgn_out_1 is matched  ;    
Sample        9528 awgn_out_1 is matched  ;    
Sample        9529 awgn_out_1 is matched  ;    
Sample        9530 awgn_out_1 is matched  ;    
Sample        9531 awgn_out_1 is matched  ;    
Sample        9532 awgn_out_1 is matched  ;    
Sample        9533 awgn_out_1 is matched  ;    
Sample        9534 awgn_out_1 is matched  ;    
Sample        9535 awgn_out_1 is matched  ;    
Sample        9536 awgn_out_1 is matched  ;    
Sample        9537 awgn_out_1 is matched  ;    
Sample        9538 awgn_out_1 is matched  ;    
Sample        9539 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011001001010001      6.000000
                                        Verilog   awgn_out_1  is     0011001001010010      6.000000
Sample        9540 awgn_out_1 is matched  ;    
Sample        9541 awgn_out_1 is matched  ;    
Sample        9542 awgn_out_1 is matched  ;    
Sample        9543 awgn_out_1 is matched  ;    
Sample        9544 awgn_out_1 is matched  ;    
Sample        9545 awgn_out_1 is matched  ;    
Sample        9546 awgn_out_1 is matched  ;    
Sample        9547 awgn_out_1 is matched  ;    
Sample        9548 awgn_out_1 is matched  ;    
Sample        9549 awgn_out_1 is matched  ;    
Sample        9550 awgn_out_1 is matched  ;    
Sample        9551 awgn_out_1 is matched  ;    
Sample        9552 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000011010100110      0.000000
                                        Verilog   awgn_out_1  is     0000011010100111      0.000000
Sample        9553 awgn_out_1 is matched  ;    
Sample        9554 awgn_out_1 is matched  ;    
Sample        9555 awgn_out_1 is matched  ;    
Sample        9556 awgn_out_1 is matched  ;    
Sample        9557 awgn_out_1 is matched  ;    
Sample        9558 awgn_out_1 is matched  ;    
Sample        9559 awgn_out_1 is matched  ;    
Sample        9560 awgn_out_1 is matched  ;    
Sample        9561 awgn_out_1 is matched  ;    
Sample        9562 awgn_out_1 is matched  ;    
Sample        9563 awgn_out_1 is matched  ;    
Sample        9564 awgn_out_1 is matched  ;    
Sample        9565 awgn_out_1 is matched  ;    
Sample        9566 awgn_out_1 is matched  ;    
Sample        9567 awgn_out_1 is matched  ;    
Sample        9568 awgn_out_1 is matched  ;    
Sample        9569 awgn_out_1 is matched  ;    
Sample        9570 awgn_out_1 is matched  ;    
Sample        9571 awgn_out_1 is matched  ;    
Sample        9572 awgn_out_1 is matched  ;    
Sample        9573 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011101101010001      -8.585449
                                        Verilog   awgn_out_1  is     1011101101010000      -8.585938
Sample        9574 awgn_out_1 is matched  ;    
Sample        9575 awgn_out_1 is matched  ;    
Sample        9576 awgn_out_1 is matched  ;    
Sample        9577 awgn_out_1 is matched  ;    
Sample        9578 awgn_out_1 is matched  ;    
Sample        9579 awgn_out_1 is matched  ;    
Sample        9580 awgn_out_1 is matched  ;    
Sample        9581 awgn_out_1 is matched  ;    
Sample        9582 awgn_out_1 is matched  ;    
Sample        9583 awgn_out_1 is matched  ;    
Sample        9584 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110101000010      3.000000
                                        Verilog   awgn_out_1  is     0001110101000011      3.000000
Sample        9585 awgn_out_1 is matched  ;    
Sample        9586 awgn_out_1 is matched  ;    
Sample        9587 awgn_out_1 is matched  ;    
Sample        9588 awgn_out_1 is matched  ;    
Sample        9589 awgn_out_1 is matched  ;    
Sample        9590 awgn_out_1 is matched  ;    
Sample        9591 awgn_out_1 is matched  ;    
Sample        9592 awgn_out_1 is matched  ;    
Sample        9593 awgn_out_1 is matched  ;    
Sample        9594 awgn_out_1 is matched  ;    
Sample        9595 awgn_out_1 is matched  ;    
Sample        9596 awgn_out_1 is matched  ;    
Sample        9597 awgn_out_1 is matched  ;    
Sample        9598 awgn_out_1 is matched  ;    
Sample        9599 awgn_out_1 is matched  ;    
Sample        9600 awgn_out_1 is matched  ;    
Sample        9601 awgn_out_1 is matched  ;    
Sample        9602 awgn_out_1 is matched  ;    
Sample        9603 awgn_out_1 is matched  ;    
Sample        9604 awgn_out_1 is matched  ;    
Sample        9605 awgn_out_1 is matched  ;    
Sample        9606 awgn_out_1 is matched  ;    
Sample        9607 awgn_out_1 is matched  ;    
Sample        9608 awgn_out_1 is matched  ;    
Sample        9609 awgn_out_1 is matched  ;    
Sample        9610 awgn_out_1 is matched  ;    
Sample        9611 awgn_out_1 is matched  ;    
Sample        9612 awgn_out_1 is matched  ;    
Sample        9613 awgn_out_1 is matched  ;    
Sample        9614 awgn_out_1 is matched  ;    
Sample        9615 awgn_out_1 is matched  ;    
Sample        9616 awgn_out_1 is matched  ;    
Sample        9617 awgn_out_1 is matched  ;    
Sample        9618 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110000001100      -2.494141
                                        Verilog   awgn_out_1  is     1110110000001011      -2.494629
Sample        9619 awgn_out_1 is matched  ;    
Sample        9620 awgn_out_1 is matched  ;    
Sample        9621 awgn_out_1 is matched  ;    
Sample        9622 awgn_out_1 is matched  ;    
Sample        9623 awgn_out_1 is matched  ;    
Sample        9624 awgn_out_1 is matched  ;    
Sample        9625 awgn_out_1 is matched  ;    
Sample        9626 awgn_out_1 is matched  ;    
Sample        9627 awgn_out_1 is matched  ;    
Sample        9628 awgn_out_1 is matched  ;    
Sample        9629 awgn_out_1 is matched  ;    
Sample        9630 awgn_out_1 is matched  ;    
Sample        9631 awgn_out_1 is matched  ;    
Sample        9632 awgn_out_1 is matched  ;    
Sample        9633 awgn_out_1 is matched  ;    
Sample        9634 awgn_out_1 is matched  ;    
Sample        9635 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110110111011001      -2.269043
                                        Verilog   awgn_out_1  is     1110110111011000      -2.269531
Sample        9636 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101110001110111      -4.441895
                                        Verilog   awgn_out_1  is     1101110001110110      -4.442383
Sample        9637 awgn_out_1 is matched  ;    
Sample        9638 awgn_out_1 is matched  ;    
Sample        9639 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011101011001110      7.000000
                                        Verilog   awgn_out_1  is     0011101011001101      7.000000
Sample        9640 awgn_out_1 is matched  ;    
Sample        9641 awgn_out_1 is matched  ;    
Sample        9642 awgn_out_1 is matched  ;    
Sample        9643 awgn_out_1 is matched  ;    
Sample        9644 awgn_out_1 is matched  ;    
Sample        9645 awgn_out_1 is matched  ;    
Sample        9646 awgn_out_1 is matched  ;    
Sample        9647 awgn_out_1 is matched  ;    
Sample        9648 awgn_out_1 is matched  ;    
Sample        9649 awgn_out_1 is matched  ;    
Sample        9650 awgn_out_1 is matched  ;    
Sample        9651 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111110000100      -4.060547
                                        Verilog   awgn_out_1  is     1101111110000011      -4.061035
Sample        9652 awgn_out_1 is matched  ;    
Sample        9653 awgn_out_1 is matched  ;    
Sample        9654 awgn_out_1 is matched  ;    
Sample        9655 awgn_out_1 is matched  ;    
Sample        9656 awgn_out_1 is matched  ;    
Sample        9657 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011010111011110      -9.266602
                                        Verilog   awgn_out_1  is     1011010111011111      -9.266113
Sample        9658 awgn_out_1 is matched  ;    
Sample        9659 awgn_out_1 is matched  ;    
Sample        9660 awgn_out_1 is matched  ;    
Sample        9661 awgn_out_1 is matched  ;    
Sample        9662 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0100010000101001      8.000000
                                        Verilog   awgn_out_1  is     0100010000101010      8.000000
Sample        9663 awgn_out_1 is matched  ;    
Sample        9664 awgn_out_1 is matched  ;    
Sample        9665 awgn_out_1 is matched  ;    
Sample        9666 awgn_out_1 is matched  ;    
Sample        9667 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001110001111111      3.000000
                                        Verilog   awgn_out_1  is     0001110001111110      3.000000
Sample        9668 awgn_out_1 is matched  ;    
Sample        9669 awgn_out_1 is matched  ;    
Sample        9670 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011110111111000      -8.253906
                                        Verilog   awgn_out_1  is     1011110111111001      -8.253418
Sample        9671 awgn_out_1 is matched  ;    
Sample        9672 awgn_out_1 is matched  ;    
Sample        9673 awgn_out_1 is matched  ;    
Sample        9674 awgn_out_1 is matched  ;    
Sample        9675 awgn_out_1 is matched  ;    
Sample        9676 awgn_out_1 is matched  ;    
Sample        9677 awgn_out_1 is matched  ;    
Sample        9678 awgn_out_1 is matched  ;    
Sample        9679 awgn_out_1 is matched  ;    
Sample        9680 awgn_out_1 is matched  ;    
Sample        9681 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001111111001010      3.000000
                                        Verilog   awgn_out_1  is     0001111111001011      3.000000
Sample        9682 awgn_out_1 is matched  ;    
Sample        9683 awgn_out_1 is matched  ;    
Sample        9684 awgn_out_1 is matched  ;    
Sample        9685 awgn_out_1 is matched  ;    
Sample        9686 awgn_out_1 is matched  ;    
Sample        9687 awgn_out_1 is matched  ;    
Sample        9688 awgn_out_1 is matched  ;    
Sample        9689 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0011000111111111      6.000000
                                        Verilog   awgn_out_1  is     0011001000000000      6.000000
Sample        9690 awgn_out_1 is matched  ;    
Sample        9691 awgn_out_1 is matched  ;    
Sample        9692 awgn_out_1 is matched  ;    
Sample        9693 awgn_out_1 is matched  ;    
Sample        9694 awgn_out_1 is matched  ;    
Sample        9695 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110111101110101      -2.067871
                                        Verilog   awgn_out_1  is     1110111101110100      -2.068359
Sample        9696 awgn_out_1 is matched  ;    
Sample        9697 awgn_out_1 is matched  ;    
Sample        9698 awgn_out_1 is matched  ;    
Sample        9699 awgn_out_1 is matched  ;    
Sample        9700 awgn_out_1 is matched  ;    
Sample        9701 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010000100111100      4.000000
                                        Verilog   awgn_out_1  is     0010000100111011      4.000000
Sample        9702 awgn_out_1 is matched  ;    
Sample        9703 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001100011011      -1.611816
                                        Verilog   awgn_out_1  is     1111001100011100      -1.611328
Sample        9704 awgn_out_1 is matched  ;    
Sample        9705 awgn_out_1 is matched  ;    
Sample        9706 awgn_out_1 is matched  ;    
Sample        9707 awgn_out_1 is matched  ;    
Sample        9708 awgn_out_1 is matched  ;    
Sample        9709 awgn_out_1 is matched  ;    
Sample        9710 awgn_out_1 is matched  ;    
Sample        9711 awgn_out_1 is matched  ;    
Sample        9712 awgn_out_1 is matched  ;    
Sample        9713 awgn_out_1 is matched  ;    
Sample        9714 awgn_out_1 is matched  ;    
Sample        9715 awgn_out_1 is matched  ;    
Sample        9716 awgn_out_1 is matched  ;    
Sample        9717 awgn_out_1 is matched  ;    
Sample        9718 awgn_out_1 is matched  ;    
Sample        9719 awgn_out_1 is matched  ;    
Sample        9720 awgn_out_1 is matched  ;    
Sample        9721 awgn_out_1 is matched  ;    
Sample        9722 awgn_out_1 is matched  ;    
Sample        9723 awgn_out_1 is matched  ;    
Sample        9724 awgn_out_1 is matched  ;    
Sample        9725 awgn_out_1 is matched  ;    
Sample        9726 awgn_out_1 is matched  ;    
Sample        9727 awgn_out_1 is matched  ;    
Sample        9728 awgn_out_1 is matched  ;    
Sample        9729 awgn_out_1 is matched  ;    
Sample        9730 awgn_out_1 is matched  ;    
Sample        9731 awgn_out_1 is matched  ;    
Sample        9732 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000100001100001      1.000000
                                        Verilog   awgn_out_1  is     0000100001100000      1.000000
Sample        9733 awgn_out_1 is matched  ;    
Sample        9734 awgn_out_1 is matched  ;    
Sample        9735 awgn_out_1 is matched  ;    
Sample        9736 awgn_out_1 is matched  ;    
Sample        9737 awgn_out_1 is matched  ;    
Sample        9738 awgn_out_1 is matched  ;    
Sample        9739 awgn_out_1 is matched  ;    
Sample        9740 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101101101010      -2.573242
                                        Verilog   awgn_out_1  is     1110101101101001      -2.573730
Sample        9741 awgn_out_1 is matched  ;    
Sample        9742 awgn_out_1 is matched  ;    
Sample        9743 awgn_out_1 is matched  ;    
Sample        9744 awgn_out_1 is matched  ;    
Sample        9745 awgn_out_1 is matched  ;    
Sample        9746 awgn_out_1 is matched  ;    
Sample        9747 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001000101010111      2.000000
                                        Verilog   awgn_out_1  is     0001000101011000      2.000000
Sample        9748 awgn_out_1 is matched  ;    
Sample        9749 awgn_out_1 is matched  ;    
Sample        9750 awgn_out_1 is matched  ;    
Sample        9751 awgn_out_1 is matched  ;    
Sample        9752 awgn_out_1 is matched  ;    
Sample        9753 awgn_out_1 is matched  ;    
Sample        9754 awgn_out_1 is matched  ;    
Sample        9755 awgn_out_1 is matched  ;    
Sample        9756 awgn_out_1 is matched  ;    
Sample        9757 awgn_out_1 is matched  ;    
Sample        9758 awgn_out_1 is matched  ;    
Sample        9759 awgn_out_1 is matched  ;    
Sample        9760 awgn_out_1 is matched  ;    
Sample        9761 awgn_out_1 is matched  ;    
Sample        9762 awgn_out_1 is matched  ;    
Sample        9763 awgn_out_1 is matched  ;    
Sample        9764 awgn_out_1 is matched  ;    
Sample        9765 awgn_out_1 is matched  ;    
Sample        9766 awgn_out_1 is matched  ;    
Sample        9767 awgn_out_1 is matched  ;    
Sample        9768 awgn_out_1 is matched  ;    
Sample        9769 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100111111011000      -6.019531
                                        Verilog   awgn_out_1  is     1100111111010111      -6.020020
Sample        9770 awgn_out_1 is matched  ;    
Sample        9771 awgn_out_1 is matched  ;    
Sample        9772 awgn_out_1 is matched  ;    
Sample        9773 awgn_out_1 is matched  ;    
Sample        9774 awgn_out_1 is matched  ;    
Sample        9775 awgn_out_1 is matched  ;    
Sample        9776 awgn_out_1 is matched  ;    
Sample        9777 awgn_out_1 is matched  ;    
Sample        9778 awgn_out_1 is matched  ;    
Sample        9779 awgn_out_1 is matched  ;    
Sample        9780 awgn_out_1 is matched  ;    
Sample        9781 awgn_out_1 is matched  ;    
Sample        9782 awgn_out_1 is matched  ;    
Sample        9783 awgn_out_1 is matched  ;    
Sample        9784 awgn_out_1 is matched  ;    
Sample        9785 awgn_out_1 is matched  ;    
Sample        9786 awgn_out_1 is matched  ;    
Sample        9787 awgn_out_1 is matched  ;    
Sample        9788 awgn_out_1 is matched  ;    
Sample        9789 awgn_out_1 is matched  ;    
Sample        9790 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1100001110010100      -7.552734
                                        Verilog   awgn_out_1  is     1100001110010101      -7.552246
Sample        9791 awgn_out_1 is matched  ;    
Sample        9792 awgn_out_1 is matched  ;    
Sample        9793 awgn_out_1 is matched  ;    
Sample        9794 awgn_out_1 is matched  ;    
Sample        9795 awgn_out_1 is matched  ;    
Sample        9796 awgn_out_1 is matched  ;    
Sample        9797 awgn_out_1 is matched  ;    
Sample        9798 awgn_out_1 is matched  ;    
Sample        9799 awgn_out_1 is matched  ;    
Sample        9800 awgn_out_1 is matched  ;    
Sample        9801 awgn_out_1 is matched  ;    
Sample        9802 awgn_out_1 is matched  ;    
Sample        9803 awgn_out_1 is matched  ;    
Sample        9804 awgn_out_1 is matched  ;    
Sample        9805 awgn_out_1 is matched  ;    
Sample        9806 awgn_out_1 is matched  ;    
Sample        9807 awgn_out_1 is matched  ;    
Sample        9808 awgn_out_1 is matched  ;    
Sample        9809 awgn_out_1 is matched  ;    
Sample        9810 awgn_out_1 is matched  ;    
Sample        9811 awgn_out_1 is matched  ;    
Sample        9812 awgn_out_1 is matched  ;    
Sample        9813 awgn_out_1 is matched  ;    
Sample        9814 awgn_out_1 is matched  ;    
Sample        9815 awgn_out_1 is matched  ;    
Sample        9816 awgn_out_1 is matched  ;    
Sample        9817 awgn_out_1 is matched  ;    
Sample        9818 awgn_out_1 is matched  ;    
Sample        9819 awgn_out_1 is matched  ;    
Sample        9820 awgn_out_1 is matched  ;    
Sample        9821 awgn_out_1 is matched  ;    
Sample        9822 awgn_out_1 is matched  ;    
Sample        9823 awgn_out_1 is matched  ;    
Sample        9824 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101001000101010      -5.729492
                                        Verilog   awgn_out_1  is     1101001000101011      -5.729004
Sample        9825 awgn_out_1 is matched  ;    
Sample        9826 awgn_out_1 is matched  ;    
Sample        9827 awgn_out_1 is matched  ;    
Sample        9828 awgn_out_1 is matched  ;    
Sample        9829 awgn_out_1 is matched  ;    
Sample        9830 awgn_out_1 is matched  ;    
Sample        9831 awgn_out_1 is matched  ;    
Sample        9832 awgn_out_1 is matched  ;    
Sample        9833 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000001111101010      0.000000
                                        Verilog   awgn_out_1  is     0000001111101001      0.000000
Sample        9834 awgn_out_1 is matched  ;    
Sample        9835 awgn_out_1 is matched  ;    
Sample        9836 awgn_out_1 is matched  ;    
Sample        9837 awgn_out_1 is matched  ;    
Sample        9838 awgn_out_1 is matched  ;    
Sample        9839 awgn_out_1 is matched  ;    
Sample        9840 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111010001100010      -1.452148
                                        Verilog   awgn_out_1  is     1111010001100001      -1.452637
Sample        9841 awgn_out_1 is matched  ;    
Sample        9842 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0000101011100011      1.000000
                                        Verilog   awgn_out_1  is     0000101011100100      1.000000
Sample        9843 awgn_out_1 is matched  ;    
Sample        9844 awgn_out_1 is matched  ;    
Sample        9845 awgn_out_1 is matched  ;    
Sample        9846 awgn_out_1 is matched  ;    
Sample        9847 awgn_out_1 is matched  ;    
Sample        9848 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0001010110001001      2.000000
                                        Verilog   awgn_out_1  is     0001010110001000      2.000000
Sample        9849 awgn_out_1 is matched  ;    
Sample        9850 awgn_out_1 is matched  ;    
Sample        9851 awgn_out_1 is matched  ;    
Sample        9852 awgn_out_1 is matched  ;    
Sample        9853 awgn_out_1 is matched  ;    
Sample        9854 awgn_out_1 is matched  ;    
Sample        9855 awgn_out_1 is matched  ;    
Sample        9856 awgn_out_1 is matched  ;    
Sample        9857 awgn_out_1 is matched  ;    
Sample        9858 awgn_out_1 is matched  ;    
Sample        9859 awgn_out_1 is matched  ;    
Sample        9860 awgn_out_1 is matched  ;    
Sample        9861 awgn_out_1 is matched  ;    
Sample        9862 awgn_out_1 is matched  ;    
Sample        9863 awgn_out_1 is matched  ;    
Sample        9864 awgn_out_1 is matched  ;    
Sample        9865 awgn_out_1 is matched  ;    
Sample        9866 awgn_out_1 is matched  ;    
Sample        9867 awgn_out_1 is matched  ;    
Sample        9868 awgn_out_1 is matched  ;    
Sample        9869 awgn_out_1 is matched  ;    
Sample        9870 awgn_out_1 is matched  ;    
Sample        9871 awgn_out_1 is matched  ;    
Sample        9872 awgn_out_1 is matched  ;    
Sample        9873 awgn_out_1 is matched  ;    
Sample        9874 awgn_out_1 is matched  ;    
Sample        9875 awgn_out_1 is matched  ;    
Sample        9876 awgn_out_1 is matched  ;    
Sample        9877 awgn_out_1 is matched  ;    
Sample        9878 awgn_out_1 is matched  ;    
Sample        9879 awgn_out_1 is matched  ;    
Sample        9880 awgn_out_1 is matched  ;    
Sample        9881 awgn_out_1 is matched  ;    
Sample        9882 awgn_out_1 is matched  ;    
Sample        9883 awgn_out_1 is matched  ;    
Sample        9884 awgn_out_1 is matched  ;    
Sample        9885 awgn_out_1 is matched  ;    
Sample        9886 awgn_out_1 is matched  ;    
Sample        9887 awgn_out_1 is matched  ;    
Sample        9888 awgn_out_1 is matched  ;    
Sample        9889 awgn_out_1 is matched  ;    
Sample        9890 awgn_out_1 is matched  ;    
Sample        9891 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001000110001      -1.726074
                                        Verilog   awgn_out_1  is     1111001000110000      -1.726563
Sample        9892 awgn_out_1 is matched  ;    
Sample        9893 awgn_out_1 is matched  ;    
Sample        9894 awgn_out_1 is matched  ;    
Sample        9895 awgn_out_1 is matched  ;    
Sample        9896 awgn_out_1 is matched  ;    
Sample        9897 awgn_out_1 is matched  ;    
Sample        9898 awgn_out_1 is matched  ;    
Sample        9899 awgn_out_1 is matched  ;    
Sample        9900 awgn_out_1 is matched  ;    
Sample        9901 awgn_out_1 is matched  ;    
Sample        9902 awgn_out_1 is matched  ;    
Sample        9903 awgn_out_1 is matched  ;    
Sample        9904 awgn_out_1 is matched  ;    
Sample        9905 awgn_out_1 is matched  ;    
Sample        9906 awgn_out_1 is matched  ;    
Sample        9907 awgn_out_1 is matched  ;    
Sample        9908 awgn_out_1 is matched  ;    
Sample        9909 awgn_out_1 is matched  ;    
Sample        9910 awgn_out_1 is matched  ;    
Sample        9911 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1111001011101001      -1.636230
                                        Verilog   awgn_out_1  is     1111001011101010      -1.635742
Sample        9912 awgn_out_1 is matched  ;    
Sample        9913 awgn_out_1 is matched  ;    
Sample        9914 awgn_out_1 is matched  ;    
Sample        9915 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110101010101100      -2.666016
                                        Verilog   awgn_out_1  is     1110101010101101      -2.665527
Sample        9916 awgn_out_1 is matched  ;    
Sample        9917 awgn_out_1 is matched  ;    
Sample        9918 awgn_out_1 is matched  ;    
Sample        9919 awgn_out_1 is matched  ;    
Sample        9920 awgn_out_1 is matched  ;    
Sample        9921 awgn_out_1 is matched  ;    
Sample        9922 awgn_out_1 is matched  ;    
Sample        9923 awgn_out_1 is matched  ;    
Sample        9924 awgn_out_1 is matched  ;    
Sample        9925 awgn_out_1 is matched  ;    
Sample        9926 awgn_out_1 is matched  ;    
Sample        9927 awgn_out_1 is matched  ;    
Sample        9928 awgn_out_1 is matched  ;    
Sample        9929 awgn_out_1 is matched  ;    
Sample        9930 awgn_out_1 is matched  ;    
Sample        9931 awgn_out_1 is matched  ;    
Sample        9932 awgn_out_1 is matched  ;    
Sample        9933 awgn_out_1 is matched  ;    
Sample        9934 awgn_out_1 is matched  ;    
Sample        9935 awgn_out_1 is matched  ;    
Sample        9936 awgn_out_1 is matched  ;    
Sample        9937 awgn_out_1 is matched  ;    
Sample        9938 awgn_out_1 is matched  ;    
Sample        9939 awgn_out_1 is matched  ;    
Sample        9940 awgn_out_1 is matched  ;    
Sample        9941 awgn_out_1 is matched  ;    
Sample        9942 awgn_out_1 is matched  ;    
Sample        9943 awgn_out_1 is matched  ;    
Sample        9944 awgn_out_1 is matched  ;    
Sample        9945 awgn_out_1 is matched  ;    
Sample        9946 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     0010110110010000      5.000000
                                        Verilog   awgn_out_1  is     0010110110001111      5.000000
Sample        9947 awgn_out_1 is matched  ;    
Sample        9948 awgn_out_1 is matched  ;    
Sample        9949 awgn_out_1 is matched  ;    
Sample        9950 awgn_out_1 is matched  ;    
Sample        9951 awgn_out_1 is matched  ;    
Sample        9952 awgn_out_1 is matched  ;    
Sample        9953 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1110001111011011      -3.518066
                                        Verilog   awgn_out_1  is     1110001111011010      -3.518555
Sample        9954 awgn_out_1 is matched  ;    
Sample        9955 awgn_out_1 is matched  ;    
Sample        9956 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1011111100101111      -8.102051
                                        Verilog   awgn_out_1  is     1011111100110000      -8.101563
Sample        9957 awgn_out_1 is matched  ;    
Sample        9958 awgn_out_1 is matched  ;    
Sample        9959 awgn_out_1 is matched  ;    
Sample        9960 awgn_out_1 is matched  ;    
Sample        9961 awgn_out_1 is matched  ;    
Sample        9962 awgn_out_1 is matched  ;    
Sample        9963 awgn_out_1 is matched  ;    
Sample        9964 awgn_out_1 is matched  ;    
Sample        9965 awgn_out_1 is matched  ;    
Sample        9966 awgn_out_1 is matched  ;    
Sample        9967 awgn_out_1 is matched  ;    
Sample        9968 awgn_out_1 is matched  ;    
Sample        9969 awgn_out_1 is matched  ;    
Sample        9970 awgn_out_1 is matched  ;    
Sample        9971 awgn_out_1 is matched  ;    
Sample        9972 awgn_out_1 is matched  ;    
Sample        9973 awgn_out_1 is matched  ;    
Sample        9974 awgn_out_1 is matched  ;    
Sample        9975 awgn_out_1 is matched  ;    
Sample        9976 awgn_out_1 is matched  ;    
Sample        9977 awgn_out_1 is matched  ;    
Sample        9978 awgn_out_1 is matched  ;    
Sample        9979 awgn_out_1 isn't matched  =>    
                                         Matlab   awgn_out_1  is     1101111100110000      -4.101563
                                        Verilog   awgn_out_1  is     1101111100110001      -4.101074
Sample        9980 awgn_out_1 is matched  ;    
Sample        9981 awgn_out_1 is matched  ;    
Sample        9982 awgn_out_1 is matched  ;    
Sample        9983 awgn_out_1 is matched  ;    
Sample        9984 awgn_out_1 is matched  ;    
Sample        9985 awgn_out_1 is matched  ;    
Sample        9986 awgn_out_1 is matched  ;    
Sample        9987 awgn_out_1 is matched  ;    
Sample        9988 awgn_out_1 is matched  ;    
Sample        9989 awgn_out_1 is matched  ;    
Sample        9990 awgn_out_1 is matched  ;    
Sample        9991 awgn_out_1 is matched  ;    
Sample        9992 awgn_out_1 is matched  ;    
Sample        9993 awgn_out_1 is matched  ;    
Sample        9994 awgn_out_1 is matched  ;    
Sample        9995 awgn_out_1 is matched  ;    
Sample        9996 awgn_out_1 is matched  ;    
Sample        9997 awgn_out_1 is matched  ;    
Sample        9998 awgn_out_1 is matched  ;    
Sample        9999 awgn_out_1 is matched  ;    
Sample       10000 awgn_out_1 is matched  ;    
