// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/15/2020 13:35:16"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module Piano (
	ROW,
	COL_RED,
	COL_GREEN,
	CLK,
	Switch,
	Key,
	Beep,
	SEG,
	SEG_Neg);
output 	[7:0] ROW;
output 	[7:0] COL_RED;
output 	[7:0] COL_GREEN;
input 	CLK;
input 	[3:0] Switch;
input 	[6:0] Key;
output 	Beep;
output 	[6:0] SEG;
output 	[7:0] SEG_Neg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLK~combout ;
wire \m3|Mux21~0_combout ;
wire \m3|Mux21~1_combout ;
wire \m3|Mux21~2_combout ;
wire \m3|Mux21~3_combout ;
wire \m3|Mux21~4_combout ;
wire \m3|Mux21~5_combout ;
wire \m3|Mux21~6_combout ;
wire \m3|Mux21~7_combout ;
wire \m3|COL_RED[6]~0_combout ;
wire \Equal0~0_combout ;
wire \m1|Add1~45_combout ;
wire \m1|Add1~47 ;
wire \m1|Add1~47COUT1_159 ;
wire \m1|Add1~55_combout ;
wire \m1|Add1~20_combout ;
wire \m1|Add1~22 ;
wire \m1|Add1~22COUT1_155 ;
wire \m1|Add1~35_combout ;
wire \m1|Add1~0_combout ;
wire \m1|Add1~2 ;
wire \m1|Add1~2COUT1_151 ;
wire \m1|Add1~5_combout ;
wire \m1|Add1~7 ;
wire \m1|Add1~7COUT1_152 ;
wire \m1|Add1~10_combout ;
wire \m1|Add1~12 ;
wire \m1|Add1~12COUT1_153 ;
wire \m1|Add1~15_combout ;
wire \m1|Add1~17 ;
wire \m1|Add1~17COUT1_154 ;
wire \m1|Add1~30_combout ;
wire \m1|Add1~37 ;
wire \m1|Add1~37COUT1_156 ;
wire \m1|Add1~25_combout ;
wire \m1|Add1~32 ;
wire \m1|Add1~27 ;
wire \m1|Add1~27COUT1_157 ;
wire \m1|Add1~40_combout ;
wire \m1|Add1~42 ;
wire \m1|Add1~42COUT1_158 ;
wire \m1|Add1~50_combout ;
wire \m1|Add1~52 ;
wire \m1|Add1~57 ;
wire \m1|Add1~57COUT1_160 ;
wire \m1|Add1~65_combout ;
wire \m1|Add1~75_combout ;
wire \m1|Add1~67 ;
wire \m1|Add1~67COUT1_161 ;
wire \m1|Add1~60_combout ;
wire \m1|Add1~62 ;
wire \m1|Add1~62COUT1_162 ;
wire \m1|Add1~70_combout ;
wire \m1|Add1~72 ;
wire \m1|Add1~77 ;
wire \m1|Add1~77COUT1_163 ;
wire \m1|Add1~92COUT1_164 ;
wire \m1|Add1~82 ;
wire \m1|Add1~82COUT1_165 ;
wire \m1|Add1~85_combout ;
wire \m1|Add1~87 ;
wire \m1|Add1~87COUT1_166 ;
wire \m1|Add1~95_combout ;
wire \m1|Add1~90_combout ;
wire \m1|Add1~92 ;
wire \m1|Add1~80_combout ;
wire \m1|Equal0~5 ;
wire \m1|Add1~97 ;
wire \m1|Add1~105_combout ;
wire \m1|Add1~107 ;
wire \m1|Add1~107COUT1_167 ;
wire \m1|Add1~100_combout ;
wire \m1|Add1~102 ;
wire \m1|Add1~102COUT1_168 ;
wire \m1|Add1~110_combout ;
wire \m1|Add1~112 ;
wire \m1|Add1~112COUT1_169 ;
wire \m1|Add1~115_combout ;
wire \m1|Equal0~6 ;
wire \m1|Add1~125_combout ;
wire \m1|Add1~127 ;
wire \m1|Add1~127COUT1_171 ;
wire \m1|Add1~130_combout ;
wire \m1|Add1~132 ;
wire \m1|Add1~132COUT1_172 ;
wire \m1|Add1~135_combout ;
wire \m1|Add1~117 ;
wire \m1|Add1~117COUT1_170 ;
wire \m1|Add1~120_combout ;
wire \m1|Add1~122 ;
wire \m1|Add1~137 ;
wire \m1|Add1~137COUT1_173 ;
wire \m1|Add1~140_combout ;
wire \m1|Equal0~7 ;
wire \m1|Add1~142 ;
wire \m1|Add1~142COUT1_174 ;
wire \m1|Add1~145_combout ;
wire \m1|Equal0~8 ;
wire \m1|Equal0~1 ;
wire \m1|Equal0~2 ;
wire \m1|Equal0~3 ;
wire \m1|Equal0~0 ;
wire \m1|Equal0~4_combout ;
wire \m1|Equal0~9_combout ;
wire \m1|BeatsCounter[0]~5 ;
wire \m1|BeatsCounter[0]~5COUT1_11 ;
wire \m1|BeatsCounter[1]~9 ;
wire \m1|BeatsCounter[1]~9COUT1_12 ;
wire \m1|BeatsCounter[2]~7 ;
wire \m1|BeatsCounter[2]~7COUT1_13 ;
wire \m1|BeatsCounter[3]~3 ;
wire \m1|BeatsCounter[3]~3COUT1_14 ;
wire \m1|WideOr0~0_combout ;
wire \m1|WideOr0~1_combout ;
wire \KeyState[6]~2_combout ;
wire \m1|KeyState~0_combout ;
wire \m1|KeyState~1_combout ;
wire \KeyState[4]~1_combout ;
wire \m3|Equal0~5_combout ;
wire \KeyState[0]~5_combout ;
wire \m1|WideOr1~0_combout ;
wire \m1|WideOr1~1_combout ;
wire \KeyState[2]~4_combout ;
wire \m1|KeyState~3_combout ;
wire \KeyState[1]~6_combout ;
wire \m1|KeyState~2_combout ;
wire \KeyState[3]~3_combout ;
wire \m5|WideOr2~2_combout ;
wire \m3|Equal0~4_combout ;
wire \m3|COL_RED[0]~1_combout ;
wire \KeyState[5]~0_combout ;
wire \m5|SEG[2]~0_combout ;
wire \m3|Equal1~0_combout ;
wire \m3|COL_RED[1]~2_combout ;
wire \m3|Mux21~8_combout ;
wire \m3|Equal2~0_combout ;
wire \m3|Equal2~1_combout ;
wire \m3|COL_RED[2]~3_combout ;
wire \m3|Equal4~0_combout ;
wire \m3|Equal3~2_combout ;
wire \m3|COL_RED[3]~4_combout ;
wire \m3|COL_RED[3]~5_combout ;
wire \m3|Mux21~9_combout ;
wire \m3|Equal4~1_combout ;
wire \m3|Equal4~2_combout ;
wire \m3|COL_RED[4]~6_combout ;
wire \m3|Equal5~0_combout ;
wire \m3|COL_RED[5]~7_combout ;
wire \m3|Equal6~0_combout ;
wire \m3|COL_RED[6]~8_combout ;
wire \m3|COL_RED[6]~9_combout ;
wire \m3|COL_GREEN[3]~0_combout ;
wire \m3|COL_GREEN[0]~1_combout ;
wire \m3|COL_GREEN[1]~2_combout ;
wire \m3|COL_GREEN[2]~3_combout ;
wire \m3|COL_GREEN[3]~4_combout ;
wire \m3|COL_GREEN[4]~5_combout ;
wire \m3|COL_GREEN[5]~6_combout ;
wire \m3|COL_GREEN[6]~7_combout ;
wire \m4|WideOr5~0_combout ;
wire \m3|always1~0_combout ;
wire \m4|f[10]~35_combout ;
wire \m4|f[7]~36_combout ;
wire \m3|Equal7~0_combout ;
wire \m5|WideOr1~0_combout ;
wire \m5|WideOr1~1_combout ;
wire \m5|WideOr1~2_combout ;
wire \m3|Equal10~0_combout ;
wire \m4|WideOr6~0_combout ;
wire \m4|WideOr6~1_combout ;
wire \m4|f[7]~34_combout ;
wire \m4|f[7]~37_combout ;
wire \m4|Counter[0]~21 ;
wire \m4|Counter[0]~21COUT1_42 ;
wire \m4|Counter[1]~35 ;
wire \m4|Counter[1]~35COUT1_43 ;
wire \m4|Counter[2]~27 ;
wire \m4|Counter[2]~27COUT1_44 ;
wire \m4|Counter[3]~29 ;
wire \m4|Counter[3]~29COUT1_45 ;
wire \m4|Counter[4]~31 ;
wire \m4|Counter[5]~33 ;
wire \m4|Counter[5]~33COUT1_46 ;
wire \m4|Counter[6]~39 ;
wire \m4|Counter[6]~39COUT1_47 ;
wire \m4|Counter[7]~25 ;
wire \m4|Counter[7]~25COUT1_48 ;
wire \m4|Counter[8]~1 ;
wire \m4|Counter[8]~1COUT1_49 ;
wire \m4|Counter[9]~3 ;
wire \m4|WideOr1~0_combout ;
wire \m4|f[12]~19_combout ;
wire \m4|f[10]~38_combout ;
wire \m4|WideOr2~0_combout ;
wire \m4|f[10]~11_combout ;
wire \m4|WideOr3~0_combout ;
wire \m4|f[0]~30_combout ;
wire \m4|f[10]~50_combout ;
wire \m4|f[10]~51_combout ;
wire \m4|f~41_combout ;
wire \m4|f~28_combout ;
wire \m4|f[2]~58_combout ;
wire \m4|WideOr9~0_combout ;
wire \m4|f[1]~52_combout ;
wire \m4|f[1]~53_combout ;
wire \m4|f[1]~54_combout ;
wire \m4|Equal1~9_combout ;
wire \m4|WideOr8~0_combout ;
wire \m4|f[3]~39_combout ;
wire \m4|f[3]~40_combout ;
wire \m4|f[3]~42_combout ;
wire \m4|f[1]~43_combout ;
wire \m4|f[2]~44_combout ;
wire \m4|f[2]~45_combout ;
wire \m4|Equal1~7_combout ;
wire \m4|WideOr7~0_combout ;
wire \m4|f[4]~59_combout ;
wire \m4|f[4]~48_combout ;
wire \m4|f[4]~49_combout ;
wire \m4|f[5]~46_combout ;
wire \m4|f[5]~47_combout ;
wire \m4|Equal1~8_combout ;
wire \m4|f[6]~57_combout ;
wire \m4|f[6]~60_combout ;
wire \m4|f[6]~55_combout ;
wire \m4|f[6]~56_combout ;
wire \m4|Equal1~10_combout ;
wire \m4|Equal1~11_combout ;
wire \m5|WideOr2~3_combout ;
wire \m4|f[0]~25_combout ;
wire \m4|f[0]~26_combout ;
wire \m5|WideOr0~0_combout ;
wire \m4|f[0]~27_combout ;
wire \m4|f[0]~29_combout ;
wire \m4|f[0]~31_combout ;
wire \m4|f~17_combout ;
wire \m4|f[12]~18_combout ;
wire \m4|WideOr0~0_combout ;
wire \m4|f[12]~20_combout ;
wire \m4|f[12]~21_combout ;
wire \m4|Equal0~0_combout ;
wire \m4|Equal0~1_combout ;
wire \m4|f[11]~22_combout ;
wire \m4|f[11]~23_combout ;
wire \m4|f[9]~10_combout ;
wire \m4|f[9]~12_combout ;
wire \m4|f[9]~13_combout ;
wire \m4|f[14]~24_combout ;
wire \m4|f[8]~14_combout ;
wire \m4|f[8]~15_combout ;
wire \m4|f[8]~16_combout ;
wire \m4|f[14]~32_combout ;
wire \m4|f[13]~33_combout ;
wire \m4|Equal0~2_combout ;
wire \m4|Equal0~3_combout ;
wire \m4|Equal0~4_combout ;
wire \m4|Counter[5]~40_combout ;
wire \m4|Equal1~0_combout ;
wire \m4|Counter[10]~37 ;
wire \m4|Counter[10]~37COUT1_50 ;
wire \m4|Counter[11]~5 ;
wire \m4|Counter[11]~5COUT1_51 ;
wire \m4|Counter[12]~7 ;
wire \m4|Counter[12]~7COUT1_52 ;
wire \m4|Counter[13]~23 ;
wire \m4|Counter[13]~23COUT1_53 ;
wire \m4|Counter[14]~17 ;
wire \m4|Counter[15]~9 ;
wire \m4|Counter[15]~9COUT1_54 ;
wire \m4|Counter[16]~11 ;
wire \m4|Counter[16]~11COUT1_55 ;
wire \m4|Counter[17]~13 ;
wire \m4|Counter[17]~13COUT1_56 ;
wire \m4|Counter[18]~15 ;
wire \m4|Counter[18]~15COUT1_57 ;
wire \m4|Equal1~2_combout ;
wire \m4|Equal1~3_combout ;
wire \m4|Equal1~4_combout ;
wire \m4|Equal1~1_combout ;
wire \m4|Equal1~5_combout ;
wire \m4|Equal1~6_combout ;
wire \m4|Beep~regout ;
wire \m3|Equal2~3_combout ;
wire \m3|Equal2~2_combout ;
wire \m5|WideOr5~0_combout ;
wire \m5|WideOr5~1_combout ;
wire \m5|WideOr4~2_combout ;
wire \m5|WideOr4~3_combout ;
wire \m5|SEG[2]~1_combout ;
wire \m5|SEG[2]~2_combout ;
wire \m5|WideOr3~0_combout ;
wire \m5|WideOr3~1_combout ;
wire \m5|WideOr2~4_combout ;
wire \m5|WideOr2~5_combout ;
wire \m5|WideOr0~1_combout ;
wire \m5|WideOr0~2_combout ;
wire [19:0] \m4|Counter ;
wire [2:0] \m2|Counter ;
wire [6:0] \m1|KeyState ;
wire [3:0] \Switch~combout ;
wire [29:0] \m1|Timer ;
wire [6:0] \Key~combout ;
wire [4:0] \m1|BeatsCounter ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLK~combout ),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \m2|Counter[0] (
// Equation(s):
// \m2|Counter [0] = DFFEAS((((!\m2|Counter [0]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m2|Counter [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[0] .lut_mask = "0f0f";
defparam \m2|Counter[0] .operation_mode = "normal";
defparam \m2|Counter[0] .output_mode = "reg_only";
defparam \m2|Counter[0] .register_cascade_mode = "off";
defparam \m2|Counter[0] .sum_lutc_input = "datac";
defparam \m2|Counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \m2|Counter[1] (
// Equation(s):
// \m2|Counter [1] = DFFEAS(((\m2|Counter [0] $ (\m2|Counter [1]))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m2|Counter [0]),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[1] .lut_mask = "0ff0";
defparam \m2|Counter[1] .operation_mode = "normal";
defparam \m2|Counter[1] .output_mode = "reg_only";
defparam \m2|Counter[1] .register_cascade_mode = "off";
defparam \m2|Counter[1] .sum_lutc_input = "datac";
defparam \m2|Counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \m2|Counter[2] (
// Equation(s):
// \m2|Counter [2] = DFFEAS((\m2|Counter [2] $ (((\m2|Counter [0] & \m2|Counter [1])))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [2]),
	.datad(\m2|Counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m2|Counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m2|Counter[2] .lut_mask = "3cf0";
defparam \m2|Counter[2] .operation_mode = "normal";
defparam \m2|Counter[2] .output_mode = "reg_only";
defparam \m2|Counter[2] .register_cascade_mode = "off";
defparam \m2|Counter[2] .sum_lutc_input = "datac";
defparam \m2|Counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \m3|Mux21~0 (
// Equation(s):
// \m3|Mux21~0_combout  = (!\m2|Counter [2] & (!\m2|Counter [0] & (!\m2|Counter [1])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~0 .lut_mask = "0101";
defparam \m3|Mux21~0 .operation_mode = "normal";
defparam \m3|Mux21~0 .output_mode = "comb_only";
defparam \m3|Mux21~0 .register_cascade_mode = "off";
defparam \m3|Mux21~0 .sum_lutc_input = "datac";
defparam \m3|Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \m3|Mux21~1 (
// Equation(s):
// \m3|Mux21~1_combout  = (!\m2|Counter [2] & (\m2|Counter [0] & (!\m2|Counter [1])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~1 .lut_mask = "0404";
defparam \m3|Mux21~1 .operation_mode = "normal";
defparam \m3|Mux21~1 .output_mode = "comb_only";
defparam \m3|Mux21~1 .register_cascade_mode = "off";
defparam \m3|Mux21~1 .sum_lutc_input = "datac";
defparam \m3|Mux21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \m3|Mux21~2 (
// Equation(s):
// \m3|Mux21~2_combout  = (!\m2|Counter [2] & (!\m2|Counter [0] & (\m2|Counter [1])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~2 .lut_mask = "1010";
defparam \m3|Mux21~2 .operation_mode = "normal";
defparam \m3|Mux21~2 .output_mode = "comb_only";
defparam \m3|Mux21~2 .register_cascade_mode = "off";
defparam \m3|Mux21~2 .sum_lutc_input = "datac";
defparam \m3|Mux21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \m3|Mux21~3 (
// Equation(s):
// \m3|Mux21~3_combout  = (!\m2|Counter [2] & (\m2|Counter [0] & (\m2|Counter [1])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~3 .lut_mask = "4040";
defparam \m3|Mux21~3 .operation_mode = "normal";
defparam \m3|Mux21~3 .output_mode = "comb_only";
defparam \m3|Mux21~3 .register_cascade_mode = "off";
defparam \m3|Mux21~3 .sum_lutc_input = "datac";
defparam \m3|Mux21~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \m3|Mux21~4 (
// Equation(s):
// \m3|Mux21~4_combout  = (\m2|Counter [2] & (!\m2|Counter [0] & (!\m2|Counter [1])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~4 .lut_mask = "0202";
defparam \m3|Mux21~4 .operation_mode = "normal";
defparam \m3|Mux21~4 .output_mode = "comb_only";
defparam \m3|Mux21~4 .register_cascade_mode = "off";
defparam \m3|Mux21~4 .sum_lutc_input = "datac";
defparam \m3|Mux21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \m3|Mux21~5 (
// Equation(s):
// \m3|Mux21~5_combout  = (\m2|Counter [2] & (\m2|Counter [0] & (!\m2|Counter [1])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~5 .lut_mask = "0808";
defparam \m3|Mux21~5 .operation_mode = "normal";
defparam \m3|Mux21~5 .output_mode = "comb_only";
defparam \m3|Mux21~5 .register_cascade_mode = "off";
defparam \m3|Mux21~5 .sum_lutc_input = "datac";
defparam \m3|Mux21~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \m3|Mux21~6 (
// Equation(s):
// \m3|Mux21~6_combout  = (\m2|Counter [2] & (!\m2|Counter [0] & (\m2|Counter [1])))

	.clk(gnd),
	.dataa(\m2|Counter [2]),
	.datab(\m2|Counter [0]),
	.datac(\m2|Counter [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~6 .lut_mask = "2020";
defparam \m3|Mux21~6 .operation_mode = "normal";
defparam \m3|Mux21~6 .output_mode = "comb_only";
defparam \m3|Mux21~6 .register_cascade_mode = "off";
defparam \m3|Mux21~6 .sum_lutc_input = "datac";
defparam \m3|Mux21~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \m3|Mux21~7 (
// Equation(s):
// \m3|Mux21~7_combout  = (\m2|Counter [1] & (\m2|Counter [2] & ((\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [1]),
	.datab(\m2|Counter [2]),
	.datac(vcc),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~7 .lut_mask = "8800";
defparam \m3|Mux21~7 .operation_mode = "normal";
defparam \m3|Mux21~7 .output_mode = "comb_only";
defparam \m3|Mux21~7 .register_cascade_mode = "off";
defparam \m3|Mux21~7 .sum_lutc_input = "datac";
defparam \m3|Mux21~7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [2]),
	.padio(Switch[2]));
// synopsys translate_off
defparam \Switch[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [0]),
	.padio(Switch[0]));
// synopsys translate_off
defparam \Switch[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [1]),
	.padio(Switch[1]));
// synopsys translate_off
defparam \Switch[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Switch[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Switch~combout [3]),
	.padio(Switch[3]));
// synopsys translate_off
defparam \Switch[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \m3|COL_RED[6]~0 (
// Equation(s):
// \m3|COL_RED[6]~0_combout  = (!\Switch~combout [0] & ((\Switch~combout [2] & (!\Switch~combout [1] & !\Switch~combout [3])) # (!\Switch~combout [2] & (\Switch~combout [1] $ (\Switch~combout [3])))))

	.clk(gnd),
	.dataa(\Switch~combout [2]),
	.datab(\Switch~combout [0]),
	.datac(\Switch~combout [1]),
	.datad(\Switch~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[6]~0 .lut_mask = "0112";
defparam \m3|COL_RED[6]~0 .operation_mode = "normal";
defparam \m3|COL_RED[6]~0 .output_mode = "comb_only";
defparam \m3|COL_RED[6]~0 .register_cascade_mode = "off";
defparam \m3|COL_RED[6]~0 .sum_lutc_input = "datac";
defparam \m3|COL_RED[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [6]),
	.padio(Key[6]));
// synopsys translate_off
defparam \Key[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Switch~combout [1] & (\Switch~combout [3] & (!\Switch~combout [2] & !\Switch~combout [0])))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [3]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "0004";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \m1|Add1~45 (
// Equation(s):
// \m1|Add1~45_combout  = (\m1|Timer [10] $ ((!\m1|Add1~52 )))
// \m1|Add1~47  = CARRY(((\m1|Timer [10] & !\m1|Add1~52 )))
// \m1|Add1~47COUT1_159  = CARRY(((\m1|Timer [10] & !\m1|Add1~52 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~47 ),
	.cout1(\m1|Add1~47COUT1_159 ));
// synopsys translate_off
defparam \m1|Add1~45 .cin_used = "true";
defparam \m1|Add1~45 .lut_mask = "c30c";
defparam \m1|Add1~45 .operation_mode = "arithmetic";
defparam \m1|Add1~45 .output_mode = "comb_only";
defparam \m1|Add1~45 .register_cascade_mode = "off";
defparam \m1|Add1~45 .sum_lutc_input = "cin";
defparam \m1|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \m1|Timer[10] (
// Equation(s):
// \m1|Timer [10] = DFFEAS((((!\m1|Equal0~9_combout  & \m1|Add1~45_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~9_combout ),
	.datad(\m1|Add1~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[10] .lut_mask = "0f00";
defparam \m1|Timer[10] .operation_mode = "normal";
defparam \m1|Timer[10] .output_mode = "reg_only";
defparam \m1|Timer[10] .register_cascade_mode = "off";
defparam \m1|Timer[10] .sum_lutc_input = "datac";
defparam \m1|Timer[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \m1|Add1~55 (
// Equation(s):
// \m1|Add1~55_combout  = (\m1|Timer [11] $ (((!\m1|Add1~52  & \m1|Add1~47 ) # (\m1|Add1~52  & \m1|Add1~47COUT1_159 ))))
// \m1|Add1~57  = CARRY(((!\m1|Add1~47 ) # (!\m1|Timer [11])))
// \m1|Add1~57COUT1_160  = CARRY(((!\m1|Add1~47COUT1_159 ) # (!\m1|Timer [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~52 ),
	.cin0(\m1|Add1~47 ),
	.cin1(\m1|Add1~47COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~57 ),
	.cout1(\m1|Add1~57COUT1_160 ));
// synopsys translate_off
defparam \m1|Add1~55 .cin0_used = "true";
defparam \m1|Add1~55 .cin1_used = "true";
defparam \m1|Add1~55 .cin_used = "true";
defparam \m1|Add1~55 .lut_mask = "3c3f";
defparam \m1|Add1~55 .operation_mode = "arithmetic";
defparam \m1|Add1~55 .output_mode = "comb_only";
defparam \m1|Add1~55 .register_cascade_mode = "off";
defparam \m1|Add1~55 .sum_lutc_input = "cin";
defparam \m1|Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \m1|Timer[11] (
// Equation(s):
// \m1|Timer [11] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~55_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[11] .lut_mask = "0000";
defparam \m1|Timer[11] .operation_mode = "normal";
defparam \m1|Timer[11] .output_mode = "reg_only";
defparam \m1|Timer[11] .register_cascade_mode = "off";
defparam \m1|Timer[11] .sum_lutc_input = "datac";
defparam \m1|Timer[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \m1|Add1~20 (
// Equation(s):
// \m1|Add1~20_combout  = (\m1|Timer [5] $ ((\m1|Add1~32 )))
// \m1|Add1~22  = CARRY(((!\m1|Add1~32 ) # (!\m1|Timer [5])))
// \m1|Add1~22COUT1_155  = CARRY(((!\m1|Add1~32 ) # (!\m1|Timer [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~22 ),
	.cout1(\m1|Add1~22COUT1_155 ));
// synopsys translate_off
defparam \m1|Add1~20 .cin_used = "true";
defparam \m1|Add1~20 .lut_mask = "3c3f";
defparam \m1|Add1~20 .operation_mode = "arithmetic";
defparam \m1|Add1~20 .output_mode = "comb_only";
defparam \m1|Add1~20 .register_cascade_mode = "off";
defparam \m1|Add1~20 .sum_lutc_input = "cin";
defparam \m1|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \m1|Timer[5] (
// Equation(s):
// \m1|Timer [5] = DFFEAS((((!\m1|Equal0~9_combout  & \m1|Add1~20_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~9_combout ),
	.datad(\m1|Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[5] .lut_mask = "0f00";
defparam \m1|Timer[5] .operation_mode = "normal";
defparam \m1|Timer[5] .output_mode = "reg_only";
defparam \m1|Timer[5] .register_cascade_mode = "off";
defparam \m1|Timer[5] .sum_lutc_input = "datac";
defparam \m1|Timer[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \m1|Add1~35 (
// Equation(s):
// \m1|Add1~35_combout  = (\m1|Timer [6] $ ((!(!\m1|Add1~32  & \m1|Add1~22 ) # (\m1|Add1~32  & \m1|Add1~22COUT1_155 ))))
// \m1|Add1~37  = CARRY(((\m1|Timer [6] & !\m1|Add1~22 )))
// \m1|Add1~37COUT1_156  = CARRY(((\m1|Timer [6] & !\m1|Add1~22COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~32 ),
	.cin0(\m1|Add1~22 ),
	.cin1(\m1|Add1~22COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~37 ),
	.cout1(\m1|Add1~37COUT1_156 ));
// synopsys translate_off
defparam \m1|Add1~35 .cin0_used = "true";
defparam \m1|Add1~35 .cin1_used = "true";
defparam \m1|Add1~35 .cin_used = "true";
defparam \m1|Add1~35 .lut_mask = "c30c";
defparam \m1|Add1~35 .operation_mode = "arithmetic";
defparam \m1|Add1~35 .output_mode = "comb_only";
defparam \m1|Add1~35 .register_cascade_mode = "off";
defparam \m1|Add1~35 .sum_lutc_input = "cin";
defparam \m1|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \m1|Timer[6] (
// Equation(s):
// \m1|Timer [6] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~35_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[6] .lut_mask = "0000";
defparam \m1|Timer[6] .operation_mode = "normal";
defparam \m1|Timer[6] .output_mode = "reg_only";
defparam \m1|Timer[6] .register_cascade_mode = "off";
defparam \m1|Timer[6] .sum_lutc_input = "datac";
defparam \m1|Timer[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \m1|Add1~0 (
// Equation(s):
// \m1|Add1~0_combout  = ((!\m1|Timer [0]))
// \m1|Add1~2  = CARRY(((\m1|Timer [0])))
// \m1|Add1~2COUT1_151  = CARRY(((\m1|Timer [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~2 ),
	.cout1(\m1|Add1~2COUT1_151 ));
// synopsys translate_off
defparam \m1|Add1~0 .lut_mask = "33cc";
defparam \m1|Add1~0 .operation_mode = "arithmetic";
defparam \m1|Add1~0 .output_mode = "comb_only";
defparam \m1|Add1~0 .register_cascade_mode = "off";
defparam \m1|Add1~0 .sum_lutc_input = "datac";
defparam \m1|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \m1|Timer[0] (
// Equation(s):
// \m1|Timer [0] = DFFEAS((((\m1|Add1~0_combout  & !\m1|Equal0~9_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~0_combout ),
	.datad(\m1|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[0] .lut_mask = "00f0";
defparam \m1|Timer[0] .operation_mode = "normal";
defparam \m1|Timer[0] .output_mode = "reg_only";
defparam \m1|Timer[0] .register_cascade_mode = "off";
defparam \m1|Timer[0] .sum_lutc_input = "datac";
defparam \m1|Timer[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \m1|Add1~5 (
// Equation(s):
// \m1|Add1~5_combout  = (\m1|Timer [1] $ ((\m1|Add1~2 )))
// \m1|Add1~7  = CARRY(((!\m1|Add1~2 ) # (!\m1|Timer [1])))
// \m1|Add1~7COUT1_152  = CARRY(((!\m1|Add1~2COUT1_151 ) # (!\m1|Timer [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add1~2 ),
	.cin1(\m1|Add1~2COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~7 ),
	.cout1(\m1|Add1~7COUT1_152 ));
// synopsys translate_off
defparam \m1|Add1~5 .cin0_used = "true";
defparam \m1|Add1~5 .cin1_used = "true";
defparam \m1|Add1~5 .lut_mask = "3c3f";
defparam \m1|Add1~5 .operation_mode = "arithmetic";
defparam \m1|Add1~5 .output_mode = "comb_only";
defparam \m1|Add1~5 .register_cascade_mode = "off";
defparam \m1|Add1~5 .sum_lutc_input = "cin";
defparam \m1|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \m1|Timer[1] (
// Equation(s):
// \m1|Equal0~0  = (!\m1|Timer [3] & (!\m1|Timer [2] & (!B1_Timer[1] & !\m1|Timer [0])))
// \m1|Timer [1] = DFFEAS(\m1|Equal0~0 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~5_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [3]),
	.datab(\m1|Timer [2]),
	.datac(\m1|Add1~5_combout ),
	.datad(\m1|Timer [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~0 ),
	.regout(\m1|Timer [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[1] .lut_mask = "0001";
defparam \m1|Timer[1] .operation_mode = "normal";
defparam \m1|Timer[1] .output_mode = "reg_and_comb";
defparam \m1|Timer[1] .register_cascade_mode = "off";
defparam \m1|Timer[1] .sum_lutc_input = "qfbk";
defparam \m1|Timer[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \m1|Add1~10 (
// Equation(s):
// \m1|Add1~10_combout  = (\m1|Timer [2] $ ((!\m1|Add1~7 )))
// \m1|Add1~12  = CARRY(((\m1|Timer [2] & !\m1|Add1~7 )))
// \m1|Add1~12COUT1_153  = CARRY(((\m1|Timer [2] & !\m1|Add1~7COUT1_152 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add1~7 ),
	.cin1(\m1|Add1~7COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~12 ),
	.cout1(\m1|Add1~12COUT1_153 ));
// synopsys translate_off
defparam \m1|Add1~10 .cin0_used = "true";
defparam \m1|Add1~10 .cin1_used = "true";
defparam \m1|Add1~10 .lut_mask = "c30c";
defparam \m1|Add1~10 .operation_mode = "arithmetic";
defparam \m1|Add1~10 .output_mode = "comb_only";
defparam \m1|Add1~10 .register_cascade_mode = "off";
defparam \m1|Add1~10 .sum_lutc_input = "cin";
defparam \m1|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \m1|Timer[2] (
// Equation(s):
// \m1|Timer [2] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~10_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[2] .lut_mask = "0000";
defparam \m1|Timer[2] .operation_mode = "normal";
defparam \m1|Timer[2] .output_mode = "reg_only";
defparam \m1|Timer[2] .register_cascade_mode = "off";
defparam \m1|Timer[2] .sum_lutc_input = "datac";
defparam \m1|Timer[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \m1|Add1~15 (
// Equation(s):
// \m1|Add1~15_combout  = (\m1|Timer [3] $ ((\m1|Add1~12 )))
// \m1|Add1~17  = CARRY(((!\m1|Add1~12 ) # (!\m1|Timer [3])))
// \m1|Add1~17COUT1_154  = CARRY(((!\m1|Add1~12COUT1_153 ) # (!\m1|Timer [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add1~12 ),
	.cin1(\m1|Add1~12COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~17 ),
	.cout1(\m1|Add1~17COUT1_154 ));
// synopsys translate_off
defparam \m1|Add1~15 .cin0_used = "true";
defparam \m1|Add1~15 .cin1_used = "true";
defparam \m1|Add1~15 .lut_mask = "3c3f";
defparam \m1|Add1~15 .operation_mode = "arithmetic";
defparam \m1|Add1~15 .output_mode = "comb_only";
defparam \m1|Add1~15 .register_cascade_mode = "off";
defparam \m1|Add1~15 .sum_lutc_input = "cin";
defparam \m1|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \m1|Timer[3] (
// Equation(s):
// \m1|Timer [3] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~15_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[3] .lut_mask = "0000";
defparam \m1|Timer[3] .operation_mode = "normal";
defparam \m1|Timer[3] .output_mode = "reg_only";
defparam \m1|Timer[3] .register_cascade_mode = "off";
defparam \m1|Timer[3] .sum_lutc_input = "datac";
defparam \m1|Timer[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \m1|Add1~30 (
// Equation(s):
// \m1|Add1~30_combout  = (\m1|Timer [4] $ ((!\m1|Add1~17 )))
// \m1|Add1~32  = CARRY(((\m1|Timer [4] & !\m1|Add1~17COUT1_154 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m1|Add1~17 ),
	.cin1(\m1|Add1~17COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~30_combout ),
	.regout(),
	.cout(\m1|Add1~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~30 .cin0_used = "true";
defparam \m1|Add1~30 .cin1_used = "true";
defparam \m1|Add1~30 .lut_mask = "c30c";
defparam \m1|Add1~30 .operation_mode = "arithmetic";
defparam \m1|Add1~30 .output_mode = "comb_only";
defparam \m1|Add1~30 .register_cascade_mode = "off";
defparam \m1|Add1~30 .sum_lutc_input = "cin";
defparam \m1|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \m1|Add1~25 (
// Equation(s):
// \m1|Add1~25_combout  = \m1|Timer [7] $ (((((!\m1|Add1~32  & \m1|Add1~37 ) # (\m1|Add1~32  & \m1|Add1~37COUT1_156 )))))
// \m1|Add1~27  = CARRY(((!\m1|Add1~37 )) # (!\m1|Timer [7]))
// \m1|Add1~27COUT1_157  = CARRY(((!\m1|Add1~37COUT1_156 )) # (!\m1|Timer [7]))

	.clk(gnd),
	.dataa(\m1|Timer [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~32 ),
	.cin0(\m1|Add1~37 ),
	.cin1(\m1|Add1~37COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~27 ),
	.cout1(\m1|Add1~27COUT1_157 ));
// synopsys translate_off
defparam \m1|Add1~25 .cin0_used = "true";
defparam \m1|Add1~25 .cin1_used = "true";
defparam \m1|Add1~25 .cin_used = "true";
defparam \m1|Add1~25 .lut_mask = "5a5f";
defparam \m1|Add1~25 .operation_mode = "arithmetic";
defparam \m1|Add1~25 .output_mode = "comb_only";
defparam \m1|Add1~25 .register_cascade_mode = "off";
defparam \m1|Add1~25 .sum_lutc_input = "cin";
defparam \m1|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \m1|Timer[7] (
// Equation(s):
// \m1|Timer [7] = DFFEAS((((!\m1|Equal0~9_combout  & \m1|Add1~25_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~9_combout ),
	.datad(\m1|Add1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[7] .lut_mask = "0f00";
defparam \m1|Timer[7] .operation_mode = "normal";
defparam \m1|Timer[7] .output_mode = "reg_only";
defparam \m1|Timer[7] .register_cascade_mode = "off";
defparam \m1|Timer[7] .sum_lutc_input = "datac";
defparam \m1|Timer[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \m1|Timer[4] (
// Equation(s):
// \m1|Equal0~1  = (!\m1|Timer [6] & (\m1|Timer [5] & (!B1_Timer[4] & \m1|Timer [7])))
// \m1|Timer [4] = DFFEAS(\m1|Equal0~1 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~30_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [6]),
	.datab(\m1|Timer [5]),
	.datac(\m1|Add1~30_combout ),
	.datad(\m1|Timer [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~1 ),
	.regout(\m1|Timer [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[4] .lut_mask = "0400";
defparam \m1|Timer[4] .operation_mode = "normal";
defparam \m1|Timer[4] .output_mode = "reg_and_comb";
defparam \m1|Timer[4] .register_cascade_mode = "off";
defparam \m1|Timer[4] .sum_lutc_input = "qfbk";
defparam \m1|Timer[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \m1|Add1~40 (
// Equation(s):
// \m1|Add1~40_combout  = \m1|Timer [8] $ ((((!(!\m1|Add1~32  & \m1|Add1~27 ) # (\m1|Add1~32  & \m1|Add1~27COUT1_157 )))))
// \m1|Add1~42  = CARRY((\m1|Timer [8] & ((!\m1|Add1~27 ))))
// \m1|Add1~42COUT1_158  = CARRY((\m1|Timer [8] & ((!\m1|Add1~27COUT1_157 ))))

	.clk(gnd),
	.dataa(\m1|Timer [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~32 ),
	.cin0(\m1|Add1~27 ),
	.cin1(\m1|Add1~27COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~42 ),
	.cout1(\m1|Add1~42COUT1_158 ));
// synopsys translate_off
defparam \m1|Add1~40 .cin0_used = "true";
defparam \m1|Add1~40 .cin1_used = "true";
defparam \m1|Add1~40 .cin_used = "true";
defparam \m1|Add1~40 .lut_mask = "a50a";
defparam \m1|Add1~40 .operation_mode = "arithmetic";
defparam \m1|Add1~40 .output_mode = "comb_only";
defparam \m1|Add1~40 .register_cascade_mode = "off";
defparam \m1|Add1~40 .sum_lutc_input = "cin";
defparam \m1|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \m1|Timer[8] (
// Equation(s):
// \m1|Timer [8] = DFFEAS((((!\m1|Equal0~9_combout  & \m1|Add1~40_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~9_combout ),
	.datad(\m1|Add1~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[8] .lut_mask = "0f00";
defparam \m1|Timer[8] .operation_mode = "normal";
defparam \m1|Timer[8] .output_mode = "reg_only";
defparam \m1|Timer[8] .register_cascade_mode = "off";
defparam \m1|Timer[8] .sum_lutc_input = "datac";
defparam \m1|Timer[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \m1|Add1~50 (
// Equation(s):
// \m1|Add1~50_combout  = (\m1|Timer [9] $ (((!\m1|Add1~32  & \m1|Add1~42 ) # (\m1|Add1~32  & \m1|Add1~42COUT1_158 ))))
// \m1|Add1~52  = CARRY(((!\m1|Add1~42COUT1_158 ) # (!\m1|Timer [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~32 ),
	.cin0(\m1|Add1~42 ),
	.cin1(\m1|Add1~42COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~50_combout ),
	.regout(),
	.cout(\m1|Add1~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~50 .cin0_used = "true";
defparam \m1|Add1~50 .cin1_used = "true";
defparam \m1|Add1~50 .cin_used = "true";
defparam \m1|Add1~50 .lut_mask = "3c3f";
defparam \m1|Add1~50 .operation_mode = "arithmetic";
defparam \m1|Add1~50 .output_mode = "comb_only";
defparam \m1|Add1~50 .register_cascade_mode = "off";
defparam \m1|Add1~50 .sum_lutc_input = "cin";
defparam \m1|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \m1|Timer[9] (
// Equation(s):
// \m1|Equal0~2  = (\m1|Timer [10] & (!\m1|Timer [11] & (!B1_Timer[9] & \m1|Timer [8])))
// \m1|Timer [9] = DFFEAS(\m1|Equal0~2 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~50_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [10]),
	.datab(\m1|Timer [11]),
	.datac(\m1|Add1~50_combout ),
	.datad(\m1|Timer [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~2 ),
	.regout(\m1|Timer [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[9] .lut_mask = "0200";
defparam \m1|Timer[9] .operation_mode = "normal";
defparam \m1|Timer[9] .output_mode = "reg_and_comb";
defparam \m1|Timer[9] .register_cascade_mode = "off";
defparam \m1|Timer[9] .sum_lutc_input = "qfbk";
defparam \m1|Timer[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \m1|Add1~65 (
// Equation(s):
// \m1|Add1~65_combout  = (\m1|Timer [12] $ ((!(!\m1|Add1~52  & \m1|Add1~57 ) # (\m1|Add1~52  & \m1|Add1~57COUT1_160 ))))
// \m1|Add1~67  = CARRY(((\m1|Timer [12] & !\m1|Add1~57 )))
// \m1|Add1~67COUT1_161  = CARRY(((\m1|Timer [12] & !\m1|Add1~57COUT1_160 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~52 ),
	.cin0(\m1|Add1~57 ),
	.cin1(\m1|Add1~57COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~65_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~67 ),
	.cout1(\m1|Add1~67COUT1_161 ));
// synopsys translate_off
defparam \m1|Add1~65 .cin0_used = "true";
defparam \m1|Add1~65 .cin1_used = "true";
defparam \m1|Add1~65 .cin_used = "true";
defparam \m1|Add1~65 .lut_mask = "c30c";
defparam \m1|Add1~65 .operation_mode = "arithmetic";
defparam \m1|Add1~65 .output_mode = "comb_only";
defparam \m1|Add1~65 .register_cascade_mode = "off";
defparam \m1|Add1~65 .sum_lutc_input = "cin";
defparam \m1|Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \m1|Add1~75 (
// Equation(s):
// \m1|Add1~75_combout  = (\m1|Timer [15] $ ((\m1|Add1~72 )))
// \m1|Add1~77  = CARRY(((!\m1|Add1~72 ) # (!\m1|Timer [15])))
// \m1|Add1~77COUT1_163  = CARRY(((!\m1|Add1~72 ) # (!\m1|Timer [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~75_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~77 ),
	.cout1(\m1|Add1~77COUT1_163 ));
// synopsys translate_off
defparam \m1|Add1~75 .cin_used = "true";
defparam \m1|Add1~75 .lut_mask = "3c3f";
defparam \m1|Add1~75 .operation_mode = "arithmetic";
defparam \m1|Add1~75 .output_mode = "comb_only";
defparam \m1|Add1~75 .register_cascade_mode = "off";
defparam \m1|Add1~75 .sum_lutc_input = "cin";
defparam \m1|Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \m1|Timer[15] (
// Equation(s):
// \m1|Timer [15] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~75_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[15] .lut_mask = "0000";
defparam \m1|Timer[15] .operation_mode = "normal";
defparam \m1|Timer[15] .output_mode = "reg_only";
defparam \m1|Timer[15] .register_cascade_mode = "off";
defparam \m1|Timer[15] .sum_lutc_input = "datac";
defparam \m1|Timer[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \m1|Timer[12] (
// Equation(s):
// \m1|Equal0~3  = (!\m1|Timer [14] & (\m1|Timer [13] & (!B1_Timer[12] & !\m1|Timer [15])))
// \m1|Timer [12] = DFFEAS(\m1|Equal0~3 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~65_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [14]),
	.datab(\m1|Timer [13]),
	.datac(\m1|Add1~65_combout ),
	.datad(\m1|Timer [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~3 ),
	.regout(\m1|Timer [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[12] .lut_mask = "0004";
defparam \m1|Timer[12] .operation_mode = "normal";
defparam \m1|Timer[12] .output_mode = "reg_and_comb";
defparam \m1|Timer[12] .register_cascade_mode = "off";
defparam \m1|Timer[12] .sum_lutc_input = "qfbk";
defparam \m1|Timer[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \m1|Add1~60 (
// Equation(s):
// \m1|Add1~60_combout  = (\m1|Timer [13] $ (((!\m1|Add1~52  & \m1|Add1~67 ) # (\m1|Add1~52  & \m1|Add1~67COUT1_161 ))))
// \m1|Add1~62  = CARRY(((!\m1|Add1~67 ) # (!\m1|Timer [13])))
// \m1|Add1~62COUT1_162  = CARRY(((!\m1|Add1~67COUT1_161 ) # (!\m1|Timer [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~52 ),
	.cin0(\m1|Add1~67 ),
	.cin1(\m1|Add1~67COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~62 ),
	.cout1(\m1|Add1~62COUT1_162 ));
// synopsys translate_off
defparam \m1|Add1~60 .cin0_used = "true";
defparam \m1|Add1~60 .cin1_used = "true";
defparam \m1|Add1~60 .cin_used = "true";
defparam \m1|Add1~60 .lut_mask = "3c3f";
defparam \m1|Add1~60 .operation_mode = "arithmetic";
defparam \m1|Add1~60 .output_mode = "comb_only";
defparam \m1|Add1~60 .register_cascade_mode = "off";
defparam \m1|Add1~60 .sum_lutc_input = "cin";
defparam \m1|Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \m1|Timer[13] (
// Equation(s):
// \m1|Timer [13] = DFFEAS((((!\m1|Equal0~9_combout  & \m1|Add1~60_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~9_combout ),
	.datad(\m1|Add1~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[13] .lut_mask = "0f00";
defparam \m1|Timer[13] .operation_mode = "normal";
defparam \m1|Timer[13] .output_mode = "reg_only";
defparam \m1|Timer[13] .register_cascade_mode = "off";
defparam \m1|Timer[13] .sum_lutc_input = "datac";
defparam \m1|Timer[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \m1|Add1~70 (
// Equation(s):
// \m1|Add1~70_combout  = (\m1|Timer [14] $ ((!(!\m1|Add1~52  & \m1|Add1~62 ) # (\m1|Add1~52  & \m1|Add1~62COUT1_162 ))))
// \m1|Add1~72  = CARRY(((\m1|Timer [14] & !\m1|Add1~62COUT1_162 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~52 ),
	.cin0(\m1|Add1~62 ),
	.cin1(\m1|Add1~62COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~70_combout ),
	.regout(),
	.cout(\m1|Add1~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~70 .cin0_used = "true";
defparam \m1|Add1~70 .cin1_used = "true";
defparam \m1|Add1~70 .cin_used = "true";
defparam \m1|Add1~70 .lut_mask = "c30c";
defparam \m1|Add1~70 .operation_mode = "arithmetic";
defparam \m1|Add1~70 .output_mode = "comb_only";
defparam \m1|Add1~70 .register_cascade_mode = "off";
defparam \m1|Add1~70 .sum_lutc_input = "cin";
defparam \m1|Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \m1|Timer[14] (
// Equation(s):
// \m1|Timer [14] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~70_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[14] .lut_mask = "0000";
defparam \m1|Timer[14] .operation_mode = "normal";
defparam \m1|Timer[14] .output_mode = "reg_only";
defparam \m1|Timer[14] .register_cascade_mode = "off";
defparam \m1|Timer[14] .sum_lutc_input = "datac";
defparam \m1|Timer[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \m1|Add1~90 (
// Equation(s):
// \m1|Add1~90_combout  = \m1|Timer [16] $ ((((!(!\m1|Add1~72  & \m1|Add1~77 ) # (\m1|Add1~72  & \m1|Add1~77COUT1_163 )))))
// \m1|Add1~92  = CARRY((\m1|Timer [16] & ((!\m1|Add1~77 ))))
// \m1|Add1~92COUT1_164  = CARRY((\m1|Timer [16] & ((!\m1|Add1~77COUT1_163 ))))

	.clk(gnd),
	.dataa(\m1|Timer [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~72 ),
	.cin0(\m1|Add1~77 ),
	.cin1(\m1|Add1~77COUT1_163 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~90_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~92 ),
	.cout1(\m1|Add1~92COUT1_164 ));
// synopsys translate_off
defparam \m1|Add1~90 .cin0_used = "true";
defparam \m1|Add1~90 .cin1_used = "true";
defparam \m1|Add1~90 .cin_used = "true";
defparam \m1|Add1~90 .lut_mask = "a50a";
defparam \m1|Add1~90 .operation_mode = "arithmetic";
defparam \m1|Add1~90 .output_mode = "comb_only";
defparam \m1|Add1~90 .register_cascade_mode = "off";
defparam \m1|Add1~90 .sum_lutc_input = "cin";
defparam \m1|Add1~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \m1|Add1~80 (
// Equation(s):
// \m1|Add1~80_combout  = \m1|Timer [17] $ (((((!\m1|Add1~72  & \m1|Add1~92 ) # (\m1|Add1~72  & \m1|Add1~92COUT1_164 )))))
// \m1|Add1~82  = CARRY(((!\m1|Add1~92 )) # (!\m1|Timer [17]))
// \m1|Add1~82COUT1_165  = CARRY(((!\m1|Add1~92COUT1_164 )) # (!\m1|Timer [17]))

	.clk(gnd),
	.dataa(\m1|Timer [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~72 ),
	.cin0(\m1|Add1~92 ),
	.cin1(\m1|Add1~92COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~80_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~82 ),
	.cout1(\m1|Add1~82COUT1_165 ));
// synopsys translate_off
defparam \m1|Add1~80 .cin0_used = "true";
defparam \m1|Add1~80 .cin1_used = "true";
defparam \m1|Add1~80 .cin_used = "true";
defparam \m1|Add1~80 .lut_mask = "5a5f";
defparam \m1|Add1~80 .operation_mode = "arithmetic";
defparam \m1|Add1~80 .output_mode = "comb_only";
defparam \m1|Add1~80 .register_cascade_mode = "off";
defparam \m1|Add1~80 .sum_lutc_input = "cin";
defparam \m1|Add1~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \m1|Add1~85 (
// Equation(s):
// \m1|Add1~85_combout  = (\m1|Timer [18] $ ((!(!\m1|Add1~72  & \m1|Add1~82 ) # (\m1|Add1~72  & \m1|Add1~82COUT1_165 ))))
// \m1|Add1~87  = CARRY(((\m1|Timer [18] & !\m1|Add1~82 )))
// \m1|Add1~87COUT1_166  = CARRY(((\m1|Timer [18] & !\m1|Add1~82COUT1_165 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~72 ),
	.cin0(\m1|Add1~82 ),
	.cin1(\m1|Add1~82COUT1_165 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~85_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~87 ),
	.cout1(\m1|Add1~87COUT1_166 ));
// synopsys translate_off
defparam \m1|Add1~85 .cin0_used = "true";
defparam \m1|Add1~85 .cin1_used = "true";
defparam \m1|Add1~85 .cin_used = "true";
defparam \m1|Add1~85 .lut_mask = "c30c";
defparam \m1|Add1~85 .operation_mode = "arithmetic";
defparam \m1|Add1~85 .output_mode = "comb_only";
defparam \m1|Add1~85 .register_cascade_mode = "off";
defparam \m1|Add1~85 .sum_lutc_input = "cin";
defparam \m1|Add1~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \m1|Timer[18] (
// Equation(s):
// \m1|Timer [18] = DFFEAS((((!\m1|Equal0~9_combout  & \m1|Add1~85_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Equal0~9_combout ),
	.datad(\m1|Add1~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[18] .lut_mask = "0f00";
defparam \m1|Timer[18] .operation_mode = "normal";
defparam \m1|Timer[18] .output_mode = "reg_only";
defparam \m1|Timer[18] .register_cascade_mode = "off";
defparam \m1|Timer[18] .sum_lutc_input = "datac";
defparam \m1|Timer[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \m1|Add1~95 (
// Equation(s):
// \m1|Add1~95_combout  = (\m1|Timer [19] $ (((!\m1|Add1~72  & \m1|Add1~87 ) # (\m1|Add1~72  & \m1|Add1~87COUT1_166 ))))
// \m1|Add1~97  = CARRY(((!\m1|Add1~87COUT1_166 ) # (!\m1|Timer [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~72 ),
	.cin0(\m1|Add1~87 ),
	.cin1(\m1|Add1~87COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~95_combout ),
	.regout(),
	.cout(\m1|Add1~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~95 .cin0_used = "true";
defparam \m1|Add1~95 .cin1_used = "true";
defparam \m1|Add1~95 .cin_used = "true";
defparam \m1|Add1~95 .lut_mask = "3c3f";
defparam \m1|Add1~95 .operation_mode = "arithmetic";
defparam \m1|Add1~95 .output_mode = "comb_only";
defparam \m1|Add1~95 .register_cascade_mode = "off";
defparam \m1|Add1~95 .sum_lutc_input = "cin";
defparam \m1|Add1~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \m1|Timer[19] (
// Equation(s):
// \m1|Timer [19] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~95_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[19] .lut_mask = "0000";
defparam \m1|Timer[19] .operation_mode = "normal";
defparam \m1|Timer[19] .output_mode = "reg_only";
defparam \m1|Timer[19] .register_cascade_mode = "off";
defparam \m1|Timer[19] .sum_lutc_input = "datac";
defparam \m1|Timer[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \m1|Timer[16] (
// Equation(s):
// \m1|Equal0~5  = (\m1|Timer [17] & (!\m1|Timer [19] & (!B1_Timer[16] & \m1|Timer [18])))
// \m1|Timer [16] = DFFEAS(\m1|Equal0~5 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~90_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [17]),
	.datab(\m1|Timer [19]),
	.datac(\m1|Add1~90_combout ),
	.datad(\m1|Timer [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~5 ),
	.regout(\m1|Timer [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[16] .lut_mask = "0200";
defparam \m1|Timer[16] .operation_mode = "normal";
defparam \m1|Timer[16] .output_mode = "reg_and_comb";
defparam \m1|Timer[16] .register_cascade_mode = "off";
defparam \m1|Timer[16] .sum_lutc_input = "qfbk";
defparam \m1|Timer[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \m1|Timer[17] (
// Equation(s):
// \m1|Timer [17] = DFFEAS(((!\m1|Equal0~9_combout  & (\m1|Add1~80_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Equal0~9_combout ),
	.datac(\m1|Add1~80_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[17] .lut_mask = "3030";
defparam \m1|Timer[17] .operation_mode = "normal";
defparam \m1|Timer[17] .output_mode = "reg_only";
defparam \m1|Timer[17] .register_cascade_mode = "off";
defparam \m1|Timer[17] .sum_lutc_input = "datac";
defparam \m1|Timer[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \m1|Add1~105 (
// Equation(s):
// \m1|Add1~105_combout  = (\m1|Timer [20] $ ((!\m1|Add1~97 )))
// \m1|Add1~107  = CARRY(((\m1|Timer [20] & !\m1|Add1~97 )))
// \m1|Add1~107COUT1_167  = CARRY(((\m1|Timer [20] & !\m1|Add1~97 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~105_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~107 ),
	.cout1(\m1|Add1~107COUT1_167 ));
// synopsys translate_off
defparam \m1|Add1~105 .cin_used = "true";
defparam \m1|Add1~105 .lut_mask = "c30c";
defparam \m1|Add1~105 .operation_mode = "arithmetic";
defparam \m1|Add1~105 .output_mode = "comb_only";
defparam \m1|Add1~105 .register_cascade_mode = "off";
defparam \m1|Add1~105 .sum_lutc_input = "cin";
defparam \m1|Add1~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \m1|Timer[20] (
// Equation(s):
// \m1|Equal0~6  = (!\m1|Timer [23] & (!\m1|Timer [22] & (!B1_Timer[20] & \m1|Timer [21])))
// \m1|Timer [20] = DFFEAS(\m1|Equal0~6 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~105_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [23]),
	.datab(\m1|Timer [22]),
	.datac(\m1|Add1~105_combout ),
	.datad(\m1|Timer [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~6 ),
	.regout(\m1|Timer [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[20] .lut_mask = "0100";
defparam \m1|Timer[20] .operation_mode = "normal";
defparam \m1|Timer[20] .output_mode = "reg_and_comb";
defparam \m1|Timer[20] .register_cascade_mode = "off";
defparam \m1|Timer[20] .sum_lutc_input = "qfbk";
defparam \m1|Timer[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \m1|Add1~100 (
// Equation(s):
// \m1|Add1~100_combout  = (\m1|Timer [21] $ (((!\m1|Add1~97  & \m1|Add1~107 ) # (\m1|Add1~97  & \m1|Add1~107COUT1_167 ))))
// \m1|Add1~102  = CARRY(((!\m1|Add1~107 ) # (!\m1|Timer [21])))
// \m1|Add1~102COUT1_168  = CARRY(((!\m1|Add1~107COUT1_167 ) # (!\m1|Timer [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~97 ),
	.cin0(\m1|Add1~107 ),
	.cin1(\m1|Add1~107COUT1_167 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~100_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~102 ),
	.cout1(\m1|Add1~102COUT1_168 ));
// synopsys translate_off
defparam \m1|Add1~100 .cin0_used = "true";
defparam \m1|Add1~100 .cin1_used = "true";
defparam \m1|Add1~100 .cin_used = "true";
defparam \m1|Add1~100 .lut_mask = "3c3f";
defparam \m1|Add1~100 .operation_mode = "arithmetic";
defparam \m1|Add1~100 .output_mode = "comb_only";
defparam \m1|Add1~100 .register_cascade_mode = "off";
defparam \m1|Add1~100 .sum_lutc_input = "cin";
defparam \m1|Add1~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \m1|Timer[21] (
// Equation(s):
// \m1|Timer [21] = DFFEAS((((\m1|Add1~100_combout  & !\m1|Equal0~9_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~100_combout ),
	.datad(\m1|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[21] .lut_mask = "00f0";
defparam \m1|Timer[21] .operation_mode = "normal";
defparam \m1|Timer[21] .output_mode = "reg_only";
defparam \m1|Timer[21] .register_cascade_mode = "off";
defparam \m1|Timer[21] .sum_lutc_input = "datac";
defparam \m1|Timer[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \m1|Add1~110 (
// Equation(s):
// \m1|Add1~110_combout  = (\m1|Timer [22] $ ((!(!\m1|Add1~97  & \m1|Add1~102 ) # (\m1|Add1~97  & \m1|Add1~102COUT1_168 ))))
// \m1|Add1~112  = CARRY(((\m1|Timer [22] & !\m1|Add1~102 )))
// \m1|Add1~112COUT1_169  = CARRY(((\m1|Timer [22] & !\m1|Add1~102COUT1_168 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~97 ),
	.cin0(\m1|Add1~102 ),
	.cin1(\m1|Add1~102COUT1_168 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~110_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~112 ),
	.cout1(\m1|Add1~112COUT1_169 ));
// synopsys translate_off
defparam \m1|Add1~110 .cin0_used = "true";
defparam \m1|Add1~110 .cin1_used = "true";
defparam \m1|Add1~110 .cin_used = "true";
defparam \m1|Add1~110 .lut_mask = "c30c";
defparam \m1|Add1~110 .operation_mode = "arithmetic";
defparam \m1|Add1~110 .output_mode = "comb_only";
defparam \m1|Add1~110 .register_cascade_mode = "off";
defparam \m1|Add1~110 .sum_lutc_input = "cin";
defparam \m1|Add1~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \m1|Timer[22] (
// Equation(s):
// \m1|Timer [22] = DFFEAS((((\m1|Add1~110_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add1~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[22] .lut_mask = "ff00";
defparam \m1|Timer[22] .operation_mode = "normal";
defparam \m1|Timer[22] .output_mode = "reg_only";
defparam \m1|Timer[22] .register_cascade_mode = "off";
defparam \m1|Timer[22] .sum_lutc_input = "datac";
defparam \m1|Timer[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \m1|Add1~115 (
// Equation(s):
// \m1|Add1~115_combout  = (\m1|Timer [23] $ (((!\m1|Add1~97  & \m1|Add1~112 ) # (\m1|Add1~97  & \m1|Add1~112COUT1_169 ))))
// \m1|Add1~117  = CARRY(((!\m1|Add1~112 ) # (!\m1|Timer [23])))
// \m1|Add1~117COUT1_170  = CARRY(((!\m1|Add1~112COUT1_169 ) # (!\m1|Timer [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~97 ),
	.cin0(\m1|Add1~112 ),
	.cin1(\m1|Add1~112COUT1_169 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~115_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~117 ),
	.cout1(\m1|Add1~117COUT1_170 ));
// synopsys translate_off
defparam \m1|Add1~115 .cin0_used = "true";
defparam \m1|Add1~115 .cin1_used = "true";
defparam \m1|Add1~115 .cin_used = "true";
defparam \m1|Add1~115 .lut_mask = "3c3f";
defparam \m1|Add1~115 .operation_mode = "arithmetic";
defparam \m1|Add1~115 .output_mode = "comb_only";
defparam \m1|Add1~115 .register_cascade_mode = "off";
defparam \m1|Add1~115 .sum_lutc_input = "cin";
defparam \m1|Add1~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \m1|Timer[23] (
// Equation(s):
// \m1|Timer [23] = DFFEAS((((\m1|Add1~115_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add1~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[23] .lut_mask = "ff00";
defparam \m1|Timer[23] .operation_mode = "normal";
defparam \m1|Timer[23] .output_mode = "reg_only";
defparam \m1|Timer[23] .register_cascade_mode = "off";
defparam \m1|Timer[23] .sum_lutc_input = "datac";
defparam \m1|Timer[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \m1|Add1~125 (
// Equation(s):
// \m1|Add1~125_combout  = (\m1|Timer [25] $ ((\m1|Add1~122 )))
// \m1|Add1~127  = CARRY(((!\m1|Add1~122 ) # (!\m1|Timer [25])))
// \m1|Add1~127COUT1_171  = CARRY(((!\m1|Add1~122 ) # (!\m1|Timer [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~122 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~125_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~127 ),
	.cout1(\m1|Add1~127COUT1_171 ));
// synopsys translate_off
defparam \m1|Add1~125 .cin_used = "true";
defparam \m1|Add1~125 .lut_mask = "3c3f";
defparam \m1|Add1~125 .operation_mode = "arithmetic";
defparam \m1|Add1~125 .output_mode = "comb_only";
defparam \m1|Add1~125 .register_cascade_mode = "off";
defparam \m1|Add1~125 .sum_lutc_input = "cin";
defparam \m1|Add1~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \m1|Timer[25] (
// Equation(s):
// \m1|Timer [25] = DFFEAS((((\m1|Add1~125_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add1~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[25] .lut_mask = "ff00";
defparam \m1|Timer[25] .operation_mode = "normal";
defparam \m1|Timer[25] .output_mode = "reg_only";
defparam \m1|Timer[25] .register_cascade_mode = "off";
defparam \m1|Timer[25] .sum_lutc_input = "datac";
defparam \m1|Timer[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \m1|Add1~130 (
// Equation(s):
// \m1|Add1~130_combout  = \m1|Timer [26] $ ((((!(!\m1|Add1~122  & \m1|Add1~127 ) # (\m1|Add1~122  & \m1|Add1~127COUT1_171 )))))
// \m1|Add1~132  = CARRY((\m1|Timer [26] & ((!\m1|Add1~127 ))))
// \m1|Add1~132COUT1_172  = CARRY((\m1|Timer [26] & ((!\m1|Add1~127COUT1_171 ))))

	.clk(gnd),
	.dataa(\m1|Timer [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~122 ),
	.cin0(\m1|Add1~127 ),
	.cin1(\m1|Add1~127COUT1_171 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~130_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~132 ),
	.cout1(\m1|Add1~132COUT1_172 ));
// synopsys translate_off
defparam \m1|Add1~130 .cin0_used = "true";
defparam \m1|Add1~130 .cin1_used = "true";
defparam \m1|Add1~130 .cin_used = "true";
defparam \m1|Add1~130 .lut_mask = "a50a";
defparam \m1|Add1~130 .operation_mode = "arithmetic";
defparam \m1|Add1~130 .output_mode = "comb_only";
defparam \m1|Add1~130 .register_cascade_mode = "off";
defparam \m1|Add1~130 .sum_lutc_input = "cin";
defparam \m1|Add1~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \m1|Timer[26] (
// Equation(s):
// \m1|Timer [26] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~130_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[26] .lut_mask = "0000";
defparam \m1|Timer[26] .operation_mode = "normal";
defparam \m1|Timer[26] .output_mode = "reg_only";
defparam \m1|Timer[26] .register_cascade_mode = "off";
defparam \m1|Timer[26] .sum_lutc_input = "datac";
defparam \m1|Timer[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \m1|Add1~135 (
// Equation(s):
// \m1|Add1~135_combout  = (\m1|Timer [27] $ (((!\m1|Add1~122  & \m1|Add1~132 ) # (\m1|Add1~122  & \m1|Add1~132COUT1_172 ))))
// \m1|Add1~137  = CARRY(((!\m1|Add1~132 ) # (!\m1|Timer [27])))
// \m1|Add1~137COUT1_173  = CARRY(((!\m1|Add1~132COUT1_172 ) # (!\m1|Timer [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~122 ),
	.cin0(\m1|Add1~132 ),
	.cin1(\m1|Add1~132COUT1_172 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~135_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~137 ),
	.cout1(\m1|Add1~137COUT1_173 ));
// synopsys translate_off
defparam \m1|Add1~135 .cin0_used = "true";
defparam \m1|Add1~135 .cin1_used = "true";
defparam \m1|Add1~135 .cin_used = "true";
defparam \m1|Add1~135 .lut_mask = "3c3f";
defparam \m1|Add1~135 .operation_mode = "arithmetic";
defparam \m1|Add1~135 .output_mode = "comb_only";
defparam \m1|Add1~135 .register_cascade_mode = "off";
defparam \m1|Add1~135 .sum_lutc_input = "cin";
defparam \m1|Add1~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \m1|Timer[27] (
// Equation(s):
// \m1|Timer [27] = DFFEAS((((\m1|Add1~135_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Add1~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[27] .lut_mask = "ff00";
defparam \m1|Timer[27] .operation_mode = "normal";
defparam \m1|Timer[27] .output_mode = "reg_only";
defparam \m1|Timer[27] .register_cascade_mode = "off";
defparam \m1|Timer[27] .sum_lutc_input = "datac";
defparam \m1|Timer[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \m1|Add1~120 (
// Equation(s):
// \m1|Add1~120_combout  = \m1|Timer [24] $ ((((!(!\m1|Add1~97  & \m1|Add1~117 ) # (\m1|Add1~97  & \m1|Add1~117COUT1_170 )))))
// \m1|Add1~122  = CARRY((\m1|Timer [24] & ((!\m1|Add1~117COUT1_170 ))))

	.clk(gnd),
	.dataa(\m1|Timer [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~97 ),
	.cin0(\m1|Add1~117 ),
	.cin1(\m1|Add1~117COUT1_170 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~120_combout ),
	.regout(),
	.cout(\m1|Add1~122 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~120 .cin0_used = "true";
defparam \m1|Add1~120 .cin1_used = "true";
defparam \m1|Add1~120 .cin_used = "true";
defparam \m1|Add1~120 .lut_mask = "a50a";
defparam \m1|Add1~120 .operation_mode = "arithmetic";
defparam \m1|Add1~120 .output_mode = "comb_only";
defparam \m1|Add1~120 .register_cascade_mode = "off";
defparam \m1|Add1~120 .sum_lutc_input = "cin";
defparam \m1|Add1~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \m1|Timer[24] (
// Equation(s):
// \m1|Equal0~7  = (!\m1|Timer [27] & (!\m1|Timer [26] & (!B1_Timer[24] & !\m1|Timer [25])))
// \m1|Timer [24] = DFFEAS(\m1|Equal0~7 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~120_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(\m1|Timer [27]),
	.datab(\m1|Timer [26]),
	.datac(\m1|Add1~120_combout ),
	.datad(\m1|Timer [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~7 ),
	.regout(\m1|Timer [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[24] .lut_mask = "0001";
defparam \m1|Timer[24] .operation_mode = "normal";
defparam \m1|Timer[24] .output_mode = "reg_and_comb";
defparam \m1|Timer[24] .register_cascade_mode = "off";
defparam \m1|Timer[24] .sum_lutc_input = "qfbk";
defparam \m1|Timer[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \m1|Add1~140 (
// Equation(s):
// \m1|Add1~140_combout  = (\m1|Timer [28] $ ((!(!\m1|Add1~122  & \m1|Add1~137 ) # (\m1|Add1~122  & \m1|Add1~137COUT1_173 ))))
// \m1|Add1~142  = CARRY(((\m1|Timer [28] & !\m1|Add1~137 )))
// \m1|Add1~142COUT1_174  = CARRY(((\m1|Timer [28] & !\m1|Add1~137COUT1_173 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|Timer [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~122 ),
	.cin0(\m1|Add1~137 ),
	.cin1(\m1|Add1~137COUT1_173 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~140_combout ),
	.regout(),
	.cout(),
	.cout0(\m1|Add1~142 ),
	.cout1(\m1|Add1~142COUT1_174 ));
// synopsys translate_off
defparam \m1|Add1~140 .cin0_used = "true";
defparam \m1|Add1~140 .cin1_used = "true";
defparam \m1|Add1~140 .cin_used = "true";
defparam \m1|Add1~140 .lut_mask = "c30c";
defparam \m1|Add1~140 .operation_mode = "arithmetic";
defparam \m1|Add1~140 .output_mode = "comb_only";
defparam \m1|Add1~140 .register_cascade_mode = "off";
defparam \m1|Add1~140 .sum_lutc_input = "cin";
defparam \m1|Add1~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \m1|Timer[28] (
// Equation(s):
// \m1|Equal0~8  = ((!\m1|Timer [29] & (!B1_Timer[28] & \m1|Equal0~7 )))
// \m1|Timer [28] = DFFEAS(\m1|Equal0~8 , GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~140_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|Timer [29]),
	.datac(\m1|Add1~140_combout ),
	.datad(\m1|Equal0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~8 ),
	.regout(\m1|Timer [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[28] .lut_mask = "0300";
defparam \m1|Timer[28] .operation_mode = "normal";
defparam \m1|Timer[28] .output_mode = "reg_and_comb";
defparam \m1|Timer[28] .register_cascade_mode = "off";
defparam \m1|Timer[28] .sum_lutc_input = "qfbk";
defparam \m1|Timer[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \m1|Add1~145 (
// Equation(s):
// \m1|Add1~145_combout  = (((!\m1|Add1~122  & \m1|Add1~142 ) # (\m1|Add1~122  & \m1|Add1~142COUT1_174 ) $ (\m1|Timer [29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m1|Timer [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\m1|Add1~122 ),
	.cin0(\m1|Add1~142 ),
	.cin1(\m1|Add1~142COUT1_174 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Add1~145_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Add1~145 .cin0_used = "true";
defparam \m1|Add1~145 .cin1_used = "true";
defparam \m1|Add1~145 .cin_used = "true";
defparam \m1|Add1~145 .lut_mask = "0ff0";
defparam \m1|Add1~145 .operation_mode = "normal";
defparam \m1|Add1~145 .output_mode = "comb_only";
defparam \m1|Add1~145 .register_cascade_mode = "off";
defparam \m1|Add1~145 .sum_lutc_input = "cin";
defparam \m1|Add1~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \m1|Timer[29] (
// Equation(s):
// \m1|Timer [29] = DFFEAS(GND, GLOBAL(\CLK~combout ), VCC, , , \m1|Add1~145_combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|Add1~145_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|Timer [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Timer[29] .lut_mask = "0000";
defparam \m1|Timer[29] .operation_mode = "normal";
defparam \m1|Timer[29] .output_mode = "reg_only";
defparam \m1|Timer[29] .register_cascade_mode = "off";
defparam \m1|Timer[29] .sum_lutc_input = "datac";
defparam \m1|Timer[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \m1|Equal0~4 (
// Equation(s):
// \m1|Equal0~4_combout  = (\m1|Equal0~1  & (\m1|Equal0~2  & (\m1|Equal0~3  & \m1|Equal0~0 )))

	.clk(gnd),
	.dataa(\m1|Equal0~1 ),
	.datab(\m1|Equal0~2 ),
	.datac(\m1|Equal0~3 ),
	.datad(\m1|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Equal0~4 .lut_mask = "8000";
defparam \m1|Equal0~4 .operation_mode = "normal";
defparam \m1|Equal0~4 .output_mode = "comb_only";
defparam \m1|Equal0~4 .register_cascade_mode = "off";
defparam \m1|Equal0~4 .sum_lutc_input = "datac";
defparam \m1|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \m1|Equal0~9 (
// Equation(s):
// \m1|Equal0~9_combout  = (\m1|Equal0~5  & (\m1|Equal0~6  & (\m1|Equal0~8  & \m1|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\m1|Equal0~5 ),
	.datab(\m1|Equal0~6 ),
	.datac(\m1|Equal0~8 ),
	.datad(\m1|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|Equal0~9 .lut_mask = "8000";
defparam \m1|Equal0~9 .operation_mode = "normal";
defparam \m1|Equal0~9 .output_mode = "comb_only";
defparam \m1|Equal0~9 .register_cascade_mode = "off";
defparam \m1|Equal0~9 .sum_lutc_input = "datac";
defparam \m1|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \m1|BeatsCounter[0] (
// Equation(s):
// \m1|BeatsCounter [0] = DFFEAS(((!\m1|BeatsCounter [0])), GLOBAL(\CLK~combout ), VCC, , \m1|Equal0~9_combout , , , , )
// \m1|BeatsCounter[0]~5  = CARRY(((\m1|BeatsCounter [0])))
// \m1|BeatsCounter[0]~5COUT1_11  = CARRY(((\m1|BeatsCounter [0])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|BeatsCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1|Equal0~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|BeatsCounter [0]),
	.cout(),
	.cout0(\m1|BeatsCounter[0]~5 ),
	.cout1(\m1|BeatsCounter[0]~5COUT1_11 ));
// synopsys translate_off
defparam \m1|BeatsCounter[0] .lut_mask = "33cc";
defparam \m1|BeatsCounter[0] .operation_mode = "arithmetic";
defparam \m1|BeatsCounter[0] .output_mode = "reg_only";
defparam \m1|BeatsCounter[0] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[0] .sum_lutc_input = "datac";
defparam \m1|BeatsCounter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \m1|BeatsCounter[1] (
// Equation(s):
// \m1|BeatsCounter [1] = DFFEAS((\m1|BeatsCounter [1] $ ((\m1|BeatsCounter[0]~5 ))), GLOBAL(\CLK~combout ), VCC, , \m1|Equal0~9_combout , , , , )
// \m1|BeatsCounter[1]~9  = CARRY(((!\m1|BeatsCounter[0]~5 ) # (!\m1|BeatsCounter [1])))
// \m1|BeatsCounter[1]~9COUT1_12  = CARRY(((!\m1|BeatsCounter[0]~5COUT1_11 ) # (!\m1|BeatsCounter [1])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|BeatsCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1|Equal0~9_combout ),
	.cin(gnd),
	.cin0(\m1|BeatsCounter[0]~5 ),
	.cin1(\m1|BeatsCounter[0]~5COUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|BeatsCounter [1]),
	.cout(),
	.cout0(\m1|BeatsCounter[1]~9 ),
	.cout1(\m1|BeatsCounter[1]~9COUT1_12 ));
// synopsys translate_off
defparam \m1|BeatsCounter[1] .cin0_used = "true";
defparam \m1|BeatsCounter[1] .cin1_used = "true";
defparam \m1|BeatsCounter[1] .lut_mask = "3c3f";
defparam \m1|BeatsCounter[1] .operation_mode = "arithmetic";
defparam \m1|BeatsCounter[1] .output_mode = "reg_only";
defparam \m1|BeatsCounter[1] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[1] .sum_lutc_input = "cin";
defparam \m1|BeatsCounter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \m1|BeatsCounter[2] (
// Equation(s):
// \m1|BeatsCounter [2] = DFFEAS((\m1|BeatsCounter [2] $ ((!\m1|BeatsCounter[1]~9 ))), GLOBAL(\CLK~combout ), VCC, , \m1|Equal0~9_combout , , , , )
// \m1|BeatsCounter[2]~7  = CARRY(((\m1|BeatsCounter [2] & !\m1|BeatsCounter[1]~9 )))
// \m1|BeatsCounter[2]~7COUT1_13  = CARRY(((\m1|BeatsCounter [2] & !\m1|BeatsCounter[1]~9COUT1_12 )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m1|BeatsCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1|Equal0~9_combout ),
	.cin(gnd),
	.cin0(\m1|BeatsCounter[1]~9 ),
	.cin1(\m1|BeatsCounter[1]~9COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|BeatsCounter [2]),
	.cout(),
	.cout0(\m1|BeatsCounter[2]~7 ),
	.cout1(\m1|BeatsCounter[2]~7COUT1_13 ));
// synopsys translate_off
defparam \m1|BeatsCounter[2] .cin0_used = "true";
defparam \m1|BeatsCounter[2] .cin1_used = "true";
defparam \m1|BeatsCounter[2] .lut_mask = "c30c";
defparam \m1|BeatsCounter[2] .operation_mode = "arithmetic";
defparam \m1|BeatsCounter[2] .output_mode = "reg_only";
defparam \m1|BeatsCounter[2] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[2] .sum_lutc_input = "cin";
defparam \m1|BeatsCounter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \m1|BeatsCounter[3] (
// Equation(s):
// \m1|BeatsCounter [3] = DFFEAS(\m1|BeatsCounter [3] $ ((((\m1|BeatsCounter[2]~7 )))), GLOBAL(\CLK~combout ), VCC, , \m1|Equal0~9_combout , , , , )
// \m1|BeatsCounter[3]~3  = CARRY(((!\m1|BeatsCounter[2]~7 )) # (!\m1|BeatsCounter [3]))
// \m1|BeatsCounter[3]~3COUT1_14  = CARRY(((!\m1|BeatsCounter[2]~7COUT1_13 )) # (!\m1|BeatsCounter [3]))

	.clk(\CLK~combout ),
	.dataa(\m1|BeatsCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1|Equal0~9_combout ),
	.cin(gnd),
	.cin0(\m1|BeatsCounter[2]~7 ),
	.cin1(\m1|BeatsCounter[2]~7COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|BeatsCounter [3]),
	.cout(),
	.cout0(\m1|BeatsCounter[3]~3 ),
	.cout1(\m1|BeatsCounter[3]~3COUT1_14 ));
// synopsys translate_off
defparam \m1|BeatsCounter[3] .cin0_used = "true";
defparam \m1|BeatsCounter[3] .cin1_used = "true";
defparam \m1|BeatsCounter[3] .lut_mask = "5a5f";
defparam \m1|BeatsCounter[3] .operation_mode = "arithmetic";
defparam \m1|BeatsCounter[3] .output_mode = "reg_only";
defparam \m1|BeatsCounter[3] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[3] .sum_lutc_input = "cin";
defparam \m1|BeatsCounter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \m1|BeatsCounter[4] (
// Equation(s):
// \m1|BeatsCounter [4] = DFFEAS(\m1|BeatsCounter [4] $ ((((!\m1|BeatsCounter[3]~3 )))), GLOBAL(\CLK~combout ), VCC, , \m1|Equal0~9_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\m1|BeatsCounter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m1|Equal0~9_combout ),
	.cin(gnd),
	.cin0(\m1|BeatsCounter[3]~3 ),
	.cin1(\m1|BeatsCounter[3]~3COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m1|BeatsCounter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|BeatsCounter[4] .cin0_used = "true";
defparam \m1|BeatsCounter[4] .cin1_used = "true";
defparam \m1|BeatsCounter[4] .lut_mask = "a5a5";
defparam \m1|BeatsCounter[4] .operation_mode = "normal";
defparam \m1|BeatsCounter[4] .output_mode = "reg_only";
defparam \m1|BeatsCounter[4] .register_cascade_mode = "off";
defparam \m1|BeatsCounter[4] .sum_lutc_input = "cin";
defparam \m1|BeatsCounter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \m1|WideOr0~0 (
// Equation(s):
// \m1|WideOr0~0_combout  = ((\m1|BeatsCounter [2]) # ((\m1|BeatsCounter [0] & !\m1|BeatsCounter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|BeatsCounter [2]),
	.datac(\m1|BeatsCounter [0]),
	.datad(\m1|BeatsCounter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|WideOr0~0 .lut_mask = "ccfc";
defparam \m1|WideOr0~0 .operation_mode = "normal";
defparam \m1|WideOr0~0 .output_mode = "comb_only";
defparam \m1|WideOr0~0 .register_cascade_mode = "off";
defparam \m1|WideOr0~0 .sum_lutc_input = "datac";
defparam \m1|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \m1|WideOr0~1 (
// Equation(s):
// \m1|WideOr0~1_combout  = (\m1|BeatsCounter [3] & (!\m1|BeatsCounter [1] & (\m1|BeatsCounter [4] & \m1|WideOr0~0_combout ))) # (!\m1|BeatsCounter [3] & (((!\m1|BeatsCounter [4] & !\m1|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [3]),
	.datab(\m1|BeatsCounter [1]),
	.datac(\m1|BeatsCounter [4]),
	.datad(\m1|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|WideOr0~1 .lut_mask = "2005";
defparam \m1|WideOr0~1 .operation_mode = "normal";
defparam \m1|WideOr0~1 .output_mode = "comb_only";
defparam \m1|WideOr0~1 .register_cascade_mode = "off";
defparam \m1|WideOr0~1 .sum_lutc_input = "datac";
defparam \m1|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \m1|KeyState[6] (
// Equation(s):
// \m1|KeyState [6] = ((GLOBAL(\Equal0~0_combout ) & ((\m1|WideOr0~1_combout ))) # (!GLOBAL(\Equal0~0_combout ) & (\m1|KeyState [6])))

	.clk(gnd),
	.dataa(\m1|KeyState [6]),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\m1|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[6] .lut_mask = "fa0a";
defparam \m1|KeyState[6] .operation_mode = "normal";
defparam \m1|KeyState[6] .output_mode = "comb_only";
defparam \m1|KeyState[6] .register_cascade_mode = "off";
defparam \m1|KeyState[6] .sum_lutc_input = "datac";
defparam \m1|KeyState[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \KeyState[6]~2 (
// Equation(s):
// \KeyState[6]~2_combout  = ((\Equal0~0_combout  & ((\m1|KeyState [6]))) # (!\Equal0~0_combout  & (\Key~combout [6])))

	.clk(gnd),
	.dataa(\Key~combout [6]),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\KeyState[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \KeyState[6]~2 .lut_mask = "fa0a";
defparam \KeyState[6]~2 .operation_mode = "normal";
defparam \KeyState[6]~2 .output_mode = "comb_only";
defparam \KeyState[6]~2 .register_cascade_mode = "off";
defparam \KeyState[6]~2 .sum_lutc_input = "datac";
defparam \KeyState[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [5]),
	.padio(Key[5]));
// synopsys translate_off
defparam \Key[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \m1|KeyState~0 (
// Equation(s):
// \m1|KeyState~0_combout  = (!\m1|BeatsCounter [0] & (\m1|BeatsCounter [3] & (!\m1|BeatsCounter [2] & \m1|BeatsCounter [4])))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [0]),
	.datab(\m1|BeatsCounter [3]),
	.datac(\m1|BeatsCounter [2]),
	.datad(\m1|BeatsCounter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState~0 .lut_mask = "0400";
defparam \m1|KeyState~0 .operation_mode = "normal";
defparam \m1|KeyState~0 .output_mode = "comb_only";
defparam \m1|KeyState~0 .register_cascade_mode = "off";
defparam \m1|KeyState~0 .sum_lutc_input = "datac";
defparam \m1|KeyState~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \m1|KeyState[5] (
// Equation(s):
// \m1|KeyState [5] = ((GLOBAL(\Equal0~0_combout ) & ((\m1|KeyState~0_combout ))) # (!GLOBAL(\Equal0~0_combout ) & (\m1|KeyState [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|KeyState [5]),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[5] .lut_mask = "fc0c";
defparam \m1|KeyState[5] .operation_mode = "normal";
defparam \m1|KeyState[5] .output_mode = "comb_only";
defparam \m1|KeyState[5] .register_cascade_mode = "off";
defparam \m1|KeyState[5] .sum_lutc_input = "datac";
defparam \m1|KeyState[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [4]),
	.padio(Key[4]));
// synopsys translate_off
defparam \Key[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxii_lcell \m1|KeyState~1 (
// Equation(s):
// \m1|KeyState~1_combout  = (!\m1|BeatsCounter [0] & (\m1|BeatsCounter [2] & (!\m1|BeatsCounter [3] & \m1|BeatsCounter [4])))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [0]),
	.datab(\m1|BeatsCounter [2]),
	.datac(\m1|BeatsCounter [3]),
	.datad(\m1|BeatsCounter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState~1 .lut_mask = "0400";
defparam \m1|KeyState~1 .operation_mode = "normal";
defparam \m1|KeyState~1 .output_mode = "comb_only";
defparam \m1|KeyState~1 .register_cascade_mode = "off";
defparam \m1|KeyState~1 .sum_lutc_input = "datac";
defparam \m1|KeyState~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \m1|KeyState[4] (
// Equation(s):
// \m1|KeyState [4] = ((GLOBAL(\Equal0~0_combout ) & ((\m1|KeyState~1_combout ))) # (!GLOBAL(\Equal0~0_combout ) & (\m1|KeyState [4])))

	.clk(gnd),
	.dataa(\m1|KeyState [4]),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[4] .lut_mask = "fa0a";
defparam \m1|KeyState[4] .operation_mode = "normal";
defparam \m1|KeyState[4] .output_mode = "comb_only";
defparam \m1|KeyState[4] .register_cascade_mode = "off";
defparam \m1|KeyState[4] .sum_lutc_input = "datac";
defparam \m1|KeyState[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \KeyState[4]~1 (
// Equation(s):
// \KeyState[4]~1_combout  = ((\Equal0~0_combout  & ((\m1|KeyState [4]))) # (!\Equal0~0_combout  & (\Key~combout [4])))

	.clk(gnd),
	.dataa(\Key~combout [4]),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\KeyState[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \KeyState[4]~1 .lut_mask = "fa0a";
defparam \KeyState[4]~1 .operation_mode = "normal";
defparam \KeyState[4]~1 .output_mode = "comb_only";
defparam \KeyState[4]~1 .register_cascade_mode = "off";
defparam \KeyState[4]~1 .sum_lutc_input = "datac";
defparam \KeyState[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \m3|Equal0~5 (
// Equation(s):
// \m3|Equal0~5_combout  = (!\KeyState[4]~1_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [5]))) # (!\Equal0~0_combout  & (!\Key~combout [5]))))

	.clk(gnd),
	.dataa(\Key~combout [5]),
	.datab(\m1|KeyState [5]),
	.datac(\Equal0~0_combout ),
	.datad(\KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal0~5 .lut_mask = "0035";
defparam \m3|Equal0~5 .operation_mode = "normal";
defparam \m3|Equal0~5 .output_mode = "comb_only";
defparam \m3|Equal0~5 .register_cascade_mode = "off";
defparam \m3|Equal0~5 .sum_lutc_input = "datac";
defparam \m3|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [0]),
	.padio(Key[0]));
// synopsys translate_off
defparam \Key[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \KeyState[0]~5 (
// Equation(s):
// \KeyState[0]~5_combout  = (\Key~combout [0] & (((!\Equal0~0_combout ))))

	.clk(gnd),
	.dataa(\Key~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\KeyState[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \KeyState[0]~5 .lut_mask = "00aa";
defparam \KeyState[0]~5 .operation_mode = "normal";
defparam \KeyState[0]~5 .output_mode = "comb_only";
defparam \KeyState[0]~5 .register_cascade_mode = "off";
defparam \KeyState[0]~5 .sum_lutc_input = "datac";
defparam \KeyState[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [2]),
	.padio(Key[2]));
// synopsys translate_off
defparam \Key[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \m1|WideOr1~0 (
// Equation(s):
// \m1|WideOr1~0_combout  = (\m1|BeatsCounter [2] & ((\m1|BeatsCounter [3] & (!\m1|BeatsCounter [1])) # (!\m1|BeatsCounter [3] & ((!\m1|BeatsCounter [0])))))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [2]),
	.datab(\m1|BeatsCounter [1]),
	.datac(\m1|BeatsCounter [0]),
	.datad(\m1|BeatsCounter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|WideOr1~0 .lut_mask = "220a";
defparam \m1|WideOr1~0 .operation_mode = "normal";
defparam \m1|WideOr1~0 .output_mode = "comb_only";
defparam \m1|WideOr1~0 .register_cascade_mode = "off";
defparam \m1|WideOr1~0 .sum_lutc_input = "datac";
defparam \m1|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \m1|WideOr1~1 (
// Equation(s):
// \m1|WideOr1~1_combout  = (((!\m1|BeatsCounter [4] & \m1|WideOr1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m1|BeatsCounter [4]),
	.datad(\m1|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|WideOr1~1 .lut_mask = "0f00";
defparam \m1|WideOr1~1 .operation_mode = "normal";
defparam \m1|WideOr1~1 .output_mode = "comb_only";
defparam \m1|WideOr1~1 .register_cascade_mode = "off";
defparam \m1|WideOr1~1 .sum_lutc_input = "datac";
defparam \m1|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \m1|KeyState[2] (
// Equation(s):
// \m1|KeyState [2] = ((GLOBAL(\Equal0~0_combout ) & ((\m1|WideOr1~1_combout ))) # (!GLOBAL(\Equal0~0_combout ) & (\m1|KeyState [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m1|KeyState [2]),
	.datac(\Equal0~0_combout ),
	.datad(\m1|WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[2] .lut_mask = "fc0c";
defparam \m1|KeyState[2] .operation_mode = "normal";
defparam \m1|KeyState[2] .output_mode = "comb_only";
defparam \m1|KeyState[2] .register_cascade_mode = "off";
defparam \m1|KeyState[2] .sum_lutc_input = "datac";
defparam \m1|KeyState[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \KeyState[2]~4 (
// Equation(s):
// \KeyState[2]~4_combout  = ((\Equal0~0_combout  & ((\m1|KeyState [2]))) # (!\Equal0~0_combout  & (\Key~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Key~combout [2]),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\KeyState[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \KeyState[2]~4 .lut_mask = "fc0c";
defparam \KeyState[2]~4 .operation_mode = "normal";
defparam \KeyState[2]~4 .output_mode = "comb_only";
defparam \KeyState[2]~4 .register_cascade_mode = "off";
defparam \KeyState[2]~4 .sum_lutc_input = "datac";
defparam \KeyState[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [1]),
	.padio(Key[1]));
// synopsys translate_off
defparam \Key[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \m1|KeyState~3 (
// Equation(s):
// \m1|KeyState~3_combout  = (\m1|BeatsCounter [3] & (!\m1|BeatsCounter [2] & (!\m1|BeatsCounter [4] & !\m1|BeatsCounter [0])))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [3]),
	.datab(\m1|BeatsCounter [2]),
	.datac(\m1|BeatsCounter [4]),
	.datad(\m1|BeatsCounter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState~3 .lut_mask = "0002";
defparam \m1|KeyState~3 .operation_mode = "normal";
defparam \m1|KeyState~3 .output_mode = "comb_only";
defparam \m1|KeyState~3 .register_cascade_mode = "off";
defparam \m1|KeyState~3 .sum_lutc_input = "datac";
defparam \m1|KeyState~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \m1|KeyState[1] (
// Equation(s):
// \m1|KeyState [1] = ((GLOBAL(\Equal0~0_combout ) & ((\m1|KeyState~3_combout ))) # (!GLOBAL(\Equal0~0_combout ) & (\m1|KeyState [1])))

	.clk(gnd),
	.dataa(\m1|KeyState [1]),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[1] .lut_mask = "fa0a";
defparam \m1|KeyState[1] .operation_mode = "normal";
defparam \m1|KeyState[1] .output_mode = "comb_only";
defparam \m1|KeyState[1] .register_cascade_mode = "off";
defparam \m1|KeyState[1] .sum_lutc_input = "datac";
defparam \m1|KeyState[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \KeyState[1]~6 (
// Equation(s):
// \KeyState[1]~6_combout  = ((\Equal0~0_combout  & ((\m1|KeyState [1]))) # (!\Equal0~0_combout  & (\Key~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Key~combout [1]),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\KeyState[1]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \KeyState[1]~6 .lut_mask = "fc0c";
defparam \KeyState[1]~6 .operation_mode = "normal";
defparam \KeyState[1]~6 .output_mode = "comb_only";
defparam \KeyState[1]~6 .register_cascade_mode = "off";
defparam \KeyState[1]~6 .sum_lutc_input = "datac";
defparam \KeyState[1]~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Key[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Key~combout [3]),
	.padio(Key[3]));
// synopsys translate_off
defparam \Key[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \m1|KeyState~2 (
// Equation(s):
// \m1|KeyState~2_combout  = (\m1|BeatsCounter [4] & (!\m1|BeatsCounter [2] & (!\m1|BeatsCounter [0] & !\m1|BeatsCounter [3])))

	.clk(gnd),
	.dataa(\m1|BeatsCounter [4]),
	.datab(\m1|BeatsCounter [2]),
	.datac(\m1|BeatsCounter [0]),
	.datad(\m1|BeatsCounter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState~2 .lut_mask = "0002";
defparam \m1|KeyState~2 .operation_mode = "normal";
defparam \m1|KeyState~2 .output_mode = "comb_only";
defparam \m1|KeyState~2 .register_cascade_mode = "off";
defparam \m1|KeyState~2 .sum_lutc_input = "datac";
defparam \m1|KeyState~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \m1|KeyState[3] (
// Equation(s):
// \m1|KeyState [3] = ((GLOBAL(\Equal0~0_combout ) & ((\m1|KeyState~2_combout ))) # (!GLOBAL(\Equal0~0_combout ) & (\m1|KeyState [3])))

	.clk(gnd),
	.dataa(\m1|KeyState [3]),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m1|KeyState [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m1|KeyState[3] .lut_mask = "fa0a";
defparam \m1|KeyState[3] .operation_mode = "normal";
defparam \m1|KeyState[3] .output_mode = "comb_only";
defparam \m1|KeyState[3] .register_cascade_mode = "off";
defparam \m1|KeyState[3] .sum_lutc_input = "datac";
defparam \m1|KeyState[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \KeyState[3]~3 (
// Equation(s):
// \KeyState[3]~3_combout  = ((\Equal0~0_combout  & ((\m1|KeyState [3]))) # (!\Equal0~0_combout  & (\Key~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Key~combout [3]),
	.datac(\Equal0~0_combout ),
	.datad(\m1|KeyState [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\KeyState[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \KeyState[3]~3 .lut_mask = "fc0c";
defparam \KeyState[3]~3 .operation_mode = "normal";
defparam \KeyState[3]~3 .output_mode = "comb_only";
defparam \KeyState[3]~3 .register_cascade_mode = "off";
defparam \KeyState[3]~3 .sum_lutc_input = "datac";
defparam \KeyState[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \m5|WideOr2~2 (
// Equation(s):
// \m5|WideOr2~2_combout  = (!\KeyState[0]~5_combout  & (!\KeyState[2]~4_combout  & (!\KeyState[1]~6_combout  & !\KeyState[3]~3_combout )))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~2 .lut_mask = "0001";
defparam \m5|WideOr2~2 .operation_mode = "normal";
defparam \m5|WideOr2~2 .output_mode = "comb_only";
defparam \m5|WideOr2~2 .register_cascade_mode = "off";
defparam \m5|WideOr2~2 .sum_lutc_input = "datac";
defparam \m5|WideOr2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \m3|Equal0~4 (
// Equation(s):
// \m3|Equal0~4_combout  = (((!\m5|WideOr2~2_combout ) # (!\m3|Equal0~5_combout )) # (!\KeyState[6]~2_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\KeyState[6]~2_combout ),
	.datac(\m3|Equal0~5_combout ),
	.datad(\m5|WideOr2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal0~4 .lut_mask = "3fff";
defparam \m3|Equal0~4 .operation_mode = "normal";
defparam \m3|Equal0~4 .output_mode = "comb_only";
defparam \m3|Equal0~4 .register_cascade_mode = "off";
defparam \m3|Equal0~4 .sum_lutc_input = "datac";
defparam \m3|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \m3|COL_RED[0]~1 (
// Equation(s):
// \m3|COL_RED[0]~1_combout  = (\m3|COL_RED[6]~0_combout  & (((\m3|Equal0~4_combout  & \m3|Mux21~0_combout ))))

	.clk(gnd),
	.dataa(\m3|COL_RED[6]~0_combout ),
	.datab(vcc),
	.datac(\m3|Equal0~4_combout ),
	.datad(\m3|Mux21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[0]~1 .lut_mask = "a000";
defparam \m3|COL_RED[0]~1 .operation_mode = "normal";
defparam \m3|COL_RED[0]~1 .output_mode = "comb_only";
defparam \m3|COL_RED[0]~1 .register_cascade_mode = "off";
defparam \m3|COL_RED[0]~1 .sum_lutc_input = "datac";
defparam \m3|COL_RED[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \KeyState[5]~0 (
// Equation(s):
// \KeyState[5]~0_combout  = (\Equal0~0_combout  & (((\m1|KeyState [5])))) # (!\Equal0~0_combout  & (\Key~combout [5]))

	.clk(gnd),
	.dataa(\Key~combout [5]),
	.datab(\Equal0~0_combout ),
	.datac(vcc),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\KeyState[5]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \KeyState[5]~0 .lut_mask = "ee22";
defparam \KeyState[5]~0 .operation_mode = "normal";
defparam \KeyState[5]~0 .output_mode = "comb_only";
defparam \KeyState[5]~0 .register_cascade_mode = "off";
defparam \KeyState[5]~0 .sum_lutc_input = "datac";
defparam \KeyState[5]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \m5|SEG[2]~0 (
// Equation(s):
// \m5|SEG[2]~0_combout  = (!\KeyState[4]~1_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [6]))) # (!\Equal0~0_combout  & (!\Key~combout [6]))))

	.clk(gnd),
	.dataa(\Equal0~0_combout ),
	.datab(\Key~combout [6]),
	.datac(\m1|KeyState [6]),
	.datad(\KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|SEG[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|SEG[2]~0 .lut_mask = "001b";
defparam \m5|SEG[2]~0 .operation_mode = "normal";
defparam \m5|SEG[2]~0 .output_mode = "comb_only";
defparam \m5|SEG[2]~0 .register_cascade_mode = "off";
defparam \m5|SEG[2]~0 .sum_lutc_input = "datac";
defparam \m5|SEG[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \m3|Equal1~0 (
// Equation(s):
// \m3|Equal1~0_combout  = (((!\m5|SEG[2]~0_combout ) # (!\m5|WideOr2~2_combout ))) # (!\KeyState[5]~0_combout )

	.clk(gnd),
	.dataa(\KeyState[5]~0_combout ),
	.datab(vcc),
	.datac(\m5|WideOr2~2_combout ),
	.datad(\m5|SEG[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal1~0 .lut_mask = "5fff";
defparam \m3|Equal1~0 .operation_mode = "normal";
defparam \m3|Equal1~0 .output_mode = "comb_only";
defparam \m3|Equal1~0 .register_cascade_mode = "off";
defparam \m3|Equal1~0 .sum_lutc_input = "datac";
defparam \m3|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \m3|COL_RED[1]~2 (
// Equation(s):
// \m3|COL_RED[1]~2_combout  = (\m3|Equal1~0_combout  & (!\m2|Counter [2] & (!\m2|Counter [1] & \m3|COL_RED[6]~0_combout )))

	.clk(gnd),
	.dataa(\m3|Equal1~0_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m2|Counter [1]),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[1]~2 .lut_mask = "0200";
defparam \m3|COL_RED[1]~2 .operation_mode = "normal";
defparam \m3|COL_RED[1]~2 .output_mode = "comb_only";
defparam \m3|COL_RED[1]~2 .register_cascade_mode = "off";
defparam \m3|COL_RED[1]~2 .sum_lutc_input = "datac";
defparam \m3|COL_RED[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \m3|Mux21~8 (
// Equation(s):
// \m3|Mux21~8_combout  = (\m2|Counter [1] & (((\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~8 .lut_mask = "aa00";
defparam \m3|Mux21~8 .operation_mode = "normal";
defparam \m3|Mux21~8 .output_mode = "comb_only";
defparam \m3|Mux21~8 .register_cascade_mode = "off";
defparam \m3|Mux21~8 .sum_lutc_input = "datac";
defparam \m3|Mux21~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \m3|Equal2~0 (
// Equation(s):
// \m3|Equal2~0_combout  = (\KeyState[4]~1_combout  & (!\KeyState[2]~4_combout  & (!\KeyState[5]~0_combout  & !\KeyState[1]~6_combout )))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[5]~0_combout ),
	.datad(\KeyState[1]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~0 .lut_mask = "0002";
defparam \m3|Equal2~0 .operation_mode = "normal";
defparam \m3|Equal2~0 .output_mode = "comb_only";
defparam \m3|Equal2~0 .register_cascade_mode = "off";
defparam \m3|Equal2~0 .sum_lutc_input = "datac";
defparam \m3|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \m3|Equal2~1 (
// Equation(s):
// \m3|Equal2~1_combout  = (!\KeyState[0]~5_combout  & (!\KeyState[3]~3_combout  & (!\KeyState[6]~2_combout  & \m3|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[3]~3_combout ),
	.datac(\KeyState[6]~2_combout ),
	.datad(\m3|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~1 .lut_mask = "0100";
defparam \m3|Equal2~1 .operation_mode = "normal";
defparam \m3|Equal2~1 .output_mode = "comb_only";
defparam \m3|Equal2~1 .register_cascade_mode = "off";
defparam \m3|Equal2~1 .sum_lutc_input = "datac";
defparam \m3|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \m3|COL_RED[2]~3 (
// Equation(s):
// \m3|COL_RED[2]~3_combout  = (!\m3|Mux21~8_combout  & (!\m2|Counter [2] & (!\m3|Equal2~1_combout  & \m3|COL_RED[6]~0_combout )))

	.clk(gnd),
	.dataa(\m3|Mux21~8_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Equal2~1_combout ),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[2]~3 .lut_mask = "0100";
defparam \m3|COL_RED[2]~3 .operation_mode = "normal";
defparam \m3|COL_RED[2]~3 .output_mode = "comb_only";
defparam \m3|COL_RED[2]~3 .register_cascade_mode = "off";
defparam \m3|COL_RED[2]~3 .sum_lutc_input = "datac";
defparam \m3|COL_RED[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \m3|Equal4~0 (
// Equation(s):
// \m3|Equal4~0_combout  = (!\KeyState[6]~2_combout  & (((!\KeyState[5]~0_combout  & !\KeyState[4]~1_combout ))))

	.clk(gnd),
	.dataa(\KeyState[6]~2_combout ),
	.datab(vcc),
	.datac(\KeyState[5]~0_combout ),
	.datad(\KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal4~0 .lut_mask = "0005";
defparam \m3|Equal4~0 .operation_mode = "normal";
defparam \m3|Equal4~0 .output_mode = "comb_only";
defparam \m3|Equal4~0 .register_cascade_mode = "off";
defparam \m3|Equal4~0 .sum_lutc_input = "datac";
defparam \m3|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \m3|Equal3~2 (
// Equation(s):
// \m3|Equal3~2_combout  = (!\KeyState[2]~4_combout  & (\m3|Equal4~0_combout  & ((\Equal0~0_combout ) # (!\Key~combout [0]))))

	.clk(gnd),
	.dataa(\KeyState[2]~4_combout ),
	.datab(\Key~combout [0]),
	.datac(\Equal0~0_combout ),
	.datad(\m3|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal3~2 .lut_mask = "5100";
defparam \m3|Equal3~2 .operation_mode = "normal";
defparam \m3|Equal3~2 .output_mode = "comb_only";
defparam \m3|Equal3~2 .register_cascade_mode = "off";
defparam \m3|Equal3~2 .sum_lutc_input = "datac";
defparam \m3|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \m3|COL_RED[3]~4 (
// Equation(s):
// \m3|COL_RED[3]~4_combout  = (!\m2|Counter [2] & (((\KeyState[1]~6_combout ) # (!\m3|Equal3~2_combout )) # (!\KeyState[3]~3_combout )))

	.clk(gnd),
	.dataa(\KeyState[3]~3_combout ),
	.datab(\m2|Counter [2]),
	.datac(\KeyState[1]~6_combout ),
	.datad(\m3|Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[3]~4 .lut_mask = "3133";
defparam \m3|COL_RED[3]~4 .operation_mode = "normal";
defparam \m3|COL_RED[3]~4 .output_mode = "comb_only";
defparam \m3|COL_RED[3]~4 .register_cascade_mode = "off";
defparam \m3|COL_RED[3]~4 .sum_lutc_input = "datac";
defparam \m3|COL_RED[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \m3|COL_RED[3]~5 (
// Equation(s):
// \m3|COL_RED[3]~5_combout  = (((\m3|COL_RED[3]~4_combout  & \m3|COL_RED[6]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m3|COL_RED[3]~4_combout ),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[3]~5 .lut_mask = "f000";
defparam \m3|COL_RED[3]~5 .operation_mode = "normal";
defparam \m3|COL_RED[3]~5 .output_mode = "comb_only";
defparam \m3|COL_RED[3]~5 .register_cascade_mode = "off";
defparam \m3|COL_RED[3]~5 .sum_lutc_input = "datac";
defparam \m3|COL_RED[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \m3|Mux21~9 (
// Equation(s):
// \m3|Mux21~9_combout  = (!\m2|Counter [1] & (((!\m2|Counter [0]))))

	.clk(gnd),
	.dataa(\m2|Counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\m2|Counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Mux21~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Mux21~9 .lut_mask = "0055";
defparam \m3|Mux21~9 .operation_mode = "normal";
defparam \m3|Mux21~9 .output_mode = "comb_only";
defparam \m3|Mux21~9 .register_cascade_mode = "off";
defparam \m3|Mux21~9 .sum_lutc_input = "datac";
defparam \m3|Mux21~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \m3|Equal4~1 (
// Equation(s):
// \m3|Equal4~1_combout  = (!\KeyState[5]~0_combout  & (!\KeyState[1]~6_combout  & (!\KeyState[4]~1_combout  & !\KeyState[6]~2_combout )))

	.clk(gnd),
	.dataa(\KeyState[5]~0_combout ),
	.datab(\KeyState[1]~6_combout ),
	.datac(\KeyState[4]~1_combout ),
	.datad(\KeyState[6]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal4~1 .lut_mask = "0001";
defparam \m3|Equal4~1 .operation_mode = "normal";
defparam \m3|Equal4~1 .output_mode = "comb_only";
defparam \m3|Equal4~1 .register_cascade_mode = "off";
defparam \m3|Equal4~1 .sum_lutc_input = "datac";
defparam \m3|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \m3|Equal4~2 (
// Equation(s):
// \m3|Equal4~2_combout  = (!\KeyState[0]~5_combout  & (\KeyState[2]~4_combout  & (!\KeyState[3]~3_combout  & \m3|Equal4~1_combout )))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[3]~3_combout ),
	.datad(\m3|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal4~2 .lut_mask = "0400";
defparam \m3|Equal4~2 .operation_mode = "normal";
defparam \m3|Equal4~2 .output_mode = "comb_only";
defparam \m3|Equal4~2 .register_cascade_mode = "off";
defparam \m3|Equal4~2 .sum_lutc_input = "datac";
defparam \m3|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \m3|COL_RED[4]~6 (
// Equation(s):
// \m3|COL_RED[4]~6_combout  = (!\m3|Equal4~2_combout  & (\m3|COL_RED[6]~0_combout  & ((\m3|Mux21~9_combout ) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m3|Mux21~9_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Equal4~2_combout ),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[4]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[4]~6 .lut_mask = "0b00";
defparam \m3|COL_RED[4]~6 .operation_mode = "normal";
defparam \m3|COL_RED[4]~6 .output_mode = "comb_only";
defparam \m3|COL_RED[4]~6 .register_cascade_mode = "off";
defparam \m3|COL_RED[4]~6 .sum_lutc_input = "datac";
defparam \m3|COL_RED[4]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \m3|Equal5~0 (
// Equation(s):
// \m3|Equal5~0_combout  = ((\KeyState[3]~3_combout ) # ((!\m3|Equal3~2_combout ) # (!\KeyState[1]~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\KeyState[3]~3_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\m3|Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal5~0 .lut_mask = "cfff";
defparam \m3|Equal5~0 .operation_mode = "normal";
defparam \m3|Equal5~0 .output_mode = "comb_only";
defparam \m3|Equal5~0 .register_cascade_mode = "off";
defparam \m3|Equal5~0 .sum_lutc_input = "datac";
defparam \m3|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \m3|COL_RED[5]~7 (
// Equation(s):
// \m3|COL_RED[5]~7_combout  = (\m3|Equal5~0_combout  & (\m3|COL_RED[6]~0_combout  & ((!\m2|Counter [1]) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m3|Equal5~0_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m2|Counter [1]),
	.datad(\m3|COL_RED[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[5]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[5]~7 .lut_mask = "2a00";
defparam \m3|COL_RED[5]~7 .operation_mode = "normal";
defparam \m3|COL_RED[5]~7 .output_mode = "comb_only";
defparam \m3|COL_RED[5]~7 .register_cascade_mode = "off";
defparam \m3|COL_RED[5]~7 .sum_lutc_input = "datac";
defparam \m3|COL_RED[5]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \m3|Equal6~0 (
// Equation(s):
// \m3|Equal6~0_combout  = (!\KeyState[2]~4_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [3]))) # (!\Equal0~0_combout  & (!\Key~combout [3]))))

	.clk(gnd),
	.dataa(\Key~combout [3]),
	.datab(\KeyState[2]~4_combout ),
	.datac(\m1|KeyState [3]),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal6~0 .lut_mask = "0311";
defparam \m3|Equal6~0 .operation_mode = "normal";
defparam \m3|Equal6~0 .output_mode = "comb_only";
defparam \m3|Equal6~0 .register_cascade_mode = "off";
defparam \m3|Equal6~0 .sum_lutc_input = "datac";
defparam \m3|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \m3|COL_RED[6]~8 (
// Equation(s):
// \m3|COL_RED[6]~8_combout  = (!\m3|Mux21~7_combout  & (((!\m3|Equal6~0_combout ) # (!\KeyState[0]~5_combout )) # (!\m3|Equal4~1_combout )))

	.clk(gnd),
	.dataa(\m3|Equal4~1_combout ),
	.datab(\KeyState[0]~5_combout ),
	.datac(\m3|Mux21~7_combout ),
	.datad(\m3|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[6]~8 .lut_mask = "070f";
defparam \m3|COL_RED[6]~8 .operation_mode = "normal";
defparam \m3|COL_RED[6]~8 .output_mode = "comb_only";
defparam \m3|COL_RED[6]~8 .register_cascade_mode = "off";
defparam \m3|COL_RED[6]~8 .sum_lutc_input = "datac";
defparam \m3|COL_RED[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \m3|COL_RED[6]~9 (
// Equation(s):
// \m3|COL_RED[6]~9_combout  = ((\m3|COL_RED[6]~8_combout  & (\m3|COL_RED[6]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|COL_RED[6]~8_combout ),
	.datac(\m3|COL_RED[6]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_RED[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_RED[6]~9 .lut_mask = "c0c0";
defparam \m3|COL_RED[6]~9 .operation_mode = "normal";
defparam \m3|COL_RED[6]~9 .output_mode = "comb_only";
defparam \m3|COL_RED[6]~9 .register_cascade_mode = "off";
defparam \m3|COL_RED[6]~9 .sum_lutc_input = "datac";
defparam \m3|COL_RED[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \m3|COL_GREEN[3]~0 (
// Equation(s):
// \m3|COL_GREEN[3]~0_combout  = (!\Switch~combout [1] & (!\Switch~combout [3] & (\Switch~combout [2] $ (\Switch~combout [0]))))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [3]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[3]~0 .lut_mask = "0110";
defparam \m3|COL_GREEN[3]~0 .operation_mode = "normal";
defparam \m3|COL_GREEN[3]~0 .output_mode = "comb_only";
defparam \m3|COL_GREEN[3]~0 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[3]~0 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \m3|COL_GREEN[0]~1 (
// Equation(s):
// \m3|COL_GREEN[0]~1_combout  = ((\m3|Mux21~0_combout  & (\m3|Equal0~4_combout  & \m3|COL_GREEN[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Mux21~0_combout ),
	.datac(\m3|Equal0~4_combout ),
	.datad(\m3|COL_GREEN[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[0]~1 .lut_mask = "c000";
defparam \m3|COL_GREEN[0]~1 .operation_mode = "normal";
defparam \m3|COL_GREEN[0]~1 .output_mode = "comb_only";
defparam \m3|COL_GREEN[0]~1 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[0]~1 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \m3|COL_GREEN[1]~2 (
// Equation(s):
// \m3|COL_GREEN[1]~2_combout  = (\m3|Equal1~0_combout  & (!\m2|Counter [2] & (!\m2|Counter [1] & \m3|COL_GREEN[3]~0_combout )))

	.clk(gnd),
	.dataa(\m3|Equal1~0_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m2|Counter [1]),
	.datad(\m3|COL_GREEN[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[1]~2 .lut_mask = "0200";
defparam \m3|COL_GREEN[1]~2 .operation_mode = "normal";
defparam \m3|COL_GREEN[1]~2 .output_mode = "comb_only";
defparam \m3|COL_GREEN[1]~2 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[1]~2 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \m3|COL_GREEN[2]~3 (
// Equation(s):
// \m3|COL_GREEN[2]~3_combout  = (!\m3|Mux21~8_combout  & (!\m2|Counter [2] & (!\m3|Equal2~1_combout  & \m3|COL_GREEN[3]~0_combout )))

	.clk(gnd),
	.dataa(\m3|Mux21~8_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Equal2~1_combout ),
	.datad(\m3|COL_GREEN[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[2]~3 .lut_mask = "0100";
defparam \m3|COL_GREEN[2]~3 .operation_mode = "normal";
defparam \m3|COL_GREEN[2]~3 .output_mode = "comb_only";
defparam \m3|COL_GREEN[2]~3 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[2]~3 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \m3|COL_GREEN[3]~4 (
// Equation(s):
// \m3|COL_GREEN[3]~4_combout  = (((\m3|COL_RED[3]~4_combout  & \m3|COL_GREEN[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m3|COL_RED[3]~4_combout ),
	.datad(\m3|COL_GREEN[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[3]~4 .lut_mask = "f000";
defparam \m3|COL_GREEN[3]~4 .operation_mode = "normal";
defparam \m3|COL_GREEN[3]~4 .output_mode = "comb_only";
defparam \m3|COL_GREEN[3]~4 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[3]~4 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \m3|COL_GREEN[4]~5 (
// Equation(s):
// \m3|COL_GREEN[4]~5_combout  = (!\m3|Equal4~2_combout  & (\m3|COL_GREEN[3]~0_combout  & ((\m3|Mux21~9_combout ) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m3|Mux21~9_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m3|Equal4~2_combout ),
	.datad(\m3|COL_GREEN[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[4]~5 .lut_mask = "0b00";
defparam \m3|COL_GREEN[4]~5 .operation_mode = "normal";
defparam \m3|COL_GREEN[4]~5 .output_mode = "comb_only";
defparam \m3|COL_GREEN[4]~5 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[4]~5 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \m3|COL_GREEN[5]~6 (
// Equation(s):
// \m3|COL_GREEN[5]~6_combout  = (\m3|Equal5~0_combout  & (\m3|COL_GREEN[3]~0_combout  & ((!\m2|Counter [1]) # (!\m2|Counter [2]))))

	.clk(gnd),
	.dataa(\m3|Equal5~0_combout ),
	.datab(\m2|Counter [2]),
	.datac(\m2|Counter [1]),
	.datad(\m3|COL_GREEN[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[5]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[5]~6 .lut_mask = "2a00";
defparam \m3|COL_GREEN[5]~6 .operation_mode = "normal";
defparam \m3|COL_GREEN[5]~6 .output_mode = "comb_only";
defparam \m3|COL_GREEN[5]~6 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[5]~6 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[5]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \m3|COL_GREEN[6]~7 (
// Equation(s):
// \m3|COL_GREEN[6]~7_combout  = (((\m3|COL_RED[6]~8_combout  & \m3|COL_GREEN[3]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m3|COL_RED[6]~8_combout ),
	.datad(\m3|COL_GREEN[3]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|COL_GREEN[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|COL_GREEN[6]~7 .lut_mask = "f000";
defparam \m3|COL_GREEN[6]~7 .operation_mode = "normal";
defparam \m3|COL_GREEN[6]~7 .output_mode = "comb_only";
defparam \m3|COL_GREEN[6]~7 .register_cascade_mode = "off";
defparam \m3|COL_GREEN[6]~7 .sum_lutc_input = "datac";
defparam \m3|COL_GREEN[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \m4|WideOr5~0 (
// Equation(s):
// \m4|WideOr5~0_combout  = (\KeyState[0]~5_combout  & (!\KeyState[2]~4_combout  & (!\KeyState[4]~1_combout  & !\KeyState[3]~3_combout ))) # (!\KeyState[0]~5_combout  & ((\KeyState[2]~4_combout  & (!\KeyState[4]~1_combout  & !\KeyState[3]~3_combout )) # 
// (!\KeyState[2]~4_combout  & (\KeyState[4]~1_combout  $ (\KeyState[3]~3_combout )))))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[4]~1_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr5~0 .lut_mask = "0116";
defparam \m4|WideOr5~0 .operation_mode = "normal";
defparam \m4|WideOr5~0 .output_mode = "comb_only";
defparam \m4|WideOr5~0 .register_cascade_mode = "off";
defparam \m4|WideOr5~0 .sum_lutc_input = "datac";
defparam \m4|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \m3|always1~0 (
// Equation(s):
// \m3|always1~0_combout  = (!\Switch~combout [2] & (!\Switch~combout [0] & (\Switch~combout [1] $ (\Switch~combout [3]))))

	.clk(gnd),
	.dataa(\Switch~combout [1]),
	.datab(\Switch~combout [3]),
	.datac(\Switch~combout [2]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|always1~0 .lut_mask = "0006";
defparam \m3|always1~0 .operation_mode = "normal";
defparam \m3|always1~0 .output_mode = "comb_only";
defparam \m3|always1~0 .register_cascade_mode = "off";
defparam \m3|always1~0 .sum_lutc_input = "datac";
defparam \m3|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \m4|f[10]~35 (
// Equation(s):
// \m4|f[10]~35_combout  = (\m3|always1~0_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [5]))) # (!\Equal0~0_combout  & (!\Key~combout [5]))))

	.clk(gnd),
	.dataa(\Key~combout [5]),
	.datab(\Equal0~0_combout ),
	.datac(\m3|always1~0_combout ),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[10]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[10]~35 .lut_mask = "10d0";
defparam \m4|f[10]~35 .operation_mode = "normal";
defparam \m4|f[10]~35 .output_mode = "comb_only";
defparam \m4|f[10]~35 .register_cascade_mode = "off";
defparam \m4|f[10]~35 .sum_lutc_input = "datac";
defparam \m4|f[10]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \m4|f[7]~36 (
// Equation(s):
// \m4|f[7]~36_combout  = (!\KeyState[1]~6_combout  & (!\KeyState[6]~2_combout  & (\m4|WideOr5~0_combout  & \m4|f[10]~35_combout )))

	.clk(gnd),
	.dataa(\KeyState[1]~6_combout ),
	.datab(\KeyState[6]~2_combout ),
	.datac(\m4|WideOr5~0_combout ),
	.datad(\m4|f[10]~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[7]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[7]~36 .lut_mask = "1000";
defparam \m4|f[7]~36 .operation_mode = "normal";
defparam \m4|f[7]~36 .output_mode = "comb_only";
defparam \m4|f[7]~36 .register_cascade_mode = "off";
defparam \m4|f[7]~36 .sum_lutc_input = "datac";
defparam \m4|f[7]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \m3|Equal7~0 (
// Equation(s):
// \m3|Equal7~0_combout  = (\Switch~combout [2] & (!\Switch~combout [3] & (!\Switch~combout [1] & !\Switch~combout [0])))

	.clk(gnd),
	.dataa(\Switch~combout [2]),
	.datab(\Switch~combout [3]),
	.datac(\Switch~combout [1]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal7~0 .lut_mask = "0002";
defparam \m3|Equal7~0 .operation_mode = "normal";
defparam \m3|Equal7~0 .output_mode = "comb_only";
defparam \m3|Equal7~0 .register_cascade_mode = "off";
defparam \m3|Equal7~0 .sum_lutc_input = "datac";
defparam \m3|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \m5|WideOr1~0 (
// Equation(s):
// \m5|WideOr1~0_combout  = (!\KeyState[1]~6_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [2]))) # (!\Equal0~0_combout  & (!\Key~combout [2]))))

	.clk(gnd),
	.dataa(\Key~combout [2]),
	.datab(\Equal0~0_combout ),
	.datac(\m1|KeyState [2]),
	.datad(\KeyState[1]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~0 .lut_mask = "001d";
defparam \m5|WideOr1~0 .operation_mode = "normal";
defparam \m5|WideOr1~0 .output_mode = "comb_only";
defparam \m5|WideOr1~0 .register_cascade_mode = "off";
defparam \m5|WideOr1~0 .sum_lutc_input = "datac";
defparam \m5|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \m5|WideOr1~1 (
// Equation(s):
// \m5|WideOr1~1_combout  = (\KeyState[5]~0_combout  & (!\KeyState[0]~5_combout  & (!\KeyState[3]~3_combout  & !\KeyState[6]~2_combout ))) # (!\KeyState[5]~0_combout  & ((\KeyState[0]~5_combout  & (!\KeyState[3]~3_combout  & !\KeyState[6]~2_combout )) # 
// (!\KeyState[0]~5_combout  & (\KeyState[3]~3_combout  $ (\KeyState[6]~2_combout )))))

	.clk(gnd),
	.dataa(\KeyState[5]~0_combout ),
	.datab(\KeyState[0]~5_combout ),
	.datac(\KeyState[3]~3_combout ),
	.datad(\KeyState[6]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~1 .lut_mask = "0116";
defparam \m5|WideOr1~1 .operation_mode = "normal";
defparam \m5|WideOr1~1 .output_mode = "comb_only";
defparam \m5|WideOr1~1 .register_cascade_mode = "off";
defparam \m5|WideOr1~1 .sum_lutc_input = "datac";
defparam \m5|WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \m5|WideOr1~2 (
// Equation(s):
// \m5|WideOr1~2_combout  = (\m3|Equal2~1_combout ) # ((!\KeyState[4]~1_combout  & (\m5|WideOr1~0_combout  & \m5|WideOr1~1_combout )))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(\m5|WideOr1~0_combout ),
	.datac(\m5|WideOr1~1_combout ),
	.datad(\m3|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr1~2 .lut_mask = "ff40";
defparam \m5|WideOr1~2 .operation_mode = "normal";
defparam \m5|WideOr1~2 .output_mode = "comb_only";
defparam \m5|WideOr1~2 .register_cascade_mode = "off";
defparam \m5|WideOr1~2 .sum_lutc_input = "datac";
defparam \m5|WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \m3|Equal10~0 (
// Equation(s):
// \m3|Equal10~0_combout  = (!\Switch~combout [2] & (!\Switch~combout [3] & (!\Switch~combout [1] & \Switch~combout [0])))

	.clk(gnd),
	.dataa(\Switch~combout [2]),
	.datab(\Switch~combout [3]),
	.datac(\Switch~combout [1]),
	.datad(\Switch~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal10~0 .lut_mask = "0100";
defparam \m3|Equal10~0 .operation_mode = "normal";
defparam \m3|Equal10~0 .output_mode = "comb_only";
defparam \m3|Equal10~0 .register_cascade_mode = "off";
defparam \m3|Equal10~0 .sum_lutc_input = "datac";
defparam \m3|Equal10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \m4|WideOr6~0 (
// Equation(s):
// \m4|WideOr6~0_combout  = (\KeyState[0]~5_combout  & (!\KeyState[2]~4_combout  & (!\KeyState[5]~0_combout  & !\KeyState[3]~3_combout ))) # (!\KeyState[0]~5_combout  & ((\KeyState[2]~4_combout  & (!\KeyState[5]~0_combout  & !\KeyState[3]~3_combout )) # 
// (!\KeyState[2]~4_combout  & (\KeyState[5]~0_combout  $ (\KeyState[3]~3_combout )))))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[5]~0_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr6~0 .lut_mask = "0116";
defparam \m4|WideOr6~0 .operation_mode = "normal";
defparam \m4|WideOr6~0 .output_mode = "comb_only";
defparam \m4|WideOr6~0 .register_cascade_mode = "off";
defparam \m4|WideOr6~0 .sum_lutc_input = "datac";
defparam \m4|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \m4|WideOr6~1 (
// Equation(s):
// \m4|WideOr6~1_combout  = ((!\KeyState[1]~6_combout  & (\m4|WideOr6~0_combout  & \m5|SEG[2]~0_combout ))) # (!\m3|Equal0~4_combout )

	.clk(gnd),
	.dataa(\KeyState[1]~6_combout ),
	.datab(\m4|WideOr6~0_combout ),
	.datac(\m5|SEG[2]~0_combout ),
	.datad(\m3|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr6~1 .lut_mask = "40ff";
defparam \m4|WideOr6~1 .operation_mode = "normal";
defparam \m4|WideOr6~1 .output_mode = "comb_only";
defparam \m4|WideOr6~1 .register_cascade_mode = "off";
defparam \m4|WideOr6~1 .sum_lutc_input = "datac";
defparam \m4|WideOr6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \m4|f[7]~34 (
// Equation(s):
// \m4|f[7]~34_combout  = (((\m3|Equal10~0_combout  & \m4|WideOr6~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\m3|Equal10~0_combout ),
	.datad(\m4|WideOr6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[7]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[7]~34 .lut_mask = "f000";
defparam \m4|f[7]~34 .operation_mode = "normal";
defparam \m4|f[7]~34 .output_mode = "comb_only";
defparam \m4|f[7]~34 .register_cascade_mode = "off";
defparam \m4|f[7]~34 .sum_lutc_input = "datac";
defparam \m4|f[7]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \m4|f[7]~37 (
// Equation(s):
// \m4|f[7]~37_combout  = (\m4|f[7]~36_combout ) # ((\m4|f[7]~34_combout ) # ((\m3|Equal7~0_combout  & \m5|WideOr1~2_combout )))

	.clk(gnd),
	.dataa(\m4|f[7]~36_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\m5|WideOr1~2_combout ),
	.datad(\m4|f[7]~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[7]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[7]~37 .lut_mask = "ffea";
defparam \m4|f[7]~37 .operation_mode = "normal";
defparam \m4|f[7]~37 .output_mode = "comb_only";
defparam \m4|f[7]~37 .register_cascade_mode = "off";
defparam \m4|f[7]~37 .sum_lutc_input = "datac";
defparam \m4|f[7]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \m4|Counter[0] (
// Equation(s):
// \m4|Counter [0] = DFFEAS(((!\m4|Counter [0])), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[0]~21  = CARRY(((\m4|Counter [0])))
// \m4|Counter[0]~21COUT1_42  = CARRY(((\m4|Counter [0])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [0]),
	.cout(),
	.cout0(\m4|Counter[0]~21 ),
	.cout1(\m4|Counter[0]~21COUT1_42 ));
// synopsys translate_off
defparam \m4|Counter[0] .lut_mask = "33cc";
defparam \m4|Counter[0] .operation_mode = "arithmetic";
defparam \m4|Counter[0] .output_mode = "reg_only";
defparam \m4|Counter[0] .register_cascade_mode = "off";
defparam \m4|Counter[0] .sum_lutc_input = "datac";
defparam \m4|Counter[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \m4|Counter[1] (
// Equation(s):
// \m4|Counter [1] = DFFEAS((\m4|Counter [1] $ ((\m4|Counter[0]~21 ))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[1]~35  = CARRY(((!\m4|Counter[0]~21 ) # (!\m4|Counter [1])))
// \m4|Counter[1]~35COUT1_43  = CARRY(((!\m4|Counter[0]~21COUT1_42 ) # (!\m4|Counter [1])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m4|Counter[0]~21 ),
	.cin1(\m4|Counter[0]~21COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [1]),
	.cout(),
	.cout0(\m4|Counter[1]~35 ),
	.cout1(\m4|Counter[1]~35COUT1_43 ));
// synopsys translate_off
defparam \m4|Counter[1] .cin0_used = "true";
defparam \m4|Counter[1] .cin1_used = "true";
defparam \m4|Counter[1] .lut_mask = "3c3f";
defparam \m4|Counter[1] .operation_mode = "arithmetic";
defparam \m4|Counter[1] .output_mode = "reg_only";
defparam \m4|Counter[1] .register_cascade_mode = "off";
defparam \m4|Counter[1] .sum_lutc_input = "cin";
defparam \m4|Counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \m4|Counter[2] (
// Equation(s):
// \m4|Counter [2] = DFFEAS((\m4|Counter [2] $ ((!\m4|Counter[1]~35 ))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[2]~27  = CARRY(((\m4|Counter [2] & !\m4|Counter[1]~35 )))
// \m4|Counter[2]~27COUT1_44  = CARRY(((\m4|Counter [2] & !\m4|Counter[1]~35COUT1_43 )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m4|Counter[1]~35 ),
	.cin1(\m4|Counter[1]~35COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [2]),
	.cout(),
	.cout0(\m4|Counter[2]~27 ),
	.cout1(\m4|Counter[2]~27COUT1_44 ));
// synopsys translate_off
defparam \m4|Counter[2] .cin0_used = "true";
defparam \m4|Counter[2] .cin1_used = "true";
defparam \m4|Counter[2] .lut_mask = "c30c";
defparam \m4|Counter[2] .operation_mode = "arithmetic";
defparam \m4|Counter[2] .output_mode = "reg_only";
defparam \m4|Counter[2] .register_cascade_mode = "off";
defparam \m4|Counter[2] .sum_lutc_input = "cin";
defparam \m4|Counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \m4|Counter[3] (
// Equation(s):
// \m4|Counter [3] = DFFEAS(\m4|Counter [3] $ ((((\m4|Counter[2]~27 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[3]~29  = CARRY(((!\m4|Counter[2]~27 )) # (!\m4|Counter [3]))
// \m4|Counter[3]~29COUT1_45  = CARRY(((!\m4|Counter[2]~27COUT1_44 )) # (!\m4|Counter [3]))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m4|Counter[2]~27 ),
	.cin1(\m4|Counter[2]~27COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [3]),
	.cout(),
	.cout0(\m4|Counter[3]~29 ),
	.cout1(\m4|Counter[3]~29COUT1_45 ));
// synopsys translate_off
defparam \m4|Counter[3] .cin0_used = "true";
defparam \m4|Counter[3] .cin1_used = "true";
defparam \m4|Counter[3] .lut_mask = "5a5f";
defparam \m4|Counter[3] .operation_mode = "arithmetic";
defparam \m4|Counter[3] .output_mode = "reg_only";
defparam \m4|Counter[3] .register_cascade_mode = "off";
defparam \m4|Counter[3] .sum_lutc_input = "cin";
defparam \m4|Counter[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \m4|Counter[4] (
// Equation(s):
// \m4|Counter [4] = DFFEAS(\m4|Counter [4] $ ((((!\m4|Counter[3]~29 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[4]~31  = CARRY((\m4|Counter [4] & ((!\m4|Counter[3]~29COUT1_45 ))))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\m4|Counter[3]~29 ),
	.cin1(\m4|Counter[3]~29COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [4]),
	.cout(\m4|Counter[4]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[4] .cin0_used = "true";
defparam \m4|Counter[4] .cin1_used = "true";
defparam \m4|Counter[4] .lut_mask = "a50a";
defparam \m4|Counter[4] .operation_mode = "arithmetic";
defparam \m4|Counter[4] .output_mode = "reg_only";
defparam \m4|Counter[4] .register_cascade_mode = "off";
defparam \m4|Counter[4] .sum_lutc_input = "cin";
defparam \m4|Counter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \m4|Counter[5] (
// Equation(s):
// \m4|Counter [5] = DFFEAS(\m4|Counter [5] $ ((((\m4|Counter[4]~31 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[5]~33  = CARRY(((!\m4|Counter[4]~31 )) # (!\m4|Counter [5]))
// \m4|Counter[5]~33COUT1_46  = CARRY(((!\m4|Counter[4]~31 )) # (!\m4|Counter [5]))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[4]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [5]),
	.cout(),
	.cout0(\m4|Counter[5]~33 ),
	.cout1(\m4|Counter[5]~33COUT1_46 ));
// synopsys translate_off
defparam \m4|Counter[5] .cin_used = "true";
defparam \m4|Counter[5] .lut_mask = "5a5f";
defparam \m4|Counter[5] .operation_mode = "arithmetic";
defparam \m4|Counter[5] .output_mode = "reg_only";
defparam \m4|Counter[5] .register_cascade_mode = "off";
defparam \m4|Counter[5] .sum_lutc_input = "cin";
defparam \m4|Counter[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \m4|Counter[6] (
// Equation(s):
// \m4|Counter [6] = DFFEAS(\m4|Counter [6] $ ((((!(!\m4|Counter[4]~31  & \m4|Counter[5]~33 ) # (\m4|Counter[4]~31  & \m4|Counter[5]~33COUT1_46 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[6]~39  = CARRY((\m4|Counter [6] & ((!\m4|Counter[5]~33 ))))
// \m4|Counter[6]~39COUT1_47  = CARRY((\m4|Counter [6] & ((!\m4|Counter[5]~33COUT1_46 ))))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[4]~31 ),
	.cin0(\m4|Counter[5]~33 ),
	.cin1(\m4|Counter[5]~33COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [6]),
	.cout(),
	.cout0(\m4|Counter[6]~39 ),
	.cout1(\m4|Counter[6]~39COUT1_47 ));
// synopsys translate_off
defparam \m4|Counter[6] .cin0_used = "true";
defparam \m4|Counter[6] .cin1_used = "true";
defparam \m4|Counter[6] .cin_used = "true";
defparam \m4|Counter[6] .lut_mask = "a50a";
defparam \m4|Counter[6] .operation_mode = "arithmetic";
defparam \m4|Counter[6] .output_mode = "reg_only";
defparam \m4|Counter[6] .register_cascade_mode = "off";
defparam \m4|Counter[6] .sum_lutc_input = "cin";
defparam \m4|Counter[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \m4|Counter[7] (
// Equation(s):
// \m4|Counter [7] = DFFEAS((\m4|Counter [7] $ (((!\m4|Counter[4]~31  & \m4|Counter[6]~39 ) # (\m4|Counter[4]~31  & \m4|Counter[6]~39COUT1_47 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[7]~25  = CARRY(((!\m4|Counter[6]~39 ) # (!\m4|Counter [7])))
// \m4|Counter[7]~25COUT1_48  = CARRY(((!\m4|Counter[6]~39COUT1_47 ) # (!\m4|Counter [7])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[4]~31 ),
	.cin0(\m4|Counter[6]~39 ),
	.cin1(\m4|Counter[6]~39COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [7]),
	.cout(),
	.cout0(\m4|Counter[7]~25 ),
	.cout1(\m4|Counter[7]~25COUT1_48 ));
// synopsys translate_off
defparam \m4|Counter[7] .cin0_used = "true";
defparam \m4|Counter[7] .cin1_used = "true";
defparam \m4|Counter[7] .cin_used = "true";
defparam \m4|Counter[7] .lut_mask = "3c3f";
defparam \m4|Counter[7] .operation_mode = "arithmetic";
defparam \m4|Counter[7] .output_mode = "reg_only";
defparam \m4|Counter[7] .register_cascade_mode = "off";
defparam \m4|Counter[7] .sum_lutc_input = "cin";
defparam \m4|Counter[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \m4|Counter[8] (
// Equation(s):
// \m4|Counter [8] = DFFEAS(\m4|Counter [8] $ ((((!(!\m4|Counter[4]~31  & \m4|Counter[7]~25 ) # (\m4|Counter[4]~31  & \m4|Counter[7]~25COUT1_48 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[8]~1  = CARRY((\m4|Counter [8] & ((!\m4|Counter[7]~25 ))))
// \m4|Counter[8]~1COUT1_49  = CARRY((\m4|Counter [8] & ((!\m4|Counter[7]~25COUT1_48 ))))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[4]~31 ),
	.cin0(\m4|Counter[7]~25 ),
	.cin1(\m4|Counter[7]~25COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [8]),
	.cout(),
	.cout0(\m4|Counter[8]~1 ),
	.cout1(\m4|Counter[8]~1COUT1_49 ));
// synopsys translate_off
defparam \m4|Counter[8] .cin0_used = "true";
defparam \m4|Counter[8] .cin1_used = "true";
defparam \m4|Counter[8] .cin_used = "true";
defparam \m4|Counter[8] .lut_mask = "a50a";
defparam \m4|Counter[8] .operation_mode = "arithmetic";
defparam \m4|Counter[8] .output_mode = "reg_only";
defparam \m4|Counter[8] .register_cascade_mode = "off";
defparam \m4|Counter[8] .sum_lutc_input = "cin";
defparam \m4|Counter[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \m4|Counter[9] (
// Equation(s):
// \m4|Counter [9] = DFFEAS((\m4|Counter [9] $ (((!\m4|Counter[4]~31  & \m4|Counter[8]~1 ) # (\m4|Counter[4]~31  & \m4|Counter[8]~1COUT1_49 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[9]~3  = CARRY(((!\m4|Counter[8]~1COUT1_49 ) # (!\m4|Counter [9])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[4]~31 ),
	.cin0(\m4|Counter[8]~1 ),
	.cin1(\m4|Counter[8]~1COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [9]),
	.cout(\m4|Counter[9]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[9] .cin0_used = "true";
defparam \m4|Counter[9] .cin1_used = "true";
defparam \m4|Counter[9] .cin_used = "true";
defparam \m4|Counter[9] .lut_mask = "3c3f";
defparam \m4|Counter[9] .operation_mode = "arithmetic";
defparam \m4|Counter[9] .output_mode = "reg_only";
defparam \m4|Counter[9] .register_cascade_mode = "off";
defparam \m4|Counter[9] .sum_lutc_input = "cin";
defparam \m4|Counter[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \m4|Counter[10] (
// Equation(s):
// \m4|Counter [10] = DFFEAS((\m4|Counter [10] $ ((!\m4|Counter[9]~3 ))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[10]~37  = CARRY(((\m4|Counter [10] & !\m4|Counter[9]~3 )))
// \m4|Counter[10]~37COUT1_50  = CARRY(((\m4|Counter [10] & !\m4|Counter[9]~3 )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[9]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [10]),
	.cout(),
	.cout0(\m4|Counter[10]~37 ),
	.cout1(\m4|Counter[10]~37COUT1_50 ));
// synopsys translate_off
defparam \m4|Counter[10] .cin_used = "true";
defparam \m4|Counter[10] .lut_mask = "c30c";
defparam \m4|Counter[10] .operation_mode = "arithmetic";
defparam \m4|Counter[10] .output_mode = "reg_only";
defparam \m4|Counter[10] .register_cascade_mode = "off";
defparam \m4|Counter[10] .sum_lutc_input = "cin";
defparam \m4|Counter[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \m4|WideOr1~0 (
// Equation(s):
// \m4|WideOr1~0_combout  = (!\KeyState[0]~5_combout  & ((\KeyState[3]~3_combout  & (!\KeyState[2]~4_combout  & !\KeyState[4]~1_combout )) # (!\KeyState[3]~3_combout  & (\KeyState[2]~4_combout  $ (\KeyState[4]~1_combout )))))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[3]~3_combout ),
	.datac(\KeyState[2]~4_combout ),
	.datad(\KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr1~0 .lut_mask = "0114";
defparam \m4|WideOr1~0 .operation_mode = "normal";
defparam \m4|WideOr1~0 .output_mode = "comb_only";
defparam \m4|WideOr1~0 .register_cascade_mode = "off";
defparam \m4|WideOr1~0 .sum_lutc_input = "datac";
defparam \m4|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \m4|f[12]~19 (
// Equation(s):
// \m4|f[12]~19_combout  = ((!\KeyState[1]~6_combout  & (\m4|WideOr1~0_combout  & !\KeyState[6]~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\KeyState[1]~6_combout ),
	.datac(\m4|WideOr1~0_combout ),
	.datad(\KeyState[6]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[12]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[12]~19 .lut_mask = "0030";
defparam \m4|f[12]~19 .operation_mode = "normal";
defparam \m4|f[12]~19 .output_mode = "comb_only";
defparam \m4|f[12]~19 .register_cascade_mode = "off";
defparam \m4|f[12]~19 .sum_lutc_input = "datac";
defparam \m4|f[12]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \m4|f[10]~38 (
// Equation(s):
// \m4|f[10]~38_combout  = (\m3|Equal7~0_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [5]))) # (!\Equal0~0_combout  & (!\Key~combout [5]))))

	.clk(gnd),
	.dataa(\Key~combout [5]),
	.datab(\Equal0~0_combout ),
	.datac(\m3|Equal7~0_combout ),
	.datad(\m1|KeyState [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[10]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[10]~38 .lut_mask = "10d0";
defparam \m4|f[10]~38 .operation_mode = "normal";
defparam \m4|f[10]~38 .output_mode = "comb_only";
defparam \m4|f[10]~38 .register_cascade_mode = "off";
defparam \m4|f[10]~38 .sum_lutc_input = "datac";
defparam \m4|f[10]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \m4|WideOr2~0 (
// Equation(s):
// \m4|WideOr2~0_combout  = (!\KeyState[0]~5_combout  & ((\KeyState[4]~1_combout  & (!\KeyState[6]~2_combout  & !\KeyState[1]~6_combout )) # (!\KeyState[4]~1_combout  & (\KeyState[6]~2_combout  $ (\KeyState[1]~6_combout )))))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(\KeyState[0]~5_combout ),
	.datac(\KeyState[6]~2_combout ),
	.datad(\KeyState[1]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr2~0 .lut_mask = "0112";
defparam \m4|WideOr2~0 .operation_mode = "normal";
defparam \m4|WideOr2~0 .output_mode = "comb_only";
defparam \m4|WideOr2~0 .register_cascade_mode = "off";
defparam \m4|WideOr2~0 .sum_lutc_input = "datac";
defparam \m4|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \m4|f[10]~11 (
// Equation(s):
// \m4|f[10]~11_combout  = ((!\KeyState[2]~4_combout  & (!\KeyState[3]~3_combout  & \m4|WideOr2~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[3]~3_combout ),
	.datad(\m4|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[10]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[10]~11 .lut_mask = "0300";
defparam \m4|f[10]~11 .operation_mode = "normal";
defparam \m4|f[10]~11 .output_mode = "comb_only";
defparam \m4|f[10]~11 .register_cascade_mode = "off";
defparam \m4|f[10]~11 .sum_lutc_input = "datac";
defparam \m4|f[10]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \m4|WideOr3~0 (
// Equation(s):
// \m4|WideOr3~0_combout  = (!\KeyState[2]~4_combout  & ((\KeyState[1]~6_combout  & (!\KeyState[3]~3_combout  & !\KeyState[0]~5_combout )) # (!\KeyState[1]~6_combout  & (\KeyState[3]~3_combout  $ (\KeyState[0]~5_combout )))))

	.clk(gnd),
	.dataa(\KeyState[1]~6_combout ),
	.datab(\KeyState[3]~3_combout ),
	.datac(\KeyState[0]~5_combout ),
	.datad(\KeyState[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr3~0 .lut_mask = "0016";
defparam \m4|WideOr3~0 .operation_mode = "normal";
defparam \m4|WideOr3~0 .output_mode = "comb_only";
defparam \m4|WideOr3~0 .register_cascade_mode = "off";
defparam \m4|WideOr3~0 .sum_lutc_input = "datac";
defparam \m4|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \m4|f[0]~30 (
// Equation(s):
// \m4|f[0]~30_combout  = (!\KeyState[6]~2_combout  & (!\KeyState[4]~1_combout  & (\m3|Equal10~0_combout  & !\KeyState[5]~0_combout )))

	.clk(gnd),
	.dataa(\KeyState[6]~2_combout ),
	.datab(\KeyState[4]~1_combout ),
	.datac(\m3|Equal10~0_combout ),
	.datad(\KeyState[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~30 .lut_mask = "0010";
defparam \m4|f[0]~30 .operation_mode = "normal";
defparam \m4|f[0]~30 .output_mode = "comb_only";
defparam \m4|f[0]~30 .register_cascade_mode = "off";
defparam \m4|f[0]~30 .sum_lutc_input = "datac";
defparam \m4|f[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \m4|f[10]~50 (
// Equation(s):
// \m4|f[10]~50_combout  = (\m4|f[10]~35_combout  & ((\m4|f[10]~11_combout ) # ((\m4|WideOr3~0_combout  & \m4|f[0]~30_combout )))) # (!\m4|f[10]~35_combout  & (((\m4|WideOr3~0_combout  & \m4|f[0]~30_combout ))))

	.clk(gnd),
	.dataa(\m4|f[10]~35_combout ),
	.datab(\m4|f[10]~11_combout ),
	.datac(\m4|WideOr3~0_combout ),
	.datad(\m4|f[0]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[10]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[10]~50 .lut_mask = "f888";
defparam \m4|f[10]~50 .operation_mode = "normal";
defparam \m4|f[10]~50 .output_mode = "comb_only";
defparam \m4|f[10]~50 .register_cascade_mode = "off";
defparam \m4|f[10]~50 .sum_lutc_input = "datac";
defparam \m4|f[10]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \m4|f[10]~51 (
// Equation(s):
// \m4|f[10]~51_combout  = ((\m4|f[10]~50_combout ) # ((\m4|f[12]~19_combout  & \m4|f[10]~38_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m4|f[12]~19_combout ),
	.datac(\m4|f[10]~38_combout ),
	.datad(\m4|f[10]~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[10]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[10]~51 .lut_mask = "ffc0";
defparam \m4|f[10]~51 .operation_mode = "normal";
defparam \m4|f[10]~51 .output_mode = "comb_only";
defparam \m4|f[10]~51 .register_cascade_mode = "off";
defparam \m4|f[10]~51 .sum_lutc_input = "datac";
defparam \m4|f[10]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \m4|f~41 (
// Equation(s):
// \m4|f~41_combout  = (!\KeyState[2]~4_combout  & (!\KeyState[1]~6_combout  & (\KeyState[3]~3_combout  $ (\KeyState[0]~5_combout ))))

	.clk(gnd),
	.dataa(\KeyState[2]~4_combout ),
	.datab(\KeyState[3]~3_combout ),
	.datac(\KeyState[0]~5_combout ),
	.datad(\KeyState[1]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f~41 .lut_mask = "0014";
defparam \m4|f~41 .operation_mode = "normal";
defparam \m4|f~41 .output_mode = "comb_only";
defparam \m4|f~41 .register_cascade_mode = "off";
defparam \m4|f~41 .sum_lutc_input = "datac";
defparam \m4|f~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \m4|f~28 (
// Equation(s):
// \m4|f~28_combout  = (!\KeyState[0]~5_combout  & (!\KeyState[1]~6_combout  & (\KeyState[6]~2_combout  $ (\KeyState[3]~3_combout ))))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[6]~2_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f~28 .lut_mask = "0104";
defparam \m4|f~28 .operation_mode = "normal";
defparam \m4|f~28 .output_mode = "comb_only";
defparam \m4|f~28 .register_cascade_mode = "off";
defparam \m4|f~28 .sum_lutc_input = "datac";
defparam \m4|f~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \m4|f[2]~58 (
// Equation(s):
// \m4|f[2]~58_combout  = (\m4|f~28_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [2]))) # (!\Equal0~0_combout  & (!\Key~combout [2]))))

	.clk(gnd),
	.dataa(\Key~combout [2]),
	.datab(\Equal0~0_combout ),
	.datac(\m1|KeyState [2]),
	.datad(\m4|f~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~58 .lut_mask = "1d00";
defparam \m4|f[2]~58 .operation_mode = "normal";
defparam \m4|f[2]~58 .output_mode = "comb_only";
defparam \m4|f[2]~58 .register_cascade_mode = "off";
defparam \m4|f[2]~58 .sum_lutc_input = "datac";
defparam \m4|f[2]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \m4|WideOr9~0 (
// Equation(s):
// \m4|WideOr9~0_combout  = (\KeyState[1]~6_combout  & (!\KeyState[6]~2_combout  & (!\KeyState[2]~4_combout  & !\KeyState[0]~5_combout ))) # (!\KeyState[1]~6_combout  & ((\KeyState[6]~2_combout  & (!\KeyState[2]~4_combout  & !\KeyState[0]~5_combout )) # 
// (!\KeyState[6]~2_combout  & (\KeyState[2]~4_combout  $ (\KeyState[0]~5_combout )))))

	.clk(gnd),
	.dataa(\KeyState[1]~6_combout ),
	.datab(\KeyState[6]~2_combout ),
	.datac(\KeyState[2]~4_combout ),
	.datad(\KeyState[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr9~0 .lut_mask = "0116";
defparam \m4|WideOr9~0 .operation_mode = "normal";
defparam \m4|WideOr9~0 .output_mode = "comb_only";
defparam \m4|WideOr9~0 .register_cascade_mode = "off";
defparam \m4|WideOr9~0 .sum_lutc_input = "datac";
defparam \m4|WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \m4|f[1]~52 (
// Equation(s):
// \m4|f[1]~52_combout  = (!\KeyState[3]~3_combout  & (\m3|Equal10~0_combout  & (\m4|WideOr9~0_combout  & \m3|Equal0~5_combout )))

	.clk(gnd),
	.dataa(\KeyState[3]~3_combout ),
	.datab(\m3|Equal10~0_combout ),
	.datac(\m4|WideOr9~0_combout ),
	.datad(\m3|Equal0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~52 .lut_mask = "4000";
defparam \m4|f[1]~52 .operation_mode = "normal";
defparam \m4|f[1]~52 .output_mode = "comb_only";
defparam \m4|f[1]~52 .register_cascade_mode = "off";
defparam \m4|f[1]~52 .sum_lutc_input = "datac";
defparam \m4|f[1]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \m4|f[1]~53 (
// Equation(s):
// \m4|f[1]~53_combout  = (\m4|f[1]~52_combout ) # ((\m3|always1~0_combout  & (\m3|Equal0~5_combout  & \m4|f[2]~58_combout )))

	.clk(gnd),
	.dataa(\m3|always1~0_combout ),
	.datab(\m3|Equal0~5_combout ),
	.datac(\m4|f[2]~58_combout ),
	.datad(\m4|f[1]~52_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~53 .lut_mask = "ff80";
defparam \m4|f[1]~53 .operation_mode = "normal";
defparam \m4|f[1]~53 .output_mode = "comb_only";
defparam \m4|f[1]~53 .register_cascade_mode = "off";
defparam \m4|f[1]~53 .sum_lutc_input = "datac";
defparam \m4|f[1]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \m4|f[1]~54 (
// Equation(s):
// \m4|f[1]~54_combout  = (\m4|f[1]~53_combout ) # ((\m3|Equal4~0_combout  & (\m3|Equal7~0_combout  & \m4|f~41_combout )))

	.clk(gnd),
	.dataa(\m3|Equal4~0_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\m4|f~41_combout ),
	.datad(\m4|f[1]~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~54 .lut_mask = "ff80";
defparam \m4|f[1]~54 .operation_mode = "normal";
defparam \m4|f[1]~54 .output_mode = "comb_only";
defparam \m4|f[1]~54 .register_cascade_mode = "off";
defparam \m4|f[1]~54 .sum_lutc_input = "datac";
defparam \m4|f[1]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \m4|Equal1~9 (
// Equation(s):
// \m4|Equal1~9_combout  = (\m4|Counter [10] & (\m4|f[10]~51_combout  & (\m4|Counter [1] $ (!\m4|f[1]~54_combout )))) # (!\m4|Counter [10] & (!\m4|f[10]~51_combout  & (\m4|Counter [1] $ (!\m4|f[1]~54_combout ))))

	.clk(gnd),
	.dataa(\m4|Counter [10]),
	.datab(\m4|f[10]~51_combout ),
	.datac(\m4|Counter [1]),
	.datad(\m4|f[1]~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~9 .lut_mask = "9009";
defparam \m4|Equal1~9 .operation_mode = "normal";
defparam \m4|Equal1~9 .output_mode = "comb_only";
defparam \m4|Equal1~9 .register_cascade_mode = "off";
defparam \m4|Equal1~9 .sum_lutc_input = "datac";
defparam \m4|Equal1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \m4|WideOr8~0 (
// Equation(s):
// \m4|WideOr8~0_combout  = (!\KeyState[0]~5_combout  & ((\KeyState[1]~6_combout  & (!\KeyState[3]~3_combout  & !\KeyState[6]~2_combout )) # (!\KeyState[1]~6_combout  & (\KeyState[3]~3_combout  $ (\KeyState[6]~2_combout )))))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[1]~6_combout ),
	.datac(\KeyState[3]~3_combout ),
	.datad(\KeyState[6]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr8~0 .lut_mask = "0114";
defparam \m4|WideOr8~0 .operation_mode = "normal";
defparam \m4|WideOr8~0 .output_mode = "comb_only";
defparam \m4|WideOr8~0 .register_cascade_mode = "off";
defparam \m4|WideOr8~0 .sum_lutc_input = "datac";
defparam \m4|WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \m4|f[3]~39 (
// Equation(s):
// \m4|f[3]~39_combout  = ((!\KeyState[2]~4_combout  & (!\KeyState[4]~1_combout  & \m4|WideOr8~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[4]~1_combout ),
	.datad(\m4|WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~39 .lut_mask = "0300";
defparam \m4|f[3]~39 .operation_mode = "normal";
defparam \m4|f[3]~39 .output_mode = "comb_only";
defparam \m4|f[3]~39 .register_cascade_mode = "off";
defparam \m4|f[3]~39 .sum_lutc_input = "datac";
defparam \m4|f[3]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \m4|f[3]~40 (
// Equation(s):
// \m4|f[3]~40_combout  = (\m3|always1~0_combout  & ((\m3|Equal4~2_combout ) # ((\m4|f[10]~38_combout  & \m4|f[3]~39_combout )))) # (!\m3|always1~0_combout  & (\m4|f[10]~38_combout  & (\m4|f[3]~39_combout )))

	.clk(gnd),
	.dataa(\m3|always1~0_combout ),
	.datab(\m4|f[10]~38_combout ),
	.datac(\m4|f[3]~39_combout ),
	.datad(\m3|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~40 .lut_mask = "eac0";
defparam \m4|f[3]~40 .operation_mode = "normal";
defparam \m4|f[3]~40 .output_mode = "comb_only";
defparam \m4|f[3]~40 .register_cascade_mode = "off";
defparam \m4|f[3]~40 .sum_lutc_input = "datac";
defparam \m4|f[3]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \m4|f[3]~42 (
// Equation(s):
// \m4|f[3]~42_combout  = ((\m4|f[3]~40_combout ) # ((\m4|f[0]~30_combout  & \m4|f~41_combout )))

	.clk(gnd),
	.dataa(\m4|f[0]~30_combout ),
	.datab(vcc),
	.datac(\m4|f~41_combout ),
	.datad(\m4|f[3]~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[3]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[3]~42 .lut_mask = "ffa0";
defparam \m4|f[3]~42 .operation_mode = "normal";
defparam \m4|f[3]~42 .output_mode = "comb_only";
defparam \m4|f[3]~42 .register_cascade_mode = "off";
defparam \m4|f[3]~42 .sum_lutc_input = "datac";
defparam \m4|f[3]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \m4|f[1]~43 (
// Equation(s):
// \m4|f[1]~43_combout  = ((\m3|Equal10~0_combout  & (!\KeyState[5]~0_combout  & !\KeyState[4]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Equal10~0_combout ),
	.datac(\KeyState[5]~0_combout ),
	.datad(\KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[1]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[1]~43 .lut_mask = "000c";
defparam \m4|f[1]~43 .operation_mode = "normal";
defparam \m4|f[1]~43 .output_mode = "comb_only";
defparam \m4|f[1]~43 .register_cascade_mode = "off";
defparam \m4|f[1]~43 .sum_lutc_input = "datac";
defparam \m4|f[1]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \m4|f[2]~44 (
// Equation(s):
// \m4|f[2]~44_combout  = (\m3|Equal7~0_combout  & ((\m3|Equal4~2_combout ) # ((\m4|f[1]~43_combout  & \m4|f[2]~58_combout )))) # (!\m3|Equal7~0_combout  & (\m4|f[1]~43_combout  & (\m4|f[2]~58_combout )))

	.clk(gnd),
	.dataa(\m3|Equal7~0_combout ),
	.datab(\m4|f[1]~43_combout ),
	.datac(\m4|f[2]~58_combout ),
	.datad(\m3|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~44 .lut_mask = "eac0";
defparam \m4|f[2]~44 .operation_mode = "normal";
defparam \m4|f[2]~44 .output_mode = "comb_only";
defparam \m4|f[2]~44 .register_cascade_mode = "off";
defparam \m4|f[2]~44 .sum_lutc_input = "datac";
defparam \m4|f[2]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \m4|f[2]~45 (
// Equation(s):
// \m4|f[2]~45_combout  = (\m4|f[2]~44_combout ) # ((\m3|Equal4~0_combout  & (\m3|always1~0_combout  & \m4|f~41_combout )))

	.clk(gnd),
	.dataa(\m3|Equal4~0_combout ),
	.datab(\m3|always1~0_combout ),
	.datac(\m4|f~41_combout ),
	.datad(\m4|f[2]~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[2]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[2]~45 .lut_mask = "ff80";
defparam \m4|f[2]~45 .operation_mode = "normal";
defparam \m4|f[2]~45 .output_mode = "comb_only";
defparam \m4|f[2]~45 .register_cascade_mode = "off";
defparam \m4|f[2]~45 .sum_lutc_input = "datac";
defparam \m4|f[2]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \m4|Equal1~7 (
// Equation(s):
// \m4|Equal1~7_combout  = (\m4|Counter [2] & (\m4|f[2]~45_combout  & (\m4|Counter [3] $ (!\m4|f[3]~42_combout )))) # (!\m4|Counter [2] & (!\m4|f[2]~45_combout  & (\m4|Counter [3] $ (!\m4|f[3]~42_combout ))))

	.clk(gnd),
	.dataa(\m4|Counter [2]),
	.datab(\m4|Counter [3]),
	.datac(\m4|f[3]~42_combout ),
	.datad(\m4|f[2]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~7 .lut_mask = "8241";
defparam \m4|Equal1~7 .operation_mode = "normal";
defparam \m4|Equal1~7 .output_mode = "comb_only";
defparam \m4|Equal1~7 .register_cascade_mode = "off";
defparam \m4|Equal1~7 .sum_lutc_input = "datac";
defparam \m4|Equal1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \m4|WideOr7~0 (
// Equation(s):
// \m4|WideOr7~0_combout  = (\KeyState[4]~1_combout  & (!\KeyState[2]~4_combout  & (!\KeyState[1]~6_combout  & !\KeyState[3]~3_combout ))) # (!\KeyState[4]~1_combout  & ((\KeyState[2]~4_combout  & (!\KeyState[1]~6_combout  & !\KeyState[3]~3_combout )) # 
// (!\KeyState[2]~4_combout  & (\KeyState[1]~6_combout  $ (\KeyState[3]~3_combout )))))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr7~0 .lut_mask = "0116";
defparam \m4|WideOr7~0 .operation_mode = "normal";
defparam \m4|WideOr7~0 .output_mode = "comb_only";
defparam \m4|WideOr7~0 .register_cascade_mode = "off";
defparam \m4|WideOr7~0 .sum_lutc_input = "datac";
defparam \m4|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \m4|f[4]~59 (
// Equation(s):
// \m4|f[4]~59_combout  = (!\KeyState[6]~2_combout  & (\m4|WideOr7~0_combout  & ((\Equal0~0_combout ) # (!\Key~combout [0]))))

	.clk(gnd),
	.dataa(\Key~combout [0]),
	.datab(\Equal0~0_combout ),
	.datac(\KeyState[6]~2_combout ),
	.datad(\m4|WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[4]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[4]~59 .lut_mask = "0d00";
defparam \m4|f[4]~59 .operation_mode = "normal";
defparam \m4|f[4]~59 .output_mode = "comb_only";
defparam \m4|f[4]~59 .register_cascade_mode = "off";
defparam \m4|f[4]~59 .sum_lutc_input = "datac";
defparam \m4|f[4]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \m4|f[4]~48 (
// Equation(s):
// \m4|f[4]~48_combout  = (\m3|Equal10~0_combout  & ((\m3|Equal4~2_combout ) # ((\m4|f[10]~38_combout  & \m4|f[4]~59_combout )))) # (!\m3|Equal10~0_combout  & (\m4|f[10]~38_combout  & ((\m4|f[4]~59_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal10~0_combout ),
	.datab(\m4|f[10]~38_combout ),
	.datac(\m3|Equal4~2_combout ),
	.datad(\m4|f[4]~59_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[4]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[4]~48 .lut_mask = "eca0";
defparam \m4|f[4]~48 .operation_mode = "normal";
defparam \m4|f[4]~48 .output_mode = "comb_only";
defparam \m4|f[4]~48 .register_cascade_mode = "off";
defparam \m4|f[4]~48 .sum_lutc_input = "datac";
defparam \m4|f[4]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \m4|f[4]~49 (
// Equation(s):
// \m4|f[4]~49_combout  = ((\m4|f[4]~48_combout ) # ((\m4|f[3]~39_combout  & \m4|f[10]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m4|f[3]~39_combout ),
	.datac(\m4|f[10]~35_combout ),
	.datad(\m4|f[4]~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[4]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[4]~49 .lut_mask = "ffc0";
defparam \m4|f[4]~49 .operation_mode = "normal";
defparam \m4|f[4]~49 .output_mode = "comb_only";
defparam \m4|f[4]~49 .register_cascade_mode = "off";
defparam \m4|f[4]~49 .sum_lutc_input = "datac";
defparam \m4|f[4]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \m4|f[5]~46 (
// Equation(s):
// \m4|f[5]~46_combout  = (\m3|Equal10~0_combout  & (((\m4|f[3]~39_combout )))) # (!\m3|Equal10~0_combout  & (\m3|always1~0_combout  & ((\m4|f[4]~59_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal10~0_combout ),
	.datab(\m3|always1~0_combout ),
	.datac(\m4|f[3]~39_combout ),
	.datad(\m4|f[4]~59_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[5]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[5]~46 .lut_mask = "e4a0";
defparam \m4|f[5]~46 .operation_mode = "normal";
defparam \m4|f[5]~46 .output_mode = "comb_only";
defparam \m4|f[5]~46 .register_cascade_mode = "off";
defparam \m4|f[5]~46 .sum_lutc_input = "datac";
defparam \m4|f[5]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \m4|f[5]~47 (
// Equation(s):
// \m4|f[5]~47_combout  = (\KeyState[5]~0_combout  & (\m3|Equal7~0_combout  & (\m4|WideOr6~1_combout ))) # (!\KeyState[5]~0_combout  & ((\m4|f[5]~46_combout ) # ((\m3|Equal7~0_combout  & \m4|WideOr6~1_combout ))))

	.clk(gnd),
	.dataa(\KeyState[5]~0_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\m4|WideOr6~1_combout ),
	.datad(\m4|f[5]~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[5]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[5]~47 .lut_mask = "d5c0";
defparam \m4|f[5]~47 .operation_mode = "normal";
defparam \m4|f[5]~47 .output_mode = "comb_only";
defparam \m4|f[5]~47 .register_cascade_mode = "off";
defparam \m4|f[5]~47 .sum_lutc_input = "datac";
defparam \m4|f[5]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \m4|Equal1~8 (
// Equation(s):
// \m4|Equal1~8_combout  = (\m4|Counter [4] & (\m4|f[4]~49_combout  & (\m4|Counter [5] $ (!\m4|f[5]~47_combout )))) # (!\m4|Counter [4] & (!\m4|f[4]~49_combout  & (\m4|Counter [5] $ (!\m4|f[5]~47_combout ))))

	.clk(gnd),
	.dataa(\m4|Counter [4]),
	.datab(\m4|Counter [5]),
	.datac(\m4|f[4]~49_combout ),
	.datad(\m4|f[5]~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~8 .lut_mask = "8421";
defparam \m4|Equal1~8 .operation_mode = "normal";
defparam \m4|Equal1~8 .output_mode = "comb_only";
defparam \m4|Equal1~8 .register_cascade_mode = "off";
defparam \m4|Equal1~8 .sum_lutc_input = "datac";
defparam \m4|Equal1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \m4|f[6]~57 (
// Equation(s):
// \m4|f[6]~57_combout  = (!\KeyState[6]~2_combout  & ((\Equal0~0_combout  & (!\m1|KeyState [5])) # (!\Equal0~0_combout  & ((!\Key~combout [5])))))

	.clk(gnd),
	.dataa(\m1|KeyState [5]),
	.datab(\Key~combout [5]),
	.datac(\Equal0~0_combout ),
	.datad(\KeyState[6]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[6]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[6]~57 .lut_mask = "0053";
defparam \m4|f[6]~57 .operation_mode = "normal";
defparam \m4|f[6]~57 .output_mode = "comb_only";
defparam \m4|f[6]~57 .register_cascade_mode = "off";
defparam \m4|f[6]~57 .sum_lutc_input = "datac";
defparam \m4|f[6]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \m4|f[6]~60 (
// Equation(s):
// \m4|f[6]~60_combout  = (\m3|Equal10~0_combout  & (\m4|WideOr7~0_combout  & ((\Equal0~0_combout ) # (!\Key~combout [0]))))

	.clk(gnd),
	.dataa(\Equal0~0_combout ),
	.datab(\Key~combout [0]),
	.datac(\m3|Equal10~0_combout ),
	.datad(\m4|WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[6]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[6]~60 .lut_mask = "b000";
defparam \m4|f[6]~60 .operation_mode = "normal";
defparam \m4|f[6]~60 .output_mode = "comb_only";
defparam \m4|f[6]~60 .register_cascade_mode = "off";
defparam \m4|f[6]~60 .sum_lutc_input = "datac";
defparam \m4|f[6]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \m4|f[6]~55 (
// Equation(s):
// \m4|f[6]~55_combout  = (\m4|f[6]~60_combout ) # ((!\KeyState[1]~6_combout  & (\m3|Equal7~0_combout  & \m4|WideOr5~0_combout )))

	.clk(gnd),
	.dataa(\KeyState[1]~6_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\m4|WideOr5~0_combout ),
	.datad(\m4|f[6]~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[6]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[6]~55 .lut_mask = "ff40";
defparam \m4|f[6]~55 .operation_mode = "normal";
defparam \m4|f[6]~55 .output_mode = "comb_only";
defparam \m4|f[6]~55 .register_cascade_mode = "off";
defparam \m4|f[6]~55 .sum_lutc_input = "datac";
defparam \m4|f[6]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \m4|f[6]~56 (
// Equation(s):
// \m4|f[6]~56_combout  = (\m3|always1~0_combout  & ((\m4|WideOr6~1_combout ) # ((\m4|f[6]~57_combout  & \m4|f[6]~55_combout )))) # (!\m3|always1~0_combout  & (\m4|f[6]~57_combout  & ((\m4|f[6]~55_combout ))))

	.clk(gnd),
	.dataa(\m3|always1~0_combout ),
	.datab(\m4|f[6]~57_combout ),
	.datac(\m4|WideOr6~1_combout ),
	.datad(\m4|f[6]~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[6]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[6]~56 .lut_mask = "eca0";
defparam \m4|f[6]~56 .operation_mode = "normal";
defparam \m4|f[6]~56 .output_mode = "comb_only";
defparam \m4|f[6]~56 .register_cascade_mode = "off";
defparam \m4|f[6]~56 .sum_lutc_input = "datac";
defparam \m4|f[6]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \m4|Equal1~10 (
// Equation(s):
// \m4|Equal1~10_combout  = (\m4|Counter [6] $ (((\m4|f[6]~56_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m4|Counter [6]),
	.datac(vcc),
	.datad(\m4|f[6]~56_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~10 .lut_mask = "33cc";
defparam \m4|Equal1~10 .operation_mode = "normal";
defparam \m4|Equal1~10 .output_mode = "comb_only";
defparam \m4|Equal1~10 .register_cascade_mode = "off";
defparam \m4|Equal1~10 .sum_lutc_input = "datac";
defparam \m4|Equal1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \m4|Equal1~11 (
// Equation(s):
// \m4|Equal1~11_combout  = (\m4|Equal1~9_combout  & (\m4|Equal1~7_combout  & (\m4|Equal1~8_combout  & !\m4|Equal1~10_combout )))

	.clk(gnd),
	.dataa(\m4|Equal1~9_combout ),
	.datab(\m4|Equal1~7_combout ),
	.datac(\m4|Equal1~8_combout ),
	.datad(\m4|Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~11 .lut_mask = "0080";
defparam \m4|Equal1~11 .operation_mode = "normal";
defparam \m4|Equal1~11 .output_mode = "comb_only";
defparam \m4|Equal1~11 .register_cascade_mode = "off";
defparam \m4|Equal1~11 .sum_lutc_input = "datac";
defparam \m4|Equal1~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \m5|WideOr2~3 (
// Equation(s):
// \m5|WideOr2~3_combout  = (\KeyState[2]~4_combout  & (!\KeyState[0]~5_combout  & (!\KeyState[1]~6_combout  & !\KeyState[3]~3_combout ))) # (!\KeyState[2]~4_combout  & ((\KeyState[0]~5_combout  & (!\KeyState[1]~6_combout  & !\KeyState[3]~3_combout )) # 
// (!\KeyState[0]~5_combout  & (\KeyState[1]~6_combout  $ (\KeyState[3]~3_combout )))))

	.clk(gnd),
	.dataa(\KeyState[2]~4_combout ),
	.datab(\KeyState[0]~5_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~3 .lut_mask = "0116";
defparam \m5|WideOr2~3 .operation_mode = "normal";
defparam \m5|WideOr2~3 .output_mode = "comb_only";
defparam \m5|WideOr2~3 .register_cascade_mode = "off";
defparam \m5|WideOr2~3 .sum_lutc_input = "datac";
defparam \m5|WideOr2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxii_lcell \m4|f[0]~25 (
// Equation(s):
// \m4|f[0]~25_combout  = (\KeyState[6]~2_combout  & (\m3|always1~0_combout  & ((!\KeyState[5]~0_combout )))) # (!\KeyState[6]~2_combout  & (((\m3|Equal10~0_combout  & \KeyState[5]~0_combout ))))

	.clk(gnd),
	.dataa(\m3|always1~0_combout ),
	.datab(\KeyState[6]~2_combout ),
	.datac(\m3|Equal10~0_combout ),
	.datad(\KeyState[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~25 .lut_mask = "3088";
defparam \m4|f[0]~25 .operation_mode = "normal";
defparam \m4|f[0]~25 .output_mode = "comb_only";
defparam \m4|f[0]~25 .register_cascade_mode = "off";
defparam \m4|f[0]~25 .sum_lutc_input = "datac";
defparam \m4|f[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \m4|f[0]~26 (
// Equation(s):
// \m4|f[0]~26_combout  = (\m4|f[0]~25_combout  & (((\m5|WideOr2~2_combout  & !\KeyState[4]~1_combout ))))

	.clk(gnd),
	.dataa(\m4|f[0]~25_combout ),
	.datab(vcc),
	.datac(\m5|WideOr2~2_combout ),
	.datad(\KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~26 .lut_mask = "00a0";
defparam \m4|f[0]~26 .operation_mode = "normal";
defparam \m4|f[0]~26 .output_mode = "comb_only";
defparam \m4|f[0]~26 .register_cascade_mode = "off";
defparam \m4|f[0]~26 .sum_lutc_input = "datac";
defparam \m4|f[0]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \m5|WideOr0~0 (
// Equation(s):
// \m5|WideOr0~0_combout  = (\KeyState[0]~5_combout  & (!\KeyState[2]~4_combout  & (!\KeyState[1]~6_combout  & !\KeyState[5]~0_combout ))) # (!\KeyState[0]~5_combout  & ((\KeyState[2]~4_combout  & (!\KeyState[1]~6_combout  & !\KeyState[5]~0_combout )) # 
// (!\KeyState[2]~4_combout  & (\KeyState[1]~6_combout  $ (\KeyState[5]~0_combout )))))

	.clk(gnd),
	.dataa(\KeyState[0]~5_combout ),
	.datab(\KeyState[2]~4_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\KeyState[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~0 .lut_mask = "0116";
defparam \m5|WideOr0~0 .operation_mode = "normal";
defparam \m5|WideOr0~0 .output_mode = "comb_only";
defparam \m5|WideOr0~0 .register_cascade_mode = "off";
defparam \m5|WideOr0~0 .sum_lutc_input = "datac";
defparam \m5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \m4|f[0]~27 (
// Equation(s):
// \m4|f[0]~27_combout  = (!\KeyState[3]~3_combout  & (\m3|always1~0_combout  & (\m5|SEG[2]~0_combout  & \m5|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\KeyState[3]~3_combout ),
	.datab(\m3|always1~0_combout ),
	.datac(\m5|SEG[2]~0_combout ),
	.datad(\m5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~27 .lut_mask = "4000";
defparam \m4|f[0]~27 .operation_mode = "normal";
defparam \m4|f[0]~27 .output_mode = "comb_only";
defparam \m4|f[0]~27 .register_cascade_mode = "off";
defparam \m4|f[0]~27 .sum_lutc_input = "datac";
defparam \m4|f[0]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \m4|f[0]~29 (
// Equation(s):
// \m4|f[0]~29_combout  = (\m4|f[0]~27_combout ) # ((\m3|Equal0~5_combout  & (\m3|Equal7~0_combout  & \m4|f[2]~58_combout )))

	.clk(gnd),
	.dataa(\m3|Equal0~5_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\m4|f[2]~58_combout ),
	.datad(\m4|f[0]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~29 .lut_mask = "ff80";
defparam \m4|f[0]~29 .operation_mode = "normal";
defparam \m4|f[0]~29 .output_mode = "comb_only";
defparam \m4|f[0]~29 .register_cascade_mode = "off";
defparam \m4|f[0]~29 .sum_lutc_input = "datac";
defparam \m4|f[0]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \m4|f[0]~31 (
// Equation(s):
// \m4|f[0]~31_combout  = (\m4|f[0]~26_combout ) # ((\m4|f[0]~29_combout ) # ((\m5|WideOr2~3_combout  & \m4|f[0]~30_combout )))

	.clk(gnd),
	.dataa(\m5|WideOr2~3_combout ),
	.datab(\m4|f[0]~30_combout ),
	.datac(\m4|f[0]~26_combout ),
	.datad(\m4|f[0]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[0]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[0]~31 .lut_mask = "fff8";
defparam \m4|f[0]~31 .operation_mode = "normal";
defparam \m4|f[0]~31 .output_mode = "comb_only";
defparam \m4|f[0]~31 .register_cascade_mode = "off";
defparam \m4|f[0]~31 .sum_lutc_input = "datac";
defparam \m4|f[0]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \m4|f~17 (
// Equation(s):
// \m4|f~17_combout  = (!\KeyState[1]~6_combout  & (!\KeyState[0]~5_combout  & (\KeyState[6]~2_combout  $ (\KeyState[5]~0_combout ))))

	.clk(gnd),
	.dataa(\KeyState[1]~6_combout ),
	.datab(\KeyState[0]~5_combout ),
	.datac(\KeyState[6]~2_combout ),
	.datad(\KeyState[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f~17 .lut_mask = "0110";
defparam \m4|f~17 .operation_mode = "normal";
defparam \m4|f~17 .output_mode = "comb_only";
defparam \m4|f~17 .register_cascade_mode = "off";
defparam \m4|f~17 .sum_lutc_input = "datac";
defparam \m4|f~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \m4|f[12]~18 (
// Equation(s):
// \m4|f[12]~18_combout  = (!\KeyState[4]~1_combout  & (\m3|Equal7~0_combout  & (\m3|Equal6~0_combout  & \m4|f~17_combout )))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\m3|Equal6~0_combout ),
	.datad(\m4|f~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[12]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[12]~18 .lut_mask = "4000";
defparam \m4|f[12]~18 .operation_mode = "normal";
defparam \m4|f[12]~18 .output_mode = "comb_only";
defparam \m4|f[12]~18 .register_cascade_mode = "off";
defparam \m4|f[12]~18 .sum_lutc_input = "datac";
defparam \m4|f[12]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \m4|WideOr0~0 (
// Equation(s):
// \m4|WideOr0~0_combout  = (\m3|Equal2~1_combout ) # ((\m5|SEG[2]~0_combout  & (!\KeyState[5]~0_combout  & \m5|WideOr2~3_combout )))

	.clk(gnd),
	.dataa(\m5|SEG[2]~0_combout ),
	.datab(\KeyState[5]~0_combout ),
	.datac(\m5|WideOr2~3_combout ),
	.datad(\m3|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|WideOr0~0 .lut_mask = "ff20";
defparam \m4|WideOr0~0 .operation_mode = "normal";
defparam \m4|WideOr0~0 .output_mode = "comb_only";
defparam \m4|WideOr0~0 .register_cascade_mode = "off";
defparam \m4|WideOr0~0 .sum_lutc_input = "datac";
defparam \m4|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \m4|f[12]~20 (
// Equation(s):
// \m4|f[12]~20_combout  = (!\KeyState[5]~0_combout  & (((\m3|Equal10~0_combout  & \m4|f[12]~19_combout ))))

	.clk(gnd),
	.dataa(\KeyState[5]~0_combout ),
	.datab(vcc),
	.datac(\m3|Equal10~0_combout ),
	.datad(\m4|f[12]~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[12]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[12]~20 .lut_mask = "5000";
defparam \m4|f[12]~20 .operation_mode = "normal";
defparam \m4|f[12]~20 .output_mode = "comb_only";
defparam \m4|f[12]~20 .register_cascade_mode = "off";
defparam \m4|f[12]~20 .sum_lutc_input = "datac";
defparam \m4|f[12]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \m4|f[12]~21 (
// Equation(s):
// \m4|f[12]~21_combout  = (\m4|f[12]~18_combout ) # ((\m4|f[12]~20_combout ) # ((\m3|always1~0_combout  & \m4|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\m3|always1~0_combout ),
	.datab(\m4|f[12]~18_combout ),
	.datac(\m4|WideOr0~0_combout ),
	.datad(\m4|f[12]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[12]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[12]~21 .lut_mask = "ffec";
defparam \m4|f[12]~21 .operation_mode = "normal";
defparam \m4|f[12]~21 .output_mode = "comb_only";
defparam \m4|f[12]~21 .register_cascade_mode = "off";
defparam \m4|f[12]~21 .sum_lutc_input = "datac";
defparam \m4|f[12]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \m4|Equal0~0 (
// Equation(s):
// \m4|Equal0~0_combout  = (!\m4|f[3]~42_combout  & (!\m4|f[10]~51_combout  & (!\m4|f[4]~49_combout  & !\m4|f[2]~45_combout )))

	.clk(gnd),
	.dataa(\m4|f[3]~42_combout ),
	.datab(\m4|f[10]~51_combout ),
	.datac(\m4|f[4]~49_combout ),
	.datad(\m4|f[2]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~0 .lut_mask = "0001";
defparam \m4|Equal0~0 .operation_mode = "normal";
defparam \m4|Equal0~0 .output_mode = "comb_only";
defparam \m4|Equal0~0 .register_cascade_mode = "off";
defparam \m4|Equal0~0 .sum_lutc_input = "datac";
defparam \m4|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \m4|Equal0~1 (
// Equation(s):
// \m4|Equal0~1_combout  = (!\m4|f[5]~47_combout  & (!\m4|f[6]~56_combout  & (!\m4|f[7]~37_combout  & \m4|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\m4|f[5]~47_combout ),
	.datab(\m4|f[6]~56_combout ),
	.datac(\m4|f[7]~37_combout ),
	.datad(\m4|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~1 .lut_mask = "0100";
defparam \m4|Equal0~1 .operation_mode = "normal";
defparam \m4|Equal0~1 .output_mode = "comb_only";
defparam \m4|Equal0~1 .register_cascade_mode = "off";
defparam \m4|Equal0~1 .sum_lutc_input = "datac";
defparam \m4|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \m4|f[11]~22 (
// Equation(s):
// \m4|f[11]~22_combout  = (\m3|Equal10~0_combout  & (((\m4|f[10]~11_combout )))) # (!\m3|Equal10~0_combout  & (\m3|always1~0_combout  & ((\m4|f[12]~19_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal10~0_combout ),
	.datab(\m3|always1~0_combout ),
	.datac(\m4|f[10]~11_combout ),
	.datad(\m4|f[12]~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[11]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[11]~22 .lut_mask = "e4a0";
defparam \m4|f[11]~22 .operation_mode = "normal";
defparam \m4|f[11]~22 .output_mode = "comb_only";
defparam \m4|f[11]~22 .register_cascade_mode = "off";
defparam \m4|f[11]~22 .sum_lutc_input = "datac";
defparam \m4|f[11]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \m4|f[11]~23 (
// Equation(s):
// \m4|f[11]~23_combout  = (\m3|Equal7~0_combout  & ((\m4|WideOr0~0_combout ) # ((!\KeyState[5]~0_combout  & \m4|f[11]~22_combout )))) # (!\m3|Equal7~0_combout  & (!\KeyState[5]~0_combout  & ((\m4|f[11]~22_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal7~0_combout ),
	.datab(\KeyState[5]~0_combout ),
	.datac(\m4|WideOr0~0_combout ),
	.datad(\m4|f[11]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[11]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[11]~23 .lut_mask = "b3a0";
defparam \m4|f[11]~23 .operation_mode = "normal";
defparam \m4|f[11]~23 .output_mode = "comb_only";
defparam \m4|f[11]~23 .register_cascade_mode = "off";
defparam \m4|f[11]~23 .sum_lutc_input = "datac";
defparam \m4|f[11]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \m4|f[9]~10 (
// Equation(s):
// \m4|f[9]~10_combout  = ((\m3|always1~0_combout  & (\m4|WideOr3~0_combout  & \m5|SEG[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|always1~0_combout ),
	.datac(\m4|WideOr3~0_combout ),
	.datad(\m5|SEG[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[9]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[9]~10 .lut_mask = "c000";
defparam \m4|f[9]~10 .operation_mode = "normal";
defparam \m4|f[9]~10 .output_mode = "comb_only";
defparam \m4|f[9]~10 .register_cascade_mode = "off";
defparam \m4|f[9]~10 .sum_lutc_input = "datac";
defparam \m4|f[9]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \m4|f[9]~12 (
// Equation(s):
// \m4|f[9]~12_combout  = (\m4|f[9]~10_combout ) # ((!\m3|always1~0_combout  & (\m3|Equal7~0_combout  & \m4|f[10]~11_combout )))

	.clk(gnd),
	.dataa(\m3|always1~0_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\m4|f[10]~11_combout ),
	.datad(\m4|f[9]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[9]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[9]~12 .lut_mask = "ff40";
defparam \m4|f[9]~12 .operation_mode = "normal";
defparam \m4|f[9]~12 .output_mode = "comb_only";
defparam \m4|f[9]~12 .register_cascade_mode = "off";
defparam \m4|f[9]~12 .sum_lutc_input = "datac";
defparam \m4|f[9]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \m4|f[9]~13 (
// Equation(s):
// \m4|f[9]~13_combout  = (\m3|Equal10~0_combout  & (((\m5|WideOr1~2_combout )))) # (!\m3|Equal10~0_combout  & (!\KeyState[5]~0_combout  & ((\m4|f[9]~12_combout ))))

	.clk(gnd),
	.dataa(\KeyState[5]~0_combout ),
	.datab(\m5|WideOr1~2_combout ),
	.datac(\m3|Equal10~0_combout ),
	.datad(\m4|f[9]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[9]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[9]~13 .lut_mask = "c5c0";
defparam \m4|f[9]~13 .operation_mode = "normal";
defparam \m4|f[9]~13 .output_mode = "comb_only";
defparam \m4|f[9]~13 .register_cascade_mode = "off";
defparam \m4|f[9]~13 .sum_lutc_input = "datac";
defparam \m4|f[9]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \m4|f[14]~24 (
// Equation(s):
// \m4|f[14]~24_combout  = (!\KeyState[4]~1_combout  & (\m3|Equal10~0_combout  & (\m3|Equal6~0_combout  & \m4|f~17_combout )))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(\m3|Equal10~0_combout ),
	.datac(\m3|Equal6~0_combout ),
	.datad(\m4|f~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[14]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[14]~24 .lut_mask = "4000";
defparam \m4|f[14]~24 .operation_mode = "normal";
defparam \m4|f[14]~24 .output_mode = "comb_only";
defparam \m4|f[14]~24 .register_cascade_mode = "off";
defparam \m4|f[14]~24 .sum_lutc_input = "datac";
defparam \m4|f[14]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxii_lcell \m4|f[8]~14 (
// Equation(s):
// \m4|f[8]~14_combout  = (!\KeyState[1]~6_combout  & (((\m3|Equal10~0_combout  & \m4|WideOr5~0_combout ))))

	.clk(gnd),
	.dataa(\KeyState[1]~6_combout ),
	.datab(vcc),
	.datac(\m3|Equal10~0_combout ),
	.datad(\m4|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~14 .lut_mask = "5000";
defparam \m4|f[8]~14 .operation_mode = "normal";
defparam \m4|f[8]~14 .output_mode = "comb_only";
defparam \m4|f[8]~14 .register_cascade_mode = "off";
defparam \m4|f[8]~14 .sum_lutc_input = "datac";
defparam \m4|f[8]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \m4|f[8]~15 (
// Equation(s):
// \m4|f[8]~15_combout  = (\m4|f[8]~14_combout ) # ((\m4|WideOr3~0_combout  & (\m3|Equal7~0_combout  & !\KeyState[4]~1_combout )))

	.clk(gnd),
	.dataa(\m4|WideOr3~0_combout ),
	.datab(\m3|Equal7~0_combout ),
	.datac(\KeyState[4]~1_combout ),
	.datad(\m4|f[8]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~15 .lut_mask = "ff08";
defparam \m4|f[8]~15 .operation_mode = "normal";
defparam \m4|f[8]~15 .output_mode = "comb_only";
defparam \m4|f[8]~15 .register_cascade_mode = "off";
defparam \m4|f[8]~15 .sum_lutc_input = "datac";
defparam \m4|f[8]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \m4|f[8]~16 (
// Equation(s):
// \m4|f[8]~16_combout  = (\m4|f[6]~57_combout  & ((\m4|f[8]~15_combout ) # ((\m3|always1~0_combout  & \m5|WideOr1~2_combout )))) # (!\m4|f[6]~57_combout  & (\m3|always1~0_combout  & (\m5|WideOr1~2_combout )))

	.clk(gnd),
	.dataa(\m4|f[6]~57_combout ),
	.datab(\m3|always1~0_combout ),
	.datac(\m5|WideOr1~2_combout ),
	.datad(\m4|f[8]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[8]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[8]~16 .lut_mask = "eac0";
defparam \m4|f[8]~16 .operation_mode = "normal";
defparam \m4|f[8]~16 .output_mode = "comb_only";
defparam \m4|f[8]~16 .register_cascade_mode = "off";
defparam \m4|f[8]~16 .sum_lutc_input = "datac";
defparam \m4|f[8]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \m4|f[14]~32 (
// Equation(s):
// \m4|f[14]~32_combout  = (!\KeyState[4]~1_combout  & (((\m3|Equal6~0_combout  & \m4|f~17_combout ))))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(vcc),
	.datac(\m3|Equal6~0_combout ),
	.datad(\m4|f~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[14]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[14]~32 .lut_mask = "5000";
defparam \m4|f[14]~32 .operation_mode = "normal";
defparam \m4|f[14]~32 .output_mode = "comb_only";
defparam \m4|f[14]~32 .register_cascade_mode = "off";
defparam \m4|f[14]~32 .sum_lutc_input = "datac";
defparam \m4|f[14]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \m4|f[13]~33 (
// Equation(s):
// \m4|f[13]~33_combout  = (\m3|Equal10~0_combout  & (((\m4|WideOr0~0_combout )))) # (!\m3|Equal10~0_combout  & (\m4|f[14]~32_combout  & ((\m3|always1~0_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal10~0_combout ),
	.datab(\m4|f[14]~32_combout ),
	.datac(\m4|WideOr0~0_combout ),
	.datad(\m3|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|f[13]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|f[13]~33 .lut_mask = "e4a0";
defparam \m4|f[13]~33 .operation_mode = "normal";
defparam \m4|f[13]~33 .output_mode = "comb_only";
defparam \m4|f[13]~33 .register_cascade_mode = "off";
defparam \m4|f[13]~33 .sum_lutc_input = "datac";
defparam \m4|f[13]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \m4|Equal0~2 (
// Equation(s):
// \m4|Equal0~2_combout  = (!\m4|f[14]~24_combout  & (!\m4|f[8]~16_combout  & (!\m4|f[13]~33_combout  & !\m4|f[1]~54_combout )))

	.clk(gnd),
	.dataa(\m4|f[14]~24_combout ),
	.datab(\m4|f[8]~16_combout ),
	.datac(\m4|f[13]~33_combout ),
	.datad(\m4|f[1]~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~2 .lut_mask = "0001";
defparam \m4|Equal0~2 .operation_mode = "normal";
defparam \m4|Equal0~2 .output_mode = "comb_only";
defparam \m4|Equal0~2 .register_cascade_mode = "off";
defparam \m4|Equal0~2 .sum_lutc_input = "datac";
defparam \m4|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \m4|Equal0~3 (
// Equation(s):
// \m4|Equal0~3_combout  = (!\m4|f[11]~23_combout  & (((!\m4|f[9]~13_combout  & \m4|Equal0~2_combout ))))

	.clk(gnd),
	.dataa(\m4|f[11]~23_combout ),
	.datab(vcc),
	.datac(\m4|f[9]~13_combout ),
	.datad(\m4|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~3 .lut_mask = "0500";
defparam \m4|Equal0~3 .operation_mode = "normal";
defparam \m4|Equal0~3 .output_mode = "comb_only";
defparam \m4|Equal0~3 .register_cascade_mode = "off";
defparam \m4|Equal0~3 .sum_lutc_input = "datac";
defparam \m4|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \m4|Equal0~4 (
// Equation(s):
// \m4|Equal0~4_combout  = (!\m4|f[0]~31_combout  & (!\m4|f[12]~21_combout  & (\m4|Equal0~1_combout  & \m4|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\m4|f[0]~31_combout ),
	.datab(\m4|f[12]~21_combout ),
	.datac(\m4|Equal0~1_combout ),
	.datad(\m4|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal0~4 .lut_mask = "1000";
defparam \m4|Equal0~4 .operation_mode = "normal";
defparam \m4|Equal0~4 .output_mode = "comb_only";
defparam \m4|Equal0~4 .register_cascade_mode = "off";
defparam \m4|Equal0~4 .sum_lutc_input = "datac";
defparam \m4|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \m4|Counter[5]~40 (
// Equation(s):
// \m4|Counter[5]~40_combout  = ((\m4|Equal0~4_combout ) # ((\m4|Equal1~11_combout  & \m4|Equal1~6_combout )))

	.clk(gnd),
	.dataa(\m4|Equal1~11_combout ),
	.datab(vcc),
	.datac(\m4|Equal0~4_combout ),
	.datad(\m4|Equal1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Counter[5]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[5]~40 .lut_mask = "faf0";
defparam \m4|Counter[5]~40 .operation_mode = "normal";
defparam \m4|Counter[5]~40 .output_mode = "comb_only";
defparam \m4|Counter[5]~40 .register_cascade_mode = "off";
defparam \m4|Counter[5]~40 .sum_lutc_input = "datac";
defparam \m4|Counter[5]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxii_lcell \m4|Equal1~0 (
// Equation(s):
// \m4|Equal1~0_combout  = (\m4|f[8]~16_combout  & (\m4|Counter [8] & (\m4|Counter [9] $ (!\m4|f[9]~13_combout )))) # (!\m4|f[8]~16_combout  & (!\m4|Counter [8] & (\m4|Counter [9] $ (!\m4|f[9]~13_combout ))))

	.clk(gnd),
	.dataa(\m4|f[8]~16_combout ),
	.datab(\m4|Counter [9]),
	.datac(\m4|f[9]~13_combout ),
	.datad(\m4|Counter [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~0 .lut_mask = "8241";
defparam \m4|Equal1~0 .operation_mode = "normal";
defparam \m4|Equal1~0 .output_mode = "comb_only";
defparam \m4|Equal1~0 .register_cascade_mode = "off";
defparam \m4|Equal1~0 .sum_lutc_input = "datac";
defparam \m4|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \m4|Counter[11] (
// Equation(s):
// \m4|Counter [11] = DFFEAS((\m4|Counter [11] $ (((!\m4|Counter[9]~3  & \m4|Counter[10]~37 ) # (\m4|Counter[9]~3  & \m4|Counter[10]~37COUT1_50 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[11]~5  = CARRY(((!\m4|Counter[10]~37 ) # (!\m4|Counter [11])))
// \m4|Counter[11]~5COUT1_51  = CARRY(((!\m4|Counter[10]~37COUT1_50 ) # (!\m4|Counter [11])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[9]~3 ),
	.cin0(\m4|Counter[10]~37 ),
	.cin1(\m4|Counter[10]~37COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [11]),
	.cout(),
	.cout0(\m4|Counter[11]~5 ),
	.cout1(\m4|Counter[11]~5COUT1_51 ));
// synopsys translate_off
defparam \m4|Counter[11] .cin0_used = "true";
defparam \m4|Counter[11] .cin1_used = "true";
defparam \m4|Counter[11] .cin_used = "true";
defparam \m4|Counter[11] .lut_mask = "3c3f";
defparam \m4|Counter[11] .operation_mode = "arithmetic";
defparam \m4|Counter[11] .output_mode = "reg_only";
defparam \m4|Counter[11] .register_cascade_mode = "off";
defparam \m4|Counter[11] .sum_lutc_input = "cin";
defparam \m4|Counter[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \m4|Counter[12] (
// Equation(s):
// \m4|Counter [12] = DFFEAS((\m4|Counter [12] $ ((!(!\m4|Counter[9]~3  & \m4|Counter[11]~5 ) # (\m4|Counter[9]~3  & \m4|Counter[11]~5COUT1_51 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[12]~7  = CARRY(((\m4|Counter [12] & !\m4|Counter[11]~5 )))
// \m4|Counter[12]~7COUT1_52  = CARRY(((\m4|Counter [12] & !\m4|Counter[11]~5COUT1_51 )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[9]~3 ),
	.cin0(\m4|Counter[11]~5 ),
	.cin1(\m4|Counter[11]~5COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [12]),
	.cout(),
	.cout0(\m4|Counter[12]~7 ),
	.cout1(\m4|Counter[12]~7COUT1_52 ));
// synopsys translate_off
defparam \m4|Counter[12] .cin0_used = "true";
defparam \m4|Counter[12] .cin1_used = "true";
defparam \m4|Counter[12] .cin_used = "true";
defparam \m4|Counter[12] .lut_mask = "c30c";
defparam \m4|Counter[12] .operation_mode = "arithmetic";
defparam \m4|Counter[12] .output_mode = "reg_only";
defparam \m4|Counter[12] .register_cascade_mode = "off";
defparam \m4|Counter[12] .sum_lutc_input = "cin";
defparam \m4|Counter[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \m4|Counter[13] (
// Equation(s):
// \m4|Counter [13] = DFFEAS(\m4|Counter [13] $ (((((!\m4|Counter[9]~3  & \m4|Counter[12]~7 ) # (\m4|Counter[9]~3  & \m4|Counter[12]~7COUT1_52 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[13]~23  = CARRY(((!\m4|Counter[12]~7 )) # (!\m4|Counter [13]))
// \m4|Counter[13]~23COUT1_53  = CARRY(((!\m4|Counter[12]~7COUT1_52 )) # (!\m4|Counter [13]))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[9]~3 ),
	.cin0(\m4|Counter[12]~7 ),
	.cin1(\m4|Counter[12]~7COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [13]),
	.cout(),
	.cout0(\m4|Counter[13]~23 ),
	.cout1(\m4|Counter[13]~23COUT1_53 ));
// synopsys translate_off
defparam \m4|Counter[13] .cin0_used = "true";
defparam \m4|Counter[13] .cin1_used = "true";
defparam \m4|Counter[13] .cin_used = "true";
defparam \m4|Counter[13] .lut_mask = "5a5f";
defparam \m4|Counter[13] .operation_mode = "arithmetic";
defparam \m4|Counter[13] .output_mode = "reg_only";
defparam \m4|Counter[13] .register_cascade_mode = "off";
defparam \m4|Counter[13] .sum_lutc_input = "cin";
defparam \m4|Counter[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \m4|Counter[14] (
// Equation(s):
// \m4|Counter [14] = DFFEAS(\m4|Counter [14] $ ((((!(!\m4|Counter[9]~3  & \m4|Counter[13]~23 ) # (\m4|Counter[9]~3  & \m4|Counter[13]~23COUT1_53 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[14]~17  = CARRY((\m4|Counter [14] & ((!\m4|Counter[13]~23COUT1_53 ))))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[9]~3 ),
	.cin0(\m4|Counter[13]~23 ),
	.cin1(\m4|Counter[13]~23COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [14]),
	.cout(\m4|Counter[14]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[14] .cin0_used = "true";
defparam \m4|Counter[14] .cin1_used = "true";
defparam \m4|Counter[14] .cin_used = "true";
defparam \m4|Counter[14] .lut_mask = "a50a";
defparam \m4|Counter[14] .operation_mode = "arithmetic";
defparam \m4|Counter[14] .output_mode = "reg_only";
defparam \m4|Counter[14] .register_cascade_mode = "off";
defparam \m4|Counter[14] .sum_lutc_input = "cin";
defparam \m4|Counter[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \m4|Counter[15] (
// Equation(s):
// \m4|Counter [15] = DFFEAS(\m4|Counter [15] $ ((((\m4|Counter[14]~17 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[15]~9  = CARRY(((!\m4|Counter[14]~17 )) # (!\m4|Counter [15]))
// \m4|Counter[15]~9COUT1_54  = CARRY(((!\m4|Counter[14]~17 )) # (!\m4|Counter [15]))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[14]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [15]),
	.cout(),
	.cout0(\m4|Counter[15]~9 ),
	.cout1(\m4|Counter[15]~9COUT1_54 ));
// synopsys translate_off
defparam \m4|Counter[15] .cin_used = "true";
defparam \m4|Counter[15] .lut_mask = "5a5f";
defparam \m4|Counter[15] .operation_mode = "arithmetic";
defparam \m4|Counter[15] .output_mode = "reg_only";
defparam \m4|Counter[15] .register_cascade_mode = "off";
defparam \m4|Counter[15] .sum_lutc_input = "cin";
defparam \m4|Counter[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \m4|Counter[16] (
// Equation(s):
// \m4|Counter [16] = DFFEAS(\m4|Counter [16] $ ((((!(!\m4|Counter[14]~17  & \m4|Counter[15]~9 ) # (\m4|Counter[14]~17  & \m4|Counter[15]~9COUT1_54 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[16]~11  = CARRY((\m4|Counter [16] & ((!\m4|Counter[15]~9 ))))
// \m4|Counter[16]~11COUT1_55  = CARRY((\m4|Counter [16] & ((!\m4|Counter[15]~9COUT1_54 ))))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[14]~17 ),
	.cin0(\m4|Counter[15]~9 ),
	.cin1(\m4|Counter[15]~9COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [16]),
	.cout(),
	.cout0(\m4|Counter[16]~11 ),
	.cout1(\m4|Counter[16]~11COUT1_55 ));
// synopsys translate_off
defparam \m4|Counter[16] .cin0_used = "true";
defparam \m4|Counter[16] .cin1_used = "true";
defparam \m4|Counter[16] .cin_used = "true";
defparam \m4|Counter[16] .lut_mask = "a50a";
defparam \m4|Counter[16] .operation_mode = "arithmetic";
defparam \m4|Counter[16] .output_mode = "reg_only";
defparam \m4|Counter[16] .register_cascade_mode = "off";
defparam \m4|Counter[16] .sum_lutc_input = "cin";
defparam \m4|Counter[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \m4|Counter[17] (
// Equation(s):
// \m4|Counter [17] = DFFEAS((\m4|Counter [17] $ (((!\m4|Counter[14]~17  & \m4|Counter[16]~11 ) # (\m4|Counter[14]~17  & \m4|Counter[16]~11COUT1_55 )))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[17]~13  = CARRY(((!\m4|Counter[16]~11 ) # (!\m4|Counter [17])))
// \m4|Counter[17]~13COUT1_56  = CARRY(((!\m4|Counter[16]~11COUT1_55 ) # (!\m4|Counter [17])))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\m4|Counter [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[14]~17 ),
	.cin0(\m4|Counter[16]~11 ),
	.cin1(\m4|Counter[16]~11COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [17]),
	.cout(),
	.cout0(\m4|Counter[17]~13 ),
	.cout1(\m4|Counter[17]~13COUT1_56 ));
// synopsys translate_off
defparam \m4|Counter[17] .cin0_used = "true";
defparam \m4|Counter[17] .cin1_used = "true";
defparam \m4|Counter[17] .cin_used = "true";
defparam \m4|Counter[17] .lut_mask = "3c3f";
defparam \m4|Counter[17] .operation_mode = "arithmetic";
defparam \m4|Counter[17] .output_mode = "reg_only";
defparam \m4|Counter[17] .register_cascade_mode = "off";
defparam \m4|Counter[17] .sum_lutc_input = "cin";
defparam \m4|Counter[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \m4|Counter[18] (
// Equation(s):
// \m4|Counter [18] = DFFEAS(\m4|Counter [18] $ ((((!(!\m4|Counter[14]~17  & \m4|Counter[17]~13 ) # (\m4|Counter[14]~17  & \m4|Counter[17]~13COUT1_56 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )
// \m4|Counter[18]~15  = CARRY((\m4|Counter [18] & ((!\m4|Counter[17]~13 ))))
// \m4|Counter[18]~15COUT1_57  = CARRY((\m4|Counter [18] & ((!\m4|Counter[17]~13COUT1_56 ))))

	.clk(\CLK~combout ),
	.dataa(\m4|Counter [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[14]~17 ),
	.cin0(\m4|Counter[17]~13 ),
	.cin1(\m4|Counter[17]~13COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [18]),
	.cout(),
	.cout0(\m4|Counter[18]~15 ),
	.cout1(\m4|Counter[18]~15COUT1_57 ));
// synopsys translate_off
defparam \m4|Counter[18] .cin0_used = "true";
defparam \m4|Counter[18] .cin1_used = "true";
defparam \m4|Counter[18] .cin_used = "true";
defparam \m4|Counter[18] .lut_mask = "a50a";
defparam \m4|Counter[18] .operation_mode = "arithmetic";
defparam \m4|Counter[18] .output_mode = "reg_only";
defparam \m4|Counter[18] .register_cascade_mode = "off";
defparam \m4|Counter[18] .sum_lutc_input = "cin";
defparam \m4|Counter[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \m4|Counter[19] (
// Equation(s):
// \m4|Counter [19] = DFFEAS((((!\m4|Counter[14]~17  & \m4|Counter[18]~15 ) # (\m4|Counter[14]~17  & \m4|Counter[18]~15COUT1_57 ) $ (\m4|Counter [19]))), GLOBAL(\CLK~combout ), VCC, , , , , \m4|Counter[5]~40_combout , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\m4|Counter [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\m4|Counter[5]~40_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\m4|Counter[14]~17 ),
	.cin0(\m4|Counter[18]~15 ),
	.cin1(\m4|Counter[18]~15COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Counter [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Counter[19] .cin0_used = "true";
defparam \m4|Counter[19] .cin1_used = "true";
defparam \m4|Counter[19] .cin_used = "true";
defparam \m4|Counter[19] .lut_mask = "0ff0";
defparam \m4|Counter[19] .operation_mode = "normal";
defparam \m4|Counter[19] .output_mode = "reg_only";
defparam \m4|Counter[19] .register_cascade_mode = "off";
defparam \m4|Counter[19] .sum_lutc_input = "cin";
defparam \m4|Counter[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \m4|Equal1~2 (
// Equation(s):
// \m4|Equal1~2_combout  = (!\m4|Counter [15] & (!\m4|Counter [17] & (!\m4|Counter [16] & !\m4|Counter [18])))

	.clk(gnd),
	.dataa(\m4|Counter [15]),
	.datab(\m4|Counter [17]),
	.datac(\m4|Counter [16]),
	.datad(\m4|Counter [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~2 .lut_mask = "0001";
defparam \m4|Equal1~2 .operation_mode = "normal";
defparam \m4|Equal1~2 .output_mode = "comb_only";
defparam \m4|Equal1~2 .register_cascade_mode = "off";
defparam \m4|Equal1~2 .sum_lutc_input = "datac";
defparam \m4|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \m4|Equal1~3 (
// Equation(s):
// \m4|Equal1~3_combout  = (!\m4|Counter [19] & (\m4|Equal1~2_combout  & (\m4|Counter [14] $ (!\m4|f[14]~24_combout ))))

	.clk(gnd),
	.dataa(\m4|Counter [19]),
	.datab(\m4|Counter [14]),
	.datac(\m4|f[14]~24_combout ),
	.datad(\m4|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~3 .lut_mask = "4100";
defparam \m4|Equal1~3 .operation_mode = "normal";
defparam \m4|Equal1~3 .output_mode = "comb_only";
defparam \m4|Equal1~3 .register_cascade_mode = "off";
defparam \m4|Equal1~3 .sum_lutc_input = "datac";
defparam \m4|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \m4|Equal1~4 (
// Equation(s):
// \m4|Equal1~4_combout  = ((\m4|Equal1~3_combout  & (\m4|Counter [0] $ (!\m4|f[0]~31_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m4|Counter [0]),
	.datac(\m4|f[0]~31_combout ),
	.datad(\m4|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~4 .lut_mask = "c300";
defparam \m4|Equal1~4 .operation_mode = "normal";
defparam \m4|Equal1~4 .output_mode = "comb_only";
defparam \m4|Equal1~4 .register_cascade_mode = "off";
defparam \m4|Equal1~4 .sum_lutc_input = "datac";
defparam \m4|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \m4|Equal1~1 (
// Equation(s):
// \m4|Equal1~1_combout  = (\m4|Counter [11] & (\m4|f[11]~23_combout  & (\m4|Counter [12] $ (!\m4|f[12]~21_combout )))) # (!\m4|Counter [11] & (!\m4|f[11]~23_combout  & (\m4|Counter [12] $ (!\m4|f[12]~21_combout ))))

	.clk(gnd),
	.dataa(\m4|Counter [11]),
	.datab(\m4|f[11]~23_combout ),
	.datac(\m4|Counter [12]),
	.datad(\m4|f[12]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~1 .lut_mask = "9009";
defparam \m4|Equal1~1 .operation_mode = "normal";
defparam \m4|Equal1~1 .output_mode = "comb_only";
defparam \m4|Equal1~1 .register_cascade_mode = "off";
defparam \m4|Equal1~1 .sum_lutc_input = "datac";
defparam \m4|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \m4|Equal1~5 (
// Equation(s):
// \m4|Equal1~5_combout  = (\m4|Equal1~4_combout  & (\m4|Equal1~1_combout  & (\m4|f[13]~33_combout  $ (!\m4|Counter [13]))))

	.clk(gnd),
	.dataa(\m4|f[13]~33_combout ),
	.datab(\m4|Counter [13]),
	.datac(\m4|Equal1~4_combout ),
	.datad(\m4|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~5 .lut_mask = "9000";
defparam \m4|Equal1~5 .operation_mode = "normal";
defparam \m4|Equal1~5 .output_mode = "comb_only";
defparam \m4|Equal1~5 .register_cascade_mode = "off";
defparam \m4|Equal1~5 .sum_lutc_input = "datac";
defparam \m4|Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \m4|Equal1~6 (
// Equation(s):
// \m4|Equal1~6_combout  = (\m4|Equal1~0_combout  & (\m4|Equal1~5_combout  & (\m4|f[7]~37_combout  $ (!\m4|Counter [7]))))

	.clk(gnd),
	.dataa(\m4|f[7]~37_combout ),
	.datab(\m4|Counter [7]),
	.datac(\m4|Equal1~0_combout ),
	.datad(\m4|Equal1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m4|Equal1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Equal1~6 .lut_mask = "9000";
defparam \m4|Equal1~6 .operation_mode = "normal";
defparam \m4|Equal1~6 .output_mode = "comb_only";
defparam \m4|Equal1~6 .register_cascade_mode = "off";
defparam \m4|Equal1~6 .sum_lutc_input = "datac";
defparam \m4|Equal1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \m4|Beep (
// Equation(s):
// \m4|Beep~regout  = DFFEAS((!\m4|Equal0~4_combout  & (\m4|Beep~regout  $ (((\m4|Equal1~6_combout  & \m4|Equal1~11_combout ))))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\m4|Beep~regout ),
	.datab(\m4|Equal1~6_combout ),
	.datac(\m4|Equal0~4_combout ),
	.datad(\m4|Equal1~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\m4|Beep~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m4|Beep .lut_mask = "060a";
defparam \m4|Beep .operation_mode = "normal";
defparam \m4|Beep .output_mode = "reg_only";
defparam \m4|Beep .register_cascade_mode = "off";
defparam \m4|Beep .sum_lutc_input = "datac";
defparam \m4|Beep .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \m3|Equal2~3 (
// Equation(s):
// \m3|Equal2~3_combout  = (\m5|WideOr1~0_combout  & (!\KeyState[3]~3_combout  & (!\KeyState[5]~0_combout  & \KeyState[4]~1_combout )))

	.clk(gnd),
	.dataa(\m5|WideOr1~0_combout ),
	.datab(\KeyState[3]~3_combout ),
	.datac(\KeyState[5]~0_combout ),
	.datad(\KeyState[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~3 .lut_mask = "0200";
defparam \m3|Equal2~3 .operation_mode = "normal";
defparam \m3|Equal2~3 .output_mode = "comb_only";
defparam \m3|Equal2~3 .register_cascade_mode = "off";
defparam \m3|Equal2~3 .sum_lutc_input = "datac";
defparam \m3|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \m3|Equal2~2 (
// Equation(s):
// \m3|Equal2~2_combout  = (\Equal0~0_combout  & (((!\m1|KeyState [6])))) # (!\Equal0~0_combout  & (!\Key~combout [0] & ((!\Key~combout [6]))))

	.clk(gnd),
	.dataa(\Equal0~0_combout ),
	.datab(\Key~combout [0]),
	.datac(\m1|KeyState [6]),
	.datad(\Key~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m3|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m3|Equal2~2 .lut_mask = "0a1b";
defparam \m3|Equal2~2 .operation_mode = "normal";
defparam \m3|Equal2~2 .output_mode = "comb_only";
defparam \m3|Equal2~2 .register_cascade_mode = "off";
defparam \m3|Equal2~2 .sum_lutc_input = "datac";
defparam \m3|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \m5|WideOr5~0 (
// Equation(s):
// \m5|WideOr5~0_combout  = (\KeyState[2]~4_combout  & (!\KeyState[5]~0_combout  & (!\KeyState[1]~6_combout  & !\KeyState[3]~3_combout ))) # (!\KeyState[2]~4_combout  & ((\KeyState[5]~0_combout  & (!\KeyState[1]~6_combout  & !\KeyState[3]~3_combout )) # 
// (!\KeyState[5]~0_combout  & (\KeyState[1]~6_combout  $ (\KeyState[3]~3_combout )))))

	.clk(gnd),
	.dataa(\KeyState[2]~4_combout ),
	.datab(\KeyState[5]~0_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~0 .lut_mask = "0116";
defparam \m5|WideOr5~0 .operation_mode = "normal";
defparam \m5|WideOr5~0 .output_mode = "comb_only";
defparam \m5|WideOr5~0 .register_cascade_mode = "off";
defparam \m5|WideOr5~0 .sum_lutc_input = "datac";
defparam \m5|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \m5|WideOr5~1 (
// Equation(s):
// \m5|WideOr5~1_combout  = (\m3|Equal2~2_combout  & ((\m3|Equal2~3_combout ) # ((!\KeyState[4]~1_combout  & \m5|WideOr5~0_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal2~3_combout ),
	.datab(\KeyState[4]~1_combout ),
	.datac(\m3|Equal2~2_combout ),
	.datad(\m5|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr5~1 .lut_mask = "b0a0";
defparam \m5|WideOr5~1 .operation_mode = "normal";
defparam \m5|WideOr5~1 .output_mode = "comb_only";
defparam \m5|WideOr5~1 .register_cascade_mode = "off";
defparam \m5|WideOr5~1 .sum_lutc_input = "datac";
defparam \m5|WideOr5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \m5|WideOr4~2 (
// Equation(s):
// \m5|WideOr4~2_combout  = (!\KeyState[0]~5_combout  & ((\KeyState[2]~4_combout  & (!\KeyState[3]~3_combout  & !\KeyState[1]~6_combout )) # (!\KeyState[2]~4_combout  & (\KeyState[3]~3_combout  $ (\KeyState[1]~6_combout )))))

	.clk(gnd),
	.dataa(\KeyState[2]~4_combout ),
	.datab(\KeyState[0]~5_combout ),
	.datac(\KeyState[3]~3_combout ),
	.datad(\KeyState[1]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr4~2 .lut_mask = "0112";
defparam \m5|WideOr4~2 .operation_mode = "normal";
defparam \m5|WideOr4~2 .output_mode = "comb_only";
defparam \m5|WideOr4~2 .register_cascade_mode = "off";
defparam \m5|WideOr4~2 .sum_lutc_input = "datac";
defparam \m5|WideOr4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \m5|WideOr4~3 (
// Equation(s):
// \m5|WideOr4~3_combout  = (!\KeyState[6]~2_combout  & (!\KeyState[4]~1_combout  & (\m5|WideOr4~2_combout  & !\KeyState[5]~0_combout )))

	.clk(gnd),
	.dataa(\KeyState[6]~2_combout ),
	.datab(\KeyState[4]~1_combout ),
	.datac(\m5|WideOr4~2_combout ),
	.datad(\KeyState[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr4~3 .lut_mask = "0010";
defparam \m5|WideOr4~3 .operation_mode = "normal";
defparam \m5|WideOr4~3 .output_mode = "comb_only";
defparam \m5|WideOr4~3 .register_cascade_mode = "off";
defparam \m5|WideOr4~3 .sum_lutc_input = "datac";
defparam \m5|WideOr4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \m5|SEG[2]~1 (
// Equation(s):
// \m5|SEG[2]~1_combout  = (!\KeyState[2]~4_combout  & (!\KeyState[0]~5_combout  & (\KeyState[5]~0_combout  $ (\KeyState[1]~6_combout ))))

	.clk(gnd),
	.dataa(\KeyState[5]~0_combout ),
	.datab(\KeyState[1]~6_combout ),
	.datac(\KeyState[2]~4_combout ),
	.datad(\KeyState[0]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|SEG[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|SEG[2]~1 .lut_mask = "0006";
defparam \m5|SEG[2]~1 .operation_mode = "normal";
defparam \m5|SEG[2]~1 .output_mode = "comb_only";
defparam \m5|SEG[2]~1 .register_cascade_mode = "off";
defparam \m5|SEG[2]~1 .sum_lutc_input = "datac";
defparam \m5|SEG[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \m5|SEG[2]~2 (
// Equation(s):
// \m5|SEG[2]~2_combout  = ((!\KeyState[3]~3_combout  & (\m5|SEG[2]~1_combout  & \m5|SEG[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\KeyState[3]~3_combout ),
	.datac(\m5|SEG[2]~1_combout ),
	.datad(\m5|SEG[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|SEG[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|SEG[2]~2 .lut_mask = "3000";
defparam \m5|SEG[2]~2 .operation_mode = "normal";
defparam \m5|SEG[2]~2 .output_mode = "comb_only";
defparam \m5|SEG[2]~2 .register_cascade_mode = "off";
defparam \m5|SEG[2]~2 .sum_lutc_input = "datac";
defparam \m5|SEG[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \m5|WideOr3~0 (
// Equation(s):
// \m5|WideOr3~0_combout  = (\KeyState[2]~4_combout  & (!\KeyState[4]~1_combout  & (!\KeyState[1]~6_combout  & !\KeyState[5]~0_combout ))) # (!\KeyState[2]~4_combout  & ((\KeyState[4]~1_combout  & (!\KeyState[1]~6_combout  & !\KeyState[5]~0_combout )) # 
// (!\KeyState[4]~1_combout  & (\KeyState[1]~6_combout  $ (\KeyState[5]~0_combout )))))

	.clk(gnd),
	.dataa(\KeyState[2]~4_combout ),
	.datab(\KeyState[4]~1_combout ),
	.datac(\KeyState[1]~6_combout ),
	.datad(\KeyState[5]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr3~0 .lut_mask = "0116";
defparam \m5|WideOr3~0 .operation_mode = "normal";
defparam \m5|WideOr3~0 .output_mode = "comb_only";
defparam \m5|WideOr3~0 .register_cascade_mode = "off";
defparam \m5|WideOr3~0 .sum_lutc_input = "datac";
defparam \m5|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \m5|WideOr3~1 (
// Equation(s):
// \m5|WideOr3~1_combout  = ((\m3|Equal2~2_combout  & (\m5|WideOr3~0_combout  & !\KeyState[3]~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m3|Equal2~2_combout ),
	.datac(\m5|WideOr3~0_combout ),
	.datad(\KeyState[3]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr3~1 .lut_mask = "00c0";
defparam \m5|WideOr3~1 .operation_mode = "normal";
defparam \m5|WideOr3~1 .output_mode = "comb_only";
defparam \m5|WideOr3~1 .register_cascade_mode = "off";
defparam \m5|WideOr3~1 .sum_lutc_input = "datac";
defparam \m5|WideOr3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \m5|WideOr2~4 (
// Equation(s):
// \m5|WideOr2~4_combout  = (\KeyState[4]~1_combout  & (\m5|WideOr2~2_combout  & (!\KeyState[6]~2_combout ))) # (!\KeyState[4]~1_combout  & ((\KeyState[6]~2_combout  & (\m5|WideOr2~2_combout )) # (!\KeyState[6]~2_combout  & ((\m5|WideOr2~3_combout )))))

	.clk(gnd),
	.dataa(\KeyState[4]~1_combout ),
	.datab(\m5|WideOr2~2_combout ),
	.datac(\KeyState[6]~2_combout ),
	.datad(\m5|WideOr2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~4 .lut_mask = "4d48";
defparam \m5|WideOr2~4 .operation_mode = "normal";
defparam \m5|WideOr2~4 .output_mode = "comb_only";
defparam \m5|WideOr2~4 .register_cascade_mode = "off";
defparam \m5|WideOr2~4 .sum_lutc_input = "datac";
defparam \m5|WideOr2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \m5|WideOr2~5 (
// Equation(s):
// \m5|WideOr2~5_combout  = (\m5|WideOr2~4_combout  & ((\Equal0~0_combout  & ((!\m1|KeyState [5]))) # (!\Equal0~0_combout  & (!\Key~combout [5]))))

	.clk(gnd),
	.dataa(\Key~combout [5]),
	.datab(\m1|KeyState [5]),
	.datac(\m5|WideOr2~4_combout ),
	.datad(\Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr2~5 .lut_mask = "3050";
defparam \m5|WideOr2~5 .operation_mode = "normal";
defparam \m5|WideOr2~5 .output_mode = "comb_only";
defparam \m5|WideOr2~5 .register_cascade_mode = "off";
defparam \m5|WideOr2~5 .sum_lutc_input = "datac";
defparam \m5|WideOr2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \m5|WideOr0~1 (
// Equation(s):
// \m5|WideOr0~1_combout  = (\m3|Equal2~0_combout  & (((!\KeyState[4]~1_combout  & \m5|WideOr0~0_combout )) # (!\KeyState[0]~5_combout ))) # (!\m3|Equal2~0_combout  & (((!\KeyState[4]~1_combout  & \m5|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\m3|Equal2~0_combout ),
	.datab(\KeyState[0]~5_combout ),
	.datac(\KeyState[4]~1_combout ),
	.datad(\m5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~1 .lut_mask = "2f22";
defparam \m5|WideOr0~1 .operation_mode = "normal";
defparam \m5|WideOr0~1 .output_mode = "comb_only";
defparam \m5|WideOr0~1 .register_cascade_mode = "off";
defparam \m5|WideOr0~1 .sum_lutc_input = "datac";
defparam \m5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \m5|WideOr0~2 (
// Equation(s):
// \m5|WideOr0~2_combout  = ((\m5|WideOr0~1_combout  & (!\KeyState[3]~3_combout  & !\KeyState[6]~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\m5|WideOr0~1_combout ),
	.datac(\KeyState[3]~3_combout ),
	.datad(\KeyState[6]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \m5|WideOr0~2 .lut_mask = "000c";
defparam \m5|WideOr0~2 .operation_mode = "normal";
defparam \m5|WideOr0~2 .output_mode = "comb_only";
defparam \m5|WideOr0~2 .register_cascade_mode = "off";
defparam \m5|WideOr0~2 .sum_lutc_input = "datac";
defparam \m5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[0]~I (
	.datain(!\m3|Mux21~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[0]));
// synopsys translate_off
defparam \ROW[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[1]~I (
	.datain(!\m3|Mux21~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[1]));
// synopsys translate_off
defparam \ROW[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[2]~I (
	.datain(!\m3|Mux21~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[2]));
// synopsys translate_off
defparam \ROW[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[3]~I (
	.datain(!\m3|Mux21~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[3]));
// synopsys translate_off
defparam \ROW[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[4]~I (
	.datain(!\m3|Mux21~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[4]));
// synopsys translate_off
defparam \ROW[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[5]~I (
	.datain(!\m3|Mux21~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[5]));
// synopsys translate_off
defparam \ROW[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[6]~I (
	.datain(!\m3|Mux21~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[6]));
// synopsys translate_off
defparam \ROW[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ROW[7]~I (
	.datain(!\m3|Mux21~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(ROW[7]));
// synopsys translate_off
defparam \ROW[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[0]~I (
	.datain(\m3|COL_RED[0]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[0]));
// synopsys translate_off
defparam \COL_RED[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[1]~I (
	.datain(\m3|COL_RED[1]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[1]));
// synopsys translate_off
defparam \COL_RED[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[2]~I (
	.datain(\m3|COL_RED[2]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[2]));
// synopsys translate_off
defparam \COL_RED[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[3]~I (
	.datain(\m3|COL_RED[3]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[3]));
// synopsys translate_off
defparam \COL_RED[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[4]~I (
	.datain(\m3|COL_RED[4]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[4]));
// synopsys translate_off
defparam \COL_RED[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[5]~I (
	.datain(\m3|COL_RED[5]~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[5]));
// synopsys translate_off
defparam \COL_RED[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[6]~I (
	.datain(\m3|COL_RED[6]~9_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[6]));
// synopsys translate_off
defparam \COL_RED[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_RED[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(COL_RED[7]));
// synopsys translate_off
defparam \COL_RED[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[0]~I (
	.datain(\m3|COL_GREEN[0]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[0]));
// synopsys translate_off
defparam \COL_GREEN[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[1]~I (
	.datain(\m3|COL_GREEN[1]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[1]));
// synopsys translate_off
defparam \COL_GREEN[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[2]~I (
	.datain(\m3|COL_GREEN[2]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[2]));
// synopsys translate_off
defparam \COL_GREEN[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[3]~I (
	.datain(\m3|COL_GREEN[3]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[3]));
// synopsys translate_off
defparam \COL_GREEN[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[4]~I (
	.datain(\m3|COL_GREEN[4]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[4]));
// synopsys translate_off
defparam \COL_GREEN[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[5]~I (
	.datain(\m3|COL_GREEN[5]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[5]));
// synopsys translate_off
defparam \COL_GREEN[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[6]~I (
	.datain(\m3|COL_GREEN[6]~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[6]));
// synopsys translate_off
defparam \COL_GREEN[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COL_GREEN[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(COL_GREEN[7]));
// synopsys translate_off
defparam \COL_GREEN[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Beep~I (
	.datain(\m4|Beep~regout ),
	.oe(vcc),
	.combout(),
	.padio(Beep));
// synopsys translate_off
defparam \Beep~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[0]~I (
	.datain(\m5|WideOr5~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[0]));
// synopsys translate_off
defparam \SEG[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[1]~I (
	.datain(\m5|WideOr4~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[1]));
// synopsys translate_off
defparam \SEG[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[2]~I (
	.datain(\m5|SEG[2]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[2]));
// synopsys translate_off
defparam \SEG[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[3]~I (
	.datain(\m5|WideOr3~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[3]));
// synopsys translate_off
defparam \SEG[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[4]~I (
	.datain(\m5|WideOr2~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[4]));
// synopsys translate_off
defparam \SEG[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[5]~I (
	.datain(\m5|WideOr1~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[5]));
// synopsys translate_off
defparam \SEG[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG[6]~I (
	.datain(\m5|WideOr0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(SEG[6]));
// synopsys translate_off
defparam \SEG[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[0]));
// synopsys translate_off
defparam \SEG_Neg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[1]));
// synopsys translate_off
defparam \SEG_Neg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[2]));
// synopsys translate_off
defparam \SEG_Neg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[3]));
// synopsys translate_off
defparam \SEG_Neg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[4]));
// synopsys translate_off
defparam \SEG_Neg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[5]));
// synopsys translate_off
defparam \SEG_Neg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[6]));
// synopsys translate_off
defparam \SEG_Neg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \SEG_Neg[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(SEG_Neg[7]));
// synopsys translate_off
defparam \SEG_Neg[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
