Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan  8 16:40:21 2021
| Host         : DESKTOP-VSOCTK4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.266        0.000                      0                23727        0.061        0.000                      0                23727        3.750        0.000                       0                  3350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.266        0.000                      0                23727        0.061        0.000                      0                23727        3.750        0.000                       0                  3350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[0])
                                                      4.218    12.467 r  ball_loc2/PCOUT[0]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_153
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[10])
                                                      4.218    12.467 r  ball_loc2/PCOUT[10]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_143
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[11])
                                                      4.218    12.467 r  ball_loc2/PCOUT[11]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_142
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[12])
                                                      4.218    12.467 r  ball_loc2/PCOUT[12]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_141
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[13])
                                                      4.218    12.467 r  ball_loc2/PCOUT[13]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_140
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[14])
                                                      4.218    12.467 r  ball_loc2/PCOUT[14]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_139
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[15])
                                                      4.218    12.467 r  ball_loc2/PCOUT[15]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_138
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[16])
                                                      4.218    12.467 r  ball_loc2/PCOUT[16]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_137
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[17])
                                                      4.218    12.467 r  ball_loc2/PCOUT[17]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_136
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 ball_y_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_loc_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.650ns (77.596%)  route 1.631ns (22.404%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.636     5.188    clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ball_y_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ball_y_clock_reg[26]/Q
                         net (fo=11, routed)          0.865     6.472    vs0/ball_loc2_4
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.299     6.771 r  vs0/ball_loc2_i_14/O
                         net (fo=1, routed)           0.000     6.771    vs0/ball_loc2_i_14_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.172 r  vs0/ball_loc2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    vs0/ball_loc2_i_2_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.485 r  vs0/ball_loc2_i_1/O[3]
                         net (fo=8, routed)           0.764     8.249    A[17]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[18])
                                                      4.218    12.467 r  ball_loc2/PCOUT[18]
                         net (fo=1, routed)           0.002    12.469    ball_loc2_n_135
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        1.540    14.911    clk_IBUF_BUFG
    DSP48_X1Y5           DSP48E1                                      r  ball_loc_reg/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.735    ball_loc_reg
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  1.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_768_1023_1_1/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.717%)  route 0.243ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  player_loc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  player_loc_reg[0]_rep__0/Q
                         net (fo=168, routed)         0.243     1.857    s_player/RAM_reg_768_1023_1_1/A0
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.828     1.986    s_player/RAM_reg_768_1023_1_1/WCLK
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X12Y19         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    s_player/RAM_reg_768_1023_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_768_1023_1_1/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.717%)  route 0.243ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  player_loc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  player_loc_reg[0]_rep__0/Q
                         net (fo=168, routed)         0.243     1.857    s_player/RAM_reg_768_1023_1_1/A0
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.828     1.986    s_player/RAM_reg_768_1023_1_1/WCLK
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X12Y19         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    s_player/RAM_reg_768_1023_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_768_1023_1_1/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.717%)  route 0.243ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  player_loc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  player_loc_reg[0]_rep__0/Q
                         net (fo=168, routed)         0.243     1.857    s_player/RAM_reg_768_1023_1_1/A0
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.828     1.986    s_player/RAM_reg_768_1023_1_1/WCLK
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X12Y19         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    s_player/RAM_reg_768_1023_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_768_1023_1_1/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.717%)  route 0.243ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  player_loc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  player_loc_reg[0]_rep__0/Q
                         net (fo=168, routed)         0.243     1.857    s_player/RAM_reg_768_1023_1_1/A0
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.828     1.986    s_player/RAM_reg_768_1023_1_1/WCLK
    SLICE_X12Y19         RAMS64E                                      r  s_player/RAM_reg_768_1023_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X12Y19         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    s_player/RAM_reg_768_1023_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_9728_9983_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.711%)  route 0.243ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  player_loc_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_loc_reg[0]_rep__5/Q
                         net (fo=116, routed)         0.243     1.861    s_player/RAM_reg_9728_9983_5_5/A0
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.833     1.991    s_player/RAM_reg_9728_9983_5_5/WCLK
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X12Y13         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_player/RAM_reg_9728_9983_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_9728_9983_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.711%)  route 0.243ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  player_loc_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_loc_reg[0]_rep__5/Q
                         net (fo=116, routed)         0.243     1.861    s_player/RAM_reg_9728_9983_5_5/A0
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.833     1.991    s_player/RAM_reg_9728_9983_5_5/WCLK
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X12Y13         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_player/RAM_reg_9728_9983_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_9728_9983_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.711%)  route 0.243ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  player_loc_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_loc_reg[0]_rep__5/Q
                         net (fo=116, routed)         0.243     1.861    s_player/RAM_reg_9728_9983_5_5/A0
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.833     1.991    s_player/RAM_reg_9728_9983_5_5/WCLK
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X12Y13         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_player/RAM_reg_9728_9983_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 player_loc_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_9728_9983_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.711%)  route 0.243ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  player_loc_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_loc_reg[0]_rep__5/Q
                         net (fo=116, routed)         0.243     1.861    s_player/RAM_reg_9728_9983_5_5/A0
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.833     1.991    s_player/RAM_reg_9728_9983_5_5/WCLK
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X12Y13         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    s_player/RAM_reg_9728_9983_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 player_loc_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_9728_9983_5_5/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  player_loc_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_loc_reg[4]_rep__5/Q
                         net (fo=116, routed)         0.140     1.758    s_player/RAM_reg_9728_9983_5_5/A4
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.833     1.991    s_player/RAM_reg_9728_9983_5_5/WCLK
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X12Y13         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.690    s_player/RAM_reg_9728_9983_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 player_loc_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_player/RAM_reg_9728_9983_5_5/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  player_loc_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  player_loc_reg[4]_rep__5/Q
                         net (fo=116, routed)         0.140     1.758    s_player/RAM_reg_9728_9983_5_5/A4
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3349, routed)        0.833     1.991    s_player/RAM_reg_9728_9983_5_5/WCLK
    SLICE_X12Y13         RAMS64E                                      r  s_player/RAM_reg_9728_9983_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X12Y13         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.690    s_player/RAM_reg_9728_9983_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  s_sea/RAM_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   s_sea/RAM_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  s_sea/RAM_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   s_sea/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   s_sea/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   s_sea/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   s_sea/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   s_sea/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  s_sea/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   s_sea/RAM_reg_0_10/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y27  s_player/RAM_reg_512_767_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y2   s_player/RAM_reg_1024_1279_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y21  s_player/RAM_reg_15104_15359_7_7/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y21  s_player/RAM_reg_15104_15359_7_7/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y21  s_player/RAM_reg_15104_15359_7_7/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y21  s_player/RAM_reg_15104_15359_7_7/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y27  s_player/RAM_reg_512_767_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y27  s_player/RAM_reg_512_767_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y27  s_player/RAM_reg_512_767_6_6/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y2   s_player/RAM_reg_1024_1279_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y12  s_player/RAM_reg_10240_10495_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y12  s_player/RAM_reg_10240_10495_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y12  s_player/RAM_reg_10240_10495_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y12  s_player/RAM_reg_15104_15359_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y40  s_player/RAM_reg_512_767_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y40  s_player/RAM_reg_512_767_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y40  s_player/RAM_reg_512_767_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y40  s_player/RAM_reg_512_767_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y23  s_player/RAM_reg_10240_10495_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y23  s_player/RAM_reg_10240_10495_7_7/RAMS64E_B/CLK



