<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Medium Violations</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Rule name</TH>
<TH>Name</TH>
</TR>
</thead><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|SET_DSACK</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >INCNO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >INCNI</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|A1</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power</TD>
<TD >registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Gated clock destination node(s) list</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C104: Clock signal source should drive only clock input ports</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >AS_O_</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C104: Clock signal source should drive only clock input ports</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >SCSI_SM:u_SCSI_SM|RDRST_~0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C104: Clock signal source should drive only clock input ports</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY_RST~0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >SCSI_SM:u_SCSI_SM|RIRST_~0</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C104: Clock signal source should drive only clock input ports</TD>
<TD >SCSI_SM:u_SCSI_SM|INCBO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C104: Clock signal source should drive only clock input ports</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~43</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[1]~1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~27</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~17</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~45</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C104: Clock signal source should drive only clock input ports</TD>
<TD >registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >registers:u_registers|A1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C104: Clock signal source should drive only clock input ports</TD>
<TD >registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Clock ports destination node(s) list</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Non-clock ports destination node(s) list</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule C106: Clock signal source should not drive registers triggered by different clock edges</TD>
<TD >PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Positive edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Negative edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Negative edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Negative edge destination node(s) list</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized</TD>
<TD >SCSI_SM:u_SCSI_SM|CRESET_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s30</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s8</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
