

================================================================
== Vivado HLS Report for 'histogram'
================================================================
* Date:           Mon Dec 14 21:30:57 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_histogram
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.806 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26| 0.260 us | 0.260 us |   26|   26|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       24|       24|         4|          3|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     65|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      56|    140|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |hist_d0            |     +    |      0|  0|  39|          32|           1|
    |i_fu_81_p2         |     +    |      0|  0|  13|           4|           1|
    |icmp_ln5_fu_75_p2  |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0      |    xor   |      0|  0|   2|           1|           2|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  65|          41|           9|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_68_p4  |   9|          2|    4|          8|
    |hist_address0                |  15|          3|    8|         24|
    |i_0_reg_64                   |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  75|         15|   18|         48|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |hist_addr_reg_117        |   8|   0|    8|          0|
    |hist_load_reg_122        |  32|   0|   32|          0|
    |i_0_reg_64               |   4|   0|    4|          0|
    |i_reg_107                |   4|   0|    4|          0|
    |icmp_ln5_reg_103         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   histogram  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   histogram  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   histogram  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   histogram  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   histogram  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   histogram  | return value |
|in_r_address0  | out |    3|  ap_memory |     in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0        |  in |   32|  ap_memory |     in_r     |     array    |
|hist_address0  | out |    8|  ap_memory |     hist     |     array    |
|hist_ce0       | out |    1|  ap_memory |     hist     |     array    |
|hist_we0       | out |    1|  ap_memory |     hist     |     array    |
|hist_d0        | out |   32|  ap_memory |     hist     |     array    |
|hist_q0        |  in |   32|  ap_memory |     hist     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

