// Seed: 4168471513
module module_0;
  assign id_1 = 1;
  always @* $display;
  tri id_2;
  assign id_1 = $display && 1'b0;
  wire id_3;
  wire id_4;
  wire id_5;
  integer id_6 (
      .id_0(id_1),
      .id_1(id_3),
      .id_2(id_3),
      .id_3(id_2 ? 1 : 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(1 < 1),
      .id_1(1),
      .id_2(1 == id_2),
      .id_3(1),
      .id_4({id_1 == id_5, 1 & {1{id_5}} == !id_1}),
      .id_5(id_3),
      .id_6(1),
      .id_7(1),
      .id_8(id_2 < 1'b0),
      .id_9(1'd0),
      .id_10(1'b0),
      .id_11(id_2),
      .id_12(),
      .id_13(1)
  ); module_0();
endmodule
