Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Sat Oct 30 19:21:35 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X1)                            0.0000     0.0000 r
  weight_reg[5]/Q (DFFR_X1)                             0.8076     0.8076 f
  U1004/ZN (AOI22_X1)                                   0.4595     1.2671 r
  U1007/S (FA_X1)                                       0.8723     2.1394 f
  U1009/CO (FA_X1)                                      0.6427     2.7821 f
  U604/ZN (NOR2_X2)                                     0.2044     2.9865 r
  U1010/ZN (INV_X1)                                     0.0552     3.0417 f
  U481/ZN (AOI22_X1)                                    0.4458     3.4875 r
  U1011/ZN (AOI222_X1)                                  0.2331     3.7206 f
  U515/ZN (AND2_X2)                                     0.2769     3.9975 f
  dut_sram_write_data_reg[12]/D (DFF_X2)                0.0000     3.9975 f
  data arrival time                                                3.9975

  clock clk (rise edge)                                 4.7000     4.7000
  clock network delay (ideal)                           0.0000     4.7000
  clock uncertainty                                    -0.0500     4.6500
  dut_sram_write_data_reg[12]/CK (DFF_X2)               0.0000     4.6500 r
  library setup time                                   -0.2991     4.3509
  data required time                                               4.3509
  --------------------------------------------------------------------------
  data required time                                               4.3509
  data arrival time                                               -3.9975
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3534


1
