project = "project_1"

[Vivado]
ip_directory = ""
board_part = ""

[ROS2-FPGA]
dev_ws = ""
bitstream= ""

[IP]
{%- for count_of_ip in range(1, params.number_of_IPs+1) %}
  [IP.{{ count_of_ip }}]
    name = ""
    count = 1
    use_multi_array_layout = false
    [IP.{{ count_of_ip }}.IO]
    signal_names = ["", ]
    directions = ["", ]
    types = ["", ]
    protocols = ["", ]
    # Specify appropriate address offset if axi-lite, otherwise -1
    address_offsets = [-1, ]
{% endfor %}
