/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -I hsiom_port.bf -O hsiom_port.h -o cdefs cdefs_use_reg_mask=1        \
     cdefs_use_field_setval=1
*/

#ifndef _HSIOM_PORT_BFGEN_DEFS_
#define _HSIOM_PORT_BFGEN_DEFS_

#define HSIOM_PORT_SEL_ADDR                          0x00000000
#define HSIOM_PORT_SEL_MASK                          0xffffffff
/** Selects connection for IO pad route. Default Value: 0 @multiple */
  #define HSIOM_PORT_SEL_IO_SEL_COUNT              8
  #define HSIOM_PORT_SEL_IO_SEL(fidx, v)           ((HSIOM_PORT_SEL_IO_SEL_##v) << ((fidx) * 4 + 0))
  #define HSIOM_PORT_SEL_IO_SEL_SET(fidx, x, v)    do { (x) = (((x) & ~(0xf << ((fidx) * 4))) | ((HSIOM_PORT_SEL_IO_SEL_##v) << ((fidx) * 4 + 0))); } while(0)
  #define HSIOM_PORT_SEL_IO_SEL_SETVAL(fidx, x, v) do { (x) = (((x) & ~(0xf << ((fidx) * 4))) | ((v) << ((fidx) * 4 + 0))); } while(0)
  #define HSIOM_PORT_SEL_IO_SEL_GET(fidx, x)       (((x) >> ((fidx) * 4 + 0)) & 0xf)
/** SW controlled GPIO */
  #define HSIOM_PORT_SEL_IO_SEL_GPIO               0x00000000
/** CSD sense connection (analog mode) */
  #define HSIOM_PORT_SEL_IO_SEL_CSD_SENSE          0x00000004
/** CSD shield connection (analog mode) */
  #define HSIOM_PORT_SEL_IO_SEL_CSD_SHIELD         0x00000005
/** AMUXBUS A connection */
  #define HSIOM_PORT_SEL_IO_SEL_AMUXA              0x00000006
/** AMUXBUS B connection. This mode is also used for CSD GPIO charging.  When CSD GPIO charging is enabled in CSD_CONTROL, "oe_n" is connected to "!csd_charge" signal (and IO pad is also still connected to AMUXBUS B). */
  #define HSIOM_PORT_SEL_IO_SEL_AMUXB              0x00000007
/** Chip specific Active source 0 connection */
  #define HSIOM_PORT_SEL_IO_SEL_ACT_0              0x00000008
/** Chip specific Active source 1 connection */
  #define HSIOM_PORT_SEL_IO_SEL_ACT_1              0x00000009
/** Chip specific Active source 2 connection */
  #define HSIOM_PORT_SEL_IO_SEL_ACT_2              0x0000000a
/** Chip specific Active source 3 connection */
  #define HSIOM_PORT_SEL_IO_SEL_ACT_3              0x0000000b
/** LCD common connection. This mode provides DeepSleep functionality  (provided that the LCD block is enabled and properly configured). */
  #define HSIOM_PORT_SEL_IO_SEL_LCD_COM            0x0000000c
/** Chip specific DeepSleep source 0 connection */
  #define HSIOM_PORT_SEL_IO_SEL_DS_0               0x0000000c
/** LCD segment connection. This mode provides DeepSleep functionality  (provided that the LCD block is enabled and properly configured). */
  #define HSIOM_PORT_SEL_IO_SEL_LCD_SEG            0x0000000d
/** Chip specific DeepSleep source 1 connection */
  #define HSIOM_PORT_SEL_IO_SEL_DS_1               0x0000000d
/** Chip specific DeepSleep source 2 connection */
  #define HSIOM_PORT_SEL_IO_SEL_DS_2               0x0000000e
/** Chip specific DeepSleep source 3 connection */
  #define HSIOM_PORT_SEL_IO_SEL_DS_3               0x0000000f

#endif

