
---------- Begin Simulation Statistics ----------
final_tick                               2570334227865                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 584197                       # Simulator instruction rate (inst/s)
host_mem_usage                               10875788                       # Number of bytes of host memory used
host_op_rate                                  1135649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1759.32                       # Real time elapsed on the host
host_tick_rate                             1460982657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788099                       # Number of instructions simulated
sim_ops                                    1997968846                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.570334                       # Number of seconds simulated
sim_ticks                                2570334227865                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.973676                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.026324                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203184838                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5348564.383517                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              197836273.616483                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        222850029                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1945171125                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  260949728                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      2355933                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  147204917                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       163589                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1326413606                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                       734522                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      7718721405                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                7718721405                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1079236066                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          612243389                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    178653966                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              18808575                       # Number of float alu accesses
system.cpu1.num_fp_insts                     18808575                       # number of float instructions
system.cpu1.num_fp_register_reads            17357069                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10654679                       # number of times the floating registers were written
system.cpu1.num_func_calls                   28285530                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1922371901                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1922371901                       # number of integer instructions
system.cpu1.num_int_register_reads         3727588782                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1548615848                       # number of times the integer registers were written
system.cpu1.num_load_insts                  260844410                       # Number of load instructions
system.cpu1.num_mem_refs                    407952950                       # number of memory refs
system.cpu1.num_store_insts                 147108540                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             17083588      0.88%      0.88% # Class of executed instruction
system.cpu1.op_class::IntAlu               1513432002     77.80%     78.68% # Class of executed instruction
system.cpu1.op_class::IntMult                  705820      0.04%     78.72% # Class of executed instruction
system.cpu1.op_class::IntDiv                    88760      0.00%     78.72% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1270560      0.07%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   85540      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1168166      0.06%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    2270      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  480376      0.02%     78.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2025017      0.10%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdMult                     84      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdShift                  1955      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                364      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt             779685      0.04%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 94      0.00%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             93894      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::MemRead               255808231     13.15%     92.18% # Class of executed instruction
system.cpu1.op_class::MemWrite              139957141      7.20%     99.37% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            5036179      0.26%     99.63% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           7151399      0.37%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1945171125                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1676                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       600712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1464007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    129418416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    258837791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            494                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             384488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       243923                       # Transaction distribution
system.membus.trans_dist::CleanEvict           356789                       # Transaction distribution
system.membus.trans_dist::ReadExReq            478807                       # Transaction distribution
system.membus.trans_dist::ReadExResp           478807                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        384488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2327302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2327302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2327302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70861952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     70861952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70861952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            863295                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  863295    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              863295                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3361901528                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4619748889                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37481481                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37481481                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37481481                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37481481                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83477.685969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83477.685969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83477.685969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83477.685969                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37182447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37182447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37182447                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37182447                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82811.685969                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82811.685969                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82811.685969                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82811.685969                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37481481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37481481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83477.685969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83477.685969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37182447                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37182447                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82811.685969                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82811.685969                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.811325                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.811325                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837522                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837522                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30843613179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30843613179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30843613179                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30843613179                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88652.471226                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88652.471226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88652.471226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88652.471226                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30611901123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30611901123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30611901123                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30611901123                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87986.471226                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87986.471226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87986.471226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87986.471226                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30831165639                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30831165639                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88681.946842                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88681.946842                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30599624079                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30599624079                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88015.946842                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88015.946842                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     12447540                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12447540                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48623.203125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48623.203125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     12277044                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12277044                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47957.203125                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47957.203125                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1314454329                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1314454329                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1314454329                       # number of overall hits
system.cpu1.icache.overall_hits::total     1314454329                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     11959277                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      11959277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     11959277                       # number of overall misses
system.cpu1.icache.overall_misses::total     11959277                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 132629571333                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 132629571333                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 132629571333                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 132629571333                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1326413606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1326413606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1326413606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1326413606                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.009016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.009016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11090.099454                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11090.099454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11090.099454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11090.099454                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     11958765                       # number of writebacks
system.cpu1.icache.writebacks::total         11958765                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     11959277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     11959277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     11959277                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     11959277                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 124664692851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 124664692851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 124664692851                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 124664692851                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009016                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009016                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10424.099454                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10424.099454                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10424.099454                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10424.099454                       # average overall mshr miss latency
system.cpu1.icache.replacements              11958765                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1314454329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1314454329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     11959277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     11959277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 132629571333                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 132629571333                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1326413606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1326413606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.009016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11090.099454                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11090.099454                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     11959277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     11959277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 124664692851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 124664692851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10424.099454                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10424.099454                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986374                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1326413606                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         11959277                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           110.910852                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986374                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10623268125                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10623268125                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    291042912                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       291042912                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    291042912                       # number of overall hits
system.cpu1.dcache.overall_hits::total      291042912                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    117111733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     117111733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    117111733                       # number of overall misses
system.cpu1.dcache.overall_misses::total    117111733                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1368556859214                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1368556859214                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1368556859214                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1368556859214                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    408154645                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    408154645                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    408154645                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    408154645                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.286930                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286930                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.286930                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286930                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11685.907331                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11685.907331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11685.907331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11685.907331                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     99800358                       # number of writebacks
system.cpu1.dcache.writebacks::total         99800358                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    117111733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    117111733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    117111733                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    117111733                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1290560445036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1290560445036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1290560445036                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1290560445036                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.286930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.286930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.286930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.286930                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11019.907331                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11019.907331                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11019.907331                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11019.907331                       # average overall mshr miss latency
system.cpu1.dcache.replacements             117111725                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    168381565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      168381565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     92568163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     92568163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1052385538689                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1052385538689                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    260949728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    260949728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.354736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.354736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11368.763348                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11368.763348                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     92568163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     92568163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 990735142131                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 990735142131                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10702.763348                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10702.763348                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    122661347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     122661347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     24543570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     24543570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 316171320525                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 316171320525                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    147204917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    147204917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.166731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.166731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12882.042854                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12882.042854                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     24543570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     24543570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 299825302905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 299825302905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.166731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.166731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12216.042854                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12216.042854                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          408154645                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        117111733                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.485173                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3382348893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3382348893                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            11946408                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           116609232                       # number of demand (read+write) hits
system.l2.demand_hits::total                128556080                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                440                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           11946408                       # number of overall hits
system.l2.overall_hits::.cpu1.data          116609232                       # number of overall hits
system.l2.overall_hits::total               128556080                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            502501                       # number of demand (read+write) misses
system.l2.demand_misses::total                 863295                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12869                       # number of overall misses
system.l2.overall_misses::.cpu1.data           502501                       # number of overall misses
system.l2.overall_misses::total                863295                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36722907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30252363021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1092998907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  42706380204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      74088465039                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36722907                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30252363021                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1092998907                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  42706380204                       # number of overall miss cycles
system.l2.overall_miss_latency::total     74088465039                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        11959277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       117111733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            129419375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       11959277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      117111733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           129419375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.004291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006671                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.004291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006671                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81788.211581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87063.172769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84932.699277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84987.652172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85820.565437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81788.211581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87063.172769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84932.699277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84987.652172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85820.565437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              243923                       # number of writebacks
system.l2.writebacks::total                    243923                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       502501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            863295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       502501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           863295                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33657929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27880496850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1005159898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  39276213367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68195528044                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33657929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27880496850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1005159898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  39276213367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68195528044                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.004291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006671                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.004291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006671                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74961.979955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80237.187173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78107.071101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78161.463096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78994.466601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74961.979955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80237.187173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78107.071101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78161.463096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78994.466601                       # average overall mshr miss latency
system.l2.replacements                         601206                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     99800872                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         99800872                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     99800872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     99800872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     11958783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11958783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     11958783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11958783                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         24064886                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              24065019                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         478684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              478807                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10738917                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40661081550                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40671820467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     24543570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          24543826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.019503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87308.268293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84943.473252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84944.080740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       478684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         478807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9898024                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37393503977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37403402001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.019503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80471.739837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78117.304896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78117.909724                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst      11946408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11946408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36722907                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1092998907                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1129721814                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     11959277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11959726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81788.211581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84932.699277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84826.686740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33657929                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1005159898                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1038817827                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74961.979955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78107.071101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78001.038219                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     92544346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          92544653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        23817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          371170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30241624104                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2045298654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32286922758                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     92568163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      92915823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003995                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87063.085979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85875.578536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86986.886758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        23817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       371170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27870598826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1882709390                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29753308216                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80237.104116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79048.973002                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80160.864876                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259773.467953                       # Cycle average of tags in use
system.l2.tags.total_refs                   258837791                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    863350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    299.806325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.822639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       34.971052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    40000.951438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     6783.995689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    212930.727135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.025879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.812266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990957                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          641                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       261431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4142268006                       # Number of tag accesses
system.l2.tags.data_accesses               4142268006                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        823616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55250880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       823616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        852352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15611072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15611072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         502501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              863295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       243923                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             243923                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            11180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8651974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           320431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         12512016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21495601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        11180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       320431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           331611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6073557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6073557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6073557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           11180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8651974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          320431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        12512016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27569159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    243923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    502409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.081168541892                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2622653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             229627                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      863295                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     243923                       # Number of write requests accepted
system.mem_ctrls.readBursts                    863295                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   243923                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     92                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             27061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            26973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            26988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            26995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            27014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            26985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            26985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            26940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            26984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            26923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            26933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            26977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            26976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            26933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            26997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            27039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            26967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             7609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             7580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             7594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             7642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             7596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             7625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             7606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             7642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             7617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             7621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             7661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             7629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             7597                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18406646580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2876192396                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             33505793456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21323.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38815.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                863295                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               243923                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  847356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  14369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1107072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1107072    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1107072                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.081854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.151040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1603.156436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        14366     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-192511            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.974247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.946065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.978698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7067     49.19%     49.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              606      4.22%     53.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6691     46.57%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               55244992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15607616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                55250880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15611072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2570234487039                       # Total gap between requests
system.mem_ctrls.avgGap                    2321344.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       823616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32154176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15607616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11179.869017994994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 8651973.645649952814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 320431.479716208414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 12509725.642454002053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6072212.644876216538                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       502501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       243923                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15607856                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13986101189                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    487781533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19016302878                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 141525110769059                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34761.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40250.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37903.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37843.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 580204042.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         863233128.576143                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         1523938484.677907                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1183861361.962724                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       287726983.152034                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     223119516733.314575                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     59629886588.453896                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     797791282058.394165                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1084399445350.275757                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        421.890443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2433562564358                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 115545150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21226513507                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         863108378.496142                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1523718252.805896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1183820218.426733                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       287573644.512034                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     223119516733.314575                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     59631317811.735321                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     797790294005.776978                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1084399349056.809570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        421.890405                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2433558708476                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 115545150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21230369389                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2570334227865                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         104875549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    100044795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11958783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18016044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         24543826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        24543826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11959726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     92915823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     35877319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    351335191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             388257166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1530754688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  13882373824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15435457920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          601206                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15611072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130020581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              130020087    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    494      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130020581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       160624914633                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      116994621267                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       11947317723                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349388108                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
