ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3	@ Tag_ABI_HardFP_use
   4              		.eabi_attribute 28, 1	@ Tag_ABI_VFP_args
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   7              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   8              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   9              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
  10              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
  11              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  12              		.eabi_attribute 30, 2	@ Tag_ABI_optimization_goals
  13              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  14              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  15              		.file	"stm32f4xx_rcc.c"
  16              	@ GNU C (GNU Tools for ARM Embedded Processors) version 4.7.3 20121207 (release) [ARM/embedded-4_7-
  17              	@	compiled by GNU C version 4.2.1-sjlj (mingw32-2), GMP version 4.3.2, MPFR version 2.4.2, MPC vers
  18              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  19              	@ options passed:  -I . -I ./inc -I ./cmsis/core -I ./cmsis/device
  20              	@ -imultilib armv7e-m/fpu
  21              	@ -iprefix c:\gnutoolsarmembedded\4.7-2012q4\bin\../lib/gcc/arm-none-eabi/4.7.3/
  22              	@ -isysroot c:\gnutoolsarmembedded\4.7-2012q4\bin\../arm-none-eabi
  23              	@ -MD cmsis/device/stm32f4xx_rcc.d -MF .dep/stm32f4xx_rcc.o.d -MP
  24              	@ -MQ cmsis/device/stm32f4xx_rcc.o -D__USES_INITFINI__ -D __FPU_USED=1
  25              	@ -D __arm__ -D __ASSEMBLY__ -D USE_STDPERIPH_DRIVER -D STM32F4XX
  26              	@ -D HSE_VALUE=8000000 -D __FPU_PRESENT=1 -D STM32F407VG
  27              	@ -D RUN_FROM_FLASH=1 cmsis/device/stm32f4xx_rcc.c -mthumb -mcpu=cortex-m4
  28              	@ -mfloat-abi=hard -mfpu=fpv4-sp-d16
  29              	@ -auxbase-strip cmsis/device/stm32f4xx_rcc.o -gdwarf-2 -O2 -Wall
  30              	@ -Wstrict-prototypes -fverbose-asm -ffunction-sections -fdata-sections
  31              	@ options enabled:  -fauto-inc-dec -fbranch-count-reg -fcaller-saves
  32              	@ -fcombine-stack-adjustments -fcommon -fcompare-elim -fcprop-registers
  33              	@ -fcrossjumping -fcse-follow-jumps -fdata-sections -fdebug-types-section
  34              	@ -fdefer-pop -fdelete-null-pointer-checks -fdevirtualize -fdwarf2-cfi-asm
  35              	@ -fearly-inlining -feliminate-unused-debug-types -fexpensive-optimizations
  36              	@ -fforward-propagate -ffunction-cse -ffunction-sections -fgcse -fgcse-lm
  37              	@ -fgnu-runtime -fguess-branch-probability -fident -fif-conversion
  38              	@ -fif-conversion2 -findirect-inlining -finline -finline-atomics
  39              	@ -finline-functions-called-once -finline-small-functions -fipa-cp
  40              	@ -fipa-profile -fipa-pure-const -fipa-reference -fipa-sra
  41              	@ -fira-share-save-slots -fira-share-spill-slots -fivopts
  42              	@ -fkeep-static-consts -fleading-underscore -fmath-errno -fmerge-constants
  43              	@ -fmerge-debug-strings -fmove-loop-invariants -fomit-frame-pointer
  44              	@ -foptimize-register-move -foptimize-sibling-calls -foptimize-strlen
  45              	@ -fpartial-inlining -fpeephole -fpeephole2 -fprefetch-loop-arrays
  46              	@ -freg-struct-return -fregmove -frename-registers -freorder-blocks
  47              	@ -freorder-functions -frerun-cse-after-loop
  48              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  49              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  50              	@ -fsched-rank-heuristic -fsched-spec -fsched-spec-insn-heuristic
  51              	@ -fsched-stalled-insns-dep -fschedule-insns -fschedule-insns2
  52              	@ -fsection-anchors -fshow-column -fshrink-wrap -fsigned-zeros
  53              	@ -fsplit-ivs-in-unroller -fsplit-wide-types -fstrict-aliasing
  54              	@ -fstrict-overflow -fstrict-volatile-bitfields -fthread-jumps
  55              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  56              	@ -ftree-ccp -ftree-ch -ftree-copy-prop -ftree-copyrename -ftree-cselim
  57              	@ -ftree-dce -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 2


  58              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  59              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pre
  60              	@ -ftree-pta -ftree-reassoc -ftree-scev-cprop -ftree-sink
  61              	@ -ftree-slp-vectorize -ftree-sra -ftree-switch-conversion
  62              	@ -ftree-tail-merge -ftree-ter -ftree-vect-loop-version -ftree-vrp
  63              	@ -funit-at-a-time -funroll-loops -fvar-tracking -fvar-tracking-assignments
  64              	@ -fverbose-asm -fweb -fzero-initialized-in-bss -mlittle-endian
  65              	@ -msched-prolog -mthumb -munaligned-access -mvectorize-with-neon-quad
  66              	
  67              		.text
  68              	.Ltext0:
  69              		.cfi_sections	.debug_frame
  70              		.section	.text.RCC_DeInit,"ax",%progbits
  71              		.align	2
  72              		.global	RCC_DeInit
  73              		.thumb
  74              		.thumb_func
  75              		.type	RCC_DeInit, %function
  76              	RCC_DeInit:
  77              	.LFB110:
  78              		.file 1 "cmsis/device/stm32f4xx_rcc.c"
   1:cmsis/device/stm32f4xx_rcc.c **** /**
   2:cmsis/device/stm32f4xx_rcc.c ****   ******************************************************************************
   3:cmsis/device/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:cmsis/device/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:cmsis/device/stm32f4xx_rcc.c ****   * @version V1.0.0
   6:cmsis/device/stm32f4xx_rcc.c ****   * @date    30-September-2011
   7:cmsis/device/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:cmsis/device/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:cmsis/device/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:cmsis/device/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:cmsis/device/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:cmsis/device/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:cmsis/device/stm32f4xx_rcc.c ****   *
  14:cmsis/device/stm32f4xx_rcc.c ****   *  @verbatim
  15:cmsis/device/stm32f4xx_rcc.c ****   *               
  16:cmsis/device/stm32f4xx_rcc.c ****   *          ===================================================================
  17:cmsis/device/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:cmsis/device/stm32f4xx_rcc.c ****   *          ===================================================================
  19:cmsis/device/stm32f4xx_rcc.c ****   *    
  20:cmsis/device/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:cmsis/device/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:cmsis/device/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:cmsis/device/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:cmsis/device/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:cmsis/device/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:cmsis/device/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:cmsis/device/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:cmsis/device/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:cmsis/device/stm32f4xx_rcc.c ****   *        
  30:cmsis/device/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:cmsis/device/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:cmsis/device/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:cmsis/device/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 3


  37:cmsis/device/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:cmsis/device/stm32f4xx_rcc.c ****   *                        
  39:cmsis/device/stm32f4xx_rcc.c ****   *  @endverbatim
  40:cmsis/device/stm32f4xx_rcc.c ****   *    
  41:cmsis/device/stm32f4xx_rcc.c ****   ******************************************************************************
  42:cmsis/device/stm32f4xx_rcc.c ****   * @attention
  43:cmsis/device/stm32f4xx_rcc.c ****   *
  44:cmsis/device/stm32f4xx_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  45:cmsis/device/stm32f4xx_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  46:cmsis/device/stm32f4xx_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  47:cmsis/device/stm32f4xx_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  48:cmsis/device/stm32f4xx_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  49:cmsis/device/stm32f4xx_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  50:cmsis/device/stm32f4xx_rcc.c ****   *
  51:cmsis/device/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  52:cmsis/device/stm32f4xx_rcc.c ****   ******************************************************************************
  53:cmsis/device/stm32f4xx_rcc.c ****   */
  54:cmsis/device/stm32f4xx_rcc.c **** 
  55:cmsis/device/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  56:cmsis/device/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  57:cmsis/device/stm32f4xx_rcc.c **** 
  58:cmsis/device/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  59:cmsis/device/stm32f4xx_rcc.c ****   * @{
  60:cmsis/device/stm32f4xx_rcc.c ****   */
  61:cmsis/device/stm32f4xx_rcc.c **** 
  62:cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC 
  63:cmsis/device/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  64:cmsis/device/stm32f4xx_rcc.c ****   * @{
  65:cmsis/device/stm32f4xx_rcc.c ****   */ 
  66:cmsis/device/stm32f4xx_rcc.c **** 
  67:cmsis/device/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  68:cmsis/device/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  69:cmsis/device/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  70:cmsis/device/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  71:cmsis/device/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  72:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  73:cmsis/device/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  74:cmsis/device/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  75:cmsis/device/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  76:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  77:cmsis/device/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  78:cmsis/device/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  79:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  80:cmsis/device/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  81:cmsis/device/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  82:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  83:cmsis/device/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  84:cmsis/device/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  85:cmsis/device/stm32f4xx_rcc.c **** 
  86:cmsis/device/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  88:cmsis/device/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:cmsis/device/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:cmsis/device/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:cmsis/device/stm32f4xx_rcc.c **** 
  92:cmsis/device/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 4


  94:cmsis/device/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:cmsis/device/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:cmsis/device/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:cmsis/device/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:cmsis/device/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:cmsis/device/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 101:cmsis/device/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 102:cmsis/device/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 103:cmsis/device/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 104:cmsis/device/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 105:cmsis/device/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 106:cmsis/device/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 107:cmsis/device/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 108:cmsis/device/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 109:cmsis/device/stm32f4xx_rcc.c **** 
 110:cmsis/device/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 111:cmsis/device/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 112:cmsis/device/stm32f4xx_rcc.c **** 
 113:cmsis/device/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 114:cmsis/device/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 115:cmsis/device/stm32f4xx_rcc.c **** 
 116:cmsis/device/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 117:cmsis/device/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 118:cmsis/device/stm32f4xx_rcc.c **** 
 119:cmsis/device/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 120:cmsis/device/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 121:cmsis/device/stm32f4xx_rcc.c **** 
 122:cmsis/device/stm32f4xx_rcc.c **** /* BDCR register base address */
 123:cmsis/device/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 124:cmsis/device/stm32f4xx_rcc.c **** 
 125:cmsis/device/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 126:cmsis/device/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 127:cmsis/device/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 128:cmsis/device/stm32f4xx_rcc.c **** 
 129:cmsis/device/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:cmsis/device/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 131:cmsis/device/stm32f4xx_rcc.c **** 
 132:cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 133:cmsis/device/stm32f4xx_rcc.c ****   * @{
 134:cmsis/device/stm32f4xx_rcc.c ****   */ 
 135:cmsis/device/stm32f4xx_rcc.c **** 
 136:cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 137:cmsis/device/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 138:cmsis/device/stm32f4xx_rcc.c ****  *
 139:cmsis/device/stm32f4xx_rcc.c **** @verbatim   
 140:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
 141:cmsis/device/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 142:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
 143:cmsis/device/stm32f4xx_rcc.c **** 
 144:cmsis/device/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 145:cmsis/device/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 146:cmsis/device/stm32f4xx_rcc.c ****   
 147:cmsis/device/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 148:cmsis/device/stm32f4xx_rcc.c ****      the PLL as System clock source.
 149:cmsis/device/stm32f4xx_rcc.c **** 
 150:cmsis/device/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 5


 151:cmsis/device/stm32f4xx_rcc.c ****      clock source.
 152:cmsis/device/stm32f4xx_rcc.c **** 
 153:cmsis/device/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 154:cmsis/device/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 155:cmsis/device/stm32f4xx_rcc.c **** 
 156:cmsis/device/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 157:cmsis/device/stm32f4xx_rcc.c **** 
 158:cmsis/device/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 159:cmsis/device/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 160:cmsis/device/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 161:cmsis/device/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 162:cmsis/device/stm32f4xx_rcc.c **** 
 163:cmsis/device/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 164:cmsis/device/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 165:cmsis/device/stm32f4xx_rcc.c ****   
 166:cmsis/device/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 167:cmsis/device/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 168:cmsis/device/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 169:cmsis/device/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 170:cmsis/device/stm32f4xx_rcc.c ****      exception vector.   
 171:cmsis/device/stm32f4xx_rcc.c **** 
 172:cmsis/device/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 173:cmsis/device/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 174:cmsis/device/stm32f4xx_rcc.c **** 
 175:cmsis/device/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 176:cmsis/device/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 177:cmsis/device/stm32f4xx_rcc.c **** 
 178:cmsis/device/stm32f4xx_rcc.c **** @endverbatim
 179:cmsis/device/stm32f4xx_rcc.c ****   * @{
 180:cmsis/device/stm32f4xx_rcc.c ****   */
 181:cmsis/device/stm32f4xx_rcc.c **** 
 182:cmsis/device/stm32f4xx_rcc.c **** /**
 183:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 184:cmsis/device/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 185:cmsis/device/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 186:cmsis/device/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 187:cmsis/device/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 188:cmsis/device/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 189:cmsis/device/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 190:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 191:cmsis/device/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 192:cmsis/device/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 193:cmsis/device/stm32f4xx_rcc.c ****   * @param  None
 194:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 195:cmsis/device/stm32f4xx_rcc.c ****   */
 196:cmsis/device/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 197:cmsis/device/stm32f4xx_rcc.c **** {
  79              		.loc 1 197 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83              		@ link register save eliminated.
 198:cmsis/device/stm32f4xx_rcc.c ****   /* Set HSION bit */
 199:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  84              		.loc 1 199 0
  85 0000 4FF46053 		mov	r3, #14336	@ tmp140,
  86 0004 C4F20203 		movt	r3, 16386	@ tmp140,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 6


 200:cmsis/device/stm32f4xx_rcc.c **** 
 201:cmsis/device/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 202:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  87              		.loc 1 202 0
  88 0008 0022     		movs	r2, #0	@ tmp143,
 199:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  89              		.loc 1 199 0
  90 000a 1968     		ldr	r1, [r3, #0]	@ D.6970, MEM[(struct RCC_TypeDef *)1073887232B].CR
  91 000c 41F00100 		orr	r0, r1, #1	@ D.6971, D.6970,
  92 0010 1860     		str	r0, [r3, #0]	@ D.6971, MEM[(struct RCC_TypeDef *)1073887232B].CR
  93              		.loc 1 202 0
  94 0012 9A60     		str	r2, [r3, #8]	@ tmp143, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 203:cmsis/device/stm32f4xx_rcc.c **** 
 204:cmsis/device/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 205:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  95              		.loc 1 205 0
  96 0014 1868     		ldr	r0, [r3, #0]	@ D.6972, MEM[(struct RCC_TypeDef *)1073887232B].CR
 206:cmsis/device/stm32f4xx_rcc.c **** 
 207:cmsis/device/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 208:cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  97              		.loc 1 208 0
  98 0016 43F21001 		movw	r1, #12304	@ tmp148,
 205:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  99              		.loc 1 205 0
 100 001a 20F08470 		bic	r0, r0, #17301504	@ tmp145, D.6972,
 101 001e 20F48030 		bic	r0, r0, #65536	@ D.6973, tmp145,
 102              		.loc 1 208 0
 103 0022 C2F20041 		movt	r1, 9216	@ tmp148,
 205:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 104              		.loc 1 205 0
 105 0026 1860     		str	r0, [r3, #0]	@ D.6973, MEM[(struct RCC_TypeDef *)1073887232B].CR
 106              		.loc 1 208 0
 107 0028 5960     		str	r1, [r3, #4]	@ tmp148, MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR
 209:cmsis/device/stm32f4xx_rcc.c **** 
 210:cmsis/device/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 211:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 108              		.loc 1 211 0
 109 002a 1968     		ldr	r1, [r3, #0]	@ D.6974, MEM[(struct RCC_TypeDef *)1073887232B].CR
 110 002c 21F48020 		bic	r0, r1, #262144	@ D.6975, D.6974,
 111 0030 1860     		str	r0, [r3, #0]	@ D.6975, MEM[(struct RCC_TypeDef *)1073887232B].CR
 212:cmsis/device/stm32f4xx_rcc.c **** 
 213:cmsis/device/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 214:cmsis/device/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
 112              		.loc 1 214 0
 113 0032 DA60     		str	r2, [r3, #12]	@ tmp143, MEM[(struct RCC_TypeDef *)1073887232B].CIR
 114 0034 7047     		bx	lr	@
 115              		.cfi_endproc
 116              	.LFE110:
 117              		.size	RCC_DeInit, .-RCC_DeInit
 118 0036 00BF     		.section	.text.RCC_HSEConfig,"ax",%progbits
 119              		.align	2
 120              		.global	RCC_HSEConfig
 121              		.thumb
 122              		.thumb_func
 123              		.type	RCC_HSEConfig, %function
 124              	RCC_HSEConfig:
 125              	.LFB111:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 7


 215:cmsis/device/stm32f4xx_rcc.c **** }
 216:cmsis/device/stm32f4xx_rcc.c **** 
 217:cmsis/device/stm32f4xx_rcc.c **** /**
 218:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 219:cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 220:cmsis/device/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 221:cmsis/device/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 222:cmsis/device/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 223:cmsis/device/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 224:cmsis/device/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 225:cmsis/device/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 226:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 227:cmsis/device/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 228:cmsis/device/stm32f4xx_rcc.c ****   *         function.    
 229:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 230:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 231:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 232:cmsis/device/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 233:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 234:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 235:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 236:cmsis/device/stm32f4xx_rcc.c ****   */
 237:cmsis/device/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 238:cmsis/device/stm32f4xx_rcc.c **** {
 126              		.loc 1 238 0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.LVL0:
 239:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 240:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 241:cmsis/device/stm32f4xx_rcc.c **** 
 242:cmsis/device/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 243:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 132              		.loc 1 243 0
 133 0000 43F60203 		movw	r3, #14338	@ tmp135,
 134 0004 C4F20203 		movt	r3, 16386	@ tmp135,
 135 0008 0022     		movs	r2, #0	@ tmp136,
 136 000a 1A70     		strb	r2, [r3, #0]	@ tmp136, MEM[(volatile uint8_t *)1073887234B]
 244:cmsis/device/stm32f4xx_rcc.c **** 
 245:cmsis/device/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 246:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 137              		.loc 1 246 0
 138 000c 1870     		strb	r0, [r3, #0]	@ RCC_HSE, MEM[(volatile uint8_t *)1073887234B]
 139 000e 7047     		bx	lr	@
 140              		.cfi_endproc
 141              	.LFE111:
 142              		.size	RCC_HSEConfig, .-RCC_HSEConfig
 143              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 144              		.align	2
 145              		.global	RCC_WaitForHSEStartUp
 146              		.thumb
 147              		.thumb_func
 148              		.type	RCC_WaitForHSEStartUp, %function
 149              	RCC_WaitForHSEStartUp:
 150              	.LFB112:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 8


 247:cmsis/device/stm32f4xx_rcc.c **** }
 248:cmsis/device/stm32f4xx_rcc.c **** 
 249:cmsis/device/stm32f4xx_rcc.c **** /**
 250:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 251:cmsis/device/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 252:cmsis/device/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 253:cmsis/device/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 254:cmsis/device/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 255:cmsis/device/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 256:cmsis/device/stm32f4xx_rcc.c ****   * @param  None
 257:cmsis/device/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 258:cmsis/device/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 259:cmsis/device/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 260:cmsis/device/stm32f4xx_rcc.c ****   */
 261:cmsis/device/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 262:cmsis/device/stm32f4xx_rcc.c **** {
 151              		.loc 1 262 0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 8
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 156 0000 82B0     		sub	sp, sp, #8	@,,
 157              	.LCFI0:
 158              		.cfi_def_cfa_offset 8
 159              	.LBB6:
 160              	.LBB7:
 263:cmsis/device/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 264:cmsis/device/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 265:cmsis/device/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 266:cmsis/device/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 267:cmsis/device/stm32f4xx_rcc.c ****   do
 268:cmsis/device/stm32f4xx_rcc.c ****   {
 269:cmsis/device/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 270:cmsis/device/stm32f4xx_rcc.c ****     startupcounter++;
 271:cmsis/device/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 272:cmsis/device/stm32f4xx_rcc.c **** 
 273:cmsis/device/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 274:cmsis/device/stm32f4xx_rcc.c ****   {
 275:cmsis/device/stm32f4xx_rcc.c ****     status = SUCCESS;
 276:cmsis/device/stm32f4xx_rcc.c ****   }
 277:cmsis/device/stm32f4xx_rcc.c ****   else
 278:cmsis/device/stm32f4xx_rcc.c ****   {
 279:cmsis/device/stm32f4xx_rcc.c ****     status = ERROR;
 280:cmsis/device/stm32f4xx_rcc.c ****   }
 281:cmsis/device/stm32f4xx_rcc.c ****   return (status);
 282:cmsis/device/stm32f4xx_rcc.c **** }
 283:cmsis/device/stm32f4xx_rcc.c **** 
 284:cmsis/device/stm32f4xx_rcc.c **** /**
 285:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 286:cmsis/device/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 287:cmsis/device/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 288:cmsis/device/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 289:cmsis/device/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 290:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 291:cmsis/device/stm32f4xx_rcc.c ****   */
 292:cmsis/device/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 293:cmsis/device/stm32f4xx_rcc.c **** {
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 9


 294:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 295:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 296:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 297:cmsis/device/stm32f4xx_rcc.c **** 
 298:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 299:cmsis/device/stm32f4xx_rcc.c **** 
 300:cmsis/device/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 301:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 302:cmsis/device/stm32f4xx_rcc.c **** 
 303:cmsis/device/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 304:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 305:cmsis/device/stm32f4xx_rcc.c **** 
 306:cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 307:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 308:cmsis/device/stm32f4xx_rcc.c **** }
 309:cmsis/device/stm32f4xx_rcc.c **** 
 310:cmsis/device/stm32f4xx_rcc.c **** /**
 311:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 312:cmsis/device/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 313:cmsis/device/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 314:cmsis/device/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 315:cmsis/device/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 316:cmsis/device/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 317:cmsis/device/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 318:cmsis/device/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 319:cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 320:cmsis/device/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 321:cmsis/device/stm32f4xx_rcc.c ****   *         system clock source.  
 322:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 323:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 324:cmsis/device/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 325:cmsis/device/stm32f4xx_rcc.c ****   *         clock cycles.  
 326:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 327:cmsis/device/stm32f4xx_rcc.c ****   */
 328:cmsis/device/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 329:cmsis/device/stm32f4xx_rcc.c **** {
 330:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 331:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332:cmsis/device/stm32f4xx_rcc.c **** 
 333:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 334:cmsis/device/stm32f4xx_rcc.c **** }
 335:cmsis/device/stm32f4xx_rcc.c **** 
 336:cmsis/device/stm32f4xx_rcc.c **** /**
 337:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 338:cmsis/device/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 339:cmsis/device/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 340:cmsis/device/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 341:cmsis/device/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 342:cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 343:cmsis/device/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 344:cmsis/device/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 345:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 346:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 347:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 348:cmsis/device/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 349:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 350:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 10


 351:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 352:cmsis/device/stm32f4xx_rcc.c ****   */
 353:cmsis/device/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 354:cmsis/device/stm32f4xx_rcc.c **** {
 355:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 356:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 357:cmsis/device/stm32f4xx_rcc.c **** 
 358:cmsis/device/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 359:cmsis/device/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 360:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 361:cmsis/device/stm32f4xx_rcc.c **** 
 362:cmsis/device/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 363:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 364:cmsis/device/stm32f4xx_rcc.c **** 
 365:cmsis/device/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 366:cmsis/device/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 367:cmsis/device/stm32f4xx_rcc.c ****   {
 368:cmsis/device/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 369:cmsis/device/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 370:cmsis/device/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 371:cmsis/device/stm32f4xx_rcc.c ****       break;
 372:cmsis/device/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 373:cmsis/device/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 374:cmsis/device/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 375:cmsis/device/stm32f4xx_rcc.c ****       break;
 376:cmsis/device/stm32f4xx_rcc.c ****     default:
 377:cmsis/device/stm32f4xx_rcc.c ****       break;
 378:cmsis/device/stm32f4xx_rcc.c ****   }
 379:cmsis/device/stm32f4xx_rcc.c **** }
 380:cmsis/device/stm32f4xx_rcc.c **** 
 381:cmsis/device/stm32f4xx_rcc.c **** /**
 382:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 383:cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 384:cmsis/device/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 385:cmsis/device/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 386:cmsis/device/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 387:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 388:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 389:cmsis/device/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 390:cmsis/device/stm32f4xx_rcc.c ****   *         clock cycles. 
 391:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 392:cmsis/device/stm32f4xx_rcc.c ****   */
 393:cmsis/device/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 394:cmsis/device/stm32f4xx_rcc.c **** {
 395:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 397:cmsis/device/stm32f4xx_rcc.c **** 
 398:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 399:cmsis/device/stm32f4xx_rcc.c **** }
 400:cmsis/device/stm32f4xx_rcc.c **** 
 401:cmsis/device/stm32f4xx_rcc.c **** /**
 402:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 403:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 404:cmsis/device/stm32f4xx_rcc.c ****   *  
 405:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 406:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 407:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 11


 408:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 409:cmsis/device/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 410:cmsis/device/stm32f4xx_rcc.c ****   *  
 411:cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 412:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 413:cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 414:cmsis/device/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 415:cmsis/device/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 416:cmsis/device/stm32f4xx_rcc.c ****   *  
 417:cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 418:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 419:cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 420:cmsis/device/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 421:cmsis/device/stm32f4xx_rcc.c ****   *   
 422:cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 423:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 424:cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 425:cmsis/device/stm32f4xx_rcc.c ****   *         the System clock frequency.
 426:cmsis/device/stm32f4xx_rcc.c ****   *  
 427:cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 428:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 429:cmsis/device/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 430:cmsis/device/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 431:cmsis/device/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 432:cmsis/device/stm32f4xx_rcc.c ****   *         correctly.
 433:cmsis/device/stm32f4xx_rcc.c ****   *   
 434:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 435:cmsis/device/stm32f4xx_rcc.c ****   */
 436:cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 437:cmsis/device/stm32f4xx_rcc.c **** {
 438:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 439:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 440:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 441:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 442:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 443:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 444:cmsis/device/stm32f4xx_rcc.c **** 
 445:cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 446:cmsis/device/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 447:cmsis/device/stm32f4xx_rcc.c **** }
 448:cmsis/device/stm32f4xx_rcc.c **** 
 449:cmsis/device/stm32f4xx_rcc.c **** /**
 450:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 451:cmsis/device/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 452:cmsis/device/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 453:cmsis/device/stm32f4xx_rcc.c ****   *         be used as system clock source.
 454:cmsis/device/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 455:cmsis/device/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 456:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 457:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 458:cmsis/device/stm32f4xx_rcc.c ****   */
 459:cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 460:cmsis/device/stm32f4xx_rcc.c **** {
 461:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 462:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 463:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 464:cmsis/device/stm32f4xx_rcc.c **** }
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 12


 465:cmsis/device/stm32f4xx_rcc.c **** 
 466:cmsis/device/stm32f4xx_rcc.c **** /**
 467:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 468:cmsis/device/stm32f4xx_rcc.c ****   *  
 469:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 470:cmsis/device/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 471:cmsis/device/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 472:cmsis/device/stm32f4xx_rcc.c ****   *             
 473:cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 474:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 475:cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 476:cmsis/device/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 477:cmsis/device/stm32f4xx_rcc.c ****   *    
 478:cmsis/device/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 479:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 480:cmsis/device/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 481:cmsis/device/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 482:cmsis/device/stm32f4xx_rcc.c ****   *   
 483:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 484:cmsis/device/stm32f4xx_rcc.c ****   */
 485:cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 486:cmsis/device/stm32f4xx_rcc.c **** {
 487:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 488:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 489:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 490:cmsis/device/stm32f4xx_rcc.c **** 
 491:cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 492:cmsis/device/stm32f4xx_rcc.c **** }
 493:cmsis/device/stm32f4xx_rcc.c **** 
 494:cmsis/device/stm32f4xx_rcc.c **** /**
 495:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 496:cmsis/device/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 497:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 498:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 499:cmsis/device/stm32f4xx_rcc.c ****   */
 500:cmsis/device/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 501:cmsis/device/stm32f4xx_rcc.c **** {
 502:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 503:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 504:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 505:cmsis/device/stm32f4xx_rcc.c **** }
 506:cmsis/device/stm32f4xx_rcc.c **** 
 507:cmsis/device/stm32f4xx_rcc.c **** /**
 508:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 509:cmsis/device/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 510:cmsis/device/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 511:cmsis/device/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 512:cmsis/device/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 513:cmsis/device/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 514:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 515:cmsis/device/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 516:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 517:cmsis/device/stm32f4xx_rcc.c ****   */
 518:cmsis/device/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 519:cmsis/device/stm32f4xx_rcc.c **** {
 520:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 521:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 13


 522:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 523:cmsis/device/stm32f4xx_rcc.c **** }
 524:cmsis/device/stm32f4xx_rcc.c **** 
 525:cmsis/device/stm32f4xx_rcc.c **** /**
 526:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 527:cmsis/device/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 528:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 529:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 530:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 531:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 532:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 533:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 534:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 535:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 537:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 538:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 539:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 540:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 541:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 542:cmsis/device/stm32f4xx_rcc.c ****   */
 543:cmsis/device/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 544:cmsis/device/stm32f4xx_rcc.c **** {
 545:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 546:cmsis/device/stm32f4xx_rcc.c ****   
 547:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 548:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 549:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 550:cmsis/device/stm32f4xx_rcc.c **** 
 551:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 552:cmsis/device/stm32f4xx_rcc.c **** 
 553:cmsis/device/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 554:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 555:cmsis/device/stm32f4xx_rcc.c **** 
 556:cmsis/device/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 557:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 558:cmsis/device/stm32f4xx_rcc.c **** 
 559:cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 560:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 561:cmsis/device/stm32f4xx_rcc.c **** }
 562:cmsis/device/stm32f4xx_rcc.c **** 
 563:cmsis/device/stm32f4xx_rcc.c **** /**
 564:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 565:cmsis/device/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 566:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 567:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 568:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 569:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 570:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 571:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 572:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 573:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 575:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 576:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 577:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 578:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 14


 579:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 580:cmsis/device/stm32f4xx_rcc.c ****   */
 581:cmsis/device/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 582:cmsis/device/stm32f4xx_rcc.c **** {
 583:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 584:cmsis/device/stm32f4xx_rcc.c ****   
 585:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 586:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 587:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 588:cmsis/device/stm32f4xx_rcc.c ****   
 589:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 590:cmsis/device/stm32f4xx_rcc.c ****   
 591:cmsis/device/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 592:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 593:cmsis/device/stm32f4xx_rcc.c **** 
 594:cmsis/device/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 595:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 596:cmsis/device/stm32f4xx_rcc.c **** 
 597:cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 598:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 599:cmsis/device/stm32f4xx_rcc.c **** }
 600:cmsis/device/stm32f4xx_rcc.c **** 
 601:cmsis/device/stm32f4xx_rcc.c **** /**
 602:cmsis/device/stm32f4xx_rcc.c ****   * @}
 603:cmsis/device/stm32f4xx_rcc.c ****   */
 604:cmsis/device/stm32f4xx_rcc.c **** 
 605:cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 606:cmsis/device/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 607:cmsis/device/stm32f4xx_rcc.c ****  *
 608:cmsis/device/stm32f4xx_rcc.c **** @verbatim   
 609:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
 610:cmsis/device/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 611:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
 612:cmsis/device/stm32f4xx_rcc.c **** 
 613:cmsis/device/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 614:cmsis/device/stm32f4xx_rcc.c ****   APB2 busses clocks.
 615:cmsis/device/stm32f4xx_rcc.c ****   
 616:cmsis/device/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 617:cmsis/device/stm32f4xx_rcc.c ****      HSE and PLL.
 618:cmsis/device/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 619:cmsis/device/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 620:cmsis/device/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 621:cmsis/device/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 622:cmsis/device/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 623:cmsis/device/stm32f4xx_rcc.c **** 
 624:cmsis/device/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 625:cmsis/device/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 626:cmsis/device/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 627:cmsis/device/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 628:cmsis/device/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 629:cmsis/device/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 630:cmsis/device/stm32f4xx_rcc.c ****           functions to configure this clock. 
 631:cmsis/device/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 632:cmsis/device/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 633:cmsis/device/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 634:cmsis/device/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 635:cmsis/device/stm32f4xx_rcc.c ****        
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 15


 636:cmsis/device/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 637:cmsis/device/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 638:cmsis/device/stm32f4xx_rcc.c ****      adapted accordingly:
 639:cmsis/device/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 640:cmsis/device/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 641:cmsis/device/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 642:cmsis/device/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 643:cmsis/device/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 644:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 645:cmsis/device/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 646:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 647:cmsis/device/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 648:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 649:cmsis/device/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 650:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 651:cmsis/device/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 652:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 653:cmsis/device/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 654:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 655:cmsis/device/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 656:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:cmsis/device/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 658:cmsis/device/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:cmsis/device/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 660:cmsis/device/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 661:cmsis/device/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 662:cmsis/device/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 663:cmsis/device/stm32f4xx_rcc.c **** 
 664:cmsis/device/stm32f4xx_rcc.c **** @endverbatim
 665:cmsis/device/stm32f4xx_rcc.c ****   * @{
 666:cmsis/device/stm32f4xx_rcc.c ****   */
 667:cmsis/device/stm32f4xx_rcc.c **** 
 668:cmsis/device/stm32f4xx_rcc.c **** /**
 669:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 670:cmsis/device/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 671:cmsis/device/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 672:cmsis/device/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 673:cmsis/device/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 674:cmsis/device/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 675:cmsis/device/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 676:cmsis/device/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 677:cmsis/device/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 678:cmsis/device/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 679:cmsis/device/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 680:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 681:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 682:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 683:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 684:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 685:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 686:cmsis/device/stm32f4xx_rcc.c ****   */
 687:cmsis/device/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 688:cmsis/device/stm32f4xx_rcc.c **** {
 689:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 690:cmsis/device/stm32f4xx_rcc.c **** 
 691:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 692:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 16


 693:cmsis/device/stm32f4xx_rcc.c **** 
 694:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 695:cmsis/device/stm32f4xx_rcc.c **** 
 696:cmsis/device/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 697:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 698:cmsis/device/stm32f4xx_rcc.c **** 
 699:cmsis/device/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 700:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 701:cmsis/device/stm32f4xx_rcc.c **** 
 702:cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 703:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 704:cmsis/device/stm32f4xx_rcc.c **** }
 705:cmsis/device/stm32f4xx_rcc.c **** 
 706:cmsis/device/stm32f4xx_rcc.c **** /**
 707:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 708:cmsis/device/stm32f4xx_rcc.c ****   * @param  None
 709:cmsis/device/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 710:cmsis/device/stm32f4xx_rcc.c ****   *         of the following:
 711:cmsis/device/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 712:cmsis/device/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 713:cmsis/device/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 714:cmsis/device/stm32f4xx_rcc.c ****   */
 715:cmsis/device/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 716:cmsis/device/stm32f4xx_rcc.c **** {
 717:cmsis/device/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 718:cmsis/device/stm32f4xx_rcc.c **** }
 719:cmsis/device/stm32f4xx_rcc.c **** 
 720:cmsis/device/stm32f4xx_rcc.c **** /**
 721:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 722:cmsis/device/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 723:cmsis/device/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 724:cmsis/device/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 725:cmsis/device/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 726:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 727:cmsis/device/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 728:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 729:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 730:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 731:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 732:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 733:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 734:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 735:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 736:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 737:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 738:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 739:cmsis/device/stm32f4xx_rcc.c ****   */
 740:cmsis/device/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 741:cmsis/device/stm32f4xx_rcc.c **** {
 742:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 743:cmsis/device/stm32f4xx_rcc.c ****   
 744:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 745:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 746:cmsis/device/stm32f4xx_rcc.c **** 
 747:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 748:cmsis/device/stm32f4xx_rcc.c **** 
 749:cmsis/device/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 17


 750:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 751:cmsis/device/stm32f4xx_rcc.c **** 
 752:cmsis/device/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 753:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 754:cmsis/device/stm32f4xx_rcc.c **** 
 755:cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 756:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 757:cmsis/device/stm32f4xx_rcc.c **** }
 758:cmsis/device/stm32f4xx_rcc.c **** 
 759:cmsis/device/stm32f4xx_rcc.c **** 
 760:cmsis/device/stm32f4xx_rcc.c **** /**
 761:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 762:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 763:cmsis/device/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 764:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 765:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 766:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 767:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 768:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 769:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 770:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 771:cmsis/device/stm32f4xx_rcc.c ****   */
 772:cmsis/device/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 773:cmsis/device/stm32f4xx_rcc.c **** {
 774:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 775:cmsis/device/stm32f4xx_rcc.c **** 
 776:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 777:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 778:cmsis/device/stm32f4xx_rcc.c **** 
 779:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 780:cmsis/device/stm32f4xx_rcc.c **** 
 781:cmsis/device/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 782:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 783:cmsis/device/stm32f4xx_rcc.c **** 
 784:cmsis/device/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 785:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 786:cmsis/device/stm32f4xx_rcc.c **** 
 787:cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 788:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 789:cmsis/device/stm32f4xx_rcc.c **** }
 790:cmsis/device/stm32f4xx_rcc.c **** 
 791:cmsis/device/stm32f4xx_rcc.c **** /**
 792:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 793:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 794:cmsis/device/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 795:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 796:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 797:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 798:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 799:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 800:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 801:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 802:cmsis/device/stm32f4xx_rcc.c ****   */
 803:cmsis/device/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 804:cmsis/device/stm32f4xx_rcc.c **** {
 805:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 806:cmsis/device/stm32f4xx_rcc.c **** 
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 18


 807:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 808:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 809:cmsis/device/stm32f4xx_rcc.c **** 
 810:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 811:cmsis/device/stm32f4xx_rcc.c **** 
 812:cmsis/device/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 813:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 814:cmsis/device/stm32f4xx_rcc.c **** 
 815:cmsis/device/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 816:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 817:cmsis/device/stm32f4xx_rcc.c **** 
 818:cmsis/device/stm32f4xx_rcc.c ****   /* Store the new value */
 819:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 820:cmsis/device/stm32f4xx_rcc.c **** }
 821:cmsis/device/stm32f4xx_rcc.c **** 
 822:cmsis/device/stm32f4xx_rcc.c **** /**
 823:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 824:cmsis/device/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 825:cmsis/device/stm32f4xx_rcc.c ****   * 
 826:cmsis/device/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 827:cmsis/device/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 828:cmsis/device/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 829:cmsis/device/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 830:cmsis/device/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 831:cmsis/device/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 832:cmsis/device/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 833:cmsis/device/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 834:cmsis/device/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 835:cmsis/device/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 836:cmsis/device/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 837:cmsis/device/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 838:cmsis/device/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 839:cmsis/device/stm32f4xx_rcc.c ****   *                have wrong result.
 840:cmsis/device/stm32f4xx_rcc.c ****   *                
 841:cmsis/device/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 842:cmsis/device/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 843:cmsis/device/stm32f4xx_rcc.c ****   *   
 844:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 845:cmsis/device/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 846:cmsis/device/stm32f4xx_rcc.c ****   *     
 847:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 848:cmsis/device/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 849:cmsis/device/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 850:cmsis/device/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 851:cmsis/device/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 852:cmsis/device/stm32f4xx_rcc.c ****   *    
 853:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 854:cmsis/device/stm32f4xx_rcc.c ****   */
 855:cmsis/device/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 856:cmsis/device/stm32f4xx_rcc.c **** {
 857:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 858:cmsis/device/stm32f4xx_rcc.c **** 
 859:cmsis/device/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 860:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 861:cmsis/device/stm32f4xx_rcc.c **** 
 862:cmsis/device/stm32f4xx_rcc.c ****   switch (tmp)
 863:cmsis/device/stm32f4xx_rcc.c ****   {
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 19


 864:cmsis/device/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 865:cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 866:cmsis/device/stm32f4xx_rcc.c ****       break;
 867:cmsis/device/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 868:cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 869:cmsis/device/stm32f4xx_rcc.c ****       break;
 870:cmsis/device/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 871:cmsis/device/stm32f4xx_rcc.c **** 
 872:cmsis/device/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 873:cmsis/device/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 874:cmsis/device/stm32f4xx_rcc.c ****          */    
 875:cmsis/device/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 876:cmsis/device/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 877:cmsis/device/stm32f4xx_rcc.c ****       
 878:cmsis/device/stm32f4xx_rcc.c ****       if (pllsource != 0)
 879:cmsis/device/stm32f4xx_rcc.c ****       {
 880:cmsis/device/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 881:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 882:cmsis/device/stm32f4xx_rcc.c ****       }
 883:cmsis/device/stm32f4xx_rcc.c ****       else
 884:cmsis/device/stm32f4xx_rcc.c ****       {
 885:cmsis/device/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 886:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 887:cmsis/device/stm32f4xx_rcc.c ****       }
 888:cmsis/device/stm32f4xx_rcc.c **** 
 889:cmsis/device/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 890:cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 891:cmsis/device/stm32f4xx_rcc.c ****       break;
 892:cmsis/device/stm32f4xx_rcc.c ****     default:
 893:cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 894:cmsis/device/stm32f4xx_rcc.c ****       break;
 895:cmsis/device/stm32f4xx_rcc.c ****   }
 896:cmsis/device/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 897:cmsis/device/stm32f4xx_rcc.c **** 
 898:cmsis/device/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 899:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 900:cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 901:cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 902:cmsis/device/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 903:cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 904:cmsis/device/stm32f4xx_rcc.c **** 
 905:cmsis/device/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 906:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 907:cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 908:cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 909:cmsis/device/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 910:cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 911:cmsis/device/stm32f4xx_rcc.c **** 
 912:cmsis/device/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 913:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 914:cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 915:cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 916:cmsis/device/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 917:cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 918:cmsis/device/stm32f4xx_rcc.c **** }
 919:cmsis/device/stm32f4xx_rcc.c **** 
 920:cmsis/device/stm32f4xx_rcc.c **** /**
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 20


 921:cmsis/device/stm32f4xx_rcc.c ****   * @}
 922:cmsis/device/stm32f4xx_rcc.c ****   */
 923:cmsis/device/stm32f4xx_rcc.c **** 
 924:cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 925:cmsis/device/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 926:cmsis/device/stm32f4xx_rcc.c ****  *
 927:cmsis/device/stm32f4xx_rcc.c **** @verbatim   
 928:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
 929:cmsis/device/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 930:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
 931:cmsis/device/stm32f4xx_rcc.c **** 
 932:cmsis/device/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 933:cmsis/device/stm32f4xx_rcc.c ****   
 934:cmsis/device/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 935:cmsis/device/stm32f4xx_rcc.c ****      
 936:cmsis/device/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 937:cmsis/device/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 938:cmsis/device/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 939:cmsis/device/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 940:cmsis/device/stm32f4xx_rcc.c **** 
 941:cmsis/device/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 942:cmsis/device/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 943:cmsis/device/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 944:cmsis/device/stm32f4xx_rcc.c ****      
 945:cmsis/device/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 946:cmsis/device/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 947:cmsis/device/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 948:cmsis/device/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 949:cmsis/device/stm32f4xx_rcc.c **** 
 950:cmsis/device/stm32f4xx_rcc.c **** @endverbatim
 951:cmsis/device/stm32f4xx_rcc.c ****   * @{
 952:cmsis/device/stm32f4xx_rcc.c ****   */
 953:cmsis/device/stm32f4xx_rcc.c **** 
 954:cmsis/device/stm32f4xx_rcc.c **** /**
 955:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 956:cmsis/device/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 957:cmsis/device/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 958:cmsis/device/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 959:cmsis/device/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 960:cmsis/device/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 961:cmsis/device/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 962:cmsis/device/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 963:cmsis/device/stm32f4xx_rcc.c ****   *    
 964:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 965:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 966:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 967:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 968:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 969:cmsis/device/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 970:cmsis/device/stm32f4xx_rcc.c ****   *  
 971:cmsis/device/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 972:cmsis/device/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 973:cmsis/device/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 974:cmsis/device/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 975:cmsis/device/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 976:cmsis/device/stm32f4xx_rcc.c ****   *         RTC clock source).
 977:cmsis/device/stm32f4xx_rcc.c ****   *  
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 21


 978:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
 979:cmsis/device/stm32f4xx_rcc.c ****   */
 980:cmsis/device/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 981:cmsis/device/stm32f4xx_rcc.c **** {
 982:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 983:cmsis/device/stm32f4xx_rcc.c **** 
 984:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
 985:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 986:cmsis/device/stm32f4xx_rcc.c **** 
 987:cmsis/device/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 988:cmsis/device/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 989:cmsis/device/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 990:cmsis/device/stm32f4xx_rcc.c **** 
 991:cmsis/device/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 992:cmsis/device/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 993:cmsis/device/stm32f4xx_rcc.c **** 
 994:cmsis/device/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
 995:cmsis/device/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 996:cmsis/device/stm32f4xx_rcc.c **** 
 997:cmsis/device/stm32f4xx_rcc.c ****     /* Store the new value */
 998:cmsis/device/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 999:cmsis/device/stm32f4xx_rcc.c ****   }
1000:cmsis/device/stm32f4xx_rcc.c ****     
1001:cmsis/device/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1002:cmsis/device/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
1003:cmsis/device/stm32f4xx_rcc.c **** }
1004:cmsis/device/stm32f4xx_rcc.c **** 
1005:cmsis/device/stm32f4xx_rcc.c **** /**
1006:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1007:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1008:cmsis/device/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1009:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1010:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1011:cmsis/device/stm32f4xx_rcc.c ****   */
1012:cmsis/device/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1013:cmsis/device/stm32f4xx_rcc.c **** {
1014:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1015:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1016:cmsis/device/stm32f4xx_rcc.c **** 
1017:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
1018:cmsis/device/stm32f4xx_rcc.c **** }
1019:cmsis/device/stm32f4xx_rcc.c **** 
1020:cmsis/device/stm32f4xx_rcc.c **** /**
1021:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1022:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1023:cmsis/device/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1024:cmsis/device/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1025:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1026:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1027:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1028:cmsis/device/stm32f4xx_rcc.c ****   */
1029:cmsis/device/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1030:cmsis/device/stm32f4xx_rcc.c **** {
1031:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1032:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1033:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
1034:cmsis/device/stm32f4xx_rcc.c **** }
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 22


1035:cmsis/device/stm32f4xx_rcc.c **** 
1036:cmsis/device/stm32f4xx_rcc.c **** /**
1037:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1038:cmsis/device/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1039:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1040:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1041:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1042:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1043:cmsis/device/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1044:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1045:cmsis/device/stm32f4xx_rcc.c ****   */
1046:cmsis/device/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1047:cmsis/device/stm32f4xx_rcc.c **** {
1048:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1049:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1050:cmsis/device/stm32f4xx_rcc.c **** 
1051:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
1052:cmsis/device/stm32f4xx_rcc.c **** }
1053:cmsis/device/stm32f4xx_rcc.c **** 
1054:cmsis/device/stm32f4xx_rcc.c **** /**
1055:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1056:cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1057:cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1058:cmsis/device/stm32f4xx_rcc.c ****   *         using it.   
1059:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1060:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1061:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1062:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1063:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1064:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1065:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1066:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1067:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1068:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1069:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1070:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1071:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1072:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1073:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1074:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1075:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1076:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1077:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1078:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1079:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1080:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1081:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1082:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1083:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1084:cmsis/device/stm32f4xx_rcc.c ****   */
1085:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1086:cmsis/device/stm32f4xx_rcc.c **** {
1087:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1088:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1089:cmsis/device/stm32f4xx_rcc.c **** 
1090:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1091:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 23


1092:cmsis/device/stm32f4xx_rcc.c ****   {
1093:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
1094:cmsis/device/stm32f4xx_rcc.c ****   }
1095:cmsis/device/stm32f4xx_rcc.c ****   else
1096:cmsis/device/stm32f4xx_rcc.c ****   {
1097:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
1098:cmsis/device/stm32f4xx_rcc.c ****   }
1099:cmsis/device/stm32f4xx_rcc.c **** }
1100:cmsis/device/stm32f4xx_rcc.c **** 
1101:cmsis/device/stm32f4xx_rcc.c **** /**
1102:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1103:cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1104:cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1105:cmsis/device/stm32f4xx_rcc.c ****   *         using it. 
1106:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1107:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1108:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1109:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1110:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1111:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1112:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1113:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1114:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1115:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1116:cmsis/device/stm32f4xx_rcc.c ****   */
1117:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1118:cmsis/device/stm32f4xx_rcc.c **** {
1119:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1120:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1121:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1122:cmsis/device/stm32f4xx_rcc.c **** 
1123:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1124:cmsis/device/stm32f4xx_rcc.c ****   {
1125:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
1126:cmsis/device/stm32f4xx_rcc.c ****   }
1127:cmsis/device/stm32f4xx_rcc.c ****   else
1128:cmsis/device/stm32f4xx_rcc.c ****   {
1129:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
1130:cmsis/device/stm32f4xx_rcc.c ****   }
1131:cmsis/device/stm32f4xx_rcc.c **** }
1132:cmsis/device/stm32f4xx_rcc.c **** 
1133:cmsis/device/stm32f4xx_rcc.c **** /**
1134:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1135:cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1136:cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1137:cmsis/device/stm32f4xx_rcc.c ****   *         using it. 
1138:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1139:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1140:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1141:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1142:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1143:cmsis/device/stm32f4xx_rcc.c ****   */
1144:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1145:cmsis/device/stm32f4xx_rcc.c **** {
1146:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1148:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 24


1149:cmsis/device/stm32f4xx_rcc.c **** 
1150:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1151:cmsis/device/stm32f4xx_rcc.c ****   {
1152:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
1153:cmsis/device/stm32f4xx_rcc.c ****   }
1154:cmsis/device/stm32f4xx_rcc.c ****   else
1155:cmsis/device/stm32f4xx_rcc.c ****   {
1156:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
1157:cmsis/device/stm32f4xx_rcc.c ****   }
1158:cmsis/device/stm32f4xx_rcc.c **** }
1159:cmsis/device/stm32f4xx_rcc.c **** 
1160:cmsis/device/stm32f4xx_rcc.c **** /**
1161:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1162:cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1163:cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1164:cmsis/device/stm32f4xx_rcc.c ****   *         using it. 
1165:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1166:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1167:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1168:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1169:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1170:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1171:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1172:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1173:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1174:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1175:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1176:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1177:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1178:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1179:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1180:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1181:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1182:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1183:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1184:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1185:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1186:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1187:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1188:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1189:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1190:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1191:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1192:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1193:cmsis/device/stm32f4xx_rcc.c ****   */
1194:cmsis/device/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1195:cmsis/device/stm32f4xx_rcc.c **** {
1196:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1197:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1198:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1199:cmsis/device/stm32f4xx_rcc.c **** 
1200:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1201:cmsis/device/stm32f4xx_rcc.c ****   {
1202:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
1203:cmsis/device/stm32f4xx_rcc.c ****   }
1204:cmsis/device/stm32f4xx_rcc.c ****   else
1205:cmsis/device/stm32f4xx_rcc.c ****   {
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 25


1206:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1207:cmsis/device/stm32f4xx_rcc.c ****   }
1208:cmsis/device/stm32f4xx_rcc.c **** }
1209:cmsis/device/stm32f4xx_rcc.c **** 
1210:cmsis/device/stm32f4xx_rcc.c **** /**
1211:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1212:cmsis/device/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1213:cmsis/device/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1214:cmsis/device/stm32f4xx_rcc.c ****   *         using it.
1215:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1216:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1217:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1218:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1219:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1220:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1221:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1222:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1223:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1224:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1225:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1226:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1227:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1228:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1229:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1230:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1231:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1232:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1233:cmsis/device/stm32f4xx_rcc.c ****   */
1234:cmsis/device/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1235:cmsis/device/stm32f4xx_rcc.c **** {
1236:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1237:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1238:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1239:cmsis/device/stm32f4xx_rcc.c **** 
1240:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1241:cmsis/device/stm32f4xx_rcc.c ****   {
1242:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
1243:cmsis/device/stm32f4xx_rcc.c ****   }
1244:cmsis/device/stm32f4xx_rcc.c ****   else
1245:cmsis/device/stm32f4xx_rcc.c ****   {
1246:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1247:cmsis/device/stm32f4xx_rcc.c ****   }
1248:cmsis/device/stm32f4xx_rcc.c **** }
1249:cmsis/device/stm32f4xx_rcc.c **** 
1250:cmsis/device/stm32f4xx_rcc.c **** /**
1251:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1252:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1253:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1254:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1255:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1256:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1257:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1258:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1259:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1260:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1261:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1262:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 26


1263:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1264:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1265:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1266:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1267:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1268:cmsis/device/stm32f4xx_rcc.c ****   *                  
1269:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1270:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1271:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1272:cmsis/device/stm32f4xx_rcc.c ****   */
1273:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1274:cmsis/device/stm32f4xx_rcc.c **** {
1275:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1276:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1277:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1278:cmsis/device/stm32f4xx_rcc.c **** 
1279:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1280:cmsis/device/stm32f4xx_rcc.c ****   {
1281:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
1282:cmsis/device/stm32f4xx_rcc.c ****   }
1283:cmsis/device/stm32f4xx_rcc.c ****   else
1284:cmsis/device/stm32f4xx_rcc.c ****   {
1285:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
1286:cmsis/device/stm32f4xx_rcc.c ****   }
1287:cmsis/device/stm32f4xx_rcc.c **** }
1288:cmsis/device/stm32f4xx_rcc.c **** 
1289:cmsis/device/stm32f4xx_rcc.c **** /**
1290:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1291:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1292:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1293:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1294:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1295:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1296:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1297:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1298:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1299:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1300:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1301:cmsis/device/stm32f4xx_rcc.c ****   */
1302:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1303:cmsis/device/stm32f4xx_rcc.c **** {
1304:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1305:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1306:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1307:cmsis/device/stm32f4xx_rcc.c **** 
1308:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1309:cmsis/device/stm32f4xx_rcc.c ****   {
1310:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
1311:cmsis/device/stm32f4xx_rcc.c ****   }
1312:cmsis/device/stm32f4xx_rcc.c ****   else
1313:cmsis/device/stm32f4xx_rcc.c ****   {
1314:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
1315:cmsis/device/stm32f4xx_rcc.c ****   }
1316:cmsis/device/stm32f4xx_rcc.c **** }
1317:cmsis/device/stm32f4xx_rcc.c **** 
1318:cmsis/device/stm32f4xx_rcc.c **** /**
1319:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 27


1320:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1321:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1322:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1323:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1324:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1325:cmsis/device/stm32f4xx_rcc.c ****   */
1326:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1327:cmsis/device/stm32f4xx_rcc.c **** {
1328:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1329:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1330:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1331:cmsis/device/stm32f4xx_rcc.c **** 
1332:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1333:cmsis/device/stm32f4xx_rcc.c ****   {
1334:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
1335:cmsis/device/stm32f4xx_rcc.c ****   }
1336:cmsis/device/stm32f4xx_rcc.c ****   else
1337:cmsis/device/stm32f4xx_rcc.c ****   {
1338:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
1339:cmsis/device/stm32f4xx_rcc.c ****   }
1340:cmsis/device/stm32f4xx_rcc.c **** }
1341:cmsis/device/stm32f4xx_rcc.c **** 
1342:cmsis/device/stm32f4xx_rcc.c **** /**
1343:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1344:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1345:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1346:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1347:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1348:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1349:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1350:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1351:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1352:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1353:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1354:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1355:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1356:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1357:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1358:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1359:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1360:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1361:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1362:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1363:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1364:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1365:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1366:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1367:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1368:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1369:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1370:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1371:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1372:cmsis/device/stm32f4xx_rcc.c ****   */
1373:cmsis/device/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1374:cmsis/device/stm32f4xx_rcc.c **** {
1375:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1376:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 28


1377:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1378:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1379:cmsis/device/stm32f4xx_rcc.c ****   {
1380:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
1381:cmsis/device/stm32f4xx_rcc.c ****   }
1382:cmsis/device/stm32f4xx_rcc.c ****   else
1383:cmsis/device/stm32f4xx_rcc.c ****   {
1384:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1385:cmsis/device/stm32f4xx_rcc.c ****   }
1386:cmsis/device/stm32f4xx_rcc.c **** }
1387:cmsis/device/stm32f4xx_rcc.c **** 
1388:cmsis/device/stm32f4xx_rcc.c **** /**
1389:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1390:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1391:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1392:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1393:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1394:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1395:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1396:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1397:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1398:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1399:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1400:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1401:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1402:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1403:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1404:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1405:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1406:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1407:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1408:cmsis/device/stm32f4xx_rcc.c ****   */
1409:cmsis/device/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1410:cmsis/device/stm32f4xx_rcc.c **** {
1411:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1412:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1413:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1415:cmsis/device/stm32f4xx_rcc.c ****   {
1416:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
1417:cmsis/device/stm32f4xx_rcc.c ****   }
1418:cmsis/device/stm32f4xx_rcc.c ****   else
1419:cmsis/device/stm32f4xx_rcc.c ****   {
1420:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1421:cmsis/device/stm32f4xx_rcc.c ****   }
1422:cmsis/device/stm32f4xx_rcc.c **** }
1423:cmsis/device/stm32f4xx_rcc.c **** 
1424:cmsis/device/stm32f4xx_rcc.c **** /**
1425:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1426:cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1427:cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1428:cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1429:cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1430:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1431:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1432:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1433:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 29


1434:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1435:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1436:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1437:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1438:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1439:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1440:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1441:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1442:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1443:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1444:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1445:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1446:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1447:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1448:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1449:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1450:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1451:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1452:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1453:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1454:cmsis/device/stm32f4xx_rcc.c ****   */
1455:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1456:cmsis/device/stm32f4xx_rcc.c **** {
1457:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1458:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1459:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1460:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1461:cmsis/device/stm32f4xx_rcc.c ****   {
1462:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
1463:cmsis/device/stm32f4xx_rcc.c ****   }
1464:cmsis/device/stm32f4xx_rcc.c ****   else
1465:cmsis/device/stm32f4xx_rcc.c ****   {
1466:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
1467:cmsis/device/stm32f4xx_rcc.c ****   }
1468:cmsis/device/stm32f4xx_rcc.c **** }
1469:cmsis/device/stm32f4xx_rcc.c **** 
1470:cmsis/device/stm32f4xx_rcc.c **** /**
1471:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1472:cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1473:cmsis/device/stm32f4xx_rcc.c ****   *           power consumption.
1474:cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1475:cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1476:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1477:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1478:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1479:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1480:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1481:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1482:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1483:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1484:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1485:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1486:cmsis/device/stm32f4xx_rcc.c ****   */
1487:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1488:cmsis/device/stm32f4xx_rcc.c **** {
1489:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1490:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 30


1491:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1492:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1493:cmsis/device/stm32f4xx_rcc.c ****   {
1494:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
1495:cmsis/device/stm32f4xx_rcc.c ****   }
1496:cmsis/device/stm32f4xx_rcc.c ****   else
1497:cmsis/device/stm32f4xx_rcc.c ****   {
1498:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
1499:cmsis/device/stm32f4xx_rcc.c ****   }
1500:cmsis/device/stm32f4xx_rcc.c **** }
1501:cmsis/device/stm32f4xx_rcc.c **** 
1502:cmsis/device/stm32f4xx_rcc.c **** /**
1503:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1504:cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1505:cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1506:cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1507:cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1508:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1509:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1510:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1511:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1512:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1513:cmsis/device/stm32f4xx_rcc.c ****   */
1514:cmsis/device/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1515:cmsis/device/stm32f4xx_rcc.c **** {
1516:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1517:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1518:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1519:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1520:cmsis/device/stm32f4xx_rcc.c ****   {
1521:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
1522:cmsis/device/stm32f4xx_rcc.c ****   }
1523:cmsis/device/stm32f4xx_rcc.c ****   else
1524:cmsis/device/stm32f4xx_rcc.c ****   {
1525:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
1526:cmsis/device/stm32f4xx_rcc.c ****   }
1527:cmsis/device/stm32f4xx_rcc.c **** }
1528:cmsis/device/stm32f4xx_rcc.c **** 
1529:cmsis/device/stm32f4xx_rcc.c **** /**
1530:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1531:cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1532:cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1533:cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1534:cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1535:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1536:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1537:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1538:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1539:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1540:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1541:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1542:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1543:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1544:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1545:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1546:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1547:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 31


1548:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1549:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1550:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1551:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1552:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1553:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1554:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1555:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1556:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1557:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1558:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1559:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1560:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1561:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1562:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1563:cmsis/device/stm32f4xx_rcc.c ****   */
1564:cmsis/device/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1565:cmsis/device/stm32f4xx_rcc.c **** {
1566:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1567:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1568:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1569:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1570:cmsis/device/stm32f4xx_rcc.c ****   {
1571:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
1572:cmsis/device/stm32f4xx_rcc.c ****   }
1573:cmsis/device/stm32f4xx_rcc.c ****   else
1574:cmsis/device/stm32f4xx_rcc.c ****   {
1575:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
1576:cmsis/device/stm32f4xx_rcc.c ****   }
1577:cmsis/device/stm32f4xx_rcc.c **** }
1578:cmsis/device/stm32f4xx_rcc.c **** 
1579:cmsis/device/stm32f4xx_rcc.c **** /**
1580:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1581:cmsis/device/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1582:cmsis/device/stm32f4xx_rcc.c ****   *         power consumption.
1583:cmsis/device/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1584:cmsis/device/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1585:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1586:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1587:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1588:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1589:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1590:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1591:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1592:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1593:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1594:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1595:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1596:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1597:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1598:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1599:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1600:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1601:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1602:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1603:cmsis/device/stm32f4xx_rcc.c ****   */
1604:cmsis/device/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 32


1605:cmsis/device/stm32f4xx_rcc.c **** {
1606:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1607:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1608:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1609:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1610:cmsis/device/stm32f4xx_rcc.c ****   {
1611:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
1612:cmsis/device/stm32f4xx_rcc.c ****   }
1613:cmsis/device/stm32f4xx_rcc.c ****   else
1614:cmsis/device/stm32f4xx_rcc.c ****   {
1615:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
1616:cmsis/device/stm32f4xx_rcc.c ****   }
1617:cmsis/device/stm32f4xx_rcc.c **** }
1618:cmsis/device/stm32f4xx_rcc.c **** 
1619:cmsis/device/stm32f4xx_rcc.c **** /**
1620:cmsis/device/stm32f4xx_rcc.c ****   * @}
1621:cmsis/device/stm32f4xx_rcc.c ****   */
1622:cmsis/device/stm32f4xx_rcc.c **** 
1623:cmsis/device/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1624:cmsis/device/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1625:cmsis/device/stm32f4xx_rcc.c ****  *
1626:cmsis/device/stm32f4xx_rcc.c **** @verbatim   
1627:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================
1628:cmsis/device/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1629:cmsis/device/stm32f4xx_rcc.c ****  ===============================================================================  
1630:cmsis/device/stm32f4xx_rcc.c **** 
1631:cmsis/device/stm32f4xx_rcc.c **** @endverbatim
1632:cmsis/device/stm32f4xx_rcc.c ****   * @{
1633:cmsis/device/stm32f4xx_rcc.c ****   */
1634:cmsis/device/stm32f4xx_rcc.c **** 
1635:cmsis/device/stm32f4xx_rcc.c **** /**
1636:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1637:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1638:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1639:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1640:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1641:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1642:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1643:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1644:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1645:cmsis/device/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1646:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1647:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1648:cmsis/device/stm32f4xx_rcc.c ****   */
1649:cmsis/device/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1650:cmsis/device/stm32f4xx_rcc.c **** {
1651:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1652:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1653:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1654:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1655:cmsis/device/stm32f4xx_rcc.c ****   {
1656:cmsis/device/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1657:cmsis/device/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
1658:cmsis/device/stm32f4xx_rcc.c ****   }
1659:cmsis/device/stm32f4xx_rcc.c ****   else
1660:cmsis/device/stm32f4xx_rcc.c ****   {
1661:cmsis/device/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 33


1662:cmsis/device/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
1663:cmsis/device/stm32f4xx_rcc.c ****   }
1664:cmsis/device/stm32f4xx_rcc.c **** }
1665:cmsis/device/stm32f4xx_rcc.c **** 
1666:cmsis/device/stm32f4xx_rcc.c **** /**
1667:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1668:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1669:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1670:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1671:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1672:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1673:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1674:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1675:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1676:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1677:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1678:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1679:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1680:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1681:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1682:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1683:cmsis/device/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1684:cmsis/device/stm32f4xx_rcc.c ****   */
1685:cmsis/device/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1686:cmsis/device/stm32f4xx_rcc.c **** {
1687:cmsis/device/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
1688:cmsis/device/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
1689:cmsis/device/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
1690:cmsis/device/stm32f4xx_rcc.c **** 
1691:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1692:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1693:cmsis/device/stm32f4xx_rcc.c **** 
1694:cmsis/device/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1695:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
1696:cmsis/device/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
1697:cmsis/device/stm32f4xx_rcc.c ****   {
1698:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 161              		.loc 1 1698 0
 162 0002 4FF46052 		mov	r2, #14336	@ tmp156,
 163              	.LBE7:
 164              	.LBE6:
 263:cmsis/device/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 165              		.loc 1 263 0
 166 0006 0023     		movs	r3, #0	@ tmp148,
 167 0008 0193     		str	r3, [sp, #4]	@ tmp148, startupcounter
 168              	.LVL1:
 169              	.LBB9:
 170              	.LBB8:
 171              		.loc 1 1698 0
 172 000a C4F20202 		movt	r2, 16386	@ tmp156,
 173              	.LVL2:
 174              	.L7:
 175              		.loc 1 1698 0 is_stmt 0 discriminator 1
 176 000e 1068     		ldr	r0, [r2, #0]	@ statusreg, MEM[(struct RCC_TypeDef *)1073887232B].CR
 177              	.LVL3:
1699:cmsis/device/stm32f4xx_rcc.c ****   }
1700:cmsis/device/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 34


1701:cmsis/device/stm32f4xx_rcc.c ****   {
1702:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
1703:cmsis/device/stm32f4xx_rcc.c ****   }
1704:cmsis/device/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1705:cmsis/device/stm32f4xx_rcc.c ****   {
1706:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
1707:cmsis/device/stm32f4xx_rcc.c ****   }
1708:cmsis/device/stm32f4xx_rcc.c **** 
1709:cmsis/device/stm32f4xx_rcc.c ****   /* Get the flag position */
1710:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
1711:cmsis/device/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 178              		.loc 1 1711 0 is_stmt 1 discriminator 1
 179 0010 8303     		lsls	r3, r0, #14	@, statusreg,
 180 0012 0CD5     		bpl	.L12	@,
 181              	.LVL4:
 182              	.LBE8:
 183              	.LBE9:
 270:cmsis/device/stm32f4xx_rcc.c ****     startupcounter++;
 184              		.loc 1 270 0
 185 0014 019A     		ldr	r2, [sp, #4]	@ startupcounter.2, startupcounter
 186 0016 511C     		adds	r1, r2, #1	@ startupcounter.3, startupcounter.2,
 187 0018 0191     		str	r1, [sp, #4]	@ startupcounter.3, startupcounter
 271:cmsis/device/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 188              		.loc 1 271 0
 189 001a 019B     		ldr	r3, [sp, #4]	@ startupcounter.4, startupcounter
 190              	.LVL5:
 191              	.L6:
 192              	.LBB10:
 193              	.LBB11:
1698:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 194              		.loc 1 1698 0
 195 001c 4FF46053 		mov	r3, #14336	@ tmp151,
 196 0020 C4F20203 		movt	r3, 16386	@ tmp151,
 197 0024 1868     		ldr	r0, [r3, #0]	@ statusreg, MEM[(struct RCC_TypeDef *)1073887232B].CR
 198              	.LVL6:
 199              	.LBE11:
 200              	.LBE10:
 281:cmsis/device/stm32f4xx_rcc.c ****   return (status);
 201              		.loc 1 281 0
 202 0026 C0F34040 		ubfx	r0, r0, #17, #1	@ tmp155, statusreg,,
 203              	.LVL7:
 282:cmsis/device/stm32f4xx_rcc.c **** }
 204              		.loc 1 282 0
 205 002a 02B0     		add	sp, sp, #8	@,,
 206 002c 7047     		bx	lr
 207              	.LVL8:
 208              	.L12:
 270:cmsis/device/stm32f4xx_rcc.c ****     startupcounter++;
 209              		.loc 1 270 0
 210 002e 0199     		ldr	r1, [sp, #4]	@ startupcounter.2, startupcounter
 211 0030 4B1C     		adds	r3, r1, #1	@ startupcounter.3, startupcounter.2,
 212 0032 0193     		str	r3, [sp, #4]	@ startupcounter.3, startupcounter
 271:cmsis/device/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 213              		.loc 1 271 0
 214 0034 0198     		ldr	r0, [sp, #4]	@ startupcounter.4, startupcounter
 215              	.LVL9:
 216 0036 B0F5A06F 		cmp	r0, #1280	@ startupcounter.4,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 35


 217 003a E8D1     		bne	.L7	@,
 218 003c EEE7     		b	.L6	@
 219              		.cfi_endproc
 220              	.LFE112:
 221              		.size	RCC_WaitForHSEStartUp, .-RCC_WaitForHSEStartUp
 222 003e 00BF     		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 223              		.align	2
 224              		.global	RCC_AdjustHSICalibrationValue
 225              		.thumb
 226              		.thumb_func
 227              		.type	RCC_AdjustHSICalibrationValue, %function
 228              	RCC_AdjustHSICalibrationValue:
 229              	.LFB113:
 293:cmsis/device/stm32f4xx_rcc.c **** {
 230              		.loc 1 293 0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 235              	.LVL10:
 298:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 236              		.loc 1 298 0
 237 0000 4FF46053 		mov	r3, #14336	@ tmp140,
 238 0004 C4F20203 		movt	r3, 16386	@ tmp140,
 239 0008 1A68     		ldr	r2, [r3, #0]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CR
 240              	.LVL11:
 301:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 241              		.loc 1 301 0
 242 000a 22F0F801 		bic	r1, r2, #248	@ tmpreg, tmpreg,
 243              	.LVL12:
 304:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 244              		.loc 1 304 0
 245 000e 41EAC000 		orr	r0, r1, r0, lsl #3	@, tmpreg, tmpreg, HSICalibrationValue,
 246              	.LVL13:
 307:cmsis/device/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 247              		.loc 1 307 0
 248 0012 1860     		str	r0, [r3, #0]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CR
 249 0014 7047     		bx	lr	@
 250              		.cfi_endproc
 251              	.LFE113:
 252              		.size	RCC_AdjustHSICalibrationValue, .-RCC_AdjustHSICalibrationValue
 253 0016 00BF     		.section	.text.RCC_HSICmd,"ax",%progbits
 254              		.align	2
 255              		.global	RCC_HSICmd
 256              		.thumb
 257              		.thumb_func
 258              		.type	RCC_HSICmd, %function
 259              	RCC_HSICmd:
 260              	.LFB114:
 329:cmsis/device/stm32f4xx_rcc.c **** {
 261              		.loc 1 329 0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 266              	.LVL14:
 333:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 36


 267              		.loc 1 333 0
 268 0000 0023     		movs	r3, #0	@ tmp136,
 269 0002 C4F24723 		movt	r3, 16967	@ tmp136,
 270 0006 1860     		str	r0, [r3, #0]	@ NewState, MEM[(volatile uint32_t *)1111949312B]
 271 0008 7047     		bx	lr	@
 272              		.cfi_endproc
 273              	.LFE114:
 274              		.size	RCC_HSICmd, .-RCC_HSICmd
 275 000a 00BF     		.section	.text.RCC_LSEConfig,"ax",%progbits
 276              		.align	2
 277              		.global	RCC_LSEConfig
 278              		.thumb
 279              		.thumb_func
 280              		.type	RCC_LSEConfig, %function
 281              	RCC_LSEConfig:
 282              	.LFB115:
 354:cmsis/device/stm32f4xx_rcc.c **** {
 283              		.loc 1 354 0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		@ link register save eliminated.
 288              	.LVL15:
 360:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 289              		.loc 1 360 0
 290 0000 43F67003 		movw	r3, #14448	@ tmp135,
 291 0004 C4F20203 		movt	r3, 16386	@ tmp135,
 292 0008 0022     		movs	r2, #0	@ tmp136,
 366:cmsis/device/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 293              		.loc 1 366 0
 294 000a 0128     		cmp	r0, #1	@ RCC_LSE,
 360:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 295              		.loc 1 360 0
 296 000c 1A70     		strb	r2, [r3, #0]	@ tmp136, MEM[(volatile uint8_t *)1073887344B]
 363:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 297              		.loc 1 363 0
 298 000e 1A70     		strb	r2, [r3, #0]	@ tmp136, MEM[(volatile uint8_t *)1073887344B]
 366:cmsis/device/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 299              		.loc 1 366 0
 300 0010 04D0     		beq	.L17	@,
 301 0012 0428     		cmp	r0, #4	@ RCC_LSE,
 302 0014 01D1     		bne	.L15	@,
 374:cmsis/device/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 303              		.loc 1 374 0
 304 0016 0520     		movs	r0, #5	@ tmp145,
 305              	.LVL16:
 306 0018 1870     		strb	r0, [r3, #0]	@ tmp145, MEM[(volatile uint8_t *)1073887344B]
 307              	.L15:
 308 001a 7047     		bx	lr	@
 309              	.LVL17:
 310              	.L17:
 370:cmsis/device/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 311              		.loc 1 370 0
 312 001c 1870     		strb	r0, [r3, #0]	@ RCC_LSE, MEM[(volatile uint8_t *)1073887344B]
 371:cmsis/device/stm32f4xx_rcc.c ****       break;
 313              		.loc 1 371 0
 314 001e 7047     		bx	lr	@
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 37


 315              		.cfi_endproc
 316              	.LFE115:
 317              		.size	RCC_LSEConfig, .-RCC_LSEConfig
 318              		.section	.text.RCC_LSICmd,"ax",%progbits
 319              		.align	2
 320              		.global	RCC_LSICmd
 321              		.thumb
 322              		.thumb_func
 323              		.type	RCC_LSICmd, %function
 324              	RCC_LSICmd:
 325              	.LFB116:
 394:cmsis/device/stm32f4xx_rcc.c **** {
 326              		.loc 1 394 0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 331              	.LVL18:
 398:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 332              		.loc 1 398 0
 333 0000 4FF46863 		mov	r3, #3712	@ tmp136,
 334 0004 C4F24723 		movt	r3, 16967	@ tmp136,
 335 0008 1860     		str	r0, [r3, #0]	@ NewState, MEM[(volatile uint32_t *)1111953024B]
 336 000a 7047     		bx	lr	@
 337              		.cfi_endproc
 338              	.LFE116:
 339              		.size	RCC_LSICmd, .-RCC_LSICmd
 340              		.section	.text.RCC_PLLConfig,"ax",%progbits
 341              		.align	2
 342              		.global	RCC_PLLConfig
 343              		.thumb
 344              		.thumb_func
 345              		.type	RCC_PLLConfig, %function
 346              	RCC_PLLConfig:
 347              	.LFB117:
 437:cmsis/device/stm32f4xx_rcc.c **** {
 348              		.loc 1 437 0
 349              		.cfi_startproc
 350              		@ args = 4, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 353              	.LVL19:
 354 0000 30B4     		push	{r4, r5}	@
 355              	.LCFI1:
 356              		.cfi_def_cfa_offset 8
 357              		.cfi_offset 4, -8
 358              		.cfi_offset 5, -4
 445:cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 359              		.loc 1 445 0
 360 0002 0143     		orrs	r1, r1, r0	@, tmp148, PLLM, RCC_PLLSource
 361              	.LVL20:
 362 0004 029D     		ldr	r5, [sp, #8]	@ PLLQ, PLLQ
 363 0006 41EA8212 		orr	r2, r1, r2, lsl #6	@, tmp150, tmp148, PLLN,
 364              	.LVL21:
 365 000a 5B08     		lsrs	r3, r3, #1	@ tmp153, PLLP,
 366              	.LVL22:
 367 000c 4FF46054 		mov	r4, #14336	@ tmp157,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 38


 368 0010 42EA0565 		orr	r5, r2, r5, lsl #24	@, tmp152, tmp150, PLLQ,
 369 0014 591E     		subs	r1, r3, #1	@ tmp154, tmp153,
 370 0016 C4F20204 		movt	r4, 16386	@ tmp157,
 371 001a 45EA0140 		orr	r0, r5, r1, lsl #16	@, D.6947, tmp152, tmp154,
 372              	.LVL23:
 373 001e 6060     		str	r0, [r4, #4]	@ D.6947, MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR
 447:cmsis/device/stm32f4xx_rcc.c **** }
 374              		.loc 1 447 0
 375 0020 30BC     		pop	{r4, r5}
 376 0022 7047     		bx	lr
 377              		.cfi_endproc
 378              	.LFE117:
 379              		.size	RCC_PLLConfig, .-RCC_PLLConfig
 380              		.section	.text.RCC_PLLCmd,"ax",%progbits
 381              		.align	2
 382              		.global	RCC_PLLCmd
 383              		.thumb
 384              		.thumb_func
 385              		.type	RCC_PLLCmd, %function
 386              	RCC_PLLCmd:
 387              	.LFB118:
 460:cmsis/device/stm32f4xx_rcc.c **** {
 388              		.loc 1 460 0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              		@ link register save eliminated.
 393              	.LVL24:
 463:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 394              		.loc 1 463 0
 395 0000 6023     		movs	r3, #96	@ tmp136,
 396 0002 C4F24723 		movt	r3, 16967	@ tmp136,
 397 0006 1860     		str	r0, [r3, #0]	@ NewState, MEM[(volatile uint32_t *)1111949408B]
 398 0008 7047     		bx	lr	@
 399              		.cfi_endproc
 400              	.LFE118:
 401              		.size	RCC_PLLCmd, .-RCC_PLLCmd
 402 000a 00BF     		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 403              		.align	2
 404              		.global	RCC_PLLI2SConfig
 405              		.thumb
 406              		.thumb_func
 407              		.type	RCC_PLLI2SConfig, %function
 408              	RCC_PLLI2SConfig:
 409              	.LFB119:
 486:cmsis/device/stm32f4xx_rcc.c **** {
 410              		.loc 1 486 0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		@ link register save eliminated.
 415              	.LVL25:
 491:cmsis/device/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 416              		.loc 1 491 0
 417 0000 4FF46053 		mov	r3, #14336	@ tmp142,
 418 0004 8001     		lsls	r0, r0, #6	@ tmp140, PLLI2SN,
 419              	.LVL26:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 39


 420 0006 C4F20203 		movt	r3, 16386	@ tmp142,
 421 000a 40EA0171 		orr	r1, r0, r1, lsl #28	@, D.6935, tmp140, PLLI2SR,
 422              	.LVL27:
 423 000e C3F88410 		str	r1, [r3, #132]	@ D.6935, MEM[(struct RCC_TypeDef *)1073887232B].PLLI2SCFGR
 424 0012 7047     		bx	lr	@
 425              		.cfi_endproc
 426              	.LFE119:
 427              		.size	RCC_PLLI2SConfig, .-RCC_PLLI2SConfig
 428              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 429              		.align	2
 430              		.global	RCC_PLLI2SCmd
 431              		.thumb
 432              		.thumb_func
 433              		.type	RCC_PLLI2SCmd, %function
 434              	RCC_PLLI2SCmd:
 435              	.LFB120:
 501:cmsis/device/stm32f4xx_rcc.c **** {
 436              		.loc 1 501 0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		@ link register save eliminated.
 441              	.LVL28:
 504:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 442              		.loc 1 504 0
 443 0000 6823     		movs	r3, #104	@ tmp136,
 444 0002 C4F24723 		movt	r3, 16967	@ tmp136,
 445 0006 1860     		str	r0, [r3, #0]	@ NewState, MEM[(volatile uint32_t *)1111949416B]
 446 0008 7047     		bx	lr	@
 447              		.cfi_endproc
 448              	.LFE120:
 449              		.size	RCC_PLLI2SCmd, .-RCC_PLLI2SCmd
 450 000a 00BF     		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 451              		.align	2
 452              		.global	RCC_ClockSecuritySystemCmd
 453              		.thumb
 454              		.thumb_func
 455              		.type	RCC_ClockSecuritySystemCmd, %function
 456              	RCC_ClockSecuritySystemCmd:
 457              	.LFB121:
 519:cmsis/device/stm32f4xx_rcc.c **** {
 458              		.loc 1 519 0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 463              	.LVL29:
 522:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 464              		.loc 1 522 0
 465 0000 4C23     		movs	r3, #76	@ tmp136,
 466 0002 C4F24723 		movt	r3, 16967	@ tmp136,
 467 0006 1860     		str	r0, [r3, #0]	@ NewState, MEM[(volatile uint32_t *)1111949388B]
 468 0008 7047     		bx	lr	@
 469              		.cfi_endproc
 470              	.LFE121:
 471              		.size	RCC_ClockSecuritySystemCmd, .-RCC_ClockSecuritySystemCmd
 472 000a 00BF     		.section	.text.RCC_MCO1Config,"ax",%progbits
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 40


 473              		.align	2
 474              		.global	RCC_MCO1Config
 475              		.thumb
 476              		.thumb_func
 477              		.type	RCC_MCO1Config, %function
 478              	RCC_MCO1Config:
 479              	.LFB122:
 544:cmsis/device/stm32f4xx_rcc.c **** {
 480              		.loc 1 544 0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 485              	.LVL30:
 551:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 486              		.loc 1 551 0
 487 0000 4FF46053 		mov	r3, #14336	@ tmp140,
 488 0004 C4F20203 		movt	r3, 16386	@ tmp140,
 489 0008 9A68     		ldr	r2, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 490              	.LVL31:
 554:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 491              		.loc 1 554 0
 492 000a 22F0EC62 		bic	r2, r2, #123731968	@ tmp141, tmpreg,
 493              	.LVL32:
 557:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 494              		.loc 1 557 0
 495 000e 1043     		orrs	r0, r0, r2	@, D.6927, RCC_MCO1Source, tmp141
 496              	.LVL33:
 497 0010 0143     		orrs	r1, r1, r0	@, tmpreg, RCC_MCO1Div, D.6927
 498              	.LVL34:
 560:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 499              		.loc 1 560 0
 500 0012 9960     		str	r1, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 501 0014 7047     		bx	lr	@
 502              		.cfi_endproc
 503              	.LFE122:
 504              		.size	RCC_MCO1Config, .-RCC_MCO1Config
 505 0016 00BF     		.section	.text.RCC_MCO2Config,"ax",%progbits
 506              		.align	2
 507              		.global	RCC_MCO2Config
 508              		.thumb
 509              		.thumb_func
 510              		.type	RCC_MCO2Config, %function
 511              	RCC_MCO2Config:
 512              	.LFB123:
 582:cmsis/device/stm32f4xx_rcc.c **** {
 513              		.loc 1 582 0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 0
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517              		@ link register save eliminated.
 518              	.LVL35:
 589:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 519              		.loc 1 589 0
 520 0000 4FF46053 		mov	r3, #14336	@ tmp140,
 521 0004 C4F20203 		movt	r3, 16386	@ tmp140,
 522 0008 9A68     		ldr	r2, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 41


 523              	.LVL36:
 592:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 524              		.loc 1 592 0
 525 000a 22F07842 		bic	r2, r2, #-134217728	@ tmp141, tmpreg,
 526              	.LVL37:
 595:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 527              		.loc 1 595 0
 528 000e 1043     		orrs	r0, r0, r2	@, D.6925, RCC_MCO2Source, tmp141
 529              	.LVL38:
 530 0010 0143     		orrs	r1, r1, r0	@, tmpreg, RCC_MCO2Div, D.6925
 531              	.LVL39:
 598:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 532              		.loc 1 598 0
 533 0012 9960     		str	r1, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 534 0014 7047     		bx	lr	@
 535              		.cfi_endproc
 536              	.LFE123:
 537              		.size	RCC_MCO2Config, .-RCC_MCO2Config
 538 0016 00BF     		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 539              		.align	2
 540              		.global	RCC_SYSCLKConfig
 541              		.thumb
 542              		.thumb_func
 543              		.type	RCC_SYSCLKConfig, %function
 544              	RCC_SYSCLKConfig:
 545              	.LFB124:
 688:cmsis/device/stm32f4xx_rcc.c **** {
 546              		.loc 1 688 0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 551              	.LVL40:
 694:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 552              		.loc 1 694 0
 553 0000 4FF46053 		mov	r3, #14336	@ tmp138,
 554 0004 C4F20203 		movt	r3, 16386	@ tmp138,
 555 0008 9A68     		ldr	r2, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 556              	.LVL41:
 697:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 557              		.loc 1 697 0
 558 000a 22F00301 		bic	r1, r2, #3	@ tmpreg, tmpreg,
 559              	.LVL42:
 700:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 560              		.loc 1 700 0
 561 000e 0843     		orrs	r0, r0, r1	@, tmpreg, RCC_SYSCLKSource, tmpreg
 562              	.LVL43:
 703:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 563              		.loc 1 703 0
 564 0010 9860     		str	r0, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 565 0012 7047     		bx	lr	@
 566              		.cfi_endproc
 567              	.LFE124:
 568              		.size	RCC_SYSCLKConfig, .-RCC_SYSCLKConfig
 569              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 570              		.align	2
 571              		.global	RCC_GetSYSCLKSource
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 42


 572              		.thumb
 573              		.thumb_func
 574              		.type	RCC_GetSYSCLKSource, %function
 575              	RCC_GetSYSCLKSource:
 576              	.LFB125:
 716:cmsis/device/stm32f4xx_rcc.c **** {
 577              		.loc 1 716 0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581              		@ link register save eliminated.
 717:cmsis/device/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 582              		.loc 1 717 0
 583 0000 4FF46053 		mov	r3, #14336	@ tmp138,
 584 0004 C4F20203 		movt	r3, 16386	@ tmp138,
 585 0008 9868     		ldr	r0, [r3, #8]	@ D.6920, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 718:cmsis/device/stm32f4xx_rcc.c **** }
 586              		.loc 1 718 0
 587 000a 00F00C00 		and	r0, r0, #12	@, D.6920,
 588 000e 7047     		bx	lr	@
 589              		.cfi_endproc
 590              	.LFE125:
 591              		.size	RCC_GetSYSCLKSource, .-RCC_GetSYSCLKSource
 592              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 593              		.align	2
 594              		.global	RCC_HCLKConfig
 595              		.thumb
 596              		.thumb_func
 597              		.type	RCC_HCLKConfig, %function
 598              	RCC_HCLKConfig:
 599              	.LFB126:
 741:cmsis/device/stm32f4xx_rcc.c **** {
 600              		.loc 1 741 0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 604              		@ link register save eliminated.
 605              	.LVL44:
 747:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 606              		.loc 1 747 0
 607 0000 4FF46053 		mov	r3, #14336	@ tmp138,
 608 0004 C4F20203 		movt	r3, 16386	@ tmp138,
 609 0008 9A68     		ldr	r2, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 610              	.LVL45:
 750:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 611              		.loc 1 750 0
 612 000a 22F0F001 		bic	r1, r2, #240	@ tmpreg, tmpreg,
 613              	.LVL46:
 753:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 614              		.loc 1 753 0
 615 000e 0843     		orrs	r0, r0, r1	@, tmpreg, RCC_SYSCLK, tmpreg
 616              	.LVL47:
 756:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 617              		.loc 1 756 0
 618 0010 9860     		str	r0, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 619 0012 7047     		bx	lr	@
 620              		.cfi_endproc
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 43


 621              	.LFE126:
 622              		.size	RCC_HCLKConfig, .-RCC_HCLKConfig
 623              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 624              		.align	2
 625              		.global	RCC_PCLK1Config
 626              		.thumb
 627              		.thumb_func
 628              		.type	RCC_PCLK1Config, %function
 629              	RCC_PCLK1Config:
 630              	.LFB127:
 773:cmsis/device/stm32f4xx_rcc.c **** {
 631              		.loc 1 773 0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		@ link register save eliminated.
 636              	.LVL48:
 779:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 637              		.loc 1 779 0
 638 0000 4FF46053 		mov	r3, #14336	@ tmp138,
 639 0004 C4F20203 		movt	r3, 16386	@ tmp138,
 640 0008 9A68     		ldr	r2, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 641              	.LVL49:
 782:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 642              		.loc 1 782 0
 643 000a 22F4E051 		bic	r1, r2, #7168	@ tmpreg, tmpreg,
 644              	.LVL50:
 785:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 645              		.loc 1 785 0
 646 000e 0843     		orrs	r0, r0, r1	@, tmpreg, RCC_HCLK, tmpreg
 647              	.LVL51:
 788:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 648              		.loc 1 788 0
 649 0010 9860     		str	r0, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 650 0012 7047     		bx	lr	@
 651              		.cfi_endproc
 652              	.LFE127:
 653              		.size	RCC_PCLK1Config, .-RCC_PCLK1Config
 654              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 655              		.align	2
 656              		.global	RCC_PCLK2Config
 657              		.thumb
 658              		.thumb_func
 659              		.type	RCC_PCLK2Config, %function
 660              	RCC_PCLK2Config:
 661              	.LFB128:
 804:cmsis/device/stm32f4xx_rcc.c **** {
 662              		.loc 1 804 0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 667              	.LVL52:
 810:cmsis/device/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 668              		.loc 1 810 0
 669 0000 4FF46053 		mov	r3, #14336	@ tmp139,
 670 0004 C4F20203 		movt	r3, 16386	@ tmp139,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 44


 671 0008 9A68     		ldr	r2, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 672              	.LVL53:
 813:cmsis/device/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 673              		.loc 1 813 0
 674 000a 22F46041 		bic	r1, r2, #57344	@ tmpreg, tmpreg,
 675              	.LVL54:
 816:cmsis/device/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 676              		.loc 1 816 0
 677 000e 41EAC000 		orr	r0, r1, r0, lsl #3	@, tmpreg, tmpreg, RCC_HCLK,
 678              	.LVL55:
 819:cmsis/device/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 679              		.loc 1 819 0
 680 0012 9860     		str	r0, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 681 0014 7047     		bx	lr	@
 682              		.cfi_endproc
 683              	.LFE128:
 684              		.size	RCC_PCLK2Config, .-RCC_PCLK2Config
 685 0016 00BF     		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 686              		.align	2
 687              		.global	RCC_GetClocksFreq
 688              		.thumb
 689              		.thumb_func
 690              		.type	RCC_GetClocksFreq, %function
 691              	RCC_GetClocksFreq:
 692              	.LFB129:
 856:cmsis/device/stm32f4xx_rcc.c **** {
 693              		.loc 1 856 0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		@ link register save eliminated.
 698              	.LVL56:
 860:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 699              		.loc 1 860 0
 700 0000 4FF46053 		mov	r3, #14336	@ tmp175,
 701 0004 C4F20203 		movt	r3, 16386	@ tmp175,
 856:cmsis/device/stm32f4xx_rcc.c **** {
 702              		.loc 1 856 0
 703 0008 10B4     		push	{r4}	@
 704              	.LCFI2:
 705              		.cfi_def_cfa_offset 4
 706              		.cfi_offset 4, -4
 860:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 707              		.loc 1 860 0
 708 000a 9A68     		ldr	r2, [r3, #8]	@ D.6883, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 709              	.LVL57:
 710 000c 02F00C01 		and	r1, r2, #12	@ tmp176, D.6883,
 711              	.LVL58:
 862:cmsis/device/stm32f4xx_rcc.c ****   switch (tmp)
 712              		.loc 1 862 0
 713 0010 0429     		cmp	r1, #4	@ tmp176,
 714 0012 22D0     		beq	.L35	@,
 715 0014 0829     		cmp	r1, #8	@ tmp176,
 716 0016 26D0     		beq	.L36	@,
 893:cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 717              		.loc 1 893 0
 718 0018 4FF41052 		mov	r2, #9216	@ tmp202,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 45


 719 001c C0F2F402 		movt	r2, 244	@ tmp202,
 720 0020 0260     		str	r2, [r0, #0]	@ tmp202, RCC_Clocks_11(D)->SYSCLK_Frequency
 721              	.LVL59:
 722              	.L37:
 899:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 723              		.loc 1 899 0
 724 0022 4FF46053 		mov	r3, #14336	@ tmp203,
 725 0026 C4F20203 		movt	r3, 16386	@ tmp203,
 901:cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 726              		.loc 1 901 0
 727 002a 2149     		ldr	r1, .L41	@ tmp204,
 899:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 728              		.loc 1 899 0
 729 002c 9C68     		ldr	r4, [r3, #8]	@ D.6903, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 730              	.LVL60:
 900:cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 731              		.loc 1 900 0
 732 002e C4F30314 		ubfx	r4, r4, #4, #4	@ tmp, D.6903,,
 733              	.LVL61:
 901:cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 734              		.loc 1 901 0
 735 0032 0C5D     		ldrb	r4, [r1, r4]	@ zero_extendqisi2	@ tmp207, APBAHBPrescTable
 736              	.LVL62:
 903:cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 737              		.loc 1 903 0
 738 0034 22FA04F2 		lsr	r2, r2, r4	@ D.6907, prephitmp.90, tmp207
 739 0038 4260     		str	r2, [r0, #4]	@ D.6907, RCC_Clocks_11(D)->HCLK_Frequency
 906:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 740              		.loc 1 906 0
 741 003a 9C68     		ldr	r4, [r3, #8]	@ D.6908, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 742              	.LVL63:
 907:cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 743              		.loc 1 907 0
 744 003c C4F38224 		ubfx	r4, r4, #10, #3	@ tmp, D.6908,,
 745              	.LVL64:
 908:cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 746              		.loc 1 908 0
 747 0040 0C5D     		ldrb	r4, [r1, r4]	@ zero_extendqisi2	@ tmp212, APBAHBPrescTable
 748              	.LVL65:
 910:cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 749              		.loc 1 910 0
 750 0042 22FA04F4 		lsr	r4, r2, r4	@ tmp213, D.6907, tmp212
 751              	.LVL66:
 752 0046 8460     		str	r4, [r0, #8]	@ tmp213, RCC_Clocks_11(D)->PCLK1_Frequency
 913:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 753              		.loc 1 913 0
 754 0048 9B68     		ldr	r3, [r3, #8]	@ D.6912, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 755              	.LVL67:
 914:cmsis/device/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 756              		.loc 1 914 0
 757 004a C3F34233 		ubfx	r3, r3, #13, #3	@ tmp, D.6912,,
 758              	.LVL68:
 915:cmsis/device/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 759              		.loc 1 915 0
 760 004e C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2	@ tmp218, APBAHBPrescTable
 761              	.LVL69:
 917:cmsis/device/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 46


 762              		.loc 1 917 0
 763 0050 22FA01F2 		lsr	r2, r2, r1	@ tmp219, D.6907, tmp218
 764 0054 C260     		str	r2, [r0, #12]	@ tmp219, RCC_Clocks_11(D)->PCLK2_Frequency
 918:cmsis/device/stm32f4xx_rcc.c **** }
 765              		.loc 1 918 0
 766 0056 10BC     		pop	{r4}
 767 0058 7047     		bx	lr
 768              	.LVL70:
 769              	.L35:
 868:cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 770              		.loc 1 868 0
 771 005a 4FF49052 		mov	r2, #4608	@ tmp178,
 772 005e C0F27A02 		movt	r2, 122	@ tmp178,
 773 0062 0260     		str	r2, [r0, #0]	@ tmp178, RCC_Clocks_11(D)->SYSCLK_Frequency
 869:cmsis/device/stm32f4xx_rcc.c ****       break;
 774              		.loc 1 869 0
 775 0064 DDE7     		b	.L37	@
 776              	.L36:
 875:cmsis/device/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 777              		.loc 1 875 0
 778 0066 5C68     		ldr	r4, [r3, #4]	@ D.6884, MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR
 779              	.LVL71:
 876:cmsis/device/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 780              		.loc 1 876 0
 781 0068 5968     		ldr	r1, [r3, #4]	@ D.6886, MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR
 782              	.LVL72:
 878:cmsis/device/stm32f4xx_rcc.c ****       if (pllsource != 0)
 783              		.loc 1 878 0
 784 006a 14F4800F 		tst	r4, #4194304	@ D.6884,
 881:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 785              		.loc 1 881 0
 786 006e 5C68     		ldr	r4, [r3, #4]	@ D.6890,
 787              	.LVL73:
 876:cmsis/device/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 788              		.loc 1 876 0
 789 0070 01F03F02 		and	r2, r1, #63	@ pllm, D.6886,
 790              	.LVL74:
 881:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 791              		.loc 1 881 0
 792 0074 14BF     		ite	ne
 793 0076 4FF49053 		movne	r3, #4608	@ tmp189,
 886:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 794              		.loc 1 886 0
 795 007a 4FF41053 		moveq	r3, #9216	@ tmp196,
 796 007e C4F38811 		ubfx	r1, r4, #6, #9	@ tmp193, D.6895,,
 889:cmsis/device/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 797              		.loc 1 889 0
 798 0082 4FF46054 		mov	r4, #14336	@ tmp197,
 881:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 799              		.loc 1 881 0
 800 0086 14BF     		ite	ne
 801 0088 C0F27A03 		movtne	r3, 122	@ tmp189,
 886:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 802              		.loc 1 886 0
 803 008c C0F2F403 		movteq	r3, 244	@ tmp196,
 889:cmsis/device/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 804              		.loc 1 889 0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 47


 805 0090 C4F20204 		movt	r4, 16386	@ tmp197,
 886:cmsis/device/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 806              		.loc 1 886 0
 807 0094 B3FBF2F3 		udiv	r3, r3, r2	@ tmp195, tmp196, pllm
 808 0098 03FB01F2 		mul	r2, r3, r1	@ pllvco, tmp195, tmp193
 809              	.LVL75:
 889:cmsis/device/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 810              		.loc 1 889 0
 811 009c 6168     		ldr	r1, [r4, #4]	@ D.6898, MEM[(struct RCC_TypeDef *)1073887232B].PLLCFGR
 812              	.LVL76:
 813 009e C1F30143 		ubfx	r3, r1, #16, #2	@ tmp199, D.6898,,
 814 00a2 5C1C     		adds	r4, r3, #1	@ tmp200, tmp199,
 815 00a4 6100     		lsls	r1, r4, #1	@ tmp201, tmp200,
 816              	.LVL77:
 890:cmsis/device/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 817              		.loc 1 890 0
 818 00a6 B2FBF1F2 		udiv	r2, r2, r1	@ prephitmp.90, pllvco, tmp201
 819              	.LVL78:
 820 00aa 0260     		str	r2, [r0, #0]	@ prephitmp.90, RCC_Clocks_11(D)->SYSCLK_Frequency
 891:cmsis/device/stm32f4xx_rcc.c ****       break;
 821              		.loc 1 891 0
 822 00ac B9E7     		b	.L37	@
 823              	.L42:
 824 00ae 00BF     		.align	2
 825              	.L41:
 826 00b0 00000000 		.word	.LANCHOR0
 827              		.cfi_endproc
 828              	.LFE129:
 829              		.size	RCC_GetClocksFreq, .-RCC_GetClocksFreq
 830              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 831              		.align	2
 832              		.global	RCC_RTCCLKConfig
 833              		.thumb
 834              		.thumb_func
 835              		.type	RCC_RTCCLKConfig, %function
 836              	RCC_RTCCLKConfig:
 837              	.LFB130:
 981:cmsis/device/stm32f4xx_rcc.c **** {
 838              		.loc 1 981 0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 843              	.LVL79:
 987:cmsis/device/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 844              		.loc 1 987 0
 845 0000 00F44073 		and	r3, r0, #768	@ tmp143, RCC_RTCCLKSource,
 846 0004 B3F5407F 		cmp	r3, #768	@ tmp143,
 847 0008 0CD1     		bne	.L44	@,
 989:cmsis/device/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 848              		.loc 1 989 0
 849 000a 4FF46053 		mov	r3, #14336	@ tmp144,
 850 000e C4F20203 		movt	r3, 16386	@ tmp144,
 995:cmsis/device/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 851              		.loc 1 995 0
 852 0012 20F07041 		bic	r1, r0, #-268435456	@ tmp146, RCC_RTCCLKSource,
 989:cmsis/device/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 48


 853              		.loc 1 989 0
 854 0016 9A68     		ldr	r2, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 855              	.LVL80:
 995:cmsis/device/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 856              		.loc 1 995 0
 857 0018 21F44071 		bic	r1, r1, #768	@ tmp145, tmp146,
 992:cmsis/device/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 858              		.loc 1 992 0
 859 001c 22F4F812 		bic	r2, r2, #2031616	@ tmpreg, tmpreg,
 860              	.LVL81:
 995:cmsis/device/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 861              		.loc 1 995 0
 862 0020 1143     		orrs	r1, r1, r2	@, tmpreg, tmp145, tmpreg
 863              	.LVL82:
 998:cmsis/device/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 864              		.loc 1 998 0
 865 0022 9960     		str	r1, [r3, #8]	@ tmpreg, MEM[(struct RCC_TypeDef *)1073887232B].CFGR
 866              	.LVL83:
 867              	.L44:
1002:cmsis/device/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 868              		.loc 1 1002 0
 869 0024 4FF46053 		mov	r3, #14336	@ tmp148,
 870 0028 C4F20203 		movt	r3, 16386	@ tmp148,
 871 002c 0005     		lsls	r0, r0, #20	@ tmp149, RCC_RTCCLKSource,
 872              	.LVL84:
 873 002e 1A6F     		ldr	r2, [r3, #112]	@ D.6879, MEM[(struct RCC_TypeDef *)1073887232B].BDCR
 874 0030 010D     		lsrs	r1, r0, #20	@ tmp149, tmp149,
 875 0032 1143     		orrs	r1, r1, r2	@, D.6881, tmp149, D.6879
 876 0034 1967     		str	r1, [r3, #112]	@ D.6881, MEM[(struct RCC_TypeDef *)1073887232B].BDCR
 877 0036 7047     		bx	lr	@
 878              		.cfi_endproc
 879              	.LFE130:
 880              		.size	RCC_RTCCLKConfig, .-RCC_RTCCLKConfig
 881              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 882              		.align	2
 883              		.global	RCC_RTCCLKCmd
 884              		.thumb
 885              		.thumb_func
 886              		.type	RCC_RTCCLKCmd, %function
 887              	RCC_RTCCLKCmd:
 888              	.LFB131:
1013:cmsis/device/stm32f4xx_rcc.c **** {
 889              		.loc 1 1013 0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 0
 892              		@ frame_needed = 0, uses_anonymous_args = 0
 893              		@ link register save eliminated.
 894              	.LVL85:
1017:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 895              		.loc 1 1017 0
 896 0000 40F63C63 		movw	r3, #3644	@ tmp136,
 897 0004 C4F24723 		movt	r3, 16967	@ tmp136,
 898 0008 1860     		str	r0, [r3, #0]	@ NewState, MEM[(volatile uint32_t *)1111952956B]
 899 000a 7047     		bx	lr	@
 900              		.cfi_endproc
 901              	.LFE131:
 902              		.size	RCC_RTCCLKCmd, .-RCC_RTCCLKCmd
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 49


 903              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 904              		.align	2
 905              		.global	RCC_BackupResetCmd
 906              		.thumb
 907              		.thumb_func
 908              		.type	RCC_BackupResetCmd, %function
 909              	RCC_BackupResetCmd:
 910              	.LFB132:
1030:cmsis/device/stm32f4xx_rcc.c **** {
 911              		.loc 1 1030 0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 916              	.LVL86:
1033:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 917              		.loc 1 1033 0
 918 0000 4FF46463 		mov	r3, #3648	@ tmp136,
 919 0004 C4F24723 		movt	r3, 16967	@ tmp136,
 920 0008 1860     		str	r0, [r3, #0]	@ NewState, MEM[(volatile uint32_t *)1111952960B]
 921 000a 7047     		bx	lr	@
 922              		.cfi_endproc
 923              	.LFE132:
 924              		.size	RCC_BackupResetCmd, .-RCC_BackupResetCmd
 925              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 926              		.align	2
 927              		.global	RCC_I2SCLKConfig
 928              		.thumb
 929              		.thumb_func
 930              		.type	RCC_I2SCLKConfig, %function
 931              	RCC_I2SCLKConfig:
 932              	.LFB133:
1047:cmsis/device/stm32f4xx_rcc.c **** {
 933              		.loc 1 1047 0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 937              		@ link register save eliminated.
 938              	.LVL87:
1051:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 939              		.loc 1 1051 0
 940 0000 4FF4AE73 		mov	r3, #348	@ tmp136,
 941 0004 C4F24723 		movt	r3, 16967	@ tmp136,
 942 0008 1860     		str	r0, [r3, #0]	@ RCC_I2SCLKSource, MEM[(volatile uint32_t *)1111949660B]
 943 000a 7047     		bx	lr	@
 944              		.cfi_endproc
 945              	.LFE133:
 946              		.size	RCC_I2SCLKConfig, .-RCC_I2SCLKConfig
 947              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 948              		.align	2
 949              		.global	RCC_AHB1PeriphClockCmd
 950              		.thumb
 951              		.thumb_func
 952              		.type	RCC_AHB1PeriphClockCmd, %function
 953              	RCC_AHB1PeriphClockCmd:
 954              	.LFB134:
1086:cmsis/device/stm32f4xx_rcc.c **** {
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 50


 955              		.loc 1 1086 0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 0
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		@ link register save eliminated.
 960              	.LVL88:
1093:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 961              		.loc 1 1093 0
 962 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 963 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 964 0008 1A6B     		ldr	r2, [r3, #48]	@ D.6863,
1091:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 965              		.loc 1 1091 0
 966 000a 19B9     		cbnz	r1, .L51	@ NewState,
1097:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 967              		.loc 1 1097 0
 968 000c 22EA0000 		bic	r0, r2, r0	@ D.6868, D.6866, RCC_AHB1Periph
 969              	.LVL89:
 970 0010 1863     		str	r0, [r3, #48]	@ D.6868,
 971 0012 7047     		bx	lr	@
 972              	.LVL90:
 973              	.L51:
1093:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 974              		.loc 1 1093 0
 975 0014 1043     		orrs	r0, r0, r2	@, D.6864, RCC_AHB1Periph, D.6863
 976              	.LVL91:
 977 0016 1863     		str	r0, [r3, #48]	@ D.6864,
 978 0018 7047     		bx	lr	@
 979              		.cfi_endproc
 980              	.LFE134:
 981              		.size	RCC_AHB1PeriphClockCmd, .-RCC_AHB1PeriphClockCmd
 982 001a 00BF     		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 983              		.align	2
 984              		.global	RCC_AHB2PeriphClockCmd
 985              		.thumb
 986              		.thumb_func
 987              		.type	RCC_AHB2PeriphClockCmd, %function
 988              	RCC_AHB2PeriphClockCmd:
 989              	.LFB135:
1118:cmsis/device/stm32f4xx_rcc.c **** {
 990              		.loc 1 1118 0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994              		@ link register save eliminated.
 995              	.LVL92:
1125:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 996              		.loc 1 1125 0
 997 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 998 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 999 0008 5A6B     		ldr	r2, [r3, #52]	@ D.6854,
1123:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1000              		.loc 1 1123 0
 1001 000a 19B9     		cbnz	r1, .L55	@ NewState,
1129:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1002              		.loc 1 1129 0
 1003 000c 22EA0000 		bic	r0, r2, r0	@ D.6859, D.6857, RCC_AHB2Periph
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 51


 1004              	.LVL93:
 1005 0010 5863     		str	r0, [r3, #52]	@ D.6859,
 1006 0012 7047     		bx	lr	@
 1007              	.LVL94:
 1008              	.L55:
1125:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1009              		.loc 1 1125 0
 1010 0014 1043     		orrs	r0, r0, r2	@, D.6855, RCC_AHB2Periph, D.6854
 1011              	.LVL95:
 1012 0016 5863     		str	r0, [r3, #52]	@ D.6855,
 1013 0018 7047     		bx	lr	@
 1014              		.cfi_endproc
 1015              	.LFE135:
 1016              		.size	RCC_AHB2PeriphClockCmd, .-RCC_AHB2PeriphClockCmd
 1017 001a 00BF     		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1018              		.align	2
 1019              		.global	RCC_AHB3PeriphClockCmd
 1020              		.thumb
 1021              		.thumb_func
 1022              		.type	RCC_AHB3PeriphClockCmd, %function
 1023              	RCC_AHB3PeriphClockCmd:
 1024              	.LFB136:
1145:cmsis/device/stm32f4xx_rcc.c **** {
 1025              		.loc 1 1145 0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 1030              	.LVL96:
1152:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1031              		.loc 1 1152 0
 1032 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1033 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1034 0008 9A6B     		ldr	r2, [r3, #56]	@ D.6845,
1150:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1035              		.loc 1 1150 0
 1036 000a 19B9     		cbnz	r1, .L59	@ NewState,
1156:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1037              		.loc 1 1156 0
 1038 000c 22EA0000 		bic	r0, r2, r0	@ D.6850, D.6848, RCC_AHB3Periph
 1039              	.LVL97:
 1040 0010 9863     		str	r0, [r3, #56]	@ D.6850,
 1041 0012 7047     		bx	lr	@
 1042              	.LVL98:
 1043              	.L59:
1152:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1044              		.loc 1 1152 0
 1045 0014 1043     		orrs	r0, r0, r2	@, D.6846, RCC_AHB3Periph, D.6845
 1046              	.LVL99:
 1047 0016 9863     		str	r0, [r3, #56]	@ D.6846,
 1048 0018 7047     		bx	lr	@
 1049              		.cfi_endproc
 1050              	.LFE136:
 1051              		.size	RCC_AHB3PeriphClockCmd, .-RCC_AHB3PeriphClockCmd
 1052 001a 00BF     		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1053              		.align	2
 1054              		.global	RCC_APB1PeriphClockCmd
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 52


 1055              		.thumb
 1056              		.thumb_func
 1057              		.type	RCC_APB1PeriphClockCmd, %function
 1058              	RCC_APB1PeriphClockCmd:
 1059              	.LFB137:
1195:cmsis/device/stm32f4xx_rcc.c **** {
 1060              		.loc 1 1195 0
 1061              		.cfi_startproc
 1062              		@ args = 0, pretend = 0, frame = 0
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 1064              		@ link register save eliminated.
 1065              	.LVL100:
1202:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1066              		.loc 1 1202 0
 1067 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1068 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1069 0008 1A6C     		ldr	r2, [r3, #64]	@ D.6836,
1200:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1070              		.loc 1 1200 0
 1071 000a 19B9     		cbnz	r1, .L63	@ NewState,
1206:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1072              		.loc 1 1206 0
 1073 000c 22EA0000 		bic	r0, r2, r0	@ D.6841, D.6839, RCC_APB1Periph
 1074              	.LVL101:
 1075 0010 1864     		str	r0, [r3, #64]	@ D.6841,
 1076 0012 7047     		bx	lr	@
 1077              	.LVL102:
 1078              	.L63:
1202:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1079              		.loc 1 1202 0
 1080 0014 1043     		orrs	r0, r0, r2	@, D.6837, RCC_APB1Periph, D.6836
 1081              	.LVL103:
 1082 0016 1864     		str	r0, [r3, #64]	@ D.6837,
 1083 0018 7047     		bx	lr	@
 1084              		.cfi_endproc
 1085              	.LFE137:
 1086              		.size	RCC_APB1PeriphClockCmd, .-RCC_APB1PeriphClockCmd
 1087 001a 00BF     		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1088              		.align	2
 1089              		.global	RCC_APB2PeriphClockCmd
 1090              		.thumb
 1091              		.thumb_func
 1092              		.type	RCC_APB2PeriphClockCmd, %function
 1093              	RCC_APB2PeriphClockCmd:
 1094              	.LFB138:
1235:cmsis/device/stm32f4xx_rcc.c **** {
 1095              		.loc 1 1235 0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 0
 1098              		@ frame_needed = 0, uses_anonymous_args = 0
 1099              		@ link register save eliminated.
 1100              	.LVL104:
1242:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1101              		.loc 1 1242 0
 1102 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1103 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1104 0008 5A6C     		ldr	r2, [r3, #68]	@ D.6827,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 53


1240:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1105              		.loc 1 1240 0
 1106 000a 19B9     		cbnz	r1, .L67	@ NewState,
1246:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1107              		.loc 1 1246 0
 1108 000c 22EA0000 		bic	r0, r2, r0	@ D.6832, D.6830, RCC_APB2Periph
 1109              	.LVL105:
 1110 0010 5864     		str	r0, [r3, #68]	@ D.6832,
 1111 0012 7047     		bx	lr	@
 1112              	.LVL106:
 1113              	.L67:
1242:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1114              		.loc 1 1242 0
 1115 0014 1043     		orrs	r0, r0, r2	@, D.6828, RCC_APB2Periph, D.6827
 1116              	.LVL107:
 1117 0016 5864     		str	r0, [r3, #68]	@ D.6828,
 1118 0018 7047     		bx	lr	@
 1119              		.cfi_endproc
 1120              	.LFE138:
 1121              		.size	RCC_APB2PeriphClockCmd, .-RCC_APB2PeriphClockCmd
 1122 001a 00BF     		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 1123              		.align	2
 1124              		.global	RCC_AHB1PeriphResetCmd
 1125              		.thumb
 1126              		.thumb_func
 1127              		.type	RCC_AHB1PeriphResetCmd, %function
 1128              	RCC_AHB1PeriphResetCmd:
 1129              	.LFB139:
1274:cmsis/device/stm32f4xx_rcc.c **** {
 1130              		.loc 1 1274 0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 0
 1133              		@ frame_needed = 0, uses_anonymous_args = 0
 1134              		@ link register save eliminated.
 1135              	.LVL108:
1281:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1136              		.loc 1 1281 0
 1137 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1138 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1139 0008 1A69     		ldr	r2, [r3, #16]	@ D.6818,
1279:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1140              		.loc 1 1279 0
 1141 000a 19B9     		cbnz	r1, .L71	@ NewState,
1285:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1142              		.loc 1 1285 0
 1143 000c 22EA0000 		bic	r0, r2, r0	@ D.6823, D.6821, RCC_AHB1Periph
 1144              	.LVL109:
 1145 0010 1861     		str	r0, [r3, #16]	@ D.6823,
 1146 0012 7047     		bx	lr	@
 1147              	.LVL110:
 1148              	.L71:
1281:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1149              		.loc 1 1281 0
 1150 0014 1043     		orrs	r0, r0, r2	@, D.6819, RCC_AHB1Periph, D.6818
 1151              	.LVL111:
 1152 0016 1861     		str	r0, [r3, #16]	@ D.6819,
 1153 0018 7047     		bx	lr	@
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 54


 1154              		.cfi_endproc
 1155              	.LFE139:
 1156              		.size	RCC_AHB1PeriphResetCmd, .-RCC_AHB1PeriphResetCmd
 1157 001a 00BF     		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 1158              		.align	2
 1159              		.global	RCC_AHB2PeriphResetCmd
 1160              		.thumb
 1161              		.thumb_func
 1162              		.type	RCC_AHB2PeriphResetCmd, %function
 1163              	RCC_AHB2PeriphResetCmd:
 1164              	.LFB140:
1303:cmsis/device/stm32f4xx_rcc.c **** {
 1165              		.loc 1 1303 0
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 0
 1168              		@ frame_needed = 0, uses_anonymous_args = 0
 1169              		@ link register save eliminated.
 1170              	.LVL112:
1310:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1171              		.loc 1 1310 0
 1172 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1173 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1174 0008 5A69     		ldr	r2, [r3, #20]	@ D.6809,
1308:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1175              		.loc 1 1308 0
 1176 000a 19B9     		cbnz	r1, .L75	@ NewState,
1314:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1177              		.loc 1 1314 0
 1178 000c 22EA0000 		bic	r0, r2, r0	@ D.6814, D.6812, RCC_AHB2Periph
 1179              	.LVL113:
 1180 0010 5861     		str	r0, [r3, #20]	@ D.6814,
 1181 0012 7047     		bx	lr	@
 1182              	.LVL114:
 1183              	.L75:
1310:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1184              		.loc 1 1310 0
 1185 0014 1043     		orrs	r0, r0, r2	@, D.6810, RCC_AHB2Periph, D.6809
 1186              	.LVL115:
 1187 0016 5861     		str	r0, [r3, #20]	@ D.6810,
 1188 0018 7047     		bx	lr	@
 1189              		.cfi_endproc
 1190              	.LFE140:
 1191              		.size	RCC_AHB2PeriphResetCmd, .-RCC_AHB2PeriphResetCmd
 1192 001a 00BF     		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 1193              		.align	2
 1194              		.global	RCC_AHB3PeriphResetCmd
 1195              		.thumb
 1196              		.thumb_func
 1197              		.type	RCC_AHB3PeriphResetCmd, %function
 1198              	RCC_AHB3PeriphResetCmd:
 1199              	.LFB141:
1327:cmsis/device/stm32f4xx_rcc.c **** {
 1200              		.loc 1 1327 0
 1201              		.cfi_startproc
 1202              		@ args = 0, pretend = 0, frame = 0
 1203              		@ frame_needed = 0, uses_anonymous_args = 0
 1204              		@ link register save eliminated.
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 55


 1205              	.LVL116:
1334:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1206              		.loc 1 1334 0
 1207 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1208 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1209 0008 9A69     		ldr	r2, [r3, #24]	@ D.6800,
1332:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1210              		.loc 1 1332 0
 1211 000a 19B9     		cbnz	r1, .L79	@ NewState,
1338:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1212              		.loc 1 1338 0
 1213 000c 22EA0000 		bic	r0, r2, r0	@ D.6805, D.6803, RCC_AHB3Periph
 1214              	.LVL117:
 1215 0010 9861     		str	r0, [r3, #24]	@ D.6805,
 1216 0012 7047     		bx	lr	@
 1217              	.LVL118:
 1218              	.L79:
1334:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1219              		.loc 1 1334 0
 1220 0014 1043     		orrs	r0, r0, r2	@, D.6801, RCC_AHB3Periph, D.6800
 1221              	.LVL119:
 1222 0016 9861     		str	r0, [r3, #24]	@ D.6801,
 1223 0018 7047     		bx	lr	@
 1224              		.cfi_endproc
 1225              	.LFE141:
 1226              		.size	RCC_AHB3PeriphResetCmd, .-RCC_AHB3PeriphResetCmd
 1227 001a 00BF     		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1228              		.align	2
 1229              		.global	RCC_APB1PeriphResetCmd
 1230              		.thumb
 1231              		.thumb_func
 1232              		.type	RCC_APB1PeriphResetCmd, %function
 1233              	RCC_APB1PeriphResetCmd:
 1234              	.LFB142:
1374:cmsis/device/stm32f4xx_rcc.c **** {
 1235              		.loc 1 1374 0
 1236              		.cfi_startproc
 1237              		@ args = 0, pretend = 0, frame = 0
 1238              		@ frame_needed = 0, uses_anonymous_args = 0
 1239              		@ link register save eliminated.
 1240              	.LVL120:
1380:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1241              		.loc 1 1380 0
 1242 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1243 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1244 0008 1A6A     		ldr	r2, [r3, #32]	@ D.6791,
1378:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1245              		.loc 1 1378 0
 1246 000a 19B9     		cbnz	r1, .L83	@ NewState,
1384:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1247              		.loc 1 1384 0
 1248 000c 22EA0000 		bic	r0, r2, r0	@ D.6796, D.6794, RCC_APB1Periph
 1249              	.LVL121:
 1250 0010 1862     		str	r0, [r3, #32]	@ D.6796,
 1251 0012 7047     		bx	lr	@
 1252              	.LVL122:
 1253              	.L83:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 56


1380:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1254              		.loc 1 1380 0
 1255 0014 1043     		orrs	r0, r0, r2	@, D.6792, RCC_APB1Periph, D.6791
 1256              	.LVL123:
 1257 0016 1862     		str	r0, [r3, #32]	@ D.6792,
 1258 0018 7047     		bx	lr	@
 1259              		.cfi_endproc
 1260              	.LFE142:
 1261              		.size	RCC_APB1PeriphResetCmd, .-RCC_APB1PeriphResetCmd
 1262 001a 00BF     		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1263              		.align	2
 1264              		.global	RCC_APB2PeriphResetCmd
 1265              		.thumb
 1266              		.thumb_func
 1267              		.type	RCC_APB2PeriphResetCmd, %function
 1268              	RCC_APB2PeriphResetCmd:
 1269              	.LFB143:
1410:cmsis/device/stm32f4xx_rcc.c **** {
 1270              		.loc 1 1410 0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 1275              	.LVL124:
1416:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1276              		.loc 1 1416 0
 1277 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1278 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1279 0008 5A6A     		ldr	r2, [r3, #36]	@ D.6782,
1414:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1280              		.loc 1 1414 0
 1281 000a 19B9     		cbnz	r1, .L87	@ NewState,
1420:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1282              		.loc 1 1420 0
 1283 000c 22EA0000 		bic	r0, r2, r0	@ D.6787, D.6785, RCC_APB2Periph
 1284              	.LVL125:
 1285 0010 5862     		str	r0, [r3, #36]	@ D.6787,
 1286 0012 7047     		bx	lr	@
 1287              	.LVL126:
 1288              	.L87:
1416:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1289              		.loc 1 1416 0
 1290 0014 1043     		orrs	r0, r0, r2	@, D.6783, RCC_APB2Periph, D.6782
 1291              	.LVL127:
 1292 0016 5862     		str	r0, [r3, #36]	@ D.6783,
 1293 0018 7047     		bx	lr	@
 1294              		.cfi_endproc
 1295              	.LFE143:
 1296              		.size	RCC_APB2PeriphResetCmd, .-RCC_APB2PeriphResetCmd
 1297 001a 00BF     		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 1298              		.align	2
 1299              		.global	RCC_AHB1PeriphClockLPModeCmd
 1300              		.thumb
 1301              		.thumb_func
 1302              		.type	RCC_AHB1PeriphClockLPModeCmd, %function
 1303              	RCC_AHB1PeriphClockLPModeCmd:
 1304              	.LFB144:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 57


1456:cmsis/device/stm32f4xx_rcc.c **** {
 1305              		.loc 1 1456 0
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 0
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
 1309              		@ link register save eliminated.
 1310              	.LVL128:
1462:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1311              		.loc 1 1462 0
 1312 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1313 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1314 0008 1A6D     		ldr	r2, [r3, #80]	@ D.6773,
1460:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1315              		.loc 1 1460 0
 1316 000a 19B9     		cbnz	r1, .L91	@ NewState,
1466:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 1317              		.loc 1 1466 0
 1318 000c 22EA0000 		bic	r0, r2, r0	@ D.6778, D.6776, RCC_AHB1Periph
 1319              	.LVL129:
 1320 0010 1865     		str	r0, [r3, #80]	@ D.6778,
 1321 0012 7047     		bx	lr	@
 1322              	.LVL130:
 1323              	.L91:
1462:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1324              		.loc 1 1462 0
 1325 0014 1043     		orrs	r0, r0, r2	@, D.6774, RCC_AHB1Periph, D.6773
 1326              	.LVL131:
 1327 0016 1865     		str	r0, [r3, #80]	@ D.6774,
 1328 0018 7047     		bx	lr	@
 1329              		.cfi_endproc
 1330              	.LFE144:
 1331              		.size	RCC_AHB1PeriphClockLPModeCmd, .-RCC_AHB1PeriphClockLPModeCmd
 1332 001a 00BF     		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 1333              		.align	2
 1334              		.global	RCC_AHB2PeriphClockLPModeCmd
 1335              		.thumb
 1336              		.thumb_func
 1337              		.type	RCC_AHB2PeriphClockLPModeCmd, %function
 1338              	RCC_AHB2PeriphClockLPModeCmd:
 1339              	.LFB145:
1488:cmsis/device/stm32f4xx_rcc.c **** {
 1340              		.loc 1 1488 0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 1345              	.LVL132:
1494:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 1346              		.loc 1 1494 0
 1347 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1348 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1349 0008 5A6D     		ldr	r2, [r3, #84]	@ D.6764,
1492:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1350              		.loc 1 1492 0
 1351 000a 19B9     		cbnz	r1, .L95	@ NewState,
1498:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 1352              		.loc 1 1498 0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 58


 1353 000c 22EA0000 		bic	r0, r2, r0	@ D.6769, D.6767, RCC_AHB2Periph
 1354              	.LVL133:
 1355 0010 5865     		str	r0, [r3, #84]	@ D.6769,
 1356 0012 7047     		bx	lr	@
 1357              	.LVL134:
 1358              	.L95:
1494:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 1359              		.loc 1 1494 0
 1360 0014 1043     		orrs	r0, r0, r2	@, D.6765, RCC_AHB2Periph, D.6764
 1361              	.LVL135:
 1362 0016 5865     		str	r0, [r3, #84]	@ D.6765,
 1363 0018 7047     		bx	lr	@
 1364              		.cfi_endproc
 1365              	.LFE145:
 1366              		.size	RCC_AHB2PeriphClockLPModeCmd, .-RCC_AHB2PeriphClockLPModeCmd
 1367 001a 00BF     		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 1368              		.align	2
 1369              		.global	RCC_AHB3PeriphClockLPModeCmd
 1370              		.thumb
 1371              		.thumb_func
 1372              		.type	RCC_AHB3PeriphClockLPModeCmd, %function
 1373              	RCC_AHB3PeriphClockLPModeCmd:
 1374              	.LFB146:
1515:cmsis/device/stm32f4xx_rcc.c **** {
 1375              		.loc 1 1515 0
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 0, uses_anonymous_args = 0
 1379              		@ link register save eliminated.
 1380              	.LVL136:
1521:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 1381              		.loc 1 1521 0
 1382 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1383 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1384 0008 9A6D     		ldr	r2, [r3, #88]	@ D.6755,
1519:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1385              		.loc 1 1519 0
 1386 000a 19B9     		cbnz	r1, .L99	@ NewState,
1525:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 1387              		.loc 1 1525 0
 1388 000c 22EA0000 		bic	r0, r2, r0	@ D.6760, D.6758, RCC_AHB3Periph
 1389              	.LVL137:
 1390 0010 9865     		str	r0, [r3, #88]	@ D.6760,
 1391 0012 7047     		bx	lr	@
 1392              	.LVL138:
 1393              	.L99:
1521:cmsis/device/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 1394              		.loc 1 1521 0
 1395 0014 1043     		orrs	r0, r0, r2	@, D.6756, RCC_AHB3Periph, D.6755
 1396              	.LVL139:
 1397 0016 9865     		str	r0, [r3, #88]	@ D.6756,
 1398 0018 7047     		bx	lr	@
 1399              		.cfi_endproc
 1400              	.LFE146:
 1401              		.size	RCC_AHB3PeriphClockLPModeCmd, .-RCC_AHB3PeriphClockLPModeCmd
 1402 001a 00BF     		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 1403              		.align	2
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 59


 1404              		.global	RCC_APB1PeriphClockLPModeCmd
 1405              		.thumb
 1406              		.thumb_func
 1407              		.type	RCC_APB1PeriphClockLPModeCmd, %function
 1408              	RCC_APB1PeriphClockLPModeCmd:
 1409              	.LFB147:
1565:cmsis/device/stm32f4xx_rcc.c **** {
 1410              		.loc 1 1565 0
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 0
 1413              		@ frame_needed = 0, uses_anonymous_args = 0
 1414              		@ link register save eliminated.
 1415              	.LVL140:
1571:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 1416              		.loc 1 1571 0
 1417 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1418 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1419 0008 1A6E     		ldr	r2, [r3, #96]	@ D.6746,
1569:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1420              		.loc 1 1569 0
 1421 000a 19B9     		cbnz	r1, .L103	@ NewState,
1575:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 1422              		.loc 1 1575 0
 1423 000c 22EA0000 		bic	r0, r2, r0	@ D.6751, D.6749, RCC_APB1Periph
 1424              	.LVL141:
 1425 0010 1866     		str	r0, [r3, #96]	@ D.6751,
 1426 0012 7047     		bx	lr	@
 1427              	.LVL142:
 1428              	.L103:
1571:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 1429              		.loc 1 1571 0
 1430 0014 1043     		orrs	r0, r0, r2	@, D.6747, RCC_APB1Periph, D.6746
 1431              	.LVL143:
 1432 0016 1866     		str	r0, [r3, #96]	@ D.6747,
 1433 0018 7047     		bx	lr	@
 1434              		.cfi_endproc
 1435              	.LFE147:
 1436              		.size	RCC_APB1PeriphClockLPModeCmd, .-RCC_APB1PeriphClockLPModeCmd
 1437 001a 00BF     		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 1438              		.align	2
 1439              		.global	RCC_APB2PeriphClockLPModeCmd
 1440              		.thumb
 1441              		.thumb_func
 1442              		.type	RCC_APB2PeriphClockLPModeCmd, %function
 1443              	RCC_APB2PeriphClockLPModeCmd:
 1444              	.LFB148:
1605:cmsis/device/stm32f4xx_rcc.c **** {
 1445              		.loc 1 1605 0
 1446              		.cfi_startproc
 1447              		@ args = 0, pretend = 0, frame = 0
 1448              		@ frame_needed = 0, uses_anonymous_args = 0
 1449              		@ link register save eliminated.
 1450              	.LVL144:
1611:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 1451              		.loc 1 1611 0
 1452 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1453 0004 C4F20203 		movt	r3, 16386	@ tmp141,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 60


 1454 0008 5A6E     		ldr	r2, [r3, #100]	@ D.6737,
1609:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1455              		.loc 1 1609 0
 1456 000a 19B9     		cbnz	r1, .L107	@ NewState,
1615:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 1457              		.loc 1 1615 0
 1458 000c 22EA0000 		bic	r0, r2, r0	@ D.6742, D.6740, RCC_APB2Periph
 1459              	.LVL145:
 1460 0010 5866     		str	r0, [r3, #100]	@ D.6742,
 1461 0012 7047     		bx	lr	@
 1462              	.LVL146:
 1463              	.L107:
1611:cmsis/device/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 1464              		.loc 1 1611 0
 1465 0014 1043     		orrs	r0, r0, r2	@, D.6738, RCC_APB2Periph, D.6737
 1466              	.LVL147:
 1467 0016 5866     		str	r0, [r3, #100]	@ D.6738,
 1468 0018 7047     		bx	lr	@
 1469              		.cfi_endproc
 1470              	.LFE148:
 1471              		.size	RCC_APB2PeriphClockLPModeCmd, .-RCC_APB2PeriphClockLPModeCmd
 1472 001a 00BF     		.section	.text.RCC_ITConfig,"ax",%progbits
 1473              		.align	2
 1474              		.global	RCC_ITConfig
 1475              		.thumb
 1476              		.thumb_func
 1477              		.type	RCC_ITConfig, %function
 1478              	RCC_ITConfig:
 1479              	.LFB149:
1650:cmsis/device/stm32f4xx_rcc.c **** {
 1480              		.loc 1 1650 0
 1481              		.cfi_startproc
 1482              		@ args = 0, pretend = 0, frame = 0
 1483              		@ frame_needed = 0, uses_anonymous_args = 0
 1484              		@ link register save eliminated.
 1485              	.LVL148:
1657:cmsis/device/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 1486              		.loc 1 1657 0
 1487 0000 43F60D03 		movw	r3, #14349	@ tmp141,
 1488 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1489 0008 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2	@ MEM[(volatile uint8_t *)1073887245B],
1654:cmsis/device/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1490              		.loc 1 1654 0
 1491 000a 19B9     		cbnz	r1, .L111	@ NewState,
1662:cmsis/device/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 1492              		.loc 1 1662 0
 1493 000c 22EA0000 		bic	r0, r2, r0	@ D.6733, MEM[(volatile uint8_t *)1073887245B], RCC_IT
 1494              	.LVL149:
 1495 0010 1870     		strb	r0, [r3, #0]	@ D.6733,
 1496 0012 7047     		bx	lr	@
 1497              	.LVL150:
 1498              	.L111:
1657:cmsis/device/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 1499              		.loc 1 1657 0
 1500 0014 1043     		orrs	r0, r0, r2	@, D.6729, RCC_IT, MEM[(volatile uint8_t *)1073887245B]
 1501              	.LVL151:
 1502 0016 1870     		strb	r0, [r3, #0]	@ D.6729,
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 61


 1503 0018 7047     		bx	lr	@
 1504              		.cfi_endproc
 1505              	.LFE149:
 1506              		.size	RCC_ITConfig, .-RCC_ITConfig
 1507 001a 00BF     		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1508              		.align	2
 1509              		.global	RCC_GetFlagStatus
 1510              		.thumb
 1511              		.thumb_func
 1512              		.type	RCC_GetFlagStatus, %function
 1513              	RCC_GetFlagStatus:
 1514              	.LFB150:
1686:cmsis/device/stm32f4xx_rcc.c **** {
 1515              		.loc 1 1686 0
 1516              		.cfi_startproc
 1517              		@ args = 0, pretend = 0, frame = 0
 1518              		@ frame_needed = 0, uses_anonymous_args = 0
 1519              		@ link register save eliminated.
 1520              	.LVL152:
1695:cmsis/device/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 1521              		.loc 1 1695 0
 1522 0000 4309     		lsrs	r3, r0, #5	@ tmp, RCC_FLAG,
 1523              	.LVL153:
1696:cmsis/device/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1524              		.loc 1 1696 0
 1525 0002 012B     		cmp	r3, #1	@ tmp,
 1526 0004 0ED0     		beq	.L116	@,
1702:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 1527              		.loc 1 1702 0
 1528 0006 4FF46051 		mov	r1, #14336	@ tmp155,
 1529 000a C4F20201 		movt	r1, 16386	@ tmp155,
1700:cmsis/device/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1530              		.loc 1 1700 0
 1531 000e 022B     		cmp	r3, #2	@ tmp,
1702:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 1532              		.loc 1 1702 0
 1533 0010 0CBF     		ite	eq
 1534 0012 096F     		ldreq	r1, [r1, #112]	@ statusreg, MEM[(struct RCC_TypeDef *)1073887232B].BDCR
 1535              	.LVL154:
1706:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 1536              		.loc 1 1706 0
 1537 0014 496F     		ldrne	r1, [r1, #116]	@ statusreg, MEM[(struct RCC_TypeDef *)1073887232B].CSR
 1538              	.LVL155:
 1539              	.L114:
 1540              		.loc 1 1711 0
 1541 0016 00F01F00 		and	r0, r0, #31	@ tmp159, RCC_FLAG,
 1542              	.LVL156:
 1543 001a 21FA00F3 		lsr	r3, r1, r0	@ tmp160, statusreg, tmp159
1712:cmsis/device/stm32f4xx_rcc.c ****   {
1713:cmsis/device/stm32f4xx_rcc.c ****     bitstatus = SET;
1714:cmsis/device/stm32f4xx_rcc.c ****   }
1715:cmsis/device/stm32f4xx_rcc.c ****   else
1716:cmsis/device/stm32f4xx_rcc.c ****   {
1717:cmsis/device/stm32f4xx_rcc.c ****     bitstatus = RESET;
1718:cmsis/device/stm32f4xx_rcc.c ****   }
1719:cmsis/device/stm32f4xx_rcc.c ****   /* Return the flag status */
1720:cmsis/device/stm32f4xx_rcc.c ****   return bitstatus;
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 62


1721:cmsis/device/stm32f4xx_rcc.c **** }
 1544              		.loc 1 1721 0
 1545 001e 03F00100 		and	r0, r3, #1	@, tmp160,
 1546 0022 7047     		bx	lr	@
 1547              	.LVL157:
 1548              	.L116:
1698:cmsis/device/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 1549              		.loc 1 1698 0
 1550 0024 4FF46052 		mov	r2, #14336	@ tmp154,
 1551 0028 C4F20202 		movt	r2, 16386	@ tmp154,
 1552 002c 1168     		ldr	r1, [r2, #0]	@ statusreg, MEM[(struct RCC_TypeDef *)1073887232B].CR
 1553              	.LVL158:
 1554 002e F2E7     		b	.L114	@
 1555              		.cfi_endproc
 1556              	.LFE150:
 1557              		.size	RCC_GetFlagStatus, .-RCC_GetFlagStatus
 1558              		.section	.text.RCC_ClearFlag,"ax",%progbits
 1559              		.align	2
 1560              		.global	RCC_ClearFlag
 1561              		.thumb
 1562              		.thumb_func
 1563              		.type	RCC_ClearFlag, %function
 1564              	RCC_ClearFlag:
 1565              	.LFB151:
1722:cmsis/device/stm32f4xx_rcc.c **** 
1723:cmsis/device/stm32f4xx_rcc.c **** /**
1724:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1725:cmsis/device/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1726:cmsis/device/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1727:cmsis/device/stm32f4xx_rcc.c ****   * @param  None
1728:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1729:cmsis/device/stm32f4xx_rcc.c ****   */
1730:cmsis/device/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1731:cmsis/device/stm32f4xx_rcc.c **** {
 1566              		.loc 1 1731 0
 1567              		.cfi_startproc
 1568              		@ args = 0, pretend = 0, frame = 0
 1569              		@ frame_needed = 0, uses_anonymous_args = 0
 1570              		@ link register save eliminated.
1732:cmsis/device/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1733:cmsis/device/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 1571              		.loc 1 1733 0
 1572 0000 4FF46053 		mov	r3, #14336	@ tmp136,
 1573 0004 C4F20203 		movt	r3, 16386	@ tmp136,
 1574 0008 5A6F     		ldr	r2, [r3, #116]	@ D.6706, MEM[(struct RCC_TypeDef *)1073887232B].CSR
 1575 000a 42F08070 		orr	r0, r2, #16777216	@ D.6707, D.6706,
 1576 000e 5867     		str	r0, [r3, #116]	@ D.6707, MEM[(struct RCC_TypeDef *)1073887232B].CSR
 1577 0010 7047     		bx	lr	@
 1578              		.cfi_endproc
 1579              	.LFE151:
 1580              		.size	RCC_ClearFlag, .-RCC_ClearFlag
 1581 0012 00BF     		.section	.text.RCC_GetITStatus,"ax",%progbits
 1582              		.align	2
 1583              		.global	RCC_GetITStatus
 1584              		.thumb
 1585              		.thumb_func
 1586              		.type	RCC_GetITStatus, %function
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 63


 1587              	RCC_GetITStatus:
 1588              	.LFB152:
1734:cmsis/device/stm32f4xx_rcc.c **** }
1735:cmsis/device/stm32f4xx_rcc.c **** 
1736:cmsis/device/stm32f4xx_rcc.c **** /**
1737:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1738:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1739:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1740:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1741:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1742:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1743:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1744:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1745:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1746:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1747:cmsis/device/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1748:cmsis/device/stm32f4xx_rcc.c ****   */
1749:cmsis/device/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1750:cmsis/device/stm32f4xx_rcc.c **** {
 1589              		.loc 1 1750 0
 1590              		.cfi_startproc
 1591              		@ args = 0, pretend = 0, frame = 0
 1592              		@ frame_needed = 0, uses_anonymous_args = 0
 1593              		@ link register save eliminated.
 1594              	.LVL159:
1751:cmsis/device/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
1752:cmsis/device/stm32f4xx_rcc.c **** 
1753:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1754:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1755:cmsis/device/stm32f4xx_rcc.c **** 
1756:cmsis/device/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1757:cmsis/device/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1595              		.loc 1 1757 0
 1596 0000 4FF46053 		mov	r3, #14336	@ tmp141,
 1597 0004 C4F20203 		movt	r3, 16386	@ tmp141,
 1598 0008 D968     		ldr	r1, [r3, #12]	@ D.6697, MEM[(struct RCC_TypeDef *)1073887232B].CIR
 1599              	.LVL160:
 1600 000a 0842     		tst	r0, r1	@ RCC_IT, D.6697
1758:cmsis/device/stm32f4xx_rcc.c ****   {
1759:cmsis/device/stm32f4xx_rcc.c ****     bitstatus = SET;
1760:cmsis/device/stm32f4xx_rcc.c ****   }
1761:cmsis/device/stm32f4xx_rcc.c ****   else
1762:cmsis/device/stm32f4xx_rcc.c ****   {
1763:cmsis/device/stm32f4xx_rcc.c ****     bitstatus = RESET;
1764:cmsis/device/stm32f4xx_rcc.c ****   }
1765:cmsis/device/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1766:cmsis/device/stm32f4xx_rcc.c ****   return  bitstatus;
1767:cmsis/device/stm32f4xx_rcc.c **** }
 1601              		.loc 1 1767 0
 1602 000c 0CBF     		ite	eq	@
 1603 000e 0020     		moveq	r0, #0	@,
 1604 0010 0120     		movne	r0, #1	@,
 1605              	.LVL161:
 1606 0012 7047     		bx	lr	@
 1607              		.cfi_endproc
 1608              	.LFE152:
 1609              		.size	RCC_GetITStatus, .-RCC_GetITStatus
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 64


 1610              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 1611              		.align	2
 1612              		.global	RCC_ClearITPendingBit
 1613              		.thumb
 1614              		.thumb_func
 1615              		.type	RCC_ClearITPendingBit, %function
 1616              	RCC_ClearITPendingBit:
 1617              	.LFB153:
1768:cmsis/device/stm32f4xx_rcc.c **** 
1769:cmsis/device/stm32f4xx_rcc.c **** /**
1770:cmsis/device/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1771:cmsis/device/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1772:cmsis/device/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1773:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1774:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1775:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1776:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1777:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1778:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1779:cmsis/device/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1780:cmsis/device/stm32f4xx_rcc.c ****   * @retval None
1781:cmsis/device/stm32f4xx_rcc.c ****   */
1782:cmsis/device/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1783:cmsis/device/stm32f4xx_rcc.c **** {
 1618              		.loc 1 1783 0
 1619              		.cfi_startproc
 1620              		@ args = 0, pretend = 0, frame = 0
 1621              		@ frame_needed = 0, uses_anonymous_args = 0
 1622              		@ link register save eliminated.
 1623              	.LVL162:
1784:cmsis/device/stm32f4xx_rcc.c ****   /* Check the parameters */
1785:cmsis/device/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1786:cmsis/device/stm32f4xx_rcc.c **** 
1787:cmsis/device/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1788:cmsis/device/stm32f4xx_rcc.c ****      pending bits */
1789:cmsis/device/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 1624              		.loc 1 1789 0
 1625 0000 43F60E03 		movw	r3, #14350	@ tmp135,
 1626 0004 C4F20203 		movt	r3, 16386	@ tmp135,
 1627 0008 1870     		strb	r0, [r3, #0]	@ RCC_IT, MEM[(volatile uint8_t *)1073887246B]
 1628 000a 7047     		bx	lr	@
 1629              		.cfi_endproc
 1630              	.LFE153:
 1631              		.size	RCC_ClearITPendingBit, .-RCC_ClearITPendingBit
 1632              		.section	.data.APBAHBPrescTable,"aw",%progbits
 1633              		.align	2
 1634              		.set	.LANCHOR0,. + 0
 1635              		.type	APBAHBPrescTable, %object
 1636              		.size	APBAHBPrescTable, 16
 1637              	APBAHBPrescTable:
 1638 0000 00       		.byte	0
 1639 0001 00       		.byte	0
 1640 0002 00       		.byte	0
 1641 0003 00       		.byte	0
 1642 0004 01       		.byte	1
 1643 0005 02       		.byte	2
 1644 0006 03       		.byte	3
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 65


 1645 0007 04       		.byte	4
 1646 0008 01       		.byte	1
 1647 0009 02       		.byte	2
 1648 000a 03       		.byte	3
 1649 000b 04       		.byte	4
 1650 000c 06       		.byte	6
 1651 000d 07       		.byte	7
 1652 000e 08       		.byte	8
 1653 000f 09       		.byte	9
 1654              		.text
 1655              	.Letext0:
 1656              		.file 2 "c:\\gnutoolsarmembedded\\4.7-2012q4\\bin\\../lib/gcc/arm-none-eabi/4.7.3/../../../../arm-
 1657              		.file 3 "cmsis/device/stm32f4xx.h"
 1658              		.file 4 "cmsis/device/stm32f4xx_rcc.h"
 1659              		.file 5 "./cmsis/core/core_cm4.h"
 1660              		.section	.debug_info,"",%progbits
 1661              	.Ldebug_info0:
 1662 0000 D60D0000 		.4byte	0xdd6
 1663 0004 0200     		.2byte	0x2
 1664 0006 00000000 		.4byte	.Ldebug_abbrev0
 1665 000a 04       		.byte	0x4
 1666 000b 01       		.uleb128 0x1
 1667 000c C9020000 		.4byte	.LASF137
 1668 0010 01       		.byte	0x1
 1669 0011 30050000 		.4byte	.LASF138
 1670 0015 13070000 		.4byte	.LASF139
 1671 0019 30000000 		.4byte	.Ldebug_ranges0+0x30
 1672 001d 00000000 		.4byte	0
 1673 0021 00000000 		.4byte	0
 1674 0025 00000000 		.4byte	.Ldebug_line0
 1675 0029 02       		.uleb128 0x2
 1676 002a 01       		.byte	0x1
 1677 002b 06       		.byte	0x6
 1678 002c 01010000 		.4byte	.LASF0
 1679 0030 03       		.uleb128 0x3
 1680 0031 68070000 		.4byte	.LASF3
 1681 0035 02       		.byte	0x2
 1682 0036 2A       		.byte	0x2a
 1683 0037 3B000000 		.4byte	0x3b
 1684 003b 02       		.uleb128 0x2
 1685 003c 01       		.byte	0x1
 1686 003d 08       		.byte	0x8
 1687 003e E9040000 		.4byte	.LASF1
 1688 0042 02       		.uleb128 0x2
 1689 0043 02       		.byte	0x2
 1690 0044 05       		.byte	0x5
 1691 0045 04050000 		.4byte	.LASF2
 1692 0049 03       		.uleb128 0x3
 1693 004a C7010000 		.4byte	.LASF4
 1694 004e 02       		.byte	0x2
 1695 004f 36       		.byte	0x36
 1696 0050 54000000 		.4byte	0x54
 1697 0054 02       		.uleb128 0x2
 1698 0055 02       		.byte	0x2
 1699 0056 07       		.byte	0x7
 1700 0057 60030000 		.4byte	.LASF5
 1701 005b 03       		.uleb128 0x3
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 66


 1702 005c E1040000 		.4byte	.LASF6
 1703 0060 02       		.byte	0x2
 1704 0061 4F       		.byte	0x4f
 1705 0062 66000000 		.4byte	0x66
 1706 0066 02       		.uleb128 0x2
 1707 0067 04       		.byte	0x4
 1708 0068 05       		.byte	0x5
 1709 0069 A5070000 		.4byte	.LASF7
 1710 006d 03       		.uleb128 0x3
 1711 006e C3050000 		.4byte	.LASF8
 1712 0072 02       		.byte	0x2
 1713 0073 50       		.byte	0x50
 1714 0074 78000000 		.4byte	0x78
 1715 0078 02       		.uleb128 0x2
 1716 0079 04       		.byte	0x4
 1717 007a 07       		.byte	0x7
 1718 007b 12030000 		.4byte	.LASF9
 1719 007f 02       		.uleb128 0x2
 1720 0080 08       		.byte	0x8
 1721 0081 05       		.byte	0x5
 1722 0082 A8010000 		.4byte	.LASF10
 1723 0086 02       		.uleb128 0x2
 1724 0087 08       		.byte	0x8
 1725 0088 07       		.byte	0x7
 1726 0089 96000000 		.4byte	.LASF11
 1727 008d 04       		.uleb128 0x4
 1728 008e 04       		.byte	0x4
 1729 008f 05       		.byte	0x5
 1730 0090 696E7400 		.ascii	"int\000"
 1731 0094 02       		.uleb128 0x2
 1732 0095 04       		.byte	0x4
 1733 0096 07       		.byte	0x7
 1734 0097 94020000 		.4byte	.LASF12
 1735 009b 02       		.uleb128 0x2
 1736 009c 04       		.byte	0x4
 1737 009d 07       		.byte	0x7
 1738 009e EE030000 		.4byte	.LASF13
 1739 00a2 05       		.uleb128 0x5
 1740 00a3 6D000000 		.4byte	0x6d
 1741 00a7 06       		.uleb128 0x6
 1742 00a8 6D000000 		.4byte	0x6d
 1743 00ac B7000000 		.4byte	0xb7
 1744 00b0 07       		.uleb128 0x7
 1745 00b1 9B000000 		.4byte	0x9b
 1746 00b5 01       		.byte	0x1
 1747 00b6 00       		.byte	0
 1748 00b7 05       		.uleb128 0x5
 1749 00b8 5B000000 		.4byte	0x5b
 1750 00bc 08       		.uleb128 0x8
 1751 00bd 01       		.byte	0x1
 1752 00be 03       		.byte	0x3
 1753 00bf 1801     		.2byte	0x118
 1754 00c1 D2000000 		.4byte	0xd2
 1755 00c5 09       		.uleb128 0x9
 1756 00c6 BB040000 		.4byte	.LASF14
 1757 00ca 00       		.sleb128 0
 1758 00cb 0A       		.uleb128 0xa
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 67


 1759 00cc 53455400 		.ascii	"SET\000"
 1760 00d0 01       		.sleb128 1
 1761 00d1 00       		.byte	0
 1762 00d2 0B       		.uleb128 0xb
 1763 00d3 25000000 		.4byte	.LASF15
 1764 00d7 03       		.byte	0x3
 1765 00d8 1801     		.2byte	0x118
 1766 00da BC000000 		.4byte	0xbc
 1767 00de 0B       		.uleb128 0xb
 1768 00df 7C020000 		.4byte	.LASF16
 1769 00e3 03       		.byte	0x3
 1770 00e4 1801     		.2byte	0x118
 1771 00e6 BC000000 		.4byte	0xbc
 1772 00ea 08       		.uleb128 0x8
 1773 00eb 01       		.byte	0x1
 1774 00ec 03       		.byte	0x3
 1775 00ed 1A01     		.2byte	0x11a
 1776 00ef 00010000 		.4byte	0x100
 1777 00f3 09       		.uleb128 0x9
 1778 00f4 A1020000 		.4byte	.LASF17
 1779 00f8 00       		.sleb128 0
 1780 00f9 09       		.uleb128 0x9
 1781 00fa 4B010000 		.4byte	.LASF18
 1782 00fe 01       		.sleb128 1
 1783 00ff 00       		.byte	0
 1784 0100 0B       		.uleb128 0xb
 1785 0101 22040000 		.4byte	.LASF19
 1786 0105 03       		.byte	0x3
 1787 0106 1A01     		.2byte	0x11a
 1788 0108 EA000000 		.4byte	0xea
 1789 010c 08       		.uleb128 0x8
 1790 010d 01       		.byte	0x1
 1791 010e 03       		.byte	0x3
 1792 010f 1D01     		.2byte	0x11d
 1793 0111 22010000 		.4byte	0x122
 1794 0115 09       		.uleb128 0x9
 1795 0116 F7030000 		.4byte	.LASF20
 1796 011a 00       		.sleb128 0
 1797 011b 09       		.uleb128 0x9
 1798 011c 70070000 		.4byte	.LASF21
 1799 0120 01       		.sleb128 1
 1800 0121 00       		.byte	0
 1801 0122 0B       		.uleb128 0xb
 1802 0123 1F020000 		.4byte	.LASF22
 1803 0127 03       		.byte	0x3
 1804 0128 1D01     		.2byte	0x11d
 1805 012a 0C010000 		.4byte	0x10c
 1806 012e 0C       		.uleb128 0xc
 1807 012f 88       		.byte	0x88
 1808 0130 03       		.byte	0x3
 1809 0131 D802     		.2byte	0x2d8
 1810 0133 FB020000 		.4byte	0x2fb
 1811 0137 0D       		.uleb128 0xd
 1812 0138 435200   		.ascii	"CR\000"
 1813 013b 03       		.byte	0x3
 1814 013c DA02     		.2byte	0x2da
 1815 013e A2000000 		.4byte	0xa2
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 68


 1816 0142 02       		.byte	0x2
 1817 0143 23       		.byte	0x23
 1818 0144 00       		.uleb128 0
 1819 0145 0E       		.uleb128 0xe
 1820 0146 04020000 		.4byte	.LASF23
 1821 014a 03       		.byte	0x3
 1822 014b DB02     		.2byte	0x2db
 1823 014d A2000000 		.4byte	0xa2
 1824 0151 02       		.byte	0x2
 1825 0152 23       		.byte	0x23
 1826 0153 04       		.uleb128 0x4
 1827 0154 0E       		.uleb128 0xe
 1828 0155 A0070000 		.4byte	.LASF24
 1829 0159 03       		.byte	0x3
 1830 015a DC02     		.2byte	0x2dc
 1831 015c A2000000 		.4byte	0xa2
 1832 0160 02       		.byte	0x2
 1833 0161 23       		.byte	0x23
 1834 0162 08       		.uleb128 0x8
 1835 0163 0D       		.uleb128 0xd
 1836 0164 43495200 		.ascii	"CIR\000"
 1837 0168 03       		.byte	0x3
 1838 0169 DD02     		.2byte	0x2dd
 1839 016b A2000000 		.4byte	0xa2
 1840 016f 02       		.byte	0x2
 1841 0170 23       		.byte	0x23
 1842 0171 0C       		.uleb128 0xc
 1843 0172 0E       		.uleb128 0xe
 1844 0173 0D010000 		.4byte	.LASF25
 1845 0177 03       		.byte	0x3
 1846 0178 DE02     		.2byte	0x2de
 1847 017a A2000000 		.4byte	0xa2
 1848 017e 02       		.byte	0x2
 1849 017f 23       		.byte	0x23
 1850 0180 10       		.uleb128 0x10
 1851 0181 0E       		.uleb128 0xe
 1852 0182 4D060000 		.4byte	.LASF26
 1853 0186 03       		.byte	0x3
 1854 0187 DF02     		.2byte	0x2df
 1855 0189 A2000000 		.4byte	0xa2
 1856 018d 02       		.byte	0x2
 1857 018e 23       		.byte	0x23
 1858 018f 14       		.uleb128 0x14
 1859 0190 0E       		.uleb128 0xe
 1860 0191 55050000 		.4byte	.LASF27
 1861 0195 03       		.byte	0x3
 1862 0196 E002     		.2byte	0x2e0
 1863 0198 A2000000 		.4byte	0xa2
 1864 019c 02       		.byte	0x2
 1865 019d 23       		.byte	0x23
 1866 019e 18       		.uleb128 0x18
 1867 019f 0E       		.uleb128 0xe
 1868 01a0 75040000 		.4byte	.LASF28
 1869 01a4 03       		.byte	0x3
 1870 01a5 E102     		.2byte	0x2e1
 1871 01a7 6D000000 		.4byte	0x6d
 1872 01ab 02       		.byte	0x2
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 69


 1873 01ac 23       		.byte	0x23
 1874 01ad 1C       		.uleb128 0x1c
 1875 01ae 0E       		.uleb128 0xe
 1876 01af FF060000 		.4byte	.LASF29
 1877 01b3 03       		.byte	0x3
 1878 01b4 E202     		.2byte	0x2e2
 1879 01b6 A2000000 		.4byte	0xa2
 1880 01ba 02       		.byte	0x2
 1881 01bb 23       		.byte	0x23
 1882 01bc 20       		.uleb128 0x20
 1883 01bd 0E       		.uleb128 0xe
 1884 01be 52010000 		.4byte	.LASF30
 1885 01c2 03       		.byte	0x3
 1886 01c3 E302     		.2byte	0x2e3
 1887 01c5 A2000000 		.4byte	0xa2
 1888 01c9 02       		.byte	0x2
 1889 01ca 23       		.byte	0x23
 1890 01cb 24       		.uleb128 0x24
 1891 01cc 0E       		.uleb128 0xe
 1892 01cd 7F040000 		.4byte	.LASF31
 1893 01d1 03       		.byte	0x3
 1894 01d2 E402     		.2byte	0x2e4
 1895 01d4 A7000000 		.4byte	0xa7
 1896 01d8 02       		.byte	0x2
 1897 01d9 23       		.byte	0x23
 1898 01da 28       		.uleb128 0x28
 1899 01db 0E       		.uleb128 0xe
 1900 01dc 98070000 		.4byte	.LASF32
 1901 01e0 03       		.byte	0x3
 1902 01e1 E502     		.2byte	0x2e5
 1903 01e3 A2000000 		.4byte	0xa2
 1904 01e7 02       		.byte	0x2
 1905 01e8 23       		.byte	0x23
 1906 01e9 30       		.uleb128 0x30
 1907 01ea 0E       		.uleb128 0xe
 1908 01eb 81060000 		.4byte	.LASF33
 1909 01ef 03       		.byte	0x3
 1910 01f0 E602     		.2byte	0x2e6
 1911 01f2 A2000000 		.4byte	0xa2
 1912 01f6 02       		.byte	0x2
 1913 01f7 23       		.byte	0x23
 1914 01f8 34       		.uleb128 0x34
 1915 01f9 0E       		.uleb128 0xe
 1916 01fa 5E050000 		.4byte	.LASF34
 1917 01fe 03       		.byte	0x3
 1918 01ff E702     		.2byte	0x2e7
 1919 0201 A2000000 		.4byte	0xa2
 1920 0205 02       		.byte	0x2
 1921 0206 23       		.byte	0x23
 1922 0207 38       		.uleb128 0x38
 1923 0208 0E       		.uleb128 0xe
 1924 0209 89040000 		.4byte	.LASF35
 1925 020d 03       		.byte	0x3
 1926 020e E802     		.2byte	0x2e8
 1927 0210 6D000000 		.4byte	0x6d
 1928 0214 02       		.byte	0x2
 1929 0215 23       		.byte	0x23
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 70


 1930 0216 3C       		.uleb128 0x3c
 1931 0217 0E       		.uleb128 0xe
 1932 0218 79060000 		.4byte	.LASF36
 1933 021c 03       		.byte	0x3
 1934 021d E902     		.2byte	0x2e9
 1935 021f A2000000 		.4byte	0xa2
 1936 0223 02       		.byte	0x2
 1937 0224 23       		.byte	0x23
 1938 0225 40       		.uleb128 0x40
 1939 0226 0E       		.uleb128 0xe
 1940 0227 4D050000 		.4byte	.LASF37
 1941 022b 03       		.byte	0x3
 1942 022c EA02     		.2byte	0x2ea
 1943 022e A2000000 		.4byte	0xa2
 1944 0232 02       		.byte	0x2
 1945 0233 23       		.byte	0x23
 1946 0234 44       		.uleb128 0x44
 1947 0235 0E       		.uleb128 0xe
 1948 0236 93040000 		.4byte	.LASF38
 1949 023a 03       		.byte	0x3
 1950 023b EB02     		.2byte	0x2eb
 1951 023d A7000000 		.4byte	0xa7
 1952 0241 02       		.byte	0x2
 1953 0242 23       		.byte	0x23
 1954 0243 48       		.uleb128 0x48
 1955 0244 0E       		.uleb128 0xe
 1956 0245 C1000000 		.4byte	.LASF39
 1957 0249 03       		.byte	0x3
 1958 024a EC02     		.2byte	0x2ec
 1959 024c A2000000 		.4byte	0xa2
 1960 0250 02       		.byte	0x2
 1961 0251 23       		.byte	0x23
 1962 0252 50       		.uleb128 0x50
 1963 0253 0E       		.uleb128 0xe
 1964 0254 18040000 		.4byte	.LASF40
 1965 0258 03       		.byte	0x3
 1966 0259 ED02     		.2byte	0x2ed
 1967 025b A2000000 		.4byte	0xa2
 1968 025f 02       		.byte	0x2
 1969 0260 23       		.byte	0x23
 1970 0261 54       		.uleb128 0x54
 1971 0262 0E       		.uleb128 0xe
 1972 0263 F5060000 		.4byte	.LASF41
 1973 0267 03       		.byte	0x3
 1974 0268 EE02     		.2byte	0x2ee
 1975 026a A2000000 		.4byte	0xa2
 1976 026e 02       		.byte	0x2
 1977 026f 23       		.byte	0x23
 1978 0270 58       		.uleb128 0x58
 1979 0271 0E       		.uleb128 0xe
 1980 0272 9D040000 		.4byte	.LASF42
 1981 0276 03       		.byte	0x3
 1982 0277 EF02     		.2byte	0x2ef
 1983 0279 6D000000 		.4byte	0x6d
 1984 027d 02       		.byte	0x2
 1985 027e 23       		.byte	0x23
 1986 027f 5C       		.uleb128 0x5c
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 71


 1987 0280 0E       		.uleb128 0xe
 1988 0281 11000000 		.4byte	.LASF43
 1989 0285 03       		.byte	0x3
 1990 0286 F002     		.2byte	0x2f0
 1991 0288 A2000000 		.4byte	0xa2
 1992 028c 02       		.byte	0x2
 1993 028d 23       		.byte	0x23
 1994 028e 60       		.uleb128 0x60
 1995 028f 0E       		.uleb128 0xe
 1996 0290 BB030000 		.4byte	.LASF44
 1997 0294 03       		.byte	0x3
 1998 0295 F102     		.2byte	0x2f1
 1999 0297 A2000000 		.4byte	0xa2
 2000 029b 02       		.byte	0x2
 2001 029c 23       		.byte	0x23
 2002 029d 64       		.uleb128 0x64
 2003 029e 0E       		.uleb128 0xe
 2004 029f A7040000 		.4byte	.LASF45
 2005 02a3 03       		.byte	0x3
 2006 02a4 F202     		.2byte	0x2f2
 2007 02a6 A7000000 		.4byte	0xa7
 2008 02aa 02       		.byte	0x2
 2009 02ab 23       		.byte	0x23
 2010 02ac 68       		.uleb128 0x68
 2011 02ad 0E       		.uleb128 0xe
 2012 02ae 3F070000 		.4byte	.LASF46
 2013 02b2 03       		.byte	0x3
 2014 02b3 F302     		.2byte	0x2f3
 2015 02b5 A2000000 		.4byte	0xa2
 2016 02b9 02       		.byte	0x2
 2017 02ba 23       		.byte	0x23
 2018 02bb 70       		.uleb128 0x70
 2019 02bc 0D       		.uleb128 0xd
 2020 02bd 43535200 		.ascii	"CSR\000"
 2021 02c1 03       		.byte	0x3
 2022 02c2 F402     		.2byte	0x2f4
 2023 02c4 A2000000 		.4byte	0xa2
 2024 02c8 02       		.byte	0x2
 2025 02c9 23       		.byte	0x23
 2026 02ca 74       		.uleb128 0x74
 2027 02cb 0E       		.uleb128 0xe
 2028 02cc B1040000 		.4byte	.LASF47
 2029 02d0 03       		.byte	0x3
 2030 02d1 F502     		.2byte	0x2f5
 2031 02d3 A7000000 		.4byte	0xa7
 2032 02d7 02       		.byte	0x2
 2033 02d8 23       		.byte	0x23
 2034 02d9 78       		.uleb128 0x78
 2035 02da 0E       		.uleb128 0xe
 2036 02db EF060000 		.4byte	.LASF48
 2037 02df 03       		.byte	0x3
 2038 02e0 F602     		.2byte	0x2f6
 2039 02e2 A2000000 		.4byte	0xa2
 2040 02e6 03       		.byte	0x3
 2041 02e7 23       		.byte	0x23
 2042 02e8 8001     		.uleb128 0x80
 2043 02ea 0E       		.uleb128 0xe
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 72


 2044 02eb 73030000 		.4byte	.LASF49
 2045 02ef 03       		.byte	0x3
 2046 02f0 F702     		.2byte	0x2f7
 2047 02f2 A2000000 		.4byte	0xa2
 2048 02f6 03       		.byte	0x3
 2049 02f7 23       		.byte	0x23
 2050 02f8 8401     		.uleb128 0x84
 2051 02fa 00       		.byte	0
 2052 02fb 0B       		.uleb128 0xb
 2053 02fc 3D030000 		.4byte	.LASF50
 2054 0300 03       		.byte	0x3
 2055 0301 F802     		.2byte	0x2f8
 2056 0303 2E010000 		.4byte	0x12e
 2057 0307 0F       		.uleb128 0xf
 2058 0308 10       		.byte	0x10
 2059 0309 04       		.byte	0x4
 2060 030a 2A       		.byte	0x2a
 2061 030b 48030000 		.4byte	0x348
 2062 030f 10       		.uleb128 0x10
 2063 0310 30000000 		.4byte	.LASF51
 2064 0314 04       		.byte	0x4
 2065 0315 2C       		.byte	0x2c
 2066 0316 6D000000 		.4byte	0x6d
 2067 031a 02       		.byte	0x2
 2068 031b 23       		.byte	0x23
 2069 031c 00       		.uleb128 0
 2070 031d 10       		.uleb128 0x10
 2071 031e 6D020000 		.4byte	.LASF52
 2072 0322 04       		.byte	0x4
 2073 0323 2D       		.byte	0x2d
 2074 0324 6D000000 		.4byte	0x6d
 2075 0328 02       		.byte	0x2
 2076 0329 23       		.byte	0x23
 2077 032a 04       		.uleb128 0x4
 2078 032b 10       		.uleb128 0x10
 2079 032c CC050000 		.4byte	.LASF53
 2080 0330 04       		.byte	0x4
 2081 0331 2E       		.byte	0x2e
 2082 0332 6D000000 		.4byte	0x6d
 2083 0336 02       		.byte	0x2
 2084 0337 23       		.byte	0x23
 2085 0338 08       		.uleb128 0x8
 2086 0339 10       		.uleb128 0x10
 2087 033a 24010000 		.4byte	.LASF54
 2088 033e 04       		.byte	0x4
 2089 033f 2F       		.byte	0x2f
 2090 0340 6D000000 		.4byte	0x6d
 2091 0344 02       		.byte	0x2
 2092 0345 23       		.byte	0x23
 2093 0346 0C       		.uleb128 0xc
 2094 0347 00       		.byte	0
 2095 0348 03       		.uleb128 0x3
 2096 0349 86070000 		.4byte	.LASF55
 2097 034d 04       		.byte	0x4
 2098 034e 30       		.byte	0x30
 2099 034f 07030000 		.4byte	0x307
 2100 0353 11       		.uleb128 0x11
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 73


 2101 0354 01       		.byte	0x1
 2102 0355 C1040000 		.4byte	.LASF140
 2103 0359 01       		.byte	0x1
 2104 035a 9506     		.2byte	0x695
 2105 035c 01       		.byte	0x1
 2106 035d D2000000 		.4byte	0xd2
 2107 0361 01       		.byte	0x1
 2108 0362 97030000 		.4byte	0x397
 2109 0366 12       		.uleb128 0x12
 2110 0367 DE010000 		.4byte	.LASF141
 2111 036b 01       		.byte	0x1
 2112 036c 9506     		.2byte	0x695
 2113 036e 30000000 		.4byte	0x30
 2114 0372 13       		.uleb128 0x13
 2115 0373 746D7000 		.ascii	"tmp\000"
 2116 0377 01       		.byte	0x1
 2117 0378 9706     		.2byte	0x697
 2118 037a 6D000000 		.4byte	0x6d
 2119 037e 14       		.uleb128 0x14
 2120 037f 1B000000 		.4byte	.LASF56
 2121 0383 01       		.byte	0x1
 2122 0384 9806     		.2byte	0x698
 2123 0386 6D000000 		.4byte	0x6d
 2124 038a 14       		.uleb128 0x14
 2125 038b 63020000 		.4byte	.LASF57
 2126 038f 01       		.byte	0x1
 2127 0390 9906     		.2byte	0x699
 2128 0392 D2000000 		.4byte	0xd2
 2129 0396 00       		.byte	0
 2130 0397 15       		.uleb128 0x15
 2131 0398 01       		.byte	0x1
 2132 0399 56060000 		.4byte	.LASF131
 2133 039d 01       		.byte	0x1
 2134 039e C4       		.byte	0xc4
 2135 039f 01       		.byte	0x1
 2136 03a0 00000000 		.4byte	.LFB110
 2137 03a4 36000000 		.4byte	.LFE110
 2138 03a8 02       		.byte	0x2
 2139 03a9 7D       		.byte	0x7d
 2140 03aa 00       		.sleb128 0
 2141 03ab 01       		.byte	0x1
 2142 03ac 16       		.uleb128 0x16
 2143 03ad 01       		.byte	0x1
 2144 03ae D3040000 		.4byte	.LASF61
 2145 03b2 01       		.byte	0x1
 2146 03b3 ED       		.byte	0xed
 2147 03b4 01       		.byte	0x1
 2148 03b5 00000000 		.4byte	.LFB111
 2149 03b9 10000000 		.4byte	.LFE111
 2150 03bd 02       		.byte	0x2
 2151 03be 7D       		.byte	0x7d
 2152 03bf 00       		.sleb128 0
 2153 03c0 01       		.byte	0x1
 2154 03c1 D3030000 		.4byte	0x3d3
 2155 03c5 17       		.uleb128 0x17
 2156 03c6 BB050000 		.4byte	.LASF63
 2157 03ca 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 74


 2158 03cb ED       		.byte	0xed
 2159 03cc 30000000 		.4byte	0x30
 2160 03d0 01       		.byte	0x1
 2161 03d1 50       		.byte	0x50
 2162 03d2 00       		.byte	0
 2163 03d3 18       		.uleb128 0x18
 2164 03d4 01       		.byte	0x1
 2165 03d5 4D020000 		.4byte	.LASF133
 2166 03d9 01       		.byte	0x1
 2167 03da 0501     		.2byte	0x105
 2168 03dc 01       		.byte	0x1
 2169 03dd 22010000 		.4byte	0x122
 2170 03e1 00000000 		.4byte	.LFB112
 2171 03e5 3E000000 		.4byte	.LFE112
 2172 03e9 00000000 		.4byte	.LLST0
 2173 03ed 01       		.byte	0x1
 2174 03ee 9D040000 		.4byte	0x49d
 2175 03f2 19       		.uleb128 0x19
 2176 03f3 B1060000 		.4byte	.LASF58
 2177 03f7 01       		.byte	0x1
 2178 03f8 0701     		.2byte	0x107
 2179 03fa A2000000 		.4byte	0xa2
 2180 03fe 02       		.byte	0x2
 2181 03ff 91       		.byte	0x91
 2182 0400 7C       		.sleb128 -4
 2183 0401 1A       		.uleb128 0x1a
 2184 0402 38070000 		.4byte	.LASF59
 2185 0406 01       		.byte	0x1
 2186 0407 0801     		.2byte	0x108
 2187 0409 22010000 		.4byte	0x122
 2188 040d 20000000 		.4byte	.LLST1
 2189 0411 1A       		.uleb128 0x1a
 2190 0412 0B060000 		.4byte	.LASF60
 2191 0416 01       		.byte	0x1
 2192 0417 0901     		.2byte	0x109
 2193 0419 D2000000 		.4byte	0xd2
 2194 041d 51000000 		.4byte	.LLST2
 2195 0421 1B       		.uleb128 0x1b
 2196 0422 53030000 		.4byte	0x353
 2197 0426 02000000 		.4byte	.LBB6
 2198 042a 00000000 		.4byte	.Ldebug_ranges0+0
 2199 042e 01       		.byte	0x1
 2200 042f 0D01     		.2byte	0x10d
 2201 0431 5D040000 		.4byte	0x45d
 2202 0435 1C       		.uleb128 0x1c
 2203 0436 66030000 		.4byte	0x366
 2204 043a 31       		.byte	0x31
 2205 043b 1D       		.uleb128 0x1d
 2206 043c 18000000 		.4byte	.Ldebug_ranges0+0x18
 2207 0440 1E       		.uleb128 0x1e
 2208 0441 72030000 		.4byte	0x372
 2209 0445 65000000 		.4byte	.LLST3
 2210 0449 1E       		.uleb128 0x1e
 2211 044a 7E030000 		.4byte	0x37e
 2212 044e 85000000 		.4byte	.LLST4
 2213 0452 1E       		.uleb128 0x1e
 2214 0453 8A030000 		.4byte	0x38a
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 75


 2215 0457 AF000000 		.4byte	.LLST5
 2216 045b 00       		.byte	0
 2217 045c 00       		.byte	0
 2218 045d 1F       		.uleb128 0x1f
 2219 045e 53030000 		.4byte	0x353
 2220 0462 1C000000 		.4byte	.LBB10
 2221 0466 26000000 		.4byte	.LBE10
 2222 046a 01       		.byte	0x1
 2223 046b 1101     		.2byte	0x111
 2224 046d 20       		.uleb128 0x20
 2225 046e 66030000 		.4byte	0x366
 2226 0472 DB000000 		.4byte	.LLST6
 2227 0476 21       		.uleb128 0x21
 2228 0477 1C000000 		.4byte	.LBB11
 2229 047b 26000000 		.4byte	.LBE11
 2230 047f 1E       		.uleb128 0x1e
 2231 0480 72030000 		.4byte	0x372
 2232 0484 F0000000 		.4byte	.LLST7
 2233 0488 1E       		.uleb128 0x1e
 2234 0489 7E030000 		.4byte	0x37e
 2235 048d 10010000 		.4byte	.LLST8
 2236 0491 1E       		.uleb128 0x1e
 2237 0492 8A030000 		.4byte	0x38a
 2238 0496 2F010000 		.4byte	.LLST9
 2239 049a 00       		.byte	0
 2240 049b 00       		.byte	0
 2241 049c 00       		.byte	0
 2242 049d 22       		.uleb128 0x22
 2243 049e 01       		.byte	0x1
 2244 049f ED050000 		.4byte	.LASF62
 2245 04a3 01       		.byte	0x1
 2246 04a4 2401     		.2byte	0x124
 2247 04a6 01       		.byte	0x1
 2248 04a7 00000000 		.4byte	.LFB113
 2249 04ab 16000000 		.4byte	.LFE113
 2250 04af 02       		.byte	0x2
 2251 04b0 7D       		.byte	0x7d
 2252 04b1 00       		.sleb128 0
 2253 04b2 01       		.byte	0x1
 2254 04b3 D8040000 		.4byte	0x4d8
 2255 04b7 23       		.uleb128 0x23
 2256 04b8 E7010000 		.4byte	.LASF64
 2257 04bc 01       		.byte	0x1
 2258 04bd 2401     		.2byte	0x124
 2259 04bf 30000000 		.4byte	0x30
 2260 04c3 43010000 		.4byte	.LLST10
 2261 04c7 1A       		.uleb128 0x1a
 2262 04c8 1D010000 		.4byte	.LASF65
 2263 04cc 01       		.byte	0x1
 2264 04cd 2601     		.2byte	0x126
 2265 04cf 6D000000 		.4byte	0x6d
 2266 04d3 64010000 		.4byte	.LLST11
 2267 04d7 00       		.byte	0
 2268 04d8 22       		.uleb128 0x22
 2269 04d9 01       		.byte	0x1
 2270 04da A6060000 		.4byte	.LASF66
 2271 04de 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 76


 2272 04df 4801     		.2byte	0x148
 2273 04e1 01       		.byte	0x1
 2274 04e2 00000000 		.4byte	.LFB114
 2275 04e6 0A000000 		.4byte	.LFE114
 2276 04ea 02       		.byte	0x2
 2277 04eb 7D       		.byte	0x7d
 2278 04ec 00       		.sleb128 0
 2279 04ed 01       		.byte	0x1
 2280 04ee 01050000 		.4byte	0x501
 2281 04f2 24       		.uleb128 0x24
 2282 04f3 FB010000 		.4byte	.LASF67
 2283 04f7 01       		.byte	0x1
 2284 04f8 4801     		.2byte	0x148
 2285 04fa 00010000 		.4byte	0x100
 2286 04fe 01       		.byte	0x1
 2287 04ff 50       		.byte	0x50
 2288 0500 00       		.byte	0
 2289 0501 22       		.uleb128 0x22
 2290 0502 01       		.byte	0x1
 2291 0503 D0010000 		.4byte	.LASF68
 2292 0507 01       		.byte	0x1
 2293 0508 6101     		.2byte	0x161
 2294 050a 01       		.byte	0x1
 2295 050b 00000000 		.4byte	.LFB115
 2296 050f 20000000 		.4byte	.LFE115
 2297 0513 02       		.byte	0x2
 2298 0514 7D       		.byte	0x7d
 2299 0515 00       		.sleb128 0
 2300 0516 01       		.byte	0x1
 2301 0517 2C050000 		.4byte	0x52c
 2302 051b 23       		.uleb128 0x23
 2303 051c 09000000 		.4byte	.LASF69
 2304 0520 01       		.byte	0x1
 2305 0521 6101     		.2byte	0x161
 2306 0523 30000000 		.4byte	0x30
 2307 0527 99010000 		.4byte	.LLST12
 2308 052b 00       		.byte	0
 2309 052c 22       		.uleb128 0x22
 2310 052d 01       		.byte	0x1
 2311 052e 08070000 		.4byte	.LASF70
 2312 0532 01       		.byte	0x1
 2313 0533 8901     		.2byte	0x189
 2314 0535 01       		.byte	0x1
 2315 0536 00000000 		.4byte	.LFB116
 2316 053a 0C000000 		.4byte	.LFE116
 2317 053e 02       		.byte	0x2
 2318 053f 7D       		.byte	0x7d
 2319 0540 00       		.sleb128 0
 2320 0541 01       		.byte	0x1
 2321 0542 55050000 		.4byte	0x555
 2322 0546 24       		.uleb128 0x24
 2323 0547 FB010000 		.4byte	.LASF67
 2324 054b 01       		.byte	0x1
 2325 054c 8901     		.2byte	0x189
 2326 054e 00010000 		.4byte	0x100
 2327 0552 01       		.byte	0x1
 2328 0553 50       		.byte	0x50
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 77


 2329 0554 00       		.byte	0
 2330 0555 25       		.uleb128 0x25
 2331 0556 01       		.byte	0x1
 2332 0557 78070000 		.4byte	.LASF71
 2333 055b 01       		.byte	0x1
 2334 055c B401     		.2byte	0x1b4
 2335 055e 01       		.byte	0x1
 2336 055f 00000000 		.4byte	.LFB117
 2337 0563 24000000 		.4byte	.LFE117
 2338 0567 C5010000 		.4byte	.LLST13
 2339 056b 01       		.byte	0x1
 2340 056c C0050000 		.4byte	0x5c0
 2341 0570 23       		.uleb128 0x23
 2342 0571 2B020000 		.4byte	.LASF72
 2343 0575 01       		.byte	0x1
 2344 0576 B401     		.2byte	0x1b4
 2345 0578 6D000000 		.4byte	0x6d
 2346 057c E5010000 		.4byte	.LLST14
 2347 0580 23       		.uleb128 0x23
 2348 0581 AD000000 		.4byte	.LASF73
 2349 0585 01       		.byte	0x1
 2350 0586 B401     		.2byte	0x1b4
 2351 0588 6D000000 		.4byte	0x6d
 2352 058c 06020000 		.4byte	.LLST15
 2353 0590 23       		.uleb128 0x23
 2354 0591 71000000 		.4byte	.LASF74
 2355 0595 01       		.byte	0x1
 2356 0596 B401     		.2byte	0x1b4
 2357 0598 6D000000 		.4byte	0x6d
 2358 059c 27020000 		.4byte	.LLST16
 2359 05a0 23       		.uleb128 0x23
 2360 05a1 76000000 		.4byte	.LASF75
 2361 05a5 01       		.byte	0x1
 2362 05a6 B401     		.2byte	0x1b4
 2363 05a8 6D000000 		.4byte	0x6d
 2364 05ac 48020000 		.4byte	.LLST17
 2365 05b0 24       		.uleb128 0x24
 2366 05b1 7B000000 		.4byte	.LASF76
 2367 05b5 01       		.byte	0x1
 2368 05b6 B401     		.2byte	0x1b4
 2369 05b8 6D000000 		.4byte	0x6d
 2370 05bc 02       		.byte	0x2
 2371 05bd 91       		.byte	0x91
 2372 05be 00       		.sleb128 0
 2373 05bf 00       		.byte	0
 2374 05c0 22       		.uleb128 0x22
 2375 05c1 01       		.byte	0x1
 2376 05c2 0E050000 		.4byte	.LASF77
 2377 05c6 01       		.byte	0x1
 2378 05c7 CB01     		.2byte	0x1cb
 2379 05c9 01       		.byte	0x1
 2380 05ca 00000000 		.4byte	.LFB118
 2381 05ce 0A000000 		.4byte	.LFE118
 2382 05d2 02       		.byte	0x2
 2383 05d3 7D       		.byte	0x7d
 2384 05d4 00       		.sleb128 0
 2385 05d5 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 78


 2386 05d6 E9050000 		.4byte	0x5e9
 2387 05da 24       		.uleb128 0x24
 2388 05db FB010000 		.4byte	.LASF67
 2389 05df 01       		.byte	0x1
 2390 05e0 CB01     		.2byte	0x1cb
 2391 05e2 00010000 		.4byte	0x100
 2392 05e6 01       		.byte	0x1
 2393 05e7 50       		.byte	0x50
 2394 05e8 00       		.byte	0
 2395 05e9 22       		.uleb128 0x22
 2396 05ea 01       		.byte	0x1
 2397 05eb 9B030000 		.4byte	.LASF78
 2398 05ef 01       		.byte	0x1
 2399 05f0 E501     		.2byte	0x1e5
 2400 05f2 01       		.byte	0x1
 2401 05f3 00000000 		.4byte	.LFB119
 2402 05f7 14000000 		.4byte	.LFE119
 2403 05fb 02       		.byte	0x2
 2404 05fc 7D       		.byte	0x7d
 2405 05fd 00       		.sleb128 0
 2406 05fe 01       		.byte	0x1
 2407 05ff 24060000 		.4byte	0x624
 2408 0603 23       		.uleb128 0x23
 2409 0604 15060000 		.4byte	.LASF79
 2410 0608 01       		.byte	0x1
 2411 0609 E501     		.2byte	0x1e5
 2412 060b 6D000000 		.4byte	0x6d
 2413 060f 69020000 		.4byte	.LLST18
 2414 0613 23       		.uleb128 0x23
 2415 0614 61060000 		.4byte	.LASF80
 2416 0618 01       		.byte	0x1
 2417 0619 E501     		.2byte	0x1e5
 2418 061b 6D000000 		.4byte	0x6d
 2419 061f 8A020000 		.4byte	.LLST19
 2420 0623 00       		.byte	0
 2421 0624 22       		.uleb128 0x22
 2422 0625 01       		.byte	0x1
 2423 0626 2F030000 		.4byte	.LASF81
 2424 062a 01       		.byte	0x1
 2425 062b F401     		.2byte	0x1f4
 2426 062d 01       		.byte	0x1
 2427 062e 00000000 		.4byte	.LFB120
 2428 0632 0A000000 		.4byte	.LFE120
 2429 0636 02       		.byte	0x2
 2430 0637 7D       		.byte	0x7d
 2431 0638 00       		.sleb128 0
 2432 0639 01       		.byte	0x1
 2433 063a 4D060000 		.4byte	0x64d
 2434 063e 24       		.uleb128 0x24
 2435 063f FB010000 		.4byte	.LASF67
 2436 0643 01       		.byte	0x1
 2437 0644 F401     		.2byte	0x1f4
 2438 0646 00010000 		.4byte	0x100
 2439 064a 01       		.byte	0x1
 2440 064b 50       		.byte	0x50
 2441 064c 00       		.byte	0
 2442 064d 22       		.uleb128 0x22
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 79


 2443 064e 01       		.byte	0x1
 2444 064f FD030000 		.4byte	.LASF82
 2445 0653 01       		.byte	0x1
 2446 0654 0602     		.2byte	0x206
 2447 0656 01       		.byte	0x1
 2448 0657 00000000 		.4byte	.LFB121
 2449 065b 0A000000 		.4byte	.LFE121
 2450 065f 02       		.byte	0x2
 2451 0660 7D       		.byte	0x7d
 2452 0661 00       		.sleb128 0
 2453 0662 01       		.byte	0x1
 2454 0663 76060000 		.4byte	0x676
 2455 0667 24       		.uleb128 0x24
 2456 0668 FB010000 		.4byte	.LASF67
 2457 066c 01       		.byte	0x1
 2458 066d 0602     		.2byte	0x206
 2459 066f 00010000 		.4byte	0x100
 2460 0673 01       		.byte	0x1
 2461 0674 50       		.byte	0x50
 2462 0675 00       		.byte	0
 2463 0676 22       		.uleb128 0x22
 2464 0677 01       		.byte	0x1
 2465 0678 BA020000 		.4byte	.LASF83
 2466 067c 01       		.byte	0x1
 2467 067d 1F02     		.2byte	0x21f
 2468 067f 01       		.byte	0x1
 2469 0680 00000000 		.4byte	.LFB122
 2470 0684 16000000 		.4byte	.LFE122
 2471 0688 02       		.byte	0x2
 2472 0689 7D       		.byte	0x7d
 2473 068a 00       		.sleb128 0
 2474 068b 01       		.byte	0x1
 2475 068c C1060000 		.4byte	0x6c1
 2476 0690 23       		.uleb128 0x23
 2477 0691 4B000000 		.4byte	.LASF84
 2478 0695 01       		.byte	0x1
 2479 0696 1F02     		.2byte	0x21f
 2480 0698 6D000000 		.4byte	0x6d
 2481 069c AB020000 		.4byte	.LLST20
 2482 06a0 23       		.uleb128 0x23
 2483 06a1 32040000 		.4byte	.LASF85
 2484 06a5 01       		.byte	0x1
 2485 06a6 1F02     		.2byte	0x21f
 2486 06a8 6D000000 		.4byte	0x6d
 2487 06ac CC020000 		.4byte	.LLST21
 2488 06b0 1A       		.uleb128 0x1a
 2489 06b1 1D010000 		.4byte	.LASF65
 2490 06b5 01       		.byte	0x1
 2491 06b6 2102     		.2byte	0x221
 2492 06b8 6D000000 		.4byte	0x6d
 2493 06bc ED020000 		.4byte	.LLST22
 2494 06c0 00       		.byte	0
 2495 06c1 22       		.uleb128 0x22
 2496 06c2 01       		.byte	0x1
 2497 06c3 E0060000 		.4byte	.LASF86
 2498 06c7 01       		.byte	0x1
 2499 06c8 4502     		.2byte	0x245
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 80


 2500 06ca 01       		.byte	0x1
 2501 06cb 00000000 		.4byte	.LFB123
 2502 06cf 16000000 		.4byte	.LFE123
 2503 06d3 02       		.byte	0x2
 2504 06d4 7D       		.byte	0x7d
 2505 06d5 00       		.sleb128 0
 2506 06d6 01       		.byte	0x1
 2507 06d7 0C070000 		.4byte	0x70c
 2508 06db 23       		.uleb128 0x23
 2509 06dc 55040000 		.4byte	.LASF87
 2510 06e0 01       		.byte	0x1
 2511 06e1 4502     		.2byte	0x245
 2512 06e3 6D000000 		.4byte	0x6d
 2513 06e7 2A030000 		.4byte	.LLST23
 2514 06eb 23       		.uleb128 0x23
 2515 06ec D4030000 		.4byte	.LASF88
 2516 06f0 01       		.byte	0x1
 2517 06f1 4502     		.2byte	0x245
 2518 06f3 6D000000 		.4byte	0x6d
 2519 06f7 4B030000 		.4byte	.LLST24
 2520 06fb 1A       		.uleb128 0x1a
 2521 06fc 1D010000 		.4byte	.LASF65
 2522 0700 01       		.byte	0x1
 2523 0701 4702     		.2byte	0x247
 2524 0703 6D000000 		.4byte	0x6d
 2525 0707 6C030000 		.4byte	.LLST25
 2526 070b 00       		.byte	0
 2527 070c 22       		.uleb128 0x22
 2528 070d 01       		.byte	0x1
 2529 070e B6010000 		.4byte	.LASF89
 2530 0712 01       		.byte	0x1
 2531 0713 AF02     		.2byte	0x2af
 2532 0715 01       		.byte	0x1
 2533 0716 00000000 		.4byte	.LFB124
 2534 071a 14000000 		.4byte	.LFE124
 2535 071e 02       		.byte	0x2
 2536 071f 7D       		.byte	0x7d
 2537 0720 00       		.sleb128 0
 2538 0721 01       		.byte	0x1
 2539 0722 47070000 		.4byte	0x747
 2540 0726 23       		.uleb128 0x23
 2541 0727 AA050000 		.4byte	.LASF90
 2542 072b 01       		.byte	0x1
 2543 072c AF02     		.2byte	0x2af
 2544 072e 6D000000 		.4byte	0x6d
 2545 0732 A9030000 		.4byte	.LLST26
 2546 0736 1A       		.uleb128 0x1a
 2547 0737 1D010000 		.4byte	.LASF65
 2548 073b 01       		.byte	0x1
 2549 073c B102     		.2byte	0x2b1
 2550 073e 6D000000 		.4byte	0x6d
 2551 0742 CA030000 		.4byte	.LLST27
 2552 0746 00       		.byte	0
 2553 0747 26       		.uleb128 0x26
 2554 0748 01       		.byte	0x1
 2555 0749 39020000 		.4byte	.LASF142
 2556 074d 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 81


 2557 074e CB02     		.2byte	0x2cb
 2558 0750 01       		.byte	0x1
 2559 0751 30000000 		.4byte	0x30
 2560 0755 00000000 		.4byte	.LFB125
 2561 0759 10000000 		.4byte	.LFE125
 2562 075d 02       		.byte	0x2
 2563 075e 7D       		.byte	0x7d
 2564 075f 00       		.sleb128 0
 2565 0760 01       		.byte	0x1
 2566 0761 22       		.uleb128 0x22
 2567 0762 01       		.byte	0x1
 2568 0763 99010000 		.4byte	.LASF91
 2569 0767 01       		.byte	0x1
 2570 0768 E402     		.2byte	0x2e4
 2571 076a 01       		.byte	0x1
 2572 076b 00000000 		.4byte	.LFB126
 2573 076f 14000000 		.4byte	.LFE126
 2574 0773 02       		.byte	0x2
 2575 0774 7D       		.byte	0x7d
 2576 0775 00       		.sleb128 0
 2577 0776 01       		.byte	0x1
 2578 0777 9C070000 		.4byte	0x79c
 2579 077b 23       		.uleb128 0x23
 2580 077c 24030000 		.4byte	.LASF92
 2581 0780 01       		.byte	0x1
 2582 0781 E402     		.2byte	0x2e4
 2583 0783 6D000000 		.4byte	0x6d
 2584 0787 FF030000 		.4byte	.LLST28
 2585 078b 1A       		.uleb128 0x1a
 2586 078c 1D010000 		.4byte	.LASF65
 2587 0790 01       		.byte	0x1
 2588 0791 E602     		.2byte	0x2e6
 2589 0793 6D000000 		.4byte	0x6d
 2590 0797 20040000 		.4byte	.LLST29
 2591 079b 00       		.byte	0
 2592 079c 22       		.uleb128 0x22
 2593 079d 01       		.byte	0x1
 2594 079e 5B010000 		.4byte	.LASF93
 2595 07a2 01       		.byte	0x1
 2596 07a3 0403     		.2byte	0x304
 2597 07a5 01       		.byte	0x1
 2598 07a6 00000000 		.4byte	.LFB127
 2599 07aa 14000000 		.4byte	.LFE127
 2600 07ae 02       		.byte	0x2
 2601 07af 7D       		.byte	0x7d
 2602 07b0 00       		.sleb128 0
 2603 07b1 01       		.byte	0x1
 2604 07b2 D7070000 		.4byte	0x7d7
 2605 07b6 23       		.uleb128 0x23
 2606 07b7 00000000 		.4byte	.LASF94
 2607 07bb 01       		.byte	0x1
 2608 07bc 0403     		.2byte	0x304
 2609 07be 6D000000 		.4byte	0x6d
 2610 07c2 55040000 		.4byte	.LLST30
 2611 07c6 1A       		.uleb128 0x1a
 2612 07c7 1D010000 		.4byte	.LASF65
 2613 07cb 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 82


 2614 07cc 0603     		.2byte	0x306
 2615 07ce 6D000000 		.4byte	0x6d
 2616 07d2 76040000 		.4byte	.LLST31
 2617 07d6 00       		.byte	0
 2618 07d7 22       		.uleb128 0x22
 2619 07d8 01       		.byte	0x1
 2620 07d9 9A050000 		.4byte	.LASF95
 2621 07dd 01       		.byte	0x1
 2622 07de 2303     		.2byte	0x323
 2623 07e0 01       		.byte	0x1
 2624 07e1 00000000 		.4byte	.LFB128
 2625 07e5 16000000 		.4byte	.LFE128
 2626 07e9 02       		.byte	0x2
 2627 07ea 7D       		.byte	0x7d
 2628 07eb 00       		.sleb128 0
 2629 07ec 01       		.byte	0x1
 2630 07ed 12080000 		.4byte	0x812
 2631 07f1 23       		.uleb128 0x23
 2632 07f2 00000000 		.4byte	.LASF94
 2633 07f6 01       		.byte	0x1
 2634 07f7 2303     		.2byte	0x323
 2635 07f9 6D000000 		.4byte	0x6d
 2636 07fd AB040000 		.4byte	.LLST32
 2637 0801 1A       		.uleb128 0x1a
 2638 0802 1D010000 		.4byte	.LASF65
 2639 0806 01       		.byte	0x1
 2640 0807 2503     		.2byte	0x325
 2641 0809 6D000000 		.4byte	0x6d
 2642 080d CC040000 		.4byte	.LLST33
 2643 0811 00       		.byte	0
 2644 0812 25       		.uleb128 0x25
 2645 0813 01       		.byte	0x1
 2646 0814 1D060000 		.4byte	.LASF96
 2647 0818 01       		.byte	0x1
 2648 0819 5703     		.2byte	0x357
 2649 081b 01       		.byte	0x1
 2650 081c 00000000 		.4byte	.LFB129
 2651 0820 B4000000 		.4byte	.LFE129
 2652 0824 01050000 		.4byte	.LLST34
 2653 0828 01       		.byte	0x1
 2654 0829 9C080000 		.4byte	0x89c
 2655 082d 24       		.uleb128 0x24
 2656 082e CB000000 		.4byte	.LASF97
 2657 0832 01       		.byte	0x1
 2658 0833 5703     		.2byte	0x357
 2659 0835 9C080000 		.4byte	0x89c
 2660 0839 01       		.byte	0x1
 2661 083a 50       		.byte	0x50
 2662 083b 27       		.uleb128 0x27
 2663 083c 746D7000 		.ascii	"tmp\000"
 2664 0840 01       		.byte	0x1
 2665 0841 5903     		.2byte	0x359
 2666 0843 6D000000 		.4byte	0x6d
 2667 0847 21050000 		.4byte	.LLST35
 2668 084b 1A       		.uleb128 0x1a
 2669 084c 49030000 		.4byte	.LASF98
 2670 0850 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 83


 2671 0851 5903     		.2byte	0x359
 2672 0853 6D000000 		.4byte	0x6d
 2673 0857 BC050000 		.4byte	.LLST36
 2674 085b 1A       		.uleb128 0x1a
 2675 085c 46060000 		.4byte	.LASF99
 2676 0860 01       		.byte	0x1
 2677 0861 5903     		.2byte	0x359
 2678 0863 6D000000 		.4byte	0x6d
 2679 0867 0C060000 		.4byte	.LLST37
 2680 086b 1A       		.uleb128 0x1a
 2681 086c 46000000 		.4byte	.LASF100
 2682 0870 01       		.byte	0x1
 2683 0871 5903     		.2byte	0x359
 2684 0873 6D000000 		.4byte	0x6d
 2685 0877 37060000 		.4byte	.LLST38
 2686 087b 1A       		.uleb128 0x1a
 2687 087c AE070000 		.4byte	.LASF101
 2688 0880 01       		.byte	0x1
 2689 0881 5903     		.2byte	0x359
 2690 0883 6D000000 		.4byte	0x6d
 2691 0887 6E060000 		.4byte	.LLST39
 2692 088b 1A       		.uleb128 0x1a
 2693 088c 41000000 		.4byte	.LASF102
 2694 0890 01       		.byte	0x1
 2695 0891 5903     		.2byte	0x359
 2696 0893 6D000000 		.4byte	0x6d
 2697 0897 A1060000 		.4byte	.LLST40
 2698 089b 00       		.byte	0
 2699 089c 28       		.uleb128 0x28
 2700 089d 04       		.byte	0x4
 2701 089e 48030000 		.4byte	0x348
 2702 08a2 22       		.uleb128 0x22
 2703 08a3 01       		.byte	0x1
 2704 08a4 A9020000 		.4byte	.LASF103
 2705 08a8 01       		.byte	0x1
 2706 08a9 D403     		.2byte	0x3d4
 2707 08ab 01       		.byte	0x1
 2708 08ac 00000000 		.4byte	.LFB130
 2709 08b0 38000000 		.4byte	.LFE130
 2710 08b4 02       		.byte	0x2
 2711 08b5 7D       		.byte	0x7d
 2712 08b6 00       		.sleb128 0
 2713 08b7 01       		.byte	0x1
 2714 08b8 DD080000 		.4byte	0x8dd
 2715 08bc 23       		.uleb128 0x23
 2716 08bd 4F030000 		.4byte	.LASF104
 2717 08c1 01       		.byte	0x1
 2718 08c2 D403     		.2byte	0x3d4
 2719 08c4 6D000000 		.4byte	0x6d
 2720 08c8 CC060000 		.4byte	.LLST41
 2721 08cc 1A       		.uleb128 0x1a
 2722 08cd 1D010000 		.4byte	.LASF65
 2723 08d1 01       		.byte	0x1
 2724 08d2 D603     		.2byte	0x3d6
 2725 08d4 6D000000 		.4byte	0x6d
 2726 08d8 ED060000 		.4byte	.LLST42
 2727 08dc 00       		.byte	0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 84


 2728 08dd 22       		.uleb128 0x22
 2729 08de 01       		.byte	0x1
 2730 08df E0030000 		.4byte	.LASF105
 2731 08e3 01       		.byte	0x1
 2732 08e4 F403     		.2byte	0x3f4
 2733 08e6 01       		.byte	0x1
 2734 08e7 00000000 		.4byte	.LFB131
 2735 08eb 0C000000 		.4byte	.LFE131
 2736 08ef 02       		.byte	0x2
 2737 08f0 7D       		.byte	0x7d
 2738 08f1 00       		.sleb128 0
 2739 08f2 01       		.byte	0x1
 2740 08f3 06090000 		.4byte	0x906
 2741 08f7 24       		.uleb128 0x24
 2742 08f8 FB010000 		.4byte	.LASF67
 2743 08fc 01       		.byte	0x1
 2744 08fd F403     		.2byte	0x3f4
 2745 08ff 00010000 		.4byte	0x100
 2746 0903 01       		.byte	0x1
 2747 0904 50       		.byte	0x50
 2748 0905 00       		.byte	0
 2749 0906 22       		.uleb128 0x22
 2750 0907 01       		.byte	0x1
 2751 0908 0C020000 		.4byte	.LASF106
 2752 090c 01       		.byte	0x1
 2753 090d 0504     		.2byte	0x405
 2754 090f 01       		.byte	0x1
 2755 0910 00000000 		.4byte	.LFB132
 2756 0914 0C000000 		.4byte	.LFE132
 2757 0918 02       		.byte	0x2
 2758 0919 7D       		.byte	0x7d
 2759 091a 00       		.sleb128 0
 2760 091b 01       		.byte	0x1
 2761 091c 2F090000 		.4byte	0x92f
 2762 0920 24       		.uleb128 0x24
 2763 0921 FB010000 		.4byte	.LASF67
 2764 0925 01       		.byte	0x1
 2765 0926 0504     		.2byte	0x405
 2766 0928 00010000 		.4byte	0x100
 2767 092c 01       		.byte	0x1
 2768 092d 50       		.byte	0x50
 2769 092e 00       		.byte	0
 2770 092f 22       		.uleb128 0x22
 2771 0930 01       		.byte	0x1
 2772 0931 CF060000 		.4byte	.LASF107
 2773 0935 01       		.byte	0x1
 2774 0936 1604     		.2byte	0x416
 2775 0938 01       		.byte	0x1
 2776 0939 00000000 		.4byte	.LFB133
 2777 093d 0C000000 		.4byte	.LFE133
 2778 0941 02       		.byte	0x2
 2779 0942 7D       		.byte	0x7d
 2780 0943 00       		.sleb128 0
 2781 0944 01       		.byte	0x1
 2782 0945 58090000 		.4byte	0x958
 2783 0949 24       		.uleb128 0x24
 2784 094a 64040000 		.4byte	.LASF108
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 85


 2785 094e 01       		.byte	0x1
 2786 094f 1604     		.2byte	0x416
 2787 0951 6D000000 		.4byte	0x6d
 2788 0955 01       		.byte	0x1
 2789 0956 50       		.byte	0x50
 2790 0957 00       		.byte	0
 2791 0958 22       		.uleb128 0x22
 2792 0959 01       		.byte	0x1
 2793 095a 19050000 		.4byte	.LASF109
 2794 095e 01       		.byte	0x1
 2795 095f 3D04     		.2byte	0x43d
 2796 0961 01       		.byte	0x1
 2797 0962 00000000 		.4byte	.LFB134
 2798 0966 1A000000 		.4byte	.LFE134
 2799 096a 02       		.byte	0x2
 2800 096b 7D       		.byte	0x7d
 2801 096c 00       		.sleb128 0
 2802 096d 01       		.byte	0x1
 2803 096e 91090000 		.4byte	0x991
 2804 0972 23       		.uleb128 0x23
 2805 0973 B2000000 		.4byte	.LASF110
 2806 0977 01       		.byte	0x1
 2807 0978 3D04     		.2byte	0x43d
 2808 097a 6D000000 		.4byte	0x6d
 2809 097e 17070000 		.4byte	.LLST43
 2810 0982 24       		.uleb128 0x24
 2811 0983 FB010000 		.4byte	.LASF67
 2812 0987 01       		.byte	0x1
 2813 0988 3D04     		.2byte	0x43d
 2814 098a 00010000 		.4byte	0x100
 2815 098e 01       		.byte	0x1
 2816 098f 51       		.byte	0x51
 2817 0990 00       		.byte	0
 2818 0991 22       		.uleb128 0x22
 2819 0992 01       		.byte	0x1
 2820 0993 34010000 		.4byte	.LASF111
 2821 0997 01       		.byte	0x1
 2822 0998 5D04     		.2byte	0x45d
 2823 099a 01       		.byte	0x1
 2824 099b 00000000 		.4byte	.LFB135
 2825 099f 1A000000 		.4byte	.LFE135
 2826 09a3 02       		.byte	0x2
 2827 09a4 7D       		.byte	0x7d
 2828 09a5 00       		.sleb128 0
 2829 09a6 01       		.byte	0x1
 2830 09a7 CA090000 		.4byte	0x9ca
 2831 09ab 23       		.uleb128 0x23
 2832 09ac AC030000 		.4byte	.LASF112
 2833 09b0 01       		.byte	0x1
 2834 09b1 5D04     		.2byte	0x45d
 2835 09b3 6D000000 		.4byte	0x6d
 2836 09b7 51070000 		.4byte	.LLST44
 2837 09bb 24       		.uleb128 0x24
 2838 09bc FB010000 		.4byte	.LASF67
 2839 09c0 01       		.byte	0x1
 2840 09c1 5D04     		.2byte	0x45d
 2841 09c3 00010000 		.4byte	0x100
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 86


 2842 09c7 01       		.byte	0x1
 2843 09c8 51       		.byte	0x51
 2844 09c9 00       		.byte	0
 2845 09ca 22       		.uleb128 0x22
 2846 09cb 01       		.byte	0x1
 2847 09cc D5070000 		.4byte	.LASF113
 2848 09d0 01       		.byte	0x1
 2849 09d1 7804     		.2byte	0x478
 2850 09d3 01       		.byte	0x1
 2851 09d4 00000000 		.4byte	.LFB136
 2852 09d8 1A000000 		.4byte	.LFE136
 2853 09dc 02       		.byte	0x2
 2854 09dd 7D       		.byte	0x7d
 2855 09de 00       		.sleb128 0
 2856 09df 01       		.byte	0x1
 2857 09e0 030A0000 		.4byte	0xa03
 2858 09e4 23       		.uleb128 0x23
 2859 09e5 C5030000 		.4byte	.LASF114
 2860 09e9 01       		.byte	0x1
 2861 09ea 7804     		.2byte	0x478
 2862 09ec 6D000000 		.4byte	0x6d
 2863 09f0 8B070000 		.4byte	.LLST45
 2864 09f4 24       		.uleb128 0x24
 2865 09f5 FB010000 		.4byte	.LASF67
 2866 09f9 01       		.byte	0x1
 2867 09fa 7804     		.2byte	0x478
 2868 09fc 00010000 		.4byte	0x100
 2869 0a00 01       		.byte	0x1
 2870 0a01 51       		.byte	0x51
 2871 0a02 00       		.byte	0
 2872 0a03 22       		.uleb128 0x22
 2873 0a04 01       		.byte	0x1
 2874 0a05 44070000 		.4byte	.LASF115
 2875 0a09 01       		.byte	0x1
 2876 0a0a AA04     		.2byte	0x4aa
 2877 0a0c 01       		.byte	0x1
 2878 0a0d 00000000 		.4byte	.LFB137
 2879 0a11 1A000000 		.4byte	.LFE137
 2880 0a15 02       		.byte	0x2
 2881 0a16 7D       		.byte	0x7d
 2882 0a17 00       		.sleb128 0
 2883 0a18 01       		.byte	0x1
 2884 0a19 3C0A0000 		.4byte	0xa3c
 2885 0a1d 23       		.uleb128 0x23
 2886 0a1e 85020000 		.4byte	.LASF116
 2887 0a22 01       		.byte	0x1
 2888 0a23 AA04     		.2byte	0x4aa
 2889 0a25 6D000000 		.4byte	0x6d
 2890 0a29 C5070000 		.4byte	.LLST46
 2891 0a2d 24       		.uleb128 0x24
 2892 0a2e FB010000 		.4byte	.LASF67
 2893 0a32 01       		.byte	0x1
 2894 0a33 AA04     		.2byte	0x4aa
 2895 0a35 00010000 		.4byte	0x100
 2896 0a39 01       		.byte	0x1
 2897 0a3a 51       		.byte	0x51
 2898 0a3b 00       		.byte	0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 87


 2899 0a3c 22       		.uleb128 0x22
 2900 0a3d 01       		.byte	0x1
 2901 0a3e 2F060000 		.4byte	.LASF117
 2902 0a42 01       		.byte	0x1
 2903 0a43 D204     		.2byte	0x4d2
 2904 0a45 01       		.byte	0x1
 2905 0a46 00000000 		.4byte	.LFB138
 2906 0a4a 1A000000 		.4byte	.LFE138
 2907 0a4e 02       		.byte	0x2
 2908 0a4f 7D       		.byte	0x7d
 2909 0a50 00       		.sleb128 0
 2910 0a51 01       		.byte	0x1
 2911 0a52 750A0000 		.4byte	0xa75
 2912 0a56 23       		.uleb128 0x23
 2913 0a57 C0060000 		.4byte	.LASF118
 2914 0a5b 01       		.byte	0x1
 2915 0a5c D204     		.2byte	0x4d2
 2916 0a5e 6D000000 		.4byte	0x6d
 2917 0a62 FF070000 		.4byte	.LLST47
 2918 0a66 24       		.uleb128 0x24
 2919 0a67 FB010000 		.4byte	.LASF67
 2920 0a6b 01       		.byte	0x1
 2921 0a6c D204     		.2byte	0x4d2
 2922 0a6e 00010000 		.4byte	0x100
 2923 0a72 01       		.byte	0x1
 2924 0a73 51       		.byte	0x51
 2925 0a74 00       		.byte	0
 2926 0a75 22       		.uleb128 0x22
 2927 0a76 01       		.byte	0x1
 2928 0a77 82010000 		.4byte	.LASF119
 2929 0a7b 01       		.byte	0x1
 2930 0a7c F904     		.2byte	0x4f9
 2931 0a7e 01       		.byte	0x1
 2932 0a7f 00000000 		.4byte	.LFB139
 2933 0a83 1A000000 		.4byte	.LFE139
 2934 0a87 02       		.byte	0x2
 2935 0a88 7D       		.byte	0x7d
 2936 0a89 00       		.sleb128 0
 2937 0a8a 01       		.byte	0x1
 2938 0a8b AE0A0000 		.4byte	0xaae
 2939 0a8f 23       		.uleb128 0x23
 2940 0a90 B2000000 		.4byte	.LASF110
 2941 0a94 01       		.byte	0x1
 2942 0a95 F904     		.2byte	0x4f9
 2943 0a97 6D000000 		.4byte	0x6d
 2944 0a9b 39080000 		.4byte	.LLST48
 2945 0a9f 24       		.uleb128 0x24
 2946 0aa0 FB010000 		.4byte	.LASF67
 2947 0aa4 01       		.byte	0x1
 2948 0aa5 F904     		.2byte	0x4f9
 2949 0aa7 00010000 		.4byte	0x100
 2950 0aab 01       		.byte	0x1
 2951 0aac 51       		.byte	0x51
 2952 0aad 00       		.byte	0
 2953 0aae 22       		.uleb128 0x22
 2954 0aaf 01       		.byte	0x1
 2955 0ab0 66050000 		.4byte	.LASF120
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 88


 2956 0ab4 01       		.byte	0x1
 2957 0ab5 1605     		.2byte	0x516
 2958 0ab7 01       		.byte	0x1
 2959 0ab8 00000000 		.4byte	.LFB140
 2960 0abc 1A000000 		.4byte	.LFE140
 2961 0ac0 02       		.byte	0x2
 2962 0ac1 7D       		.byte	0x7d
 2963 0ac2 00       		.sleb128 0
 2964 0ac3 01       		.byte	0x1
 2965 0ac4 E70A0000 		.4byte	0xae7
 2966 0ac8 23       		.uleb128 0x23
 2967 0ac9 AC030000 		.4byte	.LASF112
 2968 0acd 01       		.byte	0x1
 2969 0ace 1605     		.2byte	0x516
 2970 0ad0 6D000000 		.4byte	0x6d
 2971 0ad4 73080000 		.4byte	.LLST49
 2972 0ad8 24       		.uleb128 0x24
 2973 0ad9 FB010000 		.4byte	.LASF67
 2974 0add 01       		.byte	0x1
 2975 0ade 1605     		.2byte	0x516
 2976 0ae0 00010000 		.4byte	0x100
 2977 0ae4 01       		.byte	0x1
 2978 0ae5 51       		.byte	0x51
 2979 0ae6 00       		.byte	0
 2980 0ae7 22       		.uleb128 0x22
 2981 0ae8 01       		.byte	0x1
 2982 0ae9 6B010000 		.4byte	.LASF121
 2983 0aed 01       		.byte	0x1
 2984 0aee 2E05     		.2byte	0x52e
 2985 0af0 01       		.byte	0x1
 2986 0af1 00000000 		.4byte	.LFB141
 2987 0af5 1A000000 		.4byte	.LFE141
 2988 0af9 02       		.byte	0x2
 2989 0afa 7D       		.byte	0x7d
 2990 0afb 00       		.sleb128 0
 2991 0afc 01       		.byte	0x1
 2992 0afd 200B0000 		.4byte	0xb20
 2993 0b01 23       		.uleb128 0x23
 2994 0b02 C5030000 		.4byte	.LASF114
 2995 0b06 01       		.byte	0x1
 2996 0b07 2E05     		.2byte	0x52e
 2997 0b09 6D000000 		.4byte	0x6d
 2998 0b0d AD080000 		.4byte	.LLST50
 2999 0b11 24       		.uleb128 0x24
 3000 0b12 FB010000 		.4byte	.LASF67
 3001 0b16 01       		.byte	0x1
 3002 0b17 2E05     		.2byte	0x52e
 3003 0b19 00010000 		.4byte	0x100
 3004 0b1d 01       		.byte	0x1
 3005 0b1e 51       		.byte	0x51
 3006 0b1f 00       		.byte	0
 3007 0b20 22       		.uleb128 0x22
 3008 0b21 01       		.byte	0x1
 3009 0b22 5A000000 		.4byte	.LASF122
 3010 0b26 01       		.byte	0x1
 3011 0b27 5D05     		.2byte	0x55d
 3012 0b29 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 89


 3013 0b2a 00000000 		.4byte	.LFB142
 3014 0b2e 1A000000 		.4byte	.LFE142
 3015 0b32 02       		.byte	0x2
 3016 0b33 7D       		.byte	0x7d
 3017 0b34 00       		.sleb128 0
 3018 0b35 01       		.byte	0x1
 3019 0b36 590B0000 		.4byte	0xb59
 3020 0b3a 23       		.uleb128 0x23
 3021 0b3b 85020000 		.4byte	.LASF116
 3022 0b3f 01       		.byte	0x1
 3023 0b40 5D05     		.2byte	0x55d
 3024 0b42 6D000000 		.4byte	0x6d
 3025 0b46 E7080000 		.4byte	.LLST51
 3026 0b4a 24       		.uleb128 0x24
 3027 0b4b FB010000 		.4byte	.LASF67
 3028 0b4f 01       		.byte	0x1
 3029 0b50 5D05     		.2byte	0x55d
 3030 0b52 00010000 		.4byte	0x100
 3031 0b56 01       		.byte	0x1
 3032 0b57 51       		.byte	0x51
 3033 0b58 00       		.byte	0
 3034 0b59 22       		.uleb128 0x22
 3035 0b5a 01       		.byte	0x1
 3036 0b5b 3E040000 		.4byte	.LASF123
 3037 0b5f 01       		.byte	0x1
 3038 0b60 8105     		.2byte	0x581
 3039 0b62 01       		.byte	0x1
 3040 0b63 00000000 		.4byte	.LFB143
 3041 0b67 1A000000 		.4byte	.LFE143
 3042 0b6b 02       		.byte	0x2
 3043 0b6c 7D       		.byte	0x7d
 3044 0b6d 00       		.sleb128 0
 3045 0b6e 01       		.byte	0x1
 3046 0b6f 920B0000 		.4byte	0xb92
 3047 0b73 23       		.uleb128 0x23
 3048 0b74 C0060000 		.4byte	.LASF118
 3049 0b78 01       		.byte	0x1
 3050 0b79 8105     		.2byte	0x581
 3051 0b7b 6D000000 		.4byte	0x6d
 3052 0b7f 21090000 		.4byte	.LLST52
 3053 0b83 24       		.uleb128 0x24
 3054 0b84 FB010000 		.4byte	.LASF67
 3055 0b88 01       		.byte	0x1
 3056 0b89 8105     		.2byte	0x581
 3057 0b8b 00010000 		.4byte	0x100
 3058 0b8f 01       		.byte	0x1
 3059 0b90 51       		.byte	0x51
 3060 0b91 00       		.byte	0
 3061 0b92 22       		.uleb128 0x22
 3062 0b93 01       		.byte	0x1
 3063 0b94 B8070000 		.4byte	.LASF124
 3064 0b98 01       		.byte	0x1
 3065 0b99 AF05     		.2byte	0x5af
 3066 0b9b 01       		.byte	0x1
 3067 0b9c 00000000 		.4byte	.LFB144
 3068 0ba0 1A000000 		.4byte	.LFE144
 3069 0ba4 02       		.byte	0x2
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 90


 3070 0ba5 7D       		.byte	0x7d
 3071 0ba6 00       		.sleb128 0
 3072 0ba7 01       		.byte	0x1
 3073 0ba8 CB0B0000 		.4byte	0xbcb
 3074 0bac 23       		.uleb128 0x23
 3075 0bad B2000000 		.4byte	.LASF110
 3076 0bb1 01       		.byte	0x1
 3077 0bb2 AF05     		.2byte	0x5af
 3078 0bb4 6D000000 		.4byte	0x6d
 3079 0bb8 5B090000 		.4byte	.LLST53
 3080 0bbc 24       		.uleb128 0x24
 3081 0bbd FB010000 		.4byte	.LASF67
 3082 0bc1 01       		.byte	0x1
 3083 0bc2 AF05     		.2byte	0x5af
 3084 0bc4 00010000 		.4byte	0x100
 3085 0bc8 01       		.byte	0x1
 3086 0bc9 51       		.byte	0x51
 3087 0bca 00       		.byte	0
 3088 0bcb 22       		.uleb128 0x22
 3089 0bcc 01       		.byte	0x1
 3090 0bcd 7E030000 		.4byte	.LASF125
 3091 0bd1 01       		.byte	0x1
 3092 0bd2 CF05     		.2byte	0x5cf
 3093 0bd4 01       		.byte	0x1
 3094 0bd5 00000000 		.4byte	.LFB145
 3095 0bd9 1A000000 		.4byte	.LFE145
 3096 0bdd 02       		.byte	0x2
 3097 0bde 7D       		.byte	0x7d
 3098 0bdf 00       		.sleb128 0
 3099 0be0 01       		.byte	0x1
 3100 0be1 040C0000 		.4byte	0xc04
 3101 0be5 23       		.uleb128 0x23
 3102 0be6 AC030000 		.4byte	.LASF112
 3103 0bea 01       		.byte	0x1
 3104 0beb CF05     		.2byte	0x5cf
 3105 0bed 6D000000 		.4byte	0x6d
 3106 0bf1 95090000 		.4byte	.LLST54
 3107 0bf5 24       		.uleb128 0x24
 3108 0bf6 FB010000 		.4byte	.LASF67
 3109 0bfa 01       		.byte	0x1
 3110 0bfb CF05     		.2byte	0x5cf
 3111 0bfd 00010000 		.4byte	0x100
 3112 0c01 01       		.byte	0x1
 3113 0c02 51       		.byte	0x51
 3114 0c03 00       		.byte	0
 3115 0c04 22       		.uleb128 0x22
 3116 0c05 01       		.byte	0x1
 3117 0c06 89060000 		.4byte	.LASF126
 3118 0c0a 01       		.byte	0x1
 3119 0c0b EA05     		.2byte	0x5ea
 3120 0c0d 01       		.byte	0x1
 3121 0c0e 00000000 		.4byte	.LFB146
 3122 0c12 1A000000 		.4byte	.LFE146
 3123 0c16 02       		.byte	0x2
 3124 0c17 7D       		.byte	0x7d
 3125 0c18 00       		.sleb128 0
 3126 0c19 01       		.byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 91


 3127 0c1a 3D0C0000 		.4byte	0xc3d
 3128 0c1e 23       		.uleb128 0x23
 3129 0c1f C5030000 		.4byte	.LASF114
 3130 0c23 01       		.byte	0x1
 3131 0c24 EA05     		.2byte	0x5ea
 3132 0c26 6D000000 		.4byte	0x6d
 3133 0c2a CF090000 		.4byte	.LLST55
 3134 0c2e 24       		.uleb128 0x24
 3135 0c2f FB010000 		.4byte	.LASF67
 3136 0c33 01       		.byte	0x1
 3137 0c34 EA05     		.2byte	0x5ea
 3138 0c36 00010000 		.4byte	0x100
 3139 0c3a 01       		.byte	0x1
 3140 0c3b 51       		.byte	0x51
 3141 0c3c 00       		.byte	0
 3142 0c3d 22       		.uleb128 0x22
 3143 0c3e 01       		.byte	0x1
 3144 0c3f 7D050000 		.4byte	.LASF127
 3145 0c43 01       		.byte	0x1
 3146 0c44 1C06     		.2byte	0x61c
 3147 0c46 01       		.byte	0x1
 3148 0c47 00000000 		.4byte	.LFB147
 3149 0c4b 1A000000 		.4byte	.LFE147
 3150 0c4f 02       		.byte	0x2
 3151 0c50 7D       		.byte	0x7d
 3152 0c51 00       		.sleb128 0
 3153 0c52 01       		.byte	0x1
 3154 0c53 760C0000 		.4byte	0xc76
 3155 0c57 23       		.uleb128 0x23
 3156 0c58 85020000 		.4byte	.LASF116
 3157 0c5c 01       		.byte	0x1
 3158 0c5d 1C06     		.2byte	0x61c
 3159 0c5f 6D000000 		.4byte	0x6d
 3160 0c63 090A0000 		.4byte	.LLST56
 3161 0c67 24       		.uleb128 0x24
 3162 0c68 FB010000 		.4byte	.LASF67
 3163 0c6c 01       		.byte	0x1
 3164 0c6d 1C06     		.2byte	0x61c
 3165 0c6f 00010000 		.4byte	0x100
 3166 0c73 01       		.byte	0x1
 3167 0c74 51       		.byte	0x51
 3168 0c75 00       		.byte	0
 3169 0c76 22       		.uleb128 0x22
 3170 0c77 01       		.byte	0x1
 3171 0c78 D6000000 		.4byte	.LASF128
 3172 0c7c 01       		.byte	0x1
 3173 0c7d 4406     		.2byte	0x644
 3174 0c7f 01       		.byte	0x1
 3175 0c80 00000000 		.4byte	.LFB148
 3176 0c84 1A000000 		.4byte	.LFE148
 3177 0c88 02       		.byte	0x2
 3178 0c89 7D       		.byte	0x7d
 3179 0c8a 00       		.sleb128 0
 3180 0c8b 01       		.byte	0x1
 3181 0c8c AF0C0000 		.4byte	0xcaf
 3182 0c90 23       		.uleb128 0x23
 3183 0c91 C0060000 		.4byte	.LASF118
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 92


 3184 0c95 01       		.byte	0x1
 3185 0c96 4406     		.2byte	0x644
 3186 0c98 6D000000 		.4byte	0x6d
 3187 0c9c 430A0000 		.4byte	.LLST57
 3188 0ca0 24       		.uleb128 0x24
 3189 0ca1 FB010000 		.4byte	.LASF67
 3190 0ca5 01       		.byte	0x1
 3191 0ca6 4406     		.2byte	0x644
 3192 0ca8 00010000 		.4byte	0x100
 3193 0cac 01       		.byte	0x1
 3194 0cad 51       		.byte	0x51
 3195 0cae 00       		.byte	0
 3196 0caf 22       		.uleb128 0x22
 3197 0cb0 01       		.byte	0x1
 3198 0cb1 5B070000 		.4byte	.LASF129
 3199 0cb5 01       		.byte	0x1
 3200 0cb6 7106     		.2byte	0x671
 3201 0cb8 01       		.byte	0x1
 3202 0cb9 00000000 		.4byte	.LFB149
 3203 0cbd 1A000000 		.4byte	.LFE149
 3204 0cc1 02       		.byte	0x2
 3205 0cc2 7D       		.byte	0x7d
 3206 0cc3 00       		.sleb128 0
 3207 0cc4 01       		.byte	0x1
 3208 0cc5 E80C0000 		.4byte	0xce8
 3209 0cc9 23       		.uleb128 0x23
 3210 0cca 16010000 		.4byte	.LASF130
 3211 0cce 01       		.byte	0x1
 3212 0ccf 7106     		.2byte	0x671
 3213 0cd1 30000000 		.4byte	0x30
 3214 0cd5 7D0A0000 		.4byte	.LLST58
 3215 0cd9 24       		.uleb128 0x24
 3216 0cda FB010000 		.4byte	.LASF67
 3217 0cde 01       		.byte	0x1
 3218 0cdf 7106     		.2byte	0x671
 3219 0ce1 00010000 		.4byte	0x100
 3220 0ce5 01       		.byte	0x1
 3221 0ce6 51       		.byte	0x51
 3222 0ce7 00       		.byte	0
 3223 0ce8 29       		.uleb128 0x29
 3224 0ce9 53030000 		.4byte	0x353
 3225 0ced 00000000 		.4byte	.LFB150
 3226 0cf1 30000000 		.4byte	.LFE150
 3227 0cf5 02       		.byte	0x2
 3228 0cf6 7D       		.byte	0x7d
 3229 0cf7 00       		.sleb128 0
 3230 0cf8 01       		.byte	0x1
 3231 0cf9 220D0000 		.4byte	0xd22
 3232 0cfd 20       		.uleb128 0x20
 3233 0cfe 66030000 		.4byte	0x366
 3234 0d02 B70A0000 		.4byte	.LLST59
 3235 0d06 1E       		.uleb128 0x1e
 3236 0d07 72030000 		.4byte	0x372
 3237 0d0b E30A0000 		.4byte	.LLST60
 3238 0d0f 1E       		.uleb128 0x1e
 3239 0d10 7E030000 		.4byte	0x37e
 3240 0d14 1F0B0000 		.4byte	.LLST61
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 93


 3241 0d18 1E       		.uleb128 0x1e
 3242 0d19 8A030000 		.4byte	0x38a
 3243 0d1d 550B0000 		.4byte	.LLST62
 3244 0d21 00       		.byte	0
 3245 0d22 2A       		.uleb128 0x2a
 3246 0d23 01       		.byte	0x1
 3247 0d24 F3000000 		.4byte	.LASF132
 3248 0d28 01       		.byte	0x1
 3249 0d29 C206     		.2byte	0x6c2
 3250 0d2b 01       		.byte	0x1
 3251 0d2c 00000000 		.4byte	.LFB151
 3252 0d30 12000000 		.4byte	.LFE151
 3253 0d34 02       		.byte	0x2
 3254 0d35 7D       		.byte	0x7d
 3255 0d36 00       		.sleb128 0
 3256 0d37 01       		.byte	0x1
 3257 0d38 2B       		.uleb128 0x2b
 3258 0d39 01       		.byte	0x1
 3259 0d3a 69060000 		.4byte	.LASF134
 3260 0d3e 01       		.byte	0x1
 3261 0d3f D506     		.2byte	0x6d5
 3262 0d41 01       		.byte	0x1
 3263 0d42 DE000000 		.4byte	0xde
 3264 0d46 00000000 		.4byte	.LFB152
 3265 0d4a 14000000 		.4byte	.LFE152
 3266 0d4e 02       		.byte	0x2
 3267 0d4f 7D       		.byte	0x7d
 3268 0d50 00       		.sleb128 0
 3269 0d51 01       		.byte	0x1
 3270 0d52 770D0000 		.4byte	0xd77
 3271 0d56 23       		.uleb128 0x23
 3272 0d57 16010000 		.4byte	.LASF130
 3273 0d5b 01       		.byte	0x1
 3274 0d5c D506     		.2byte	0x6d5
 3275 0d5e 30000000 		.4byte	0x30
 3276 0d62 8C0B0000 		.4byte	.LLST63
 3277 0d66 1A       		.uleb128 0x1a
 3278 0d67 63020000 		.4byte	.LASF57
 3279 0d6b 01       		.byte	0x1
 3280 0d6c D706     		.2byte	0x6d7
 3281 0d6e DE000000 		.4byte	0xde
 3282 0d72 AD0B0000 		.4byte	.LLST64
 3283 0d76 00       		.byte	0
 3284 0d77 22       		.uleb128 0x22
 3285 0d78 01       		.byte	0x1
 3286 0d79 80000000 		.4byte	.LASF135
 3287 0d7d 01       		.byte	0x1
 3288 0d7e F606     		.2byte	0x6f6
 3289 0d80 01       		.byte	0x1
 3290 0d81 00000000 		.4byte	.LFB153
 3291 0d85 0C000000 		.4byte	.LFE153
 3292 0d89 02       		.byte	0x2
 3293 0d8a 7D       		.byte	0x7d
 3294 0d8b 00       		.sleb128 0
 3295 0d8c 01       		.byte	0x1
 3296 0d8d A00D0000 		.4byte	0xda0
 3297 0d91 24       		.uleb128 0x24
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 94


 3298 0d92 16010000 		.4byte	.LASF130
 3299 0d96 01       		.byte	0x1
 3300 0d97 F606     		.2byte	0x6f6
 3301 0d99 30000000 		.4byte	0x30
 3302 0d9d 01       		.byte	0x1
 3303 0d9e 50       		.byte	0x50
 3304 0d9f 00       		.byte	0
 3305 0da0 06       		.uleb128 0x6
 3306 0da1 30000000 		.4byte	0x30
 3307 0da5 B00D0000 		.4byte	0xdb0
 3308 0da9 07       		.uleb128 0x7
 3309 0daa 9B000000 		.4byte	0x9b
 3310 0dae 0F       		.byte	0xf
 3311 0daf 00       		.byte	0
 3312 0db0 2C       		.uleb128 0x2c
 3313 0db1 DC050000 		.4byte	.LASF136
 3314 0db5 01       		.byte	0x1
 3315 0db6 7F       		.byte	0x7f
 3316 0db7 C10D0000 		.4byte	0xdc1
 3317 0dbb 05       		.byte	0x5
 3318 0dbc 03       		.byte	0x3
 3319 0dbd 00000000 		.4byte	APBAHBPrescTable
 3320 0dc1 2D       		.uleb128 0x2d
 3321 0dc2 C60D0000 		.4byte	0xdc6
 3322 0dc6 05       		.uleb128 0x5
 3323 0dc7 A00D0000 		.4byte	0xda0
 3324 0dcb 2E       		.uleb128 0x2e
 3325 0dcc F7040000 		.4byte	.LASF143
 3326 0dd0 05       		.byte	0x5
 3327 0dd1 1A05     		.2byte	0x51a
 3328 0dd3 B7000000 		.4byte	0xb7
 3329 0dd7 01       		.byte	0x1
 3330 0dd8 01       		.byte	0x1
 3331 0dd9 00       		.byte	0
 3332              		.section	.debug_abbrev,"",%progbits
 3333              	.Ldebug_abbrev0:
 3334 0000 01       		.uleb128 0x1
 3335 0001 11       		.uleb128 0x11
 3336 0002 01       		.byte	0x1
 3337 0003 25       		.uleb128 0x25
 3338 0004 0E       		.uleb128 0xe
 3339 0005 13       		.uleb128 0x13
 3340 0006 0B       		.uleb128 0xb
 3341 0007 03       		.uleb128 0x3
 3342 0008 0E       		.uleb128 0xe
 3343 0009 1B       		.uleb128 0x1b
 3344 000a 0E       		.uleb128 0xe
 3345 000b 55       		.uleb128 0x55
 3346 000c 06       		.uleb128 0x6
 3347 000d 11       		.uleb128 0x11
 3348 000e 01       		.uleb128 0x1
 3349 000f 52       		.uleb128 0x52
 3350 0010 01       		.uleb128 0x1
 3351 0011 10       		.uleb128 0x10
 3352 0012 06       		.uleb128 0x6
 3353 0013 00       		.byte	0
 3354 0014 00       		.byte	0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 95


 3355 0015 02       		.uleb128 0x2
 3356 0016 24       		.uleb128 0x24
 3357 0017 00       		.byte	0
 3358 0018 0B       		.uleb128 0xb
 3359 0019 0B       		.uleb128 0xb
 3360 001a 3E       		.uleb128 0x3e
 3361 001b 0B       		.uleb128 0xb
 3362 001c 03       		.uleb128 0x3
 3363 001d 0E       		.uleb128 0xe
 3364 001e 00       		.byte	0
 3365 001f 00       		.byte	0
 3366 0020 03       		.uleb128 0x3
 3367 0021 16       		.uleb128 0x16
 3368 0022 00       		.byte	0
 3369 0023 03       		.uleb128 0x3
 3370 0024 0E       		.uleb128 0xe
 3371 0025 3A       		.uleb128 0x3a
 3372 0026 0B       		.uleb128 0xb
 3373 0027 3B       		.uleb128 0x3b
 3374 0028 0B       		.uleb128 0xb
 3375 0029 49       		.uleb128 0x49
 3376 002a 13       		.uleb128 0x13
 3377 002b 00       		.byte	0
 3378 002c 00       		.byte	0
 3379 002d 04       		.uleb128 0x4
 3380 002e 24       		.uleb128 0x24
 3381 002f 00       		.byte	0
 3382 0030 0B       		.uleb128 0xb
 3383 0031 0B       		.uleb128 0xb
 3384 0032 3E       		.uleb128 0x3e
 3385 0033 0B       		.uleb128 0xb
 3386 0034 03       		.uleb128 0x3
 3387 0035 08       		.uleb128 0x8
 3388 0036 00       		.byte	0
 3389 0037 00       		.byte	0
 3390 0038 05       		.uleb128 0x5
 3391 0039 35       		.uleb128 0x35
 3392 003a 00       		.byte	0
 3393 003b 49       		.uleb128 0x49
 3394 003c 13       		.uleb128 0x13
 3395 003d 00       		.byte	0
 3396 003e 00       		.byte	0
 3397 003f 06       		.uleb128 0x6
 3398 0040 01       		.uleb128 0x1
 3399 0041 01       		.byte	0x1
 3400 0042 49       		.uleb128 0x49
 3401 0043 13       		.uleb128 0x13
 3402 0044 01       		.uleb128 0x1
 3403 0045 13       		.uleb128 0x13
 3404 0046 00       		.byte	0
 3405 0047 00       		.byte	0
 3406 0048 07       		.uleb128 0x7
 3407 0049 21       		.uleb128 0x21
 3408 004a 00       		.byte	0
 3409 004b 49       		.uleb128 0x49
 3410 004c 13       		.uleb128 0x13
 3411 004d 2F       		.uleb128 0x2f
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 96


 3412 004e 0B       		.uleb128 0xb
 3413 004f 00       		.byte	0
 3414 0050 00       		.byte	0
 3415 0051 08       		.uleb128 0x8
 3416 0052 04       		.uleb128 0x4
 3417 0053 01       		.byte	0x1
 3418 0054 0B       		.uleb128 0xb
 3419 0055 0B       		.uleb128 0xb
 3420 0056 3A       		.uleb128 0x3a
 3421 0057 0B       		.uleb128 0xb
 3422 0058 3B       		.uleb128 0x3b
 3423 0059 05       		.uleb128 0x5
 3424 005a 01       		.uleb128 0x1
 3425 005b 13       		.uleb128 0x13
 3426 005c 00       		.byte	0
 3427 005d 00       		.byte	0
 3428 005e 09       		.uleb128 0x9
 3429 005f 28       		.uleb128 0x28
 3430 0060 00       		.byte	0
 3431 0061 03       		.uleb128 0x3
 3432 0062 0E       		.uleb128 0xe
 3433 0063 1C       		.uleb128 0x1c
 3434 0064 0D       		.uleb128 0xd
 3435 0065 00       		.byte	0
 3436 0066 00       		.byte	0
 3437 0067 0A       		.uleb128 0xa
 3438 0068 28       		.uleb128 0x28
 3439 0069 00       		.byte	0
 3440 006a 03       		.uleb128 0x3
 3441 006b 08       		.uleb128 0x8
 3442 006c 1C       		.uleb128 0x1c
 3443 006d 0D       		.uleb128 0xd
 3444 006e 00       		.byte	0
 3445 006f 00       		.byte	0
 3446 0070 0B       		.uleb128 0xb
 3447 0071 16       		.uleb128 0x16
 3448 0072 00       		.byte	0
 3449 0073 03       		.uleb128 0x3
 3450 0074 0E       		.uleb128 0xe
 3451 0075 3A       		.uleb128 0x3a
 3452 0076 0B       		.uleb128 0xb
 3453 0077 3B       		.uleb128 0x3b
 3454 0078 05       		.uleb128 0x5
 3455 0079 49       		.uleb128 0x49
 3456 007a 13       		.uleb128 0x13
 3457 007b 00       		.byte	0
 3458 007c 00       		.byte	0
 3459 007d 0C       		.uleb128 0xc
 3460 007e 13       		.uleb128 0x13
 3461 007f 01       		.byte	0x1
 3462 0080 0B       		.uleb128 0xb
 3463 0081 0B       		.uleb128 0xb
 3464 0082 3A       		.uleb128 0x3a
 3465 0083 0B       		.uleb128 0xb
 3466 0084 3B       		.uleb128 0x3b
 3467 0085 05       		.uleb128 0x5
 3468 0086 01       		.uleb128 0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 97


 3469 0087 13       		.uleb128 0x13
 3470 0088 00       		.byte	0
 3471 0089 00       		.byte	0
 3472 008a 0D       		.uleb128 0xd
 3473 008b 0D       		.uleb128 0xd
 3474 008c 00       		.byte	0
 3475 008d 03       		.uleb128 0x3
 3476 008e 08       		.uleb128 0x8
 3477 008f 3A       		.uleb128 0x3a
 3478 0090 0B       		.uleb128 0xb
 3479 0091 3B       		.uleb128 0x3b
 3480 0092 05       		.uleb128 0x5
 3481 0093 49       		.uleb128 0x49
 3482 0094 13       		.uleb128 0x13
 3483 0095 38       		.uleb128 0x38
 3484 0096 0A       		.uleb128 0xa
 3485 0097 00       		.byte	0
 3486 0098 00       		.byte	0
 3487 0099 0E       		.uleb128 0xe
 3488 009a 0D       		.uleb128 0xd
 3489 009b 00       		.byte	0
 3490 009c 03       		.uleb128 0x3
 3491 009d 0E       		.uleb128 0xe
 3492 009e 3A       		.uleb128 0x3a
 3493 009f 0B       		.uleb128 0xb
 3494 00a0 3B       		.uleb128 0x3b
 3495 00a1 05       		.uleb128 0x5
 3496 00a2 49       		.uleb128 0x49
 3497 00a3 13       		.uleb128 0x13
 3498 00a4 38       		.uleb128 0x38
 3499 00a5 0A       		.uleb128 0xa
 3500 00a6 00       		.byte	0
 3501 00a7 00       		.byte	0
 3502 00a8 0F       		.uleb128 0xf
 3503 00a9 13       		.uleb128 0x13
 3504 00aa 01       		.byte	0x1
 3505 00ab 0B       		.uleb128 0xb
 3506 00ac 0B       		.uleb128 0xb
 3507 00ad 3A       		.uleb128 0x3a
 3508 00ae 0B       		.uleb128 0xb
 3509 00af 3B       		.uleb128 0x3b
 3510 00b0 0B       		.uleb128 0xb
 3511 00b1 01       		.uleb128 0x1
 3512 00b2 13       		.uleb128 0x13
 3513 00b3 00       		.byte	0
 3514 00b4 00       		.byte	0
 3515 00b5 10       		.uleb128 0x10
 3516 00b6 0D       		.uleb128 0xd
 3517 00b7 00       		.byte	0
 3518 00b8 03       		.uleb128 0x3
 3519 00b9 0E       		.uleb128 0xe
 3520 00ba 3A       		.uleb128 0x3a
 3521 00bb 0B       		.uleb128 0xb
 3522 00bc 3B       		.uleb128 0x3b
 3523 00bd 0B       		.uleb128 0xb
 3524 00be 49       		.uleb128 0x49
 3525 00bf 13       		.uleb128 0x13
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 98


 3526 00c0 38       		.uleb128 0x38
 3527 00c1 0A       		.uleb128 0xa
 3528 00c2 00       		.byte	0
 3529 00c3 00       		.byte	0
 3530 00c4 11       		.uleb128 0x11
 3531 00c5 2E       		.uleb128 0x2e
 3532 00c6 01       		.byte	0x1
 3533 00c7 3F       		.uleb128 0x3f
 3534 00c8 0C       		.uleb128 0xc
 3535 00c9 03       		.uleb128 0x3
 3536 00ca 0E       		.uleb128 0xe
 3537 00cb 3A       		.uleb128 0x3a
 3538 00cc 0B       		.uleb128 0xb
 3539 00cd 3B       		.uleb128 0x3b
 3540 00ce 05       		.uleb128 0x5
 3541 00cf 27       		.uleb128 0x27
 3542 00d0 0C       		.uleb128 0xc
 3543 00d1 49       		.uleb128 0x49
 3544 00d2 13       		.uleb128 0x13
 3545 00d3 20       		.uleb128 0x20
 3546 00d4 0B       		.uleb128 0xb
 3547 00d5 01       		.uleb128 0x1
 3548 00d6 13       		.uleb128 0x13
 3549 00d7 00       		.byte	0
 3550 00d8 00       		.byte	0
 3551 00d9 12       		.uleb128 0x12
 3552 00da 05       		.uleb128 0x5
 3553 00db 00       		.byte	0
 3554 00dc 03       		.uleb128 0x3
 3555 00dd 0E       		.uleb128 0xe
 3556 00de 3A       		.uleb128 0x3a
 3557 00df 0B       		.uleb128 0xb
 3558 00e0 3B       		.uleb128 0x3b
 3559 00e1 05       		.uleb128 0x5
 3560 00e2 49       		.uleb128 0x49
 3561 00e3 13       		.uleb128 0x13
 3562 00e4 00       		.byte	0
 3563 00e5 00       		.byte	0
 3564 00e6 13       		.uleb128 0x13
 3565 00e7 34       		.uleb128 0x34
 3566 00e8 00       		.byte	0
 3567 00e9 03       		.uleb128 0x3
 3568 00ea 08       		.uleb128 0x8
 3569 00eb 3A       		.uleb128 0x3a
 3570 00ec 0B       		.uleb128 0xb
 3571 00ed 3B       		.uleb128 0x3b
 3572 00ee 05       		.uleb128 0x5
 3573 00ef 49       		.uleb128 0x49
 3574 00f0 13       		.uleb128 0x13
 3575 00f1 00       		.byte	0
 3576 00f2 00       		.byte	0
 3577 00f3 14       		.uleb128 0x14
 3578 00f4 34       		.uleb128 0x34
 3579 00f5 00       		.byte	0
 3580 00f6 03       		.uleb128 0x3
 3581 00f7 0E       		.uleb128 0xe
 3582 00f8 3A       		.uleb128 0x3a
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 99


 3583 00f9 0B       		.uleb128 0xb
 3584 00fa 3B       		.uleb128 0x3b
 3585 00fb 05       		.uleb128 0x5
 3586 00fc 49       		.uleb128 0x49
 3587 00fd 13       		.uleb128 0x13
 3588 00fe 00       		.byte	0
 3589 00ff 00       		.byte	0
 3590 0100 15       		.uleb128 0x15
 3591 0101 2E       		.uleb128 0x2e
 3592 0102 00       		.byte	0
 3593 0103 3F       		.uleb128 0x3f
 3594 0104 0C       		.uleb128 0xc
 3595 0105 03       		.uleb128 0x3
 3596 0106 0E       		.uleb128 0xe
 3597 0107 3A       		.uleb128 0x3a
 3598 0108 0B       		.uleb128 0xb
 3599 0109 3B       		.uleb128 0x3b
 3600 010a 0B       		.uleb128 0xb
 3601 010b 27       		.uleb128 0x27
 3602 010c 0C       		.uleb128 0xc
 3603 010d 11       		.uleb128 0x11
 3604 010e 01       		.uleb128 0x1
 3605 010f 12       		.uleb128 0x12
 3606 0110 01       		.uleb128 0x1
 3607 0111 40       		.uleb128 0x40
 3608 0112 0A       		.uleb128 0xa
 3609 0113 9742     		.uleb128 0x2117
 3610 0115 0C       		.uleb128 0xc
 3611 0116 00       		.byte	0
 3612 0117 00       		.byte	0
 3613 0118 16       		.uleb128 0x16
 3614 0119 2E       		.uleb128 0x2e
 3615 011a 01       		.byte	0x1
 3616 011b 3F       		.uleb128 0x3f
 3617 011c 0C       		.uleb128 0xc
 3618 011d 03       		.uleb128 0x3
 3619 011e 0E       		.uleb128 0xe
 3620 011f 3A       		.uleb128 0x3a
 3621 0120 0B       		.uleb128 0xb
 3622 0121 3B       		.uleb128 0x3b
 3623 0122 0B       		.uleb128 0xb
 3624 0123 27       		.uleb128 0x27
 3625 0124 0C       		.uleb128 0xc
 3626 0125 11       		.uleb128 0x11
 3627 0126 01       		.uleb128 0x1
 3628 0127 12       		.uleb128 0x12
 3629 0128 01       		.uleb128 0x1
 3630 0129 40       		.uleb128 0x40
 3631 012a 0A       		.uleb128 0xa
 3632 012b 9742     		.uleb128 0x2117
 3633 012d 0C       		.uleb128 0xc
 3634 012e 01       		.uleb128 0x1
 3635 012f 13       		.uleb128 0x13
 3636 0130 00       		.byte	0
 3637 0131 00       		.byte	0
 3638 0132 17       		.uleb128 0x17
 3639 0133 05       		.uleb128 0x5
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 100


 3640 0134 00       		.byte	0
 3641 0135 03       		.uleb128 0x3
 3642 0136 0E       		.uleb128 0xe
 3643 0137 3A       		.uleb128 0x3a
 3644 0138 0B       		.uleb128 0xb
 3645 0139 3B       		.uleb128 0x3b
 3646 013a 0B       		.uleb128 0xb
 3647 013b 49       		.uleb128 0x49
 3648 013c 13       		.uleb128 0x13
 3649 013d 02       		.uleb128 0x2
 3650 013e 0A       		.uleb128 0xa
 3651 013f 00       		.byte	0
 3652 0140 00       		.byte	0
 3653 0141 18       		.uleb128 0x18
 3654 0142 2E       		.uleb128 0x2e
 3655 0143 01       		.byte	0x1
 3656 0144 3F       		.uleb128 0x3f
 3657 0145 0C       		.uleb128 0xc
 3658 0146 03       		.uleb128 0x3
 3659 0147 0E       		.uleb128 0xe
 3660 0148 3A       		.uleb128 0x3a
 3661 0149 0B       		.uleb128 0xb
 3662 014a 3B       		.uleb128 0x3b
 3663 014b 05       		.uleb128 0x5
 3664 014c 27       		.uleb128 0x27
 3665 014d 0C       		.uleb128 0xc
 3666 014e 49       		.uleb128 0x49
 3667 014f 13       		.uleb128 0x13
 3668 0150 11       		.uleb128 0x11
 3669 0151 01       		.uleb128 0x1
 3670 0152 12       		.uleb128 0x12
 3671 0153 01       		.uleb128 0x1
 3672 0154 40       		.uleb128 0x40
 3673 0155 06       		.uleb128 0x6
 3674 0156 9742     		.uleb128 0x2117
 3675 0158 0C       		.uleb128 0xc
 3676 0159 01       		.uleb128 0x1
 3677 015a 13       		.uleb128 0x13
 3678 015b 00       		.byte	0
 3679 015c 00       		.byte	0
 3680 015d 19       		.uleb128 0x19
 3681 015e 34       		.uleb128 0x34
 3682 015f 00       		.byte	0
 3683 0160 03       		.uleb128 0x3
 3684 0161 0E       		.uleb128 0xe
 3685 0162 3A       		.uleb128 0x3a
 3686 0163 0B       		.uleb128 0xb
 3687 0164 3B       		.uleb128 0x3b
 3688 0165 05       		.uleb128 0x5
 3689 0166 49       		.uleb128 0x49
 3690 0167 13       		.uleb128 0x13
 3691 0168 02       		.uleb128 0x2
 3692 0169 0A       		.uleb128 0xa
 3693 016a 00       		.byte	0
 3694 016b 00       		.byte	0
 3695 016c 1A       		.uleb128 0x1a
 3696 016d 34       		.uleb128 0x34
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 101


 3697 016e 00       		.byte	0
 3698 016f 03       		.uleb128 0x3
 3699 0170 0E       		.uleb128 0xe
 3700 0171 3A       		.uleb128 0x3a
 3701 0172 0B       		.uleb128 0xb
 3702 0173 3B       		.uleb128 0x3b
 3703 0174 05       		.uleb128 0x5
 3704 0175 49       		.uleb128 0x49
 3705 0176 13       		.uleb128 0x13
 3706 0177 02       		.uleb128 0x2
 3707 0178 06       		.uleb128 0x6
 3708 0179 00       		.byte	0
 3709 017a 00       		.byte	0
 3710 017b 1B       		.uleb128 0x1b
 3711 017c 1D       		.uleb128 0x1d
 3712 017d 01       		.byte	0x1
 3713 017e 31       		.uleb128 0x31
 3714 017f 13       		.uleb128 0x13
 3715 0180 52       		.uleb128 0x52
 3716 0181 01       		.uleb128 0x1
 3717 0182 55       		.uleb128 0x55
 3718 0183 06       		.uleb128 0x6
 3719 0184 58       		.uleb128 0x58
 3720 0185 0B       		.uleb128 0xb
 3721 0186 59       		.uleb128 0x59
 3722 0187 05       		.uleb128 0x5
 3723 0188 01       		.uleb128 0x1
 3724 0189 13       		.uleb128 0x13
 3725 018a 00       		.byte	0
 3726 018b 00       		.byte	0
 3727 018c 1C       		.uleb128 0x1c
 3728 018d 05       		.uleb128 0x5
 3729 018e 00       		.byte	0
 3730 018f 31       		.uleb128 0x31
 3731 0190 13       		.uleb128 0x13
 3732 0191 1C       		.uleb128 0x1c
 3733 0192 0B       		.uleb128 0xb
 3734 0193 00       		.byte	0
 3735 0194 00       		.byte	0
 3736 0195 1D       		.uleb128 0x1d
 3737 0196 0B       		.uleb128 0xb
 3738 0197 01       		.byte	0x1
 3739 0198 55       		.uleb128 0x55
 3740 0199 06       		.uleb128 0x6
 3741 019a 00       		.byte	0
 3742 019b 00       		.byte	0
 3743 019c 1E       		.uleb128 0x1e
 3744 019d 34       		.uleb128 0x34
 3745 019e 00       		.byte	0
 3746 019f 31       		.uleb128 0x31
 3747 01a0 13       		.uleb128 0x13
 3748 01a1 02       		.uleb128 0x2
 3749 01a2 06       		.uleb128 0x6
 3750 01a3 00       		.byte	0
 3751 01a4 00       		.byte	0
 3752 01a5 1F       		.uleb128 0x1f
 3753 01a6 1D       		.uleb128 0x1d
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 102


 3754 01a7 01       		.byte	0x1
 3755 01a8 31       		.uleb128 0x31
 3756 01a9 13       		.uleb128 0x13
 3757 01aa 11       		.uleb128 0x11
 3758 01ab 01       		.uleb128 0x1
 3759 01ac 12       		.uleb128 0x12
 3760 01ad 01       		.uleb128 0x1
 3761 01ae 58       		.uleb128 0x58
 3762 01af 0B       		.uleb128 0xb
 3763 01b0 59       		.uleb128 0x59
 3764 01b1 05       		.uleb128 0x5
 3765 01b2 00       		.byte	0
 3766 01b3 00       		.byte	0
 3767 01b4 20       		.uleb128 0x20
 3768 01b5 05       		.uleb128 0x5
 3769 01b6 00       		.byte	0
 3770 01b7 31       		.uleb128 0x31
 3771 01b8 13       		.uleb128 0x13
 3772 01b9 02       		.uleb128 0x2
 3773 01ba 06       		.uleb128 0x6
 3774 01bb 00       		.byte	0
 3775 01bc 00       		.byte	0
 3776 01bd 21       		.uleb128 0x21
 3777 01be 0B       		.uleb128 0xb
 3778 01bf 01       		.byte	0x1
 3779 01c0 11       		.uleb128 0x11
 3780 01c1 01       		.uleb128 0x1
 3781 01c2 12       		.uleb128 0x12
 3782 01c3 01       		.uleb128 0x1
 3783 01c4 00       		.byte	0
 3784 01c5 00       		.byte	0
 3785 01c6 22       		.uleb128 0x22
 3786 01c7 2E       		.uleb128 0x2e
 3787 01c8 01       		.byte	0x1
 3788 01c9 3F       		.uleb128 0x3f
 3789 01ca 0C       		.uleb128 0xc
 3790 01cb 03       		.uleb128 0x3
 3791 01cc 0E       		.uleb128 0xe
 3792 01cd 3A       		.uleb128 0x3a
 3793 01ce 0B       		.uleb128 0xb
 3794 01cf 3B       		.uleb128 0x3b
 3795 01d0 05       		.uleb128 0x5
 3796 01d1 27       		.uleb128 0x27
 3797 01d2 0C       		.uleb128 0xc
 3798 01d3 11       		.uleb128 0x11
 3799 01d4 01       		.uleb128 0x1
 3800 01d5 12       		.uleb128 0x12
 3801 01d6 01       		.uleb128 0x1
 3802 01d7 40       		.uleb128 0x40
 3803 01d8 0A       		.uleb128 0xa
 3804 01d9 9742     		.uleb128 0x2117
 3805 01db 0C       		.uleb128 0xc
 3806 01dc 01       		.uleb128 0x1
 3807 01dd 13       		.uleb128 0x13
 3808 01de 00       		.byte	0
 3809 01df 00       		.byte	0
 3810 01e0 23       		.uleb128 0x23
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 103


 3811 01e1 05       		.uleb128 0x5
 3812 01e2 00       		.byte	0
 3813 01e3 03       		.uleb128 0x3
 3814 01e4 0E       		.uleb128 0xe
 3815 01e5 3A       		.uleb128 0x3a
 3816 01e6 0B       		.uleb128 0xb
 3817 01e7 3B       		.uleb128 0x3b
 3818 01e8 05       		.uleb128 0x5
 3819 01e9 49       		.uleb128 0x49
 3820 01ea 13       		.uleb128 0x13
 3821 01eb 02       		.uleb128 0x2
 3822 01ec 06       		.uleb128 0x6
 3823 01ed 00       		.byte	0
 3824 01ee 00       		.byte	0
 3825 01ef 24       		.uleb128 0x24
 3826 01f0 05       		.uleb128 0x5
 3827 01f1 00       		.byte	0
 3828 01f2 03       		.uleb128 0x3
 3829 01f3 0E       		.uleb128 0xe
 3830 01f4 3A       		.uleb128 0x3a
 3831 01f5 0B       		.uleb128 0xb
 3832 01f6 3B       		.uleb128 0x3b
 3833 01f7 05       		.uleb128 0x5
 3834 01f8 49       		.uleb128 0x49
 3835 01f9 13       		.uleb128 0x13
 3836 01fa 02       		.uleb128 0x2
 3837 01fb 0A       		.uleb128 0xa
 3838 01fc 00       		.byte	0
 3839 01fd 00       		.byte	0
 3840 01fe 25       		.uleb128 0x25
 3841 01ff 2E       		.uleb128 0x2e
 3842 0200 01       		.byte	0x1
 3843 0201 3F       		.uleb128 0x3f
 3844 0202 0C       		.uleb128 0xc
 3845 0203 03       		.uleb128 0x3
 3846 0204 0E       		.uleb128 0xe
 3847 0205 3A       		.uleb128 0x3a
 3848 0206 0B       		.uleb128 0xb
 3849 0207 3B       		.uleb128 0x3b
 3850 0208 05       		.uleb128 0x5
 3851 0209 27       		.uleb128 0x27
 3852 020a 0C       		.uleb128 0xc
 3853 020b 11       		.uleb128 0x11
 3854 020c 01       		.uleb128 0x1
 3855 020d 12       		.uleb128 0x12
 3856 020e 01       		.uleb128 0x1
 3857 020f 40       		.uleb128 0x40
 3858 0210 06       		.uleb128 0x6
 3859 0211 9742     		.uleb128 0x2117
 3860 0213 0C       		.uleb128 0xc
 3861 0214 01       		.uleb128 0x1
 3862 0215 13       		.uleb128 0x13
 3863 0216 00       		.byte	0
 3864 0217 00       		.byte	0
 3865 0218 26       		.uleb128 0x26
 3866 0219 2E       		.uleb128 0x2e
 3867 021a 00       		.byte	0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 104


 3868 021b 3F       		.uleb128 0x3f
 3869 021c 0C       		.uleb128 0xc
 3870 021d 03       		.uleb128 0x3
 3871 021e 0E       		.uleb128 0xe
 3872 021f 3A       		.uleb128 0x3a
 3873 0220 0B       		.uleb128 0xb
 3874 0221 3B       		.uleb128 0x3b
 3875 0222 05       		.uleb128 0x5
 3876 0223 27       		.uleb128 0x27
 3877 0224 0C       		.uleb128 0xc
 3878 0225 49       		.uleb128 0x49
 3879 0226 13       		.uleb128 0x13
 3880 0227 11       		.uleb128 0x11
 3881 0228 01       		.uleb128 0x1
 3882 0229 12       		.uleb128 0x12
 3883 022a 01       		.uleb128 0x1
 3884 022b 40       		.uleb128 0x40
 3885 022c 0A       		.uleb128 0xa
 3886 022d 9742     		.uleb128 0x2117
 3887 022f 0C       		.uleb128 0xc
 3888 0230 00       		.byte	0
 3889 0231 00       		.byte	0
 3890 0232 27       		.uleb128 0x27
 3891 0233 34       		.uleb128 0x34
 3892 0234 00       		.byte	0
 3893 0235 03       		.uleb128 0x3
 3894 0236 08       		.uleb128 0x8
 3895 0237 3A       		.uleb128 0x3a
 3896 0238 0B       		.uleb128 0xb
 3897 0239 3B       		.uleb128 0x3b
 3898 023a 05       		.uleb128 0x5
 3899 023b 49       		.uleb128 0x49
 3900 023c 13       		.uleb128 0x13
 3901 023d 02       		.uleb128 0x2
 3902 023e 06       		.uleb128 0x6
 3903 023f 00       		.byte	0
 3904 0240 00       		.byte	0
 3905 0241 28       		.uleb128 0x28
 3906 0242 0F       		.uleb128 0xf
 3907 0243 00       		.byte	0
 3908 0244 0B       		.uleb128 0xb
 3909 0245 0B       		.uleb128 0xb
 3910 0246 49       		.uleb128 0x49
 3911 0247 13       		.uleb128 0x13
 3912 0248 00       		.byte	0
 3913 0249 00       		.byte	0
 3914 024a 29       		.uleb128 0x29
 3915 024b 2E       		.uleb128 0x2e
 3916 024c 01       		.byte	0x1
 3917 024d 31       		.uleb128 0x31
 3918 024e 13       		.uleb128 0x13
 3919 024f 11       		.uleb128 0x11
 3920 0250 01       		.uleb128 0x1
 3921 0251 12       		.uleb128 0x12
 3922 0252 01       		.uleb128 0x1
 3923 0253 40       		.uleb128 0x40
 3924 0254 0A       		.uleb128 0xa
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 105


 3925 0255 9742     		.uleb128 0x2117
 3926 0257 0C       		.uleb128 0xc
 3927 0258 01       		.uleb128 0x1
 3928 0259 13       		.uleb128 0x13
 3929 025a 00       		.byte	0
 3930 025b 00       		.byte	0
 3931 025c 2A       		.uleb128 0x2a
 3932 025d 2E       		.uleb128 0x2e
 3933 025e 00       		.byte	0
 3934 025f 3F       		.uleb128 0x3f
 3935 0260 0C       		.uleb128 0xc
 3936 0261 03       		.uleb128 0x3
 3937 0262 0E       		.uleb128 0xe
 3938 0263 3A       		.uleb128 0x3a
 3939 0264 0B       		.uleb128 0xb
 3940 0265 3B       		.uleb128 0x3b
 3941 0266 05       		.uleb128 0x5
 3942 0267 27       		.uleb128 0x27
 3943 0268 0C       		.uleb128 0xc
 3944 0269 11       		.uleb128 0x11
 3945 026a 01       		.uleb128 0x1
 3946 026b 12       		.uleb128 0x12
 3947 026c 01       		.uleb128 0x1
 3948 026d 40       		.uleb128 0x40
 3949 026e 0A       		.uleb128 0xa
 3950 026f 9742     		.uleb128 0x2117
 3951 0271 0C       		.uleb128 0xc
 3952 0272 00       		.byte	0
 3953 0273 00       		.byte	0
 3954 0274 2B       		.uleb128 0x2b
 3955 0275 2E       		.uleb128 0x2e
 3956 0276 01       		.byte	0x1
 3957 0277 3F       		.uleb128 0x3f
 3958 0278 0C       		.uleb128 0xc
 3959 0279 03       		.uleb128 0x3
 3960 027a 0E       		.uleb128 0xe
 3961 027b 3A       		.uleb128 0x3a
 3962 027c 0B       		.uleb128 0xb
 3963 027d 3B       		.uleb128 0x3b
 3964 027e 05       		.uleb128 0x5
 3965 027f 27       		.uleb128 0x27
 3966 0280 0C       		.uleb128 0xc
 3967 0281 49       		.uleb128 0x49
 3968 0282 13       		.uleb128 0x13
 3969 0283 11       		.uleb128 0x11
 3970 0284 01       		.uleb128 0x1
 3971 0285 12       		.uleb128 0x12
 3972 0286 01       		.uleb128 0x1
 3973 0287 40       		.uleb128 0x40
 3974 0288 0A       		.uleb128 0xa
 3975 0289 9742     		.uleb128 0x2117
 3976 028b 0C       		.uleb128 0xc
 3977 028c 01       		.uleb128 0x1
 3978 028d 13       		.uleb128 0x13
 3979 028e 00       		.byte	0
 3980 028f 00       		.byte	0
 3981 0290 2C       		.uleb128 0x2c
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 106


 3982 0291 34       		.uleb128 0x34
 3983 0292 00       		.byte	0
 3984 0293 03       		.uleb128 0x3
 3985 0294 0E       		.uleb128 0xe
 3986 0295 3A       		.uleb128 0x3a
 3987 0296 0B       		.uleb128 0xb
 3988 0297 3B       		.uleb128 0x3b
 3989 0298 0B       		.uleb128 0xb
 3990 0299 49       		.uleb128 0x49
 3991 029a 13       		.uleb128 0x13
 3992 029b 02       		.uleb128 0x2
 3993 029c 0A       		.uleb128 0xa
 3994 029d 00       		.byte	0
 3995 029e 00       		.byte	0
 3996 029f 2D       		.uleb128 0x2d
 3997 02a0 26       		.uleb128 0x26
 3998 02a1 00       		.byte	0
 3999 02a2 49       		.uleb128 0x49
 4000 02a3 13       		.uleb128 0x13
 4001 02a4 00       		.byte	0
 4002 02a5 00       		.byte	0
 4003 02a6 2E       		.uleb128 0x2e
 4004 02a7 34       		.uleb128 0x34
 4005 02a8 00       		.byte	0
 4006 02a9 03       		.uleb128 0x3
 4007 02aa 0E       		.uleb128 0xe
 4008 02ab 3A       		.uleb128 0x3a
 4009 02ac 0B       		.uleb128 0xb
 4010 02ad 3B       		.uleb128 0x3b
 4011 02ae 05       		.uleb128 0x5
 4012 02af 49       		.uleb128 0x49
 4013 02b0 13       		.uleb128 0x13
 4014 02b1 3F       		.uleb128 0x3f
 4015 02b2 0C       		.uleb128 0xc
 4016 02b3 3C       		.uleb128 0x3c
 4017 02b4 0C       		.uleb128 0xc
 4018 02b5 00       		.byte	0
 4019 02b6 00       		.byte	0
 4020 02b7 00       		.byte	0
 4021              		.section	.debug_loc,"",%progbits
 4022              	.Ldebug_loc0:
 4023              	.LLST0:
 4024 0000 00000000 		.4byte	.LFB112
 4025 0004 02000000 		.4byte	.LCFI0
 4026 0008 0200     		.2byte	0x2
 4027 000a 7D       		.byte	0x7d
 4028 000b 00       		.sleb128 0
 4029 000c 02000000 		.4byte	.LCFI0
 4030 0010 3E000000 		.4byte	.LFE112
 4031 0014 0200     		.2byte	0x2
 4032 0016 7D       		.byte	0x7d
 4033 0017 08       		.sleb128 8
 4034 0018 00000000 		.4byte	0
 4035 001c 00000000 		.4byte	0
 4036              	.LLST1:
 4037 0020 0A000000 		.4byte	.LVL1
 4038 0024 26000000 		.4byte	.LVL6
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 107


 4039 0028 0200     		.2byte	0x2
 4040 002a 30       		.byte	0x30
 4041 002b 9F       		.byte	0x9f
 4042 002c 26000000 		.4byte	.LVL6
 4043 0030 2A000000 		.4byte	.LVL7
 4044 0034 0700     		.2byte	0x7
 4045 0036 70       		.byte	0x70
 4046 0037 00       		.sleb128 0
 4047 0038 41       		.byte	0x41
 4048 0039 25       		.byte	0x25
 4049 003a 31       		.byte	0x31
 4050 003b 1A       		.byte	0x1a
 4051 003c 9F       		.byte	0x9f
 4052 003d 2E000000 		.4byte	.LVL8
 4053 0041 3E000000 		.4byte	.LFE112
 4054 0045 0200     		.2byte	0x2
 4055 0047 30       		.byte	0x30
 4056 0048 9F       		.byte	0x9f
 4057 0049 00000000 		.4byte	0
 4058 004d 00000000 		.4byte	0
 4059              	.LLST2:
 4060 0051 0A000000 		.4byte	.LVL1
 4061 0055 0E000000 		.4byte	.LVL2
 4062 0059 0200     		.2byte	0x2
 4063 005b 30       		.byte	0x30
 4064 005c 9F       		.byte	0x9f
 4065 005d 00000000 		.4byte	0
 4066 0061 00000000 		.4byte	0
 4067              	.LLST3:
 4068 0065 0E000000 		.4byte	.LVL2
 4069 0069 10000000 		.4byte	.LVL3
 4070 006d 0200     		.2byte	0x2
 4071 006f 31       		.byte	0x31
 4072 0070 9F       		.byte	0x9f
 4073 0071 10000000 		.4byte	.LVL3
 4074 0075 3E000000 		.4byte	.LFE112
 4075 0079 0200     		.2byte	0x2
 4076 007b 41       		.byte	0x41
 4077 007c 9F       		.byte	0x9f
 4078 007d 00000000 		.4byte	0
 4079 0081 00000000 		.4byte	0
 4080              	.LLST4:
 4081 0085 0E000000 		.4byte	.LVL2
 4082 0089 10000000 		.4byte	.LVL3
 4083 008d 0200     		.2byte	0x2
 4084 008f 30       		.byte	0x30
 4085 0090 9F       		.byte	0x9f
 4086 0091 10000000 		.4byte	.LVL3
 4087 0095 1C000000 		.4byte	.LVL5
 4088 0099 0100     		.2byte	0x1
 4089 009b 50       		.byte	0x50
 4090 009c 2E000000 		.4byte	.LVL8
 4091 00a0 36000000 		.4byte	.LVL9
 4092 00a4 0100     		.2byte	0x1
 4093 00a6 50       		.byte	0x50
 4094 00a7 00000000 		.4byte	0
 4095 00ab 00000000 		.4byte	0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 108


 4096              	.LLST5:
 4097 00af 0E000000 		.4byte	.LVL2
 4098 00b3 14000000 		.4byte	.LVL4
 4099 00b7 0200     		.2byte	0x2
 4100 00b9 30       		.byte	0x30
 4101 00ba 9F       		.byte	0x9f
 4102 00bb 14000000 		.4byte	.LVL4
 4103 00bf 1C000000 		.4byte	.LVL5
 4104 00c3 0200     		.2byte	0x2
 4105 00c5 31       		.byte	0x31
 4106 00c6 9F       		.byte	0x9f
 4107 00c7 2E000000 		.4byte	.LVL8
 4108 00cb 3E000000 		.4byte	.LFE112
 4109 00cf 0200     		.2byte	0x2
 4110 00d1 30       		.byte	0x30
 4111 00d2 9F       		.byte	0x9f
 4112 00d3 00000000 		.4byte	0
 4113 00d7 00000000 		.4byte	0
 4114              	.LLST6:
 4115 00db 1C000000 		.4byte	.LVL5
 4116 00df 2E000000 		.4byte	.LVL8
 4117 00e3 0300     		.2byte	0x3
 4118 00e5 08       		.byte	0x8
 4119 00e6 31       		.byte	0x31
 4120 00e7 9F       		.byte	0x9f
 4121 00e8 00000000 		.4byte	0
 4122 00ec 00000000 		.4byte	0
 4123              	.LLST7:
 4124 00f0 1C000000 		.4byte	.LVL5
 4125 00f4 26000000 		.4byte	.LVL6
 4126 00f8 0200     		.2byte	0x2
 4127 00fa 31       		.byte	0x31
 4128 00fb 9F       		.byte	0x9f
 4129 00fc 26000000 		.4byte	.LVL6
 4130 0100 2E000000 		.4byte	.LVL8
 4131 0104 0200     		.2byte	0x2
 4132 0106 41       		.byte	0x41
 4133 0107 9F       		.byte	0x9f
 4134 0108 00000000 		.4byte	0
 4135 010c 00000000 		.4byte	0
 4136              	.LLST8:
 4137 0110 1C000000 		.4byte	.LVL5
 4138 0114 26000000 		.4byte	.LVL6
 4139 0118 0200     		.2byte	0x2
 4140 011a 30       		.byte	0x30
 4141 011b 9F       		.byte	0x9f
 4142 011c 26000000 		.4byte	.LVL6
 4143 0120 2A000000 		.4byte	.LVL7
 4144 0124 0100     		.2byte	0x1
 4145 0126 50       		.byte	0x50
 4146 0127 00000000 		.4byte	0
 4147 012b 00000000 		.4byte	0
 4148              	.LLST9:
 4149 012f 1C000000 		.4byte	.LVL5
 4150 0133 2E000000 		.4byte	.LVL8
 4151 0137 0200     		.2byte	0x2
 4152 0139 30       		.byte	0x30
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 109


 4153 013a 9F       		.byte	0x9f
 4154 013b 00000000 		.4byte	0
 4155 013f 00000000 		.4byte	0
 4156              	.LLST10:
 4157 0143 00000000 		.4byte	.LVL10
 4158 0147 12000000 		.4byte	.LVL13
 4159 014b 0100     		.2byte	0x1
 4160 014d 50       		.byte	0x50
 4161 014e 12000000 		.4byte	.LVL13
 4162 0152 16000000 		.4byte	.LFE113
 4163 0156 0400     		.2byte	0x4
 4164 0158 F3       		.byte	0xf3
 4165 0159 01       		.uleb128 0x1
 4166 015a 50       		.byte	0x50
 4167 015b 9F       		.byte	0x9f
 4168 015c 00000000 		.4byte	0
 4169 0160 00000000 		.4byte	0
 4170              	.LLST11:
 4171 0164 00000000 		.4byte	.LVL10
 4172 0168 0A000000 		.4byte	.LVL11
 4173 016c 0200     		.2byte	0x2
 4174 016e 30       		.byte	0x30
 4175 016f 9F       		.byte	0x9f
 4176 0170 0A000000 		.4byte	.LVL11
 4177 0174 0E000000 		.4byte	.LVL12
 4178 0178 0100     		.2byte	0x1
 4179 017a 52       		.byte	0x52
 4180 017b 0E000000 		.4byte	.LVL12
 4181 017f 12000000 		.4byte	.LVL13
 4182 0183 0100     		.2byte	0x1
 4183 0185 51       		.byte	0x51
 4184 0186 12000000 		.4byte	.LVL13
 4185 018a 16000000 		.4byte	.LFE113
 4186 018e 0100     		.2byte	0x1
 4187 0190 50       		.byte	0x50
 4188 0191 00000000 		.4byte	0
 4189 0195 00000000 		.4byte	0
 4190              	.LLST12:
 4191 0199 00000000 		.4byte	.LVL15
 4192 019d 18000000 		.4byte	.LVL16
 4193 01a1 0100     		.2byte	0x1
 4194 01a3 50       		.byte	0x50
 4195 01a4 18000000 		.4byte	.LVL16
 4196 01a8 1C000000 		.4byte	.LVL17
 4197 01ac 0400     		.2byte	0x4
 4198 01ae F3       		.byte	0xf3
 4199 01af 01       		.uleb128 0x1
 4200 01b0 50       		.byte	0x50
 4201 01b1 9F       		.byte	0x9f
 4202 01b2 1C000000 		.4byte	.LVL17
 4203 01b6 20000000 		.4byte	.LFE115
 4204 01ba 0100     		.2byte	0x1
 4205 01bc 50       		.byte	0x50
 4206 01bd 00000000 		.4byte	0
 4207 01c1 00000000 		.4byte	0
 4208              	.LLST13:
 4209 01c5 00000000 		.4byte	.LFB117
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 110


 4210 01c9 02000000 		.4byte	.LCFI1
 4211 01cd 0200     		.2byte	0x2
 4212 01cf 7D       		.byte	0x7d
 4213 01d0 00       		.sleb128 0
 4214 01d1 02000000 		.4byte	.LCFI1
 4215 01d5 24000000 		.4byte	.LFE117
 4216 01d9 0200     		.2byte	0x2
 4217 01db 7D       		.byte	0x7d
 4218 01dc 08       		.sleb128 8
 4219 01dd 00000000 		.4byte	0
 4220 01e1 00000000 		.4byte	0
 4221              	.LLST14:
 4222 01e5 00000000 		.4byte	.LVL19
 4223 01e9 1E000000 		.4byte	.LVL23
 4224 01ed 0100     		.2byte	0x1
 4225 01ef 50       		.byte	0x50
 4226 01f0 1E000000 		.4byte	.LVL23
 4227 01f4 24000000 		.4byte	.LFE117
 4228 01f8 0400     		.2byte	0x4
 4229 01fa F3       		.byte	0xf3
 4230 01fb 01       		.uleb128 0x1
 4231 01fc 50       		.byte	0x50
 4232 01fd 9F       		.byte	0x9f
 4233 01fe 00000000 		.4byte	0
 4234 0202 00000000 		.4byte	0
 4235              	.LLST15:
 4236 0206 00000000 		.4byte	.LVL19
 4237 020a 04000000 		.4byte	.LVL20
 4238 020e 0100     		.2byte	0x1
 4239 0210 51       		.byte	0x51
 4240 0211 04000000 		.4byte	.LVL20
 4241 0215 24000000 		.4byte	.LFE117
 4242 0219 0400     		.2byte	0x4
 4243 021b F3       		.byte	0xf3
 4244 021c 01       		.uleb128 0x1
 4245 021d 51       		.byte	0x51
 4246 021e 9F       		.byte	0x9f
 4247 021f 00000000 		.4byte	0
 4248 0223 00000000 		.4byte	0
 4249              	.LLST16:
 4250 0227 00000000 		.4byte	.LVL19
 4251 022b 0A000000 		.4byte	.LVL21
 4252 022f 0100     		.2byte	0x1
 4253 0231 52       		.byte	0x52
 4254 0232 0A000000 		.4byte	.LVL21
 4255 0236 24000000 		.4byte	.LFE117
 4256 023a 0400     		.2byte	0x4
 4257 023c F3       		.byte	0xf3
 4258 023d 01       		.uleb128 0x1
 4259 023e 52       		.byte	0x52
 4260 023f 9F       		.byte	0x9f
 4261 0240 00000000 		.4byte	0
 4262 0244 00000000 		.4byte	0
 4263              	.LLST17:
 4264 0248 00000000 		.4byte	.LVL19
 4265 024c 0C000000 		.4byte	.LVL22
 4266 0250 0100     		.2byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 111


 4267 0252 53       		.byte	0x53
 4268 0253 0C000000 		.4byte	.LVL22
 4269 0257 24000000 		.4byte	.LFE117
 4270 025b 0400     		.2byte	0x4
 4271 025d F3       		.byte	0xf3
 4272 025e 01       		.uleb128 0x1
 4273 025f 53       		.byte	0x53
 4274 0260 9F       		.byte	0x9f
 4275 0261 00000000 		.4byte	0
 4276 0265 00000000 		.4byte	0
 4277              	.LLST18:
 4278 0269 00000000 		.4byte	.LVL25
 4279 026d 06000000 		.4byte	.LVL26
 4280 0271 0100     		.2byte	0x1
 4281 0273 50       		.byte	0x50
 4282 0274 06000000 		.4byte	.LVL26
 4283 0278 14000000 		.4byte	.LFE119
 4284 027c 0400     		.2byte	0x4
 4285 027e F3       		.byte	0xf3
 4286 027f 01       		.uleb128 0x1
 4287 0280 50       		.byte	0x50
 4288 0281 9F       		.byte	0x9f
 4289 0282 00000000 		.4byte	0
 4290 0286 00000000 		.4byte	0
 4291              	.LLST19:
 4292 028a 00000000 		.4byte	.LVL25
 4293 028e 0E000000 		.4byte	.LVL27
 4294 0292 0100     		.2byte	0x1
 4295 0294 51       		.byte	0x51
 4296 0295 0E000000 		.4byte	.LVL27
 4297 0299 14000000 		.4byte	.LFE119
 4298 029d 0400     		.2byte	0x4
 4299 029f F3       		.byte	0xf3
 4300 02a0 01       		.uleb128 0x1
 4301 02a1 51       		.byte	0x51
 4302 02a2 9F       		.byte	0x9f
 4303 02a3 00000000 		.4byte	0
 4304 02a7 00000000 		.4byte	0
 4305              	.LLST20:
 4306 02ab 00000000 		.4byte	.LVL30
 4307 02af 10000000 		.4byte	.LVL33
 4308 02b3 0100     		.2byte	0x1
 4309 02b5 50       		.byte	0x50
 4310 02b6 10000000 		.4byte	.LVL33
 4311 02ba 16000000 		.4byte	.LFE122
 4312 02be 0400     		.2byte	0x4
 4313 02c0 F3       		.byte	0xf3
 4314 02c1 01       		.uleb128 0x1
 4315 02c2 50       		.byte	0x50
 4316 02c3 9F       		.byte	0x9f
 4317 02c4 00000000 		.4byte	0
 4318 02c8 00000000 		.4byte	0
 4319              	.LLST21:
 4320 02cc 00000000 		.4byte	.LVL30
 4321 02d0 12000000 		.4byte	.LVL34
 4322 02d4 0100     		.2byte	0x1
 4323 02d6 51       		.byte	0x51
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 112


 4324 02d7 12000000 		.4byte	.LVL34
 4325 02db 16000000 		.4byte	.LFE122
 4326 02df 0400     		.2byte	0x4
 4327 02e1 F3       		.byte	0xf3
 4328 02e2 01       		.uleb128 0x1
 4329 02e3 51       		.byte	0x51
 4330 02e4 9F       		.byte	0x9f
 4331 02e5 00000000 		.4byte	0
 4332 02e9 00000000 		.4byte	0
 4333              	.LLST22:
 4334 02ed 00000000 		.4byte	.LVL30
 4335 02f1 0A000000 		.4byte	.LVL31
 4336 02f5 0200     		.2byte	0x2
 4337 02f7 30       		.byte	0x30
 4338 02f8 9F       		.byte	0x9f
 4339 02f9 0A000000 		.4byte	.LVL31
 4340 02fd 0E000000 		.4byte	.LVL32
 4341 0301 0900     		.2byte	0x9
 4342 0303 72       		.byte	0x72
 4343 0304 00       		.sleb128 0
 4344 0305 11       		.byte	0x11
 4345 0306 FFFFFF44 		.sleb128 -123731969
 4346 030a 1A       		.byte	0x1a
 4347 030b 9F       		.byte	0x9f
 4348 030c 0E000000 		.4byte	.LVL32
 4349 0310 12000000 		.4byte	.LVL34
 4350 0314 0100     		.2byte	0x1
 4351 0316 52       		.byte	0x52
 4352 0317 12000000 		.4byte	.LVL34
 4353 031b 16000000 		.4byte	.LFE122
 4354 031f 0100     		.2byte	0x1
 4355 0321 51       		.byte	0x51
 4356 0322 00000000 		.4byte	0
 4357 0326 00000000 		.4byte	0
 4358              	.LLST23:
 4359 032a 00000000 		.4byte	.LVL35
 4360 032e 10000000 		.4byte	.LVL38
 4361 0332 0100     		.2byte	0x1
 4362 0334 50       		.byte	0x50
 4363 0335 10000000 		.4byte	.LVL38
 4364 0339 16000000 		.4byte	.LFE123
 4365 033d 0400     		.2byte	0x4
 4366 033f F3       		.byte	0xf3
 4367 0340 01       		.uleb128 0x1
 4368 0341 50       		.byte	0x50
 4369 0342 9F       		.byte	0x9f
 4370 0343 00000000 		.4byte	0
 4371 0347 00000000 		.4byte	0
 4372              	.LLST24:
 4373 034b 00000000 		.4byte	.LVL35
 4374 034f 12000000 		.4byte	.LVL39
 4375 0353 0100     		.2byte	0x1
 4376 0355 51       		.byte	0x51
 4377 0356 12000000 		.4byte	.LVL39
 4378 035a 16000000 		.4byte	.LFE123
 4379 035e 0400     		.2byte	0x4
 4380 0360 F3       		.byte	0xf3
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 113


 4381 0361 01       		.uleb128 0x1
 4382 0362 51       		.byte	0x51
 4383 0363 9F       		.byte	0x9f
 4384 0364 00000000 		.4byte	0
 4385 0368 00000000 		.4byte	0
 4386              	.LLST25:
 4387 036c 00000000 		.4byte	.LVL35
 4388 0370 0A000000 		.4byte	.LVL36
 4389 0374 0200     		.2byte	0x2
 4390 0376 30       		.byte	0x30
 4391 0377 9F       		.byte	0x9f
 4392 0378 0A000000 		.4byte	.LVL36
 4393 037c 0E000000 		.4byte	.LVL37
 4394 0380 0900     		.2byte	0x9
 4395 0382 72       		.byte	0x72
 4396 0383 00       		.sleb128 0
 4397 0384 0C       		.byte	0xc
 4398 0385 FFFFFF07 		.4byte	0x7ffffff
 4399 0389 1A       		.byte	0x1a
 4400 038a 9F       		.byte	0x9f
 4401 038b 0E000000 		.4byte	.LVL37
 4402 038f 12000000 		.4byte	.LVL39
 4403 0393 0100     		.2byte	0x1
 4404 0395 52       		.byte	0x52
 4405 0396 12000000 		.4byte	.LVL39
 4406 039a 16000000 		.4byte	.LFE123
 4407 039e 0100     		.2byte	0x1
 4408 03a0 51       		.byte	0x51
 4409 03a1 00000000 		.4byte	0
 4410 03a5 00000000 		.4byte	0
 4411              	.LLST26:
 4412 03a9 00000000 		.4byte	.LVL40
 4413 03ad 10000000 		.4byte	.LVL43
 4414 03b1 0100     		.2byte	0x1
 4415 03b3 50       		.byte	0x50
 4416 03b4 10000000 		.4byte	.LVL43
 4417 03b8 14000000 		.4byte	.LFE124
 4418 03bc 0400     		.2byte	0x4
 4419 03be F3       		.byte	0xf3
 4420 03bf 01       		.uleb128 0x1
 4421 03c0 50       		.byte	0x50
 4422 03c1 9F       		.byte	0x9f
 4423 03c2 00000000 		.4byte	0
 4424 03c6 00000000 		.4byte	0
 4425              	.LLST27:
 4426 03ca 00000000 		.4byte	.LVL40
 4427 03ce 0A000000 		.4byte	.LVL41
 4428 03d2 0200     		.2byte	0x2
 4429 03d4 30       		.byte	0x30
 4430 03d5 9F       		.byte	0x9f
 4431 03d6 0A000000 		.4byte	.LVL41
 4432 03da 0E000000 		.4byte	.LVL42
 4433 03de 0100     		.2byte	0x1
 4434 03e0 52       		.byte	0x52
 4435 03e1 0E000000 		.4byte	.LVL42
 4436 03e5 10000000 		.4byte	.LVL43
 4437 03e9 0100     		.2byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 114


 4438 03eb 51       		.byte	0x51
 4439 03ec 10000000 		.4byte	.LVL43
 4440 03f0 14000000 		.4byte	.LFE124
 4441 03f4 0100     		.2byte	0x1
 4442 03f6 50       		.byte	0x50
 4443 03f7 00000000 		.4byte	0
 4444 03fb 00000000 		.4byte	0
 4445              	.LLST28:
 4446 03ff 00000000 		.4byte	.LVL44
 4447 0403 10000000 		.4byte	.LVL47
 4448 0407 0100     		.2byte	0x1
 4449 0409 50       		.byte	0x50
 4450 040a 10000000 		.4byte	.LVL47
 4451 040e 14000000 		.4byte	.LFE126
 4452 0412 0400     		.2byte	0x4
 4453 0414 F3       		.byte	0xf3
 4454 0415 01       		.uleb128 0x1
 4455 0416 50       		.byte	0x50
 4456 0417 9F       		.byte	0x9f
 4457 0418 00000000 		.4byte	0
 4458 041c 00000000 		.4byte	0
 4459              	.LLST29:
 4460 0420 00000000 		.4byte	.LVL44
 4461 0424 0A000000 		.4byte	.LVL45
 4462 0428 0200     		.2byte	0x2
 4463 042a 30       		.byte	0x30
 4464 042b 9F       		.byte	0x9f
 4465 042c 0A000000 		.4byte	.LVL45
 4466 0430 0E000000 		.4byte	.LVL46
 4467 0434 0100     		.2byte	0x1
 4468 0436 52       		.byte	0x52
 4469 0437 0E000000 		.4byte	.LVL46
 4470 043b 10000000 		.4byte	.LVL47
 4471 043f 0100     		.2byte	0x1
 4472 0441 51       		.byte	0x51
 4473 0442 10000000 		.4byte	.LVL47
 4474 0446 14000000 		.4byte	.LFE126
 4475 044a 0100     		.2byte	0x1
 4476 044c 50       		.byte	0x50
 4477 044d 00000000 		.4byte	0
 4478 0451 00000000 		.4byte	0
 4479              	.LLST30:
 4480 0455 00000000 		.4byte	.LVL48
 4481 0459 10000000 		.4byte	.LVL51
 4482 045d 0100     		.2byte	0x1
 4483 045f 50       		.byte	0x50
 4484 0460 10000000 		.4byte	.LVL51
 4485 0464 14000000 		.4byte	.LFE127
 4486 0468 0400     		.2byte	0x4
 4487 046a F3       		.byte	0xf3
 4488 046b 01       		.uleb128 0x1
 4489 046c 50       		.byte	0x50
 4490 046d 9F       		.byte	0x9f
 4491 046e 00000000 		.4byte	0
 4492 0472 00000000 		.4byte	0
 4493              	.LLST31:
 4494 0476 00000000 		.4byte	.LVL48
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 115


 4495 047a 0A000000 		.4byte	.LVL49
 4496 047e 0200     		.2byte	0x2
 4497 0480 30       		.byte	0x30
 4498 0481 9F       		.byte	0x9f
 4499 0482 0A000000 		.4byte	.LVL49
 4500 0486 0E000000 		.4byte	.LVL50
 4501 048a 0100     		.2byte	0x1
 4502 048c 52       		.byte	0x52
 4503 048d 0E000000 		.4byte	.LVL50
 4504 0491 10000000 		.4byte	.LVL51
 4505 0495 0100     		.2byte	0x1
 4506 0497 51       		.byte	0x51
 4507 0498 10000000 		.4byte	.LVL51
 4508 049c 14000000 		.4byte	.LFE127
 4509 04a0 0100     		.2byte	0x1
 4510 04a2 50       		.byte	0x50
 4511 04a3 00000000 		.4byte	0
 4512 04a7 00000000 		.4byte	0
 4513              	.LLST32:
 4514 04ab 00000000 		.4byte	.LVL52
 4515 04af 12000000 		.4byte	.LVL55
 4516 04b3 0100     		.2byte	0x1
 4517 04b5 50       		.byte	0x50
 4518 04b6 12000000 		.4byte	.LVL55
 4519 04ba 16000000 		.4byte	.LFE128
 4520 04be 0400     		.2byte	0x4
 4521 04c0 F3       		.byte	0xf3
 4522 04c1 01       		.uleb128 0x1
 4523 04c2 50       		.byte	0x50
 4524 04c3 9F       		.byte	0x9f
 4525 04c4 00000000 		.4byte	0
 4526 04c8 00000000 		.4byte	0
 4527              	.LLST33:
 4528 04cc 00000000 		.4byte	.LVL52
 4529 04d0 0A000000 		.4byte	.LVL53
 4530 04d4 0200     		.2byte	0x2
 4531 04d6 30       		.byte	0x30
 4532 04d7 9F       		.byte	0x9f
 4533 04d8 0A000000 		.4byte	.LVL53
 4534 04dc 0E000000 		.4byte	.LVL54
 4535 04e0 0100     		.2byte	0x1
 4536 04e2 52       		.byte	0x52
 4537 04e3 0E000000 		.4byte	.LVL54
 4538 04e7 12000000 		.4byte	.LVL55
 4539 04eb 0100     		.2byte	0x1
 4540 04ed 51       		.byte	0x51
 4541 04ee 12000000 		.4byte	.LVL55
 4542 04f2 16000000 		.4byte	.LFE128
 4543 04f6 0100     		.2byte	0x1
 4544 04f8 50       		.byte	0x50
 4545 04f9 00000000 		.4byte	0
 4546 04fd 00000000 		.4byte	0
 4547              	.LLST34:
 4548 0501 00000000 		.4byte	.LFB129
 4549 0505 0A000000 		.4byte	.LCFI2
 4550 0509 0200     		.2byte	0x2
 4551 050b 7D       		.byte	0x7d
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 116


 4552 050c 00       		.sleb128 0
 4553 050d 0A000000 		.4byte	.LCFI2
 4554 0511 B4000000 		.4byte	.LFE129
 4555 0515 0200     		.2byte	0x2
 4556 0517 7D       		.byte	0x7d
 4557 0518 04       		.sleb128 4
 4558 0519 00000000 		.4byte	0
 4559 051d 00000000 		.4byte	0
 4560              	.LLST35:
 4561 0521 00000000 		.4byte	.LVL56
 4562 0525 0C000000 		.4byte	.LVL57
 4563 0529 0200     		.2byte	0x2
 4564 052b 30       		.byte	0x30
 4565 052c 9F       		.byte	0x9f
 4566 052d 0C000000 		.4byte	.LVL57
 4567 0531 10000000 		.4byte	.LVL58
 4568 0535 0500     		.2byte	0x5
 4569 0537 72       		.byte	0x72
 4570 0538 00       		.sleb128 0
 4571 0539 3C       		.byte	0x3c
 4572 053a 1A       		.byte	0x1a
 4573 053b 9F       		.byte	0x9f
 4574 053c 10000000 		.4byte	.LVL58
 4575 0540 22000000 		.4byte	.LVL59
 4576 0544 0100     		.2byte	0x1
 4577 0546 51       		.byte	0x51
 4578 0547 2E000000 		.4byte	.LVL60
 4579 054b 32000000 		.4byte	.LVL61
 4580 054f 0600     		.2byte	0x6
 4581 0551 74       		.byte	0x74
 4582 0552 00       		.sleb128 0
 4583 0553 08       		.byte	0x8
 4584 0554 F0       		.byte	0xf0
 4585 0555 1A       		.byte	0x1a
 4586 0556 9F       		.byte	0x9f
 4587 0557 32000000 		.4byte	.LVL61
 4588 055b 34000000 		.4byte	.LVL62
 4589 055f 0100     		.2byte	0x1
 4590 0561 54       		.byte	0x54
 4591 0562 3C000000 		.4byte	.LVL63
 4592 0566 40000000 		.4byte	.LVL64
 4593 056a 0700     		.2byte	0x7
 4594 056c 74       		.byte	0x74
 4595 056d 00       		.sleb128 0
 4596 056e 0A       		.byte	0xa
 4597 056f 001C     		.2byte	0x1c00
 4598 0571 1A       		.byte	0x1a
 4599 0572 9F       		.byte	0x9f
 4600 0573 40000000 		.4byte	.LVL64
 4601 0577 42000000 		.4byte	.LVL65
 4602 057b 0100     		.2byte	0x1
 4603 057d 54       		.byte	0x54
 4604 057e 4A000000 		.4byte	.LVL67
 4605 0582 4E000000 		.4byte	.LVL68
 4606 0586 0700     		.2byte	0x7
 4607 0588 73       		.byte	0x73
 4608 0589 00       		.sleb128 0
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 117


 4609 058a 0A       		.byte	0xa
 4610 058b 00E0     		.2byte	0xe000
 4611 058d 1A       		.byte	0x1a
 4612 058e 9F       		.byte	0x9f
 4613 058f 4E000000 		.4byte	.LVL68
 4614 0593 5A000000 		.4byte	.LVL70
 4615 0597 0100     		.2byte	0x1
 4616 0599 53       		.byte	0x53
 4617 059a 5A000000 		.4byte	.LVL70
 4618 059e 6A000000 		.4byte	.LVL72
 4619 05a2 0100     		.2byte	0x1
 4620 05a4 51       		.byte	0x51
 4621 05a5 6A000000 		.4byte	.LVL72
 4622 05a9 74000000 		.4byte	.LVL74
 4623 05ad 0500     		.2byte	0x5
 4624 05af 72       		.byte	0x72
 4625 05b0 00       		.sleb128 0
 4626 05b1 3C       		.byte	0x3c
 4627 05b2 1A       		.byte	0x1a
 4628 05b3 9F       		.byte	0x9f
 4629 05b4 00000000 		.4byte	0
 4630 05b8 00000000 		.4byte	0
 4631              	.LLST36:
 4632 05bc 00000000 		.4byte	.LVL56
 4633 05c0 34000000 		.4byte	.LVL62
 4634 05c4 0200     		.2byte	0x2
 4635 05c6 30       		.byte	0x30
 4636 05c7 9F       		.byte	0x9f
 4637 05c8 34000000 		.4byte	.LVL62
 4638 05cc 3C000000 		.4byte	.LVL63
 4639 05d0 0600     		.2byte	0x6
 4640 05d2 74       		.byte	0x74
 4641 05d3 00       		.sleb128 0
 4642 05d4 08       		.byte	0x8
 4643 05d5 FF       		.byte	0xff
 4644 05d6 1A       		.byte	0x1a
 4645 05d7 9F       		.byte	0x9f
 4646 05d8 42000000 		.4byte	.LVL65
 4647 05dc 46000000 		.4byte	.LVL66
 4648 05e0 0600     		.2byte	0x6
 4649 05e2 74       		.byte	0x74
 4650 05e3 00       		.sleb128 0
 4651 05e4 08       		.byte	0x8
 4652 05e5 FF       		.byte	0xff
 4653 05e6 1A       		.byte	0x1a
 4654 05e7 9F       		.byte	0x9f
 4655 05e8 50000000 		.4byte	.LVL69
 4656 05ec 5A000000 		.4byte	.LVL70
 4657 05f0 0600     		.2byte	0x6
 4658 05f2 71       		.byte	0x71
 4659 05f3 00       		.sleb128 0
 4660 05f4 08       		.byte	0x8
 4661 05f5 FF       		.byte	0xff
 4662 05f6 1A       		.byte	0x1a
 4663 05f7 9F       		.byte	0x9f
 4664 05f8 5A000000 		.4byte	.LVL70
 4665 05fc B4000000 		.4byte	.LFE129
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 118


 4666 0600 0200     		.2byte	0x2
 4667 0602 30       		.byte	0x30
 4668 0603 9F       		.byte	0x9f
 4669 0604 00000000 		.4byte	0
 4670 0608 00000000 		.4byte	0
 4671              	.LLST37:
 4672 060c 00000000 		.4byte	.LVL56
 4673 0610 22000000 		.4byte	.LVL59
 4674 0614 0200     		.2byte	0x2
 4675 0616 30       		.byte	0x30
 4676 0617 9F       		.byte	0x9f
 4677 0618 5A000000 		.4byte	.LVL70
 4678 061c 9C000000 		.4byte	.LVL75
 4679 0620 0200     		.2byte	0x2
 4680 0622 30       		.byte	0x30
 4681 0623 9F       		.byte	0x9f
 4682 0624 9C000000 		.4byte	.LVL75
 4683 0628 AA000000 		.4byte	.LVL78
 4684 062c 0100     		.2byte	0x1
 4685 062e 52       		.byte	0x52
 4686 062f 00000000 		.4byte	0
 4687 0633 00000000 		.4byte	0
 4688              	.LLST38:
 4689 0637 00000000 		.4byte	.LVL56
 4690 063b 22000000 		.4byte	.LVL59
 4691 063f 0200     		.2byte	0x2
 4692 0641 32       		.byte	0x32
 4693 0642 9F       		.byte	0x9f
 4694 0643 5A000000 		.4byte	.LVL70
 4695 0647 9E000000 		.4byte	.LVL76
 4696 064b 0200     		.2byte	0x2
 4697 064d 32       		.byte	0x32
 4698 064e 9F       		.byte	0x9f
 4699 064f 9E000000 		.4byte	.LVL76
 4700 0653 A6000000 		.4byte	.LVL77
 4701 0657 0D00     		.2byte	0xd
 4702 0659 71       		.byte	0x71
 4703 065a 00       		.sleb128 0
 4704 065b 48       		.byte	0x48
 4705 065c 3D       		.byte	0x3d
 4706 065d 24       		.byte	0x24
 4707 065e 1A       		.byte	0x1a
 4708 065f 40       		.byte	0x40
 4709 0660 25       		.byte	0x25
 4710 0661 23       		.byte	0x23
 4711 0662 01       		.uleb128 0x1
 4712 0663 31       		.byte	0x31
 4713 0664 24       		.byte	0x24
 4714 0665 9F       		.byte	0x9f
 4715 0666 00000000 		.4byte	0
 4716 066a 00000000 		.4byte	0
 4717              	.LLST39:
 4718 066e 00000000 		.4byte	.LVL56
 4719 0672 22000000 		.4byte	.LVL59
 4720 0676 0200     		.2byte	0x2
 4721 0678 30       		.byte	0x30
 4722 0679 9F       		.byte	0x9f
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 119


 4723 067a 5A000000 		.4byte	.LVL70
 4724 067e 68000000 		.4byte	.LVL71
 4725 0682 0200     		.2byte	0x2
 4726 0684 30       		.byte	0x30
 4727 0685 9F       		.byte	0x9f
 4728 0686 68000000 		.4byte	.LVL71
 4729 068a 70000000 		.4byte	.LVL73
 4730 068e 0900     		.2byte	0x9
 4731 0690 74       		.byte	0x74
 4732 0691 00       		.sleb128 0
 4733 0692 40       		.byte	0x40
 4734 0693 42       		.byte	0x42
 4735 0694 24       		.byte	0x24
 4736 0695 1A       		.byte	0x1a
 4737 0696 46       		.byte	0x46
 4738 0697 25       		.byte	0x25
 4739 0698 9F       		.byte	0x9f
 4740 0699 00000000 		.4byte	0
 4741 069d 00000000 		.4byte	0
 4742              	.LLST40:
 4743 06a1 00000000 		.4byte	.LVL56
 4744 06a5 22000000 		.4byte	.LVL59
 4745 06a9 0200     		.2byte	0x2
 4746 06ab 32       		.byte	0x32
 4747 06ac 9F       		.byte	0x9f
 4748 06ad 5A000000 		.4byte	.LVL70
 4749 06b1 74000000 		.4byte	.LVL74
 4750 06b5 0200     		.2byte	0x2
 4751 06b7 32       		.byte	0x32
 4752 06b8 9F       		.byte	0x9f
 4753 06b9 74000000 		.4byte	.LVL74
 4754 06bd 9C000000 		.4byte	.LVL75
 4755 06c1 0100     		.2byte	0x1
 4756 06c3 52       		.byte	0x52
 4757 06c4 00000000 		.4byte	0
 4758 06c8 00000000 		.4byte	0
 4759              	.LLST41:
 4760 06cc 00000000 		.4byte	.LVL79
 4761 06d0 2E000000 		.4byte	.LVL84
 4762 06d4 0100     		.2byte	0x1
 4763 06d6 50       		.byte	0x50
 4764 06d7 2E000000 		.4byte	.LVL84
 4765 06db 38000000 		.4byte	.LFE130
 4766 06df 0400     		.2byte	0x4
 4767 06e1 F3       		.byte	0xf3
 4768 06e2 01       		.uleb128 0x1
 4769 06e3 50       		.byte	0x50
 4770 06e4 9F       		.byte	0x9f
 4771 06e5 00000000 		.4byte	0
 4772 06e9 00000000 		.4byte	0
 4773              	.LLST42:
 4774 06ed 00000000 		.4byte	.LVL79
 4775 06f1 18000000 		.4byte	.LVL80
 4776 06f5 0200     		.2byte	0x2
 4777 06f7 30       		.byte	0x30
 4778 06f8 9F       		.byte	0x9f
 4779 06f9 18000000 		.4byte	.LVL80
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 120


 4780 06fd 22000000 		.4byte	.LVL82
 4781 0701 0100     		.2byte	0x1
 4782 0703 52       		.byte	0x52
 4783 0704 22000000 		.4byte	.LVL82
 4784 0708 24000000 		.4byte	.LVL83
 4785 070c 0100     		.2byte	0x1
 4786 070e 51       		.byte	0x51
 4787 070f 00000000 		.4byte	0
 4788 0713 00000000 		.4byte	0
 4789              	.LLST43:
 4790 0717 00000000 		.4byte	.LVL88
 4791 071b 10000000 		.4byte	.LVL89
 4792 071f 0100     		.2byte	0x1
 4793 0721 50       		.byte	0x50
 4794 0722 10000000 		.4byte	.LVL89
 4795 0726 14000000 		.4byte	.LVL90
 4796 072a 0400     		.2byte	0x4
 4797 072c F3       		.byte	0xf3
 4798 072d 01       		.uleb128 0x1
 4799 072e 50       		.byte	0x50
 4800 072f 9F       		.byte	0x9f
 4801 0730 14000000 		.4byte	.LVL90
 4802 0734 16000000 		.4byte	.LVL91
 4803 0738 0100     		.2byte	0x1
 4804 073a 50       		.byte	0x50
 4805 073b 16000000 		.4byte	.LVL91
 4806 073f 1A000000 		.4byte	.LFE134
 4807 0743 0400     		.2byte	0x4
 4808 0745 F3       		.byte	0xf3
 4809 0746 01       		.uleb128 0x1
 4810 0747 50       		.byte	0x50
 4811 0748 9F       		.byte	0x9f
 4812 0749 00000000 		.4byte	0
 4813 074d 00000000 		.4byte	0
 4814              	.LLST44:
 4815 0751 00000000 		.4byte	.LVL92
 4816 0755 10000000 		.4byte	.LVL93
 4817 0759 0100     		.2byte	0x1
 4818 075b 50       		.byte	0x50
 4819 075c 10000000 		.4byte	.LVL93
 4820 0760 14000000 		.4byte	.LVL94
 4821 0764 0400     		.2byte	0x4
 4822 0766 F3       		.byte	0xf3
 4823 0767 01       		.uleb128 0x1
 4824 0768 50       		.byte	0x50
 4825 0769 9F       		.byte	0x9f
 4826 076a 14000000 		.4byte	.LVL94
 4827 076e 16000000 		.4byte	.LVL95
 4828 0772 0100     		.2byte	0x1
 4829 0774 50       		.byte	0x50
 4830 0775 16000000 		.4byte	.LVL95
 4831 0779 1A000000 		.4byte	.LFE135
 4832 077d 0400     		.2byte	0x4
 4833 077f F3       		.byte	0xf3
 4834 0780 01       		.uleb128 0x1
 4835 0781 50       		.byte	0x50
 4836 0782 9F       		.byte	0x9f
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 121


 4837 0783 00000000 		.4byte	0
 4838 0787 00000000 		.4byte	0
 4839              	.LLST45:
 4840 078b 00000000 		.4byte	.LVL96
 4841 078f 10000000 		.4byte	.LVL97
 4842 0793 0100     		.2byte	0x1
 4843 0795 50       		.byte	0x50
 4844 0796 10000000 		.4byte	.LVL97
 4845 079a 14000000 		.4byte	.LVL98
 4846 079e 0400     		.2byte	0x4
 4847 07a0 F3       		.byte	0xf3
 4848 07a1 01       		.uleb128 0x1
 4849 07a2 50       		.byte	0x50
 4850 07a3 9F       		.byte	0x9f
 4851 07a4 14000000 		.4byte	.LVL98
 4852 07a8 16000000 		.4byte	.LVL99
 4853 07ac 0100     		.2byte	0x1
 4854 07ae 50       		.byte	0x50
 4855 07af 16000000 		.4byte	.LVL99
 4856 07b3 1A000000 		.4byte	.LFE136
 4857 07b7 0400     		.2byte	0x4
 4858 07b9 F3       		.byte	0xf3
 4859 07ba 01       		.uleb128 0x1
 4860 07bb 50       		.byte	0x50
 4861 07bc 9F       		.byte	0x9f
 4862 07bd 00000000 		.4byte	0
 4863 07c1 00000000 		.4byte	0
 4864              	.LLST46:
 4865 07c5 00000000 		.4byte	.LVL100
 4866 07c9 10000000 		.4byte	.LVL101
 4867 07cd 0100     		.2byte	0x1
 4868 07cf 50       		.byte	0x50
 4869 07d0 10000000 		.4byte	.LVL101
 4870 07d4 14000000 		.4byte	.LVL102
 4871 07d8 0400     		.2byte	0x4
 4872 07da F3       		.byte	0xf3
 4873 07db 01       		.uleb128 0x1
 4874 07dc 50       		.byte	0x50
 4875 07dd 9F       		.byte	0x9f
 4876 07de 14000000 		.4byte	.LVL102
 4877 07e2 16000000 		.4byte	.LVL103
 4878 07e6 0100     		.2byte	0x1
 4879 07e8 50       		.byte	0x50
 4880 07e9 16000000 		.4byte	.LVL103
 4881 07ed 1A000000 		.4byte	.LFE137
 4882 07f1 0400     		.2byte	0x4
 4883 07f3 F3       		.byte	0xf3
 4884 07f4 01       		.uleb128 0x1
 4885 07f5 50       		.byte	0x50
 4886 07f6 9F       		.byte	0x9f
 4887 07f7 00000000 		.4byte	0
 4888 07fb 00000000 		.4byte	0
 4889              	.LLST47:
 4890 07ff 00000000 		.4byte	.LVL104
 4891 0803 10000000 		.4byte	.LVL105
 4892 0807 0100     		.2byte	0x1
 4893 0809 50       		.byte	0x50
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 122


 4894 080a 10000000 		.4byte	.LVL105
 4895 080e 14000000 		.4byte	.LVL106
 4896 0812 0400     		.2byte	0x4
 4897 0814 F3       		.byte	0xf3
 4898 0815 01       		.uleb128 0x1
 4899 0816 50       		.byte	0x50
 4900 0817 9F       		.byte	0x9f
 4901 0818 14000000 		.4byte	.LVL106
 4902 081c 16000000 		.4byte	.LVL107
 4903 0820 0100     		.2byte	0x1
 4904 0822 50       		.byte	0x50
 4905 0823 16000000 		.4byte	.LVL107
 4906 0827 1A000000 		.4byte	.LFE138
 4907 082b 0400     		.2byte	0x4
 4908 082d F3       		.byte	0xf3
 4909 082e 01       		.uleb128 0x1
 4910 082f 50       		.byte	0x50
 4911 0830 9F       		.byte	0x9f
 4912 0831 00000000 		.4byte	0
 4913 0835 00000000 		.4byte	0
 4914              	.LLST48:
 4915 0839 00000000 		.4byte	.LVL108
 4916 083d 10000000 		.4byte	.LVL109
 4917 0841 0100     		.2byte	0x1
 4918 0843 50       		.byte	0x50
 4919 0844 10000000 		.4byte	.LVL109
 4920 0848 14000000 		.4byte	.LVL110
 4921 084c 0400     		.2byte	0x4
 4922 084e F3       		.byte	0xf3
 4923 084f 01       		.uleb128 0x1
 4924 0850 50       		.byte	0x50
 4925 0851 9F       		.byte	0x9f
 4926 0852 14000000 		.4byte	.LVL110
 4927 0856 16000000 		.4byte	.LVL111
 4928 085a 0100     		.2byte	0x1
 4929 085c 50       		.byte	0x50
 4930 085d 16000000 		.4byte	.LVL111
 4931 0861 1A000000 		.4byte	.LFE139
 4932 0865 0400     		.2byte	0x4
 4933 0867 F3       		.byte	0xf3
 4934 0868 01       		.uleb128 0x1
 4935 0869 50       		.byte	0x50
 4936 086a 9F       		.byte	0x9f
 4937 086b 00000000 		.4byte	0
 4938 086f 00000000 		.4byte	0
 4939              	.LLST49:
 4940 0873 00000000 		.4byte	.LVL112
 4941 0877 10000000 		.4byte	.LVL113
 4942 087b 0100     		.2byte	0x1
 4943 087d 50       		.byte	0x50
 4944 087e 10000000 		.4byte	.LVL113
 4945 0882 14000000 		.4byte	.LVL114
 4946 0886 0400     		.2byte	0x4
 4947 0888 F3       		.byte	0xf3
 4948 0889 01       		.uleb128 0x1
 4949 088a 50       		.byte	0x50
 4950 088b 9F       		.byte	0x9f
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 123


 4951 088c 14000000 		.4byte	.LVL114
 4952 0890 16000000 		.4byte	.LVL115
 4953 0894 0100     		.2byte	0x1
 4954 0896 50       		.byte	0x50
 4955 0897 16000000 		.4byte	.LVL115
 4956 089b 1A000000 		.4byte	.LFE140
 4957 089f 0400     		.2byte	0x4
 4958 08a1 F3       		.byte	0xf3
 4959 08a2 01       		.uleb128 0x1
 4960 08a3 50       		.byte	0x50
 4961 08a4 9F       		.byte	0x9f
 4962 08a5 00000000 		.4byte	0
 4963 08a9 00000000 		.4byte	0
 4964              	.LLST50:
 4965 08ad 00000000 		.4byte	.LVL116
 4966 08b1 10000000 		.4byte	.LVL117
 4967 08b5 0100     		.2byte	0x1
 4968 08b7 50       		.byte	0x50
 4969 08b8 10000000 		.4byte	.LVL117
 4970 08bc 14000000 		.4byte	.LVL118
 4971 08c0 0400     		.2byte	0x4
 4972 08c2 F3       		.byte	0xf3
 4973 08c3 01       		.uleb128 0x1
 4974 08c4 50       		.byte	0x50
 4975 08c5 9F       		.byte	0x9f
 4976 08c6 14000000 		.4byte	.LVL118
 4977 08ca 16000000 		.4byte	.LVL119
 4978 08ce 0100     		.2byte	0x1
 4979 08d0 50       		.byte	0x50
 4980 08d1 16000000 		.4byte	.LVL119
 4981 08d5 1A000000 		.4byte	.LFE141
 4982 08d9 0400     		.2byte	0x4
 4983 08db F3       		.byte	0xf3
 4984 08dc 01       		.uleb128 0x1
 4985 08dd 50       		.byte	0x50
 4986 08de 9F       		.byte	0x9f
 4987 08df 00000000 		.4byte	0
 4988 08e3 00000000 		.4byte	0
 4989              	.LLST51:
 4990 08e7 00000000 		.4byte	.LVL120
 4991 08eb 10000000 		.4byte	.LVL121
 4992 08ef 0100     		.2byte	0x1
 4993 08f1 50       		.byte	0x50
 4994 08f2 10000000 		.4byte	.LVL121
 4995 08f6 14000000 		.4byte	.LVL122
 4996 08fa 0400     		.2byte	0x4
 4997 08fc F3       		.byte	0xf3
 4998 08fd 01       		.uleb128 0x1
 4999 08fe 50       		.byte	0x50
 5000 08ff 9F       		.byte	0x9f
 5001 0900 14000000 		.4byte	.LVL122
 5002 0904 16000000 		.4byte	.LVL123
 5003 0908 0100     		.2byte	0x1
 5004 090a 50       		.byte	0x50
 5005 090b 16000000 		.4byte	.LVL123
 5006 090f 1A000000 		.4byte	.LFE142
 5007 0913 0400     		.2byte	0x4
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 124


 5008 0915 F3       		.byte	0xf3
 5009 0916 01       		.uleb128 0x1
 5010 0917 50       		.byte	0x50
 5011 0918 9F       		.byte	0x9f
 5012 0919 00000000 		.4byte	0
 5013 091d 00000000 		.4byte	0
 5014              	.LLST52:
 5015 0921 00000000 		.4byte	.LVL124
 5016 0925 10000000 		.4byte	.LVL125
 5017 0929 0100     		.2byte	0x1
 5018 092b 50       		.byte	0x50
 5019 092c 10000000 		.4byte	.LVL125
 5020 0930 14000000 		.4byte	.LVL126
 5021 0934 0400     		.2byte	0x4
 5022 0936 F3       		.byte	0xf3
 5023 0937 01       		.uleb128 0x1
 5024 0938 50       		.byte	0x50
 5025 0939 9F       		.byte	0x9f
 5026 093a 14000000 		.4byte	.LVL126
 5027 093e 16000000 		.4byte	.LVL127
 5028 0942 0100     		.2byte	0x1
 5029 0944 50       		.byte	0x50
 5030 0945 16000000 		.4byte	.LVL127
 5031 0949 1A000000 		.4byte	.LFE143
 5032 094d 0400     		.2byte	0x4
 5033 094f F3       		.byte	0xf3
 5034 0950 01       		.uleb128 0x1
 5035 0951 50       		.byte	0x50
 5036 0952 9F       		.byte	0x9f
 5037 0953 00000000 		.4byte	0
 5038 0957 00000000 		.4byte	0
 5039              	.LLST53:
 5040 095b 00000000 		.4byte	.LVL128
 5041 095f 10000000 		.4byte	.LVL129
 5042 0963 0100     		.2byte	0x1
 5043 0965 50       		.byte	0x50
 5044 0966 10000000 		.4byte	.LVL129
 5045 096a 14000000 		.4byte	.LVL130
 5046 096e 0400     		.2byte	0x4
 5047 0970 F3       		.byte	0xf3
 5048 0971 01       		.uleb128 0x1
 5049 0972 50       		.byte	0x50
 5050 0973 9F       		.byte	0x9f
 5051 0974 14000000 		.4byte	.LVL130
 5052 0978 16000000 		.4byte	.LVL131
 5053 097c 0100     		.2byte	0x1
 5054 097e 50       		.byte	0x50
 5055 097f 16000000 		.4byte	.LVL131
 5056 0983 1A000000 		.4byte	.LFE144
 5057 0987 0400     		.2byte	0x4
 5058 0989 F3       		.byte	0xf3
 5059 098a 01       		.uleb128 0x1
 5060 098b 50       		.byte	0x50
 5061 098c 9F       		.byte	0x9f
 5062 098d 00000000 		.4byte	0
 5063 0991 00000000 		.4byte	0
 5064              	.LLST54:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 125


 5065 0995 00000000 		.4byte	.LVL132
 5066 0999 10000000 		.4byte	.LVL133
 5067 099d 0100     		.2byte	0x1
 5068 099f 50       		.byte	0x50
 5069 09a0 10000000 		.4byte	.LVL133
 5070 09a4 14000000 		.4byte	.LVL134
 5071 09a8 0400     		.2byte	0x4
 5072 09aa F3       		.byte	0xf3
 5073 09ab 01       		.uleb128 0x1
 5074 09ac 50       		.byte	0x50
 5075 09ad 9F       		.byte	0x9f
 5076 09ae 14000000 		.4byte	.LVL134
 5077 09b2 16000000 		.4byte	.LVL135
 5078 09b6 0100     		.2byte	0x1
 5079 09b8 50       		.byte	0x50
 5080 09b9 16000000 		.4byte	.LVL135
 5081 09bd 1A000000 		.4byte	.LFE145
 5082 09c1 0400     		.2byte	0x4
 5083 09c3 F3       		.byte	0xf3
 5084 09c4 01       		.uleb128 0x1
 5085 09c5 50       		.byte	0x50
 5086 09c6 9F       		.byte	0x9f
 5087 09c7 00000000 		.4byte	0
 5088 09cb 00000000 		.4byte	0
 5089              	.LLST55:
 5090 09cf 00000000 		.4byte	.LVL136
 5091 09d3 10000000 		.4byte	.LVL137
 5092 09d7 0100     		.2byte	0x1
 5093 09d9 50       		.byte	0x50
 5094 09da 10000000 		.4byte	.LVL137
 5095 09de 14000000 		.4byte	.LVL138
 5096 09e2 0400     		.2byte	0x4
 5097 09e4 F3       		.byte	0xf3
 5098 09e5 01       		.uleb128 0x1
 5099 09e6 50       		.byte	0x50
 5100 09e7 9F       		.byte	0x9f
 5101 09e8 14000000 		.4byte	.LVL138
 5102 09ec 16000000 		.4byte	.LVL139
 5103 09f0 0100     		.2byte	0x1
 5104 09f2 50       		.byte	0x50
 5105 09f3 16000000 		.4byte	.LVL139
 5106 09f7 1A000000 		.4byte	.LFE146
 5107 09fb 0400     		.2byte	0x4
 5108 09fd F3       		.byte	0xf3
 5109 09fe 01       		.uleb128 0x1
 5110 09ff 50       		.byte	0x50
 5111 0a00 9F       		.byte	0x9f
 5112 0a01 00000000 		.4byte	0
 5113 0a05 00000000 		.4byte	0
 5114              	.LLST56:
 5115 0a09 00000000 		.4byte	.LVL140
 5116 0a0d 10000000 		.4byte	.LVL141
 5117 0a11 0100     		.2byte	0x1
 5118 0a13 50       		.byte	0x50
 5119 0a14 10000000 		.4byte	.LVL141
 5120 0a18 14000000 		.4byte	.LVL142
 5121 0a1c 0400     		.2byte	0x4
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 126


 5122 0a1e F3       		.byte	0xf3
 5123 0a1f 01       		.uleb128 0x1
 5124 0a20 50       		.byte	0x50
 5125 0a21 9F       		.byte	0x9f
 5126 0a22 14000000 		.4byte	.LVL142
 5127 0a26 16000000 		.4byte	.LVL143
 5128 0a2a 0100     		.2byte	0x1
 5129 0a2c 50       		.byte	0x50
 5130 0a2d 16000000 		.4byte	.LVL143
 5131 0a31 1A000000 		.4byte	.LFE147
 5132 0a35 0400     		.2byte	0x4
 5133 0a37 F3       		.byte	0xf3
 5134 0a38 01       		.uleb128 0x1
 5135 0a39 50       		.byte	0x50
 5136 0a3a 9F       		.byte	0x9f
 5137 0a3b 00000000 		.4byte	0
 5138 0a3f 00000000 		.4byte	0
 5139              	.LLST57:
 5140 0a43 00000000 		.4byte	.LVL144
 5141 0a47 10000000 		.4byte	.LVL145
 5142 0a4b 0100     		.2byte	0x1
 5143 0a4d 50       		.byte	0x50
 5144 0a4e 10000000 		.4byte	.LVL145
 5145 0a52 14000000 		.4byte	.LVL146
 5146 0a56 0400     		.2byte	0x4
 5147 0a58 F3       		.byte	0xf3
 5148 0a59 01       		.uleb128 0x1
 5149 0a5a 50       		.byte	0x50
 5150 0a5b 9F       		.byte	0x9f
 5151 0a5c 14000000 		.4byte	.LVL146
 5152 0a60 16000000 		.4byte	.LVL147
 5153 0a64 0100     		.2byte	0x1
 5154 0a66 50       		.byte	0x50
 5155 0a67 16000000 		.4byte	.LVL147
 5156 0a6b 1A000000 		.4byte	.LFE148
 5157 0a6f 0400     		.2byte	0x4
 5158 0a71 F3       		.byte	0xf3
 5159 0a72 01       		.uleb128 0x1
 5160 0a73 50       		.byte	0x50
 5161 0a74 9F       		.byte	0x9f
 5162 0a75 00000000 		.4byte	0
 5163 0a79 00000000 		.4byte	0
 5164              	.LLST58:
 5165 0a7d 00000000 		.4byte	.LVL148
 5166 0a81 10000000 		.4byte	.LVL149
 5167 0a85 0100     		.2byte	0x1
 5168 0a87 50       		.byte	0x50
 5169 0a88 10000000 		.4byte	.LVL149
 5170 0a8c 14000000 		.4byte	.LVL150
 5171 0a90 0400     		.2byte	0x4
 5172 0a92 F3       		.byte	0xf3
 5173 0a93 01       		.uleb128 0x1
 5174 0a94 50       		.byte	0x50
 5175 0a95 9F       		.byte	0x9f
 5176 0a96 14000000 		.4byte	.LVL150
 5177 0a9a 16000000 		.4byte	.LVL151
 5178 0a9e 0100     		.2byte	0x1
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 127


 5179 0aa0 50       		.byte	0x50
 5180 0aa1 16000000 		.4byte	.LVL151
 5181 0aa5 1A000000 		.4byte	.LFE149
 5182 0aa9 0400     		.2byte	0x4
 5183 0aab F3       		.byte	0xf3
 5184 0aac 01       		.uleb128 0x1
 5185 0aad 50       		.byte	0x50
 5186 0aae 9F       		.byte	0x9f
 5187 0aaf 00000000 		.4byte	0
 5188 0ab3 00000000 		.4byte	0
 5189              	.LLST59:
 5190 0ab7 00000000 		.4byte	.LVL152
 5191 0abb 1A000000 		.4byte	.LVL156
 5192 0abf 0100     		.2byte	0x1
 5193 0ac1 50       		.byte	0x50
 5194 0ac2 1A000000 		.4byte	.LVL156
 5195 0ac6 24000000 		.4byte	.LVL157
 5196 0aca 0400     		.2byte	0x4
 5197 0acc F3       		.byte	0xf3
 5198 0acd 01       		.uleb128 0x1
 5199 0ace 50       		.byte	0x50
 5200 0acf 9F       		.byte	0x9f
 5201 0ad0 24000000 		.4byte	.LVL157
 5202 0ad4 30000000 		.4byte	.LFE150
 5203 0ad8 0100     		.2byte	0x1
 5204 0ada 50       		.byte	0x50
 5205 0adb 00000000 		.4byte	0
 5206 0adf 00000000 		.4byte	0
 5207              	.LLST60:
 5208 0ae3 00000000 		.4byte	.LVL152
 5209 0ae7 02000000 		.4byte	.LVL153
 5210 0aeb 0200     		.2byte	0x2
 5211 0aed 30       		.byte	0x30
 5212 0aee 9F       		.byte	0x9f
 5213 0aef 02000000 		.4byte	.LVL153
 5214 0af3 16000000 		.4byte	.LVL155
 5215 0af7 0100     		.2byte	0x1
 5216 0af9 53       		.byte	0x53
 5217 0afa 16000000 		.4byte	.LVL155
 5218 0afe 1A000000 		.4byte	.LVL156
 5219 0b02 0800     		.2byte	0x8
 5220 0b04 70       		.byte	0x70
 5221 0b05 00       		.sleb128 0
 5222 0b06 4F       		.byte	0x4f
 5223 0b07 1A       		.byte	0x1a
 5224 0b08 08       		.byte	0x8
 5225 0b09 FF       		.byte	0xff
 5226 0b0a 1A       		.byte	0x1a
 5227 0b0b 9F       		.byte	0x9f
 5228 0b0c 24000000 		.4byte	.LVL157
 5229 0b10 30000000 		.4byte	.LFE150
 5230 0b14 0100     		.2byte	0x1
 5231 0b16 53       		.byte	0x53
 5232 0b17 00000000 		.4byte	0
 5233 0b1b 00000000 		.4byte	0
 5234              	.LLST61:
 5235 0b1f 00000000 		.4byte	.LVL152
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 128


 5236 0b23 14000000 		.4byte	.LVL154
 5237 0b27 0200     		.2byte	0x2
 5238 0b29 30       		.byte	0x30
 5239 0b2a 9F       		.byte	0x9f
 5240 0b2b 14000000 		.4byte	.LVL154
 5241 0b2f 24000000 		.4byte	.LVL157
 5242 0b33 0100     		.2byte	0x1
 5243 0b35 51       		.byte	0x51
 5244 0b36 24000000 		.4byte	.LVL157
 5245 0b3a 2E000000 		.4byte	.LVL158
 5246 0b3e 0200     		.2byte	0x2
 5247 0b40 30       		.byte	0x30
 5248 0b41 9F       		.byte	0x9f
 5249 0b42 2E000000 		.4byte	.LVL158
 5250 0b46 30000000 		.4byte	.LFE150
 5251 0b4a 0100     		.2byte	0x1
 5252 0b4c 51       		.byte	0x51
 5253 0b4d 00000000 		.4byte	0
 5254 0b51 00000000 		.4byte	0
 5255              	.LLST62:
 5256 0b55 00000000 		.4byte	.LVL152
 5257 0b59 16000000 		.4byte	.LVL155
 5258 0b5d 0200     		.2byte	0x2
 5259 0b5f 30       		.byte	0x30
 5260 0b60 9F       		.byte	0x9f
 5261 0b61 16000000 		.4byte	.LVL155
 5262 0b65 1A000000 		.4byte	.LVL156
 5263 0b69 0D00     		.2byte	0xd
 5264 0b6b 71       		.byte	0x71
 5265 0b6c 00       		.sleb128 0
 5266 0b6d 70       		.byte	0x70
 5267 0b6e 00       		.sleb128 0
 5268 0b6f 4F       		.byte	0x4f
 5269 0b70 1A       		.byte	0x1a
 5270 0b71 08       		.byte	0x8
 5271 0b72 FF       		.byte	0xff
 5272 0b73 1A       		.byte	0x1a
 5273 0b74 25       		.byte	0x25
 5274 0b75 31       		.byte	0x31
 5275 0b76 1A       		.byte	0x1a
 5276 0b77 9F       		.byte	0x9f
 5277 0b78 24000000 		.4byte	.LVL157
 5278 0b7c 30000000 		.4byte	.LFE150
 5279 0b80 0200     		.2byte	0x2
 5280 0b82 30       		.byte	0x30
 5281 0b83 9F       		.byte	0x9f
 5282 0b84 00000000 		.4byte	0
 5283 0b88 00000000 		.4byte	0
 5284              	.LLST63:
 5285 0b8c 00000000 		.4byte	.LVL159
 5286 0b90 12000000 		.4byte	.LVL161
 5287 0b94 0100     		.2byte	0x1
 5288 0b96 50       		.byte	0x50
 5289 0b97 12000000 		.4byte	.LVL161
 5290 0b9b 14000000 		.4byte	.LFE152
 5291 0b9f 0400     		.2byte	0x4
 5292 0ba1 F3       		.byte	0xf3
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 129


 5293 0ba2 01       		.uleb128 0x1
 5294 0ba3 50       		.byte	0x50
 5295 0ba4 9F       		.byte	0x9f
 5296 0ba5 00000000 		.4byte	0
 5297 0ba9 00000000 		.4byte	0
 5298              	.LLST64:
 5299 0bad 00000000 		.4byte	.LVL159
 5300 0bb1 0A000000 		.4byte	.LVL160
 5301 0bb5 0200     		.2byte	0x2
 5302 0bb7 30       		.byte	0x30
 5303 0bb8 9F       		.byte	0x9f
 5304 0bb9 0A000000 		.4byte	.LVL160
 5305 0bbd 12000000 		.4byte	.LVL161
 5306 0bc1 0B00     		.2byte	0xb
 5307 0bc3 70       		.byte	0x70
 5308 0bc4 00       		.sleb128 0
 5309 0bc5 08       		.byte	0x8
 5310 0bc6 FF       		.byte	0xff
 5311 0bc7 1A       		.byte	0x1a
 5312 0bc8 71       		.byte	0x71
 5313 0bc9 00       		.sleb128 0
 5314 0bca 1A       		.byte	0x1a
 5315 0bcb 30       		.byte	0x30
 5316 0bcc 2E       		.byte	0x2e
 5317 0bcd 9F       		.byte	0x9f
 5318 0bce 12000000 		.4byte	.LVL161
 5319 0bd2 14000000 		.4byte	.LFE152
 5320 0bd6 0C00     		.2byte	0xc
 5321 0bd8 F3       		.byte	0xf3
 5322 0bd9 01       		.uleb128 0x1
 5323 0bda 50       		.byte	0x50
 5324 0bdb 08       		.byte	0x8
 5325 0bdc FF       		.byte	0xff
 5326 0bdd 1A       		.byte	0x1a
 5327 0bde 71       		.byte	0x71
 5328 0bdf 00       		.sleb128 0
 5329 0be0 1A       		.byte	0x1a
 5330 0be1 30       		.byte	0x30
 5331 0be2 2E       		.byte	0x2e
 5332 0be3 9F       		.byte	0x9f
 5333 0be4 00000000 		.4byte	0
 5334 0be8 00000000 		.4byte	0
 5335              		.section	.debug_aranges,"",%progbits
 5336 0000 74010000 		.4byte	0x174
 5337 0004 0200     		.2byte	0x2
 5338 0006 00000000 		.4byte	.Ldebug_info0
 5339 000a 04       		.byte	0x4
 5340 000b 00       		.byte	0
 5341 000c 0000     		.2byte	0
 5342 000e 0000     		.2byte	0
 5343 0010 00000000 		.4byte	.LFB110
 5344 0014 36000000 		.4byte	.LFE110-.LFB110
 5345 0018 00000000 		.4byte	.LFB111
 5346 001c 10000000 		.4byte	.LFE111-.LFB111
 5347 0020 00000000 		.4byte	.LFB112
 5348 0024 3E000000 		.4byte	.LFE112-.LFB112
 5349 0028 00000000 		.4byte	.LFB113
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 130


 5350 002c 16000000 		.4byte	.LFE113-.LFB113
 5351 0030 00000000 		.4byte	.LFB114
 5352 0034 0A000000 		.4byte	.LFE114-.LFB114
 5353 0038 00000000 		.4byte	.LFB115
 5354 003c 20000000 		.4byte	.LFE115-.LFB115
 5355 0040 00000000 		.4byte	.LFB116
 5356 0044 0C000000 		.4byte	.LFE116-.LFB116
 5357 0048 00000000 		.4byte	.LFB117
 5358 004c 24000000 		.4byte	.LFE117-.LFB117
 5359 0050 00000000 		.4byte	.LFB118
 5360 0054 0A000000 		.4byte	.LFE118-.LFB118
 5361 0058 00000000 		.4byte	.LFB119
 5362 005c 14000000 		.4byte	.LFE119-.LFB119
 5363 0060 00000000 		.4byte	.LFB120
 5364 0064 0A000000 		.4byte	.LFE120-.LFB120
 5365 0068 00000000 		.4byte	.LFB121
 5366 006c 0A000000 		.4byte	.LFE121-.LFB121
 5367 0070 00000000 		.4byte	.LFB122
 5368 0074 16000000 		.4byte	.LFE122-.LFB122
 5369 0078 00000000 		.4byte	.LFB123
 5370 007c 16000000 		.4byte	.LFE123-.LFB123
 5371 0080 00000000 		.4byte	.LFB124
 5372 0084 14000000 		.4byte	.LFE124-.LFB124
 5373 0088 00000000 		.4byte	.LFB125
 5374 008c 10000000 		.4byte	.LFE125-.LFB125
 5375 0090 00000000 		.4byte	.LFB126
 5376 0094 14000000 		.4byte	.LFE126-.LFB126
 5377 0098 00000000 		.4byte	.LFB127
 5378 009c 14000000 		.4byte	.LFE127-.LFB127
 5379 00a0 00000000 		.4byte	.LFB128
 5380 00a4 16000000 		.4byte	.LFE128-.LFB128
 5381 00a8 00000000 		.4byte	.LFB129
 5382 00ac B4000000 		.4byte	.LFE129-.LFB129
 5383 00b0 00000000 		.4byte	.LFB130
 5384 00b4 38000000 		.4byte	.LFE130-.LFB130
 5385 00b8 00000000 		.4byte	.LFB131
 5386 00bc 0C000000 		.4byte	.LFE131-.LFB131
 5387 00c0 00000000 		.4byte	.LFB132
 5388 00c4 0C000000 		.4byte	.LFE132-.LFB132
 5389 00c8 00000000 		.4byte	.LFB133
 5390 00cc 0C000000 		.4byte	.LFE133-.LFB133
 5391 00d0 00000000 		.4byte	.LFB134
 5392 00d4 1A000000 		.4byte	.LFE134-.LFB134
 5393 00d8 00000000 		.4byte	.LFB135
 5394 00dc 1A000000 		.4byte	.LFE135-.LFB135
 5395 00e0 00000000 		.4byte	.LFB136
 5396 00e4 1A000000 		.4byte	.LFE136-.LFB136
 5397 00e8 00000000 		.4byte	.LFB137
 5398 00ec 1A000000 		.4byte	.LFE137-.LFB137
 5399 00f0 00000000 		.4byte	.LFB138
 5400 00f4 1A000000 		.4byte	.LFE138-.LFB138
 5401 00f8 00000000 		.4byte	.LFB139
 5402 00fc 1A000000 		.4byte	.LFE139-.LFB139
 5403 0100 00000000 		.4byte	.LFB140
 5404 0104 1A000000 		.4byte	.LFE140-.LFB140
 5405 0108 00000000 		.4byte	.LFB141
 5406 010c 1A000000 		.4byte	.LFE141-.LFB141
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 131


 5407 0110 00000000 		.4byte	.LFB142
 5408 0114 1A000000 		.4byte	.LFE142-.LFB142
 5409 0118 00000000 		.4byte	.LFB143
 5410 011c 1A000000 		.4byte	.LFE143-.LFB143
 5411 0120 00000000 		.4byte	.LFB144
 5412 0124 1A000000 		.4byte	.LFE144-.LFB144
 5413 0128 00000000 		.4byte	.LFB145
 5414 012c 1A000000 		.4byte	.LFE145-.LFB145
 5415 0130 00000000 		.4byte	.LFB146
 5416 0134 1A000000 		.4byte	.LFE146-.LFB146
 5417 0138 00000000 		.4byte	.LFB147
 5418 013c 1A000000 		.4byte	.LFE147-.LFB147
 5419 0140 00000000 		.4byte	.LFB148
 5420 0144 1A000000 		.4byte	.LFE148-.LFB148
 5421 0148 00000000 		.4byte	.LFB149
 5422 014c 1A000000 		.4byte	.LFE149-.LFB149
 5423 0150 00000000 		.4byte	.LFB150
 5424 0154 30000000 		.4byte	.LFE150-.LFB150
 5425 0158 00000000 		.4byte	.LFB151
 5426 015c 12000000 		.4byte	.LFE151-.LFB151
 5427 0160 00000000 		.4byte	.LFB152
 5428 0164 14000000 		.4byte	.LFE152-.LFB152
 5429 0168 00000000 		.4byte	.LFB153
 5430 016c 0C000000 		.4byte	.LFE153-.LFB153
 5431 0170 00000000 		.4byte	0
 5432 0174 00000000 		.4byte	0
 5433              		.section	.debug_ranges,"",%progbits
 5434              	.Ldebug_ranges0:
 5435 0000 02000000 		.4byte	.LBB6
 5436 0004 06000000 		.4byte	.LBE6
 5437 0008 0A000000 		.4byte	.LBB9
 5438 000c 14000000 		.4byte	.LBE9
 5439 0010 00000000 		.4byte	0
 5440 0014 00000000 		.4byte	0
 5441 0018 02000000 		.4byte	.LBB7
 5442 001c 06000000 		.4byte	.LBE7
 5443 0020 0A000000 		.4byte	.LBB8
 5444 0024 14000000 		.4byte	.LBE8
 5445 0028 00000000 		.4byte	0
 5446 002c 00000000 		.4byte	0
 5447 0030 00000000 		.4byte	.LFB110
 5448 0034 36000000 		.4byte	.LFE110
 5449 0038 00000000 		.4byte	.LFB111
 5450 003c 10000000 		.4byte	.LFE111
 5451 0040 00000000 		.4byte	.LFB112
 5452 0044 3E000000 		.4byte	.LFE112
 5453 0048 00000000 		.4byte	.LFB113
 5454 004c 16000000 		.4byte	.LFE113
 5455 0050 00000000 		.4byte	.LFB114
 5456 0054 0A000000 		.4byte	.LFE114
 5457 0058 00000000 		.4byte	.LFB115
 5458 005c 20000000 		.4byte	.LFE115
 5459 0060 00000000 		.4byte	.LFB116
 5460 0064 0C000000 		.4byte	.LFE116
 5461 0068 00000000 		.4byte	.LFB117
 5462 006c 24000000 		.4byte	.LFE117
 5463 0070 00000000 		.4byte	.LFB118
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 132


 5464 0074 0A000000 		.4byte	.LFE118
 5465 0078 00000000 		.4byte	.LFB119
 5466 007c 14000000 		.4byte	.LFE119
 5467 0080 00000000 		.4byte	.LFB120
 5468 0084 0A000000 		.4byte	.LFE120
 5469 0088 00000000 		.4byte	.LFB121
 5470 008c 0A000000 		.4byte	.LFE121
 5471 0090 00000000 		.4byte	.LFB122
 5472 0094 16000000 		.4byte	.LFE122
 5473 0098 00000000 		.4byte	.LFB123
 5474 009c 16000000 		.4byte	.LFE123
 5475 00a0 00000000 		.4byte	.LFB124
 5476 00a4 14000000 		.4byte	.LFE124
 5477 00a8 00000000 		.4byte	.LFB125
 5478 00ac 10000000 		.4byte	.LFE125
 5479 00b0 00000000 		.4byte	.LFB126
 5480 00b4 14000000 		.4byte	.LFE126
 5481 00b8 00000000 		.4byte	.LFB127
 5482 00bc 14000000 		.4byte	.LFE127
 5483 00c0 00000000 		.4byte	.LFB128
 5484 00c4 16000000 		.4byte	.LFE128
 5485 00c8 00000000 		.4byte	.LFB129
 5486 00cc B4000000 		.4byte	.LFE129
 5487 00d0 00000000 		.4byte	.LFB130
 5488 00d4 38000000 		.4byte	.LFE130
 5489 00d8 00000000 		.4byte	.LFB131
 5490 00dc 0C000000 		.4byte	.LFE131
 5491 00e0 00000000 		.4byte	.LFB132
 5492 00e4 0C000000 		.4byte	.LFE132
 5493 00e8 00000000 		.4byte	.LFB133
 5494 00ec 0C000000 		.4byte	.LFE133
 5495 00f0 00000000 		.4byte	.LFB134
 5496 00f4 1A000000 		.4byte	.LFE134
 5497 00f8 00000000 		.4byte	.LFB135
 5498 00fc 1A000000 		.4byte	.LFE135
 5499 0100 00000000 		.4byte	.LFB136
 5500 0104 1A000000 		.4byte	.LFE136
 5501 0108 00000000 		.4byte	.LFB137
 5502 010c 1A000000 		.4byte	.LFE137
 5503 0110 00000000 		.4byte	.LFB138
 5504 0114 1A000000 		.4byte	.LFE138
 5505 0118 00000000 		.4byte	.LFB139
 5506 011c 1A000000 		.4byte	.LFE139
 5507 0120 00000000 		.4byte	.LFB140
 5508 0124 1A000000 		.4byte	.LFE140
 5509 0128 00000000 		.4byte	.LFB141
 5510 012c 1A000000 		.4byte	.LFE141
 5511 0130 00000000 		.4byte	.LFB142
 5512 0134 1A000000 		.4byte	.LFE142
 5513 0138 00000000 		.4byte	.LFB143
 5514 013c 1A000000 		.4byte	.LFE143
 5515 0140 00000000 		.4byte	.LFB144
 5516 0144 1A000000 		.4byte	.LFE144
 5517 0148 00000000 		.4byte	.LFB145
 5518 014c 1A000000 		.4byte	.LFE145
 5519 0150 00000000 		.4byte	.LFB146
 5520 0154 1A000000 		.4byte	.LFE146
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 133


 5521 0158 00000000 		.4byte	.LFB147
 5522 015c 1A000000 		.4byte	.LFE147
 5523 0160 00000000 		.4byte	.LFB148
 5524 0164 1A000000 		.4byte	.LFE148
 5525 0168 00000000 		.4byte	.LFB149
 5526 016c 1A000000 		.4byte	.LFE149
 5527 0170 00000000 		.4byte	.LFB150
 5528 0174 30000000 		.4byte	.LFE150
 5529 0178 00000000 		.4byte	.LFB151
 5530 017c 12000000 		.4byte	.LFE151
 5531 0180 00000000 		.4byte	.LFB152
 5532 0184 14000000 		.4byte	.LFE152
 5533 0188 00000000 		.4byte	.LFB153
 5534 018c 0C000000 		.4byte	.LFE153
 5535 0190 00000000 		.4byte	0
 5536 0194 00000000 		.4byte	0
 5537              		.section	.debug_line,"",%progbits
 5538              	.Ldebug_line0:
 5539 0000 A1040000 		.section	.debug_str,"MS",%progbits,1
 5539      0200E300 
 5539      00000201 
 5539      FB0E0D00 
 5539      01010101 
 5540              	.LASF94:
 5541 0000 5243435F 		.ascii	"RCC_HCLK\000"
 5541      48434C4B 
 5541      00
 5542              	.LASF69:
 5543 0009 5243435F 		.ascii	"RCC_LSE\000"
 5543      4C534500 
 5544              	.LASF43:
 5545 0011 41504231 		.ascii	"APB1LPENR\000"
 5545      4C50454E 
 5545      5200
 5546              	.LASF56:
 5547 001b 73746174 		.ascii	"statusreg\000"
 5547      75737265 
 5547      6700
 5548              	.LASF15:
 5549 0025 466C6167 		.ascii	"FlagStatus\000"
 5549      53746174 
 5549      757300
 5550              	.LASF51:
 5551 0030 53595343 		.ascii	"SYSCLK_Frequency\000"
 5551      4C4B5F46 
 5551      72657175 
 5551      656E6379 
 5551      00
 5552              	.LASF102:
 5553 0041 706C6C6D 		.ascii	"pllm\000"
 5553      00
 5554              	.LASF100:
 5555 0046 706C6C70 		.ascii	"pllp\000"
 5555      00
 5556              	.LASF84:
 5557 004b 5243435F 		.ascii	"RCC_MCO1Source\000"
 5557      4D434F31 
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 134


 5557      536F7572 
 5557      636500
 5558              	.LASF122:
 5559 005a 5243435F 		.ascii	"RCC_APB1PeriphResetCmd\000"
 5559      41504231 
 5559      50657269 
 5559      70685265 
 5559      73657443 
 5560              	.LASF74:
 5561 0071 504C4C4E 		.ascii	"PLLN\000"
 5561      00
 5562              	.LASF75:
 5563 0076 504C4C50 		.ascii	"PLLP\000"
 5563      00
 5564              	.LASF76:
 5565 007b 504C4C51 		.ascii	"PLLQ\000"
 5565      00
 5566              	.LASF135:
 5567 0080 5243435F 		.ascii	"RCC_ClearITPendingBit\000"
 5567      436C6561 
 5567      72495450 
 5567      656E6469 
 5567      6E674269 
 5568              	.LASF11:
 5569 0096 6C6F6E67 		.ascii	"long long unsigned int\000"
 5569      206C6F6E 
 5569      6720756E 
 5569      7369676E 
 5569      65642069 
 5570              	.LASF73:
 5571 00ad 504C4C4D 		.ascii	"PLLM\000"
 5571      00
 5572              	.LASF110:
 5573 00b2 5243435F 		.ascii	"RCC_AHB1Periph\000"
 5573      41484231 
 5573      50657269 
 5573      706800
 5574              	.LASF39:
 5575 00c1 41484231 		.ascii	"AHB1LPENR\000"
 5575      4C50454E 
 5575      5200
 5576              	.LASF97:
 5577 00cb 5243435F 		.ascii	"RCC_Clocks\000"
 5577      436C6F63 
 5577      6B7300
 5578              	.LASF128:
 5579 00d6 5243435F 		.ascii	"RCC_APB2PeriphClockLPModeCmd\000"
 5579      41504232 
 5579      50657269 
 5579      7068436C 
 5579      6F636B4C 
 5580              	.LASF132:
 5581 00f3 5243435F 		.ascii	"RCC_ClearFlag\000"
 5581      436C6561 
 5581      72466C61 
 5581      6700
 5582              	.LASF0:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 135


 5583 0101 7369676E 		.ascii	"signed char\000"
 5583      65642063 
 5583      68617200 
 5584              	.LASF25:
 5585 010d 41484231 		.ascii	"AHB1RSTR\000"
 5585      52535452 
 5585      00
 5586              	.LASF130:
 5587 0116 5243435F 		.ascii	"RCC_IT\000"
 5587      495400
 5588              	.LASF65:
 5589 011d 746D7072 		.ascii	"tmpreg\000"
 5589      656700
 5590              	.LASF54:
 5591 0124 50434C4B 		.ascii	"PCLK2_Frequency\000"
 5591      325F4672 
 5591      65717565 
 5591      6E637900 
 5592              	.LASF111:
 5593 0134 5243435F 		.ascii	"RCC_AHB2PeriphClockCmd\000"
 5593      41484232 
 5593      50657269 
 5593      7068436C 
 5593      6F636B43 
 5594              	.LASF18:
 5595 014b 454E4142 		.ascii	"ENABLE\000"
 5595      4C4500
 5596              	.LASF30:
 5597 0152 41504232 		.ascii	"APB2RSTR\000"
 5597      52535452 
 5597      00
 5598              	.LASF93:
 5599 015b 5243435F 		.ascii	"RCC_PCLK1Config\000"
 5599      50434C4B 
 5599      31436F6E 
 5599      66696700 
 5600              	.LASF121:
 5601 016b 5243435F 		.ascii	"RCC_AHB3PeriphResetCmd\000"
 5601      41484233 
 5601      50657269 
 5601      70685265 
 5601      73657443 
 5602              	.LASF119:
 5603 0182 5243435F 		.ascii	"RCC_AHB1PeriphResetCmd\000"
 5603      41484231 
 5603      50657269 
 5603      70685265 
 5603      73657443 
 5604              	.LASF91:
 5605 0199 5243435F 		.ascii	"RCC_HCLKConfig\000"
 5605      48434C4B 
 5605      436F6E66 
 5605      696700
 5606              	.LASF10:
 5607 01a8 6C6F6E67 		.ascii	"long long int\000"
 5607      206C6F6E 
 5607      6720696E 
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 136


 5607      7400
 5608              	.LASF89:
 5609 01b6 5243435F 		.ascii	"RCC_SYSCLKConfig\000"
 5609      53595343 
 5609      4C4B436F 
 5609      6E666967 
 5609      00
 5610              	.LASF4:
 5611 01c7 75696E74 		.ascii	"uint16_t\000"
 5611      31365F74 
 5611      00
 5612              	.LASF68:
 5613 01d0 5243435F 		.ascii	"RCC_LSEConfig\000"
 5613      4C534543 
 5613      6F6E6669 
 5613      6700
 5614              	.LASF141:
 5615 01de 5243435F 		.ascii	"RCC_FLAG\000"
 5615      464C4147 
 5615      00
 5616              	.LASF64:
 5617 01e7 48534943 		.ascii	"HSICalibrationValue\000"
 5617      616C6962 
 5617      72617469 
 5617      6F6E5661 
 5617      6C756500 
 5618              	.LASF67:
 5619 01fb 4E657753 		.ascii	"NewState\000"
 5619      74617465 
 5619      00
 5620              	.LASF23:
 5621 0204 504C4C43 		.ascii	"PLLCFGR\000"
 5621      46475200 
 5622              	.LASF106:
 5623 020c 5243435F 		.ascii	"RCC_BackupResetCmd\000"
 5623      4261636B 
 5623      75705265 
 5623      73657443 
 5623      6D6400
 5624              	.LASF22:
 5625 021f 4572726F 		.ascii	"ErrorStatus\000"
 5625      72537461 
 5625      74757300 
 5626              	.LASF72:
 5627 022b 5243435F 		.ascii	"RCC_PLLSource\000"
 5627      504C4C53 
 5627      6F757263 
 5627      6500
 5628              	.LASF142:
 5629 0239 5243435F 		.ascii	"RCC_GetSYSCLKSource\000"
 5629      47657453 
 5629      5953434C 
 5629      4B536F75 
 5629      72636500 
 5630              	.LASF133:
 5631 024d 5243435F 		.ascii	"RCC_WaitForHSEStartUp\000"
 5631      57616974 
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 137


 5631      466F7248 
 5631      53455374 
 5631      61727455 
 5632              	.LASF57:
 5633 0263 62697473 		.ascii	"bitstatus\000"
 5633      74617475 
 5633      7300
 5634              	.LASF52:
 5635 026d 48434C4B 		.ascii	"HCLK_Frequency\000"
 5635      5F467265 
 5635      7175656E 
 5635      637900
 5636              	.LASF16:
 5637 027c 49545374 		.ascii	"ITStatus\000"
 5637      61747573 
 5637      00
 5638              	.LASF116:
 5639 0285 5243435F 		.ascii	"RCC_APB1Periph\000"
 5639      41504231 
 5639      50657269 
 5639      706800
 5640              	.LASF12:
 5641 0294 756E7369 		.ascii	"unsigned int\000"
 5641      676E6564 
 5641      20696E74 
 5641      00
 5642              	.LASF17:
 5643 02a1 44495341 		.ascii	"DISABLE\000"
 5643      424C4500 
 5644              	.LASF103:
 5645 02a9 5243435F 		.ascii	"RCC_RTCCLKConfig\000"
 5645      52544343 
 5645      4C4B436F 
 5645      6E666967 
 5645      00
 5646              	.LASF83:
 5647 02ba 5243435F 		.ascii	"RCC_MCO1Config\000"
 5647      4D434F31 
 5647      436F6E66 
 5647      696700
 5648              	.LASF137:
 5649 02c9 474E5520 		.ascii	"GNU C 4.7.3 20121207 (release) [ARM/embedded-4_7-br"
 5649      4320342E 
 5649      372E3320 
 5649      32303132 
 5649      31323037 
 5650 02fc 616E6368 		.ascii	"anch revision 194305]\000"
 5650      20726576 
 5650      6973696F 
 5650      6E203139 
 5650      34333035 
 5651              	.LASF9:
 5652 0312 6C6F6E67 		.ascii	"long unsigned int\000"
 5652      20756E73 
 5652      69676E65 
 5652      6420696E 
 5652      7400
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 138


 5653              	.LASF92:
 5654 0324 5243435F 		.ascii	"RCC_SYSCLK\000"
 5654      53595343 
 5654      4C4B00
 5655              	.LASF81:
 5656 032f 5243435F 		.ascii	"RCC_PLLI2SCmd\000"
 5656      504C4C49 
 5656      3253436D 
 5656      6400
 5657              	.LASF50:
 5658 033d 5243435F 		.ascii	"RCC_TypeDef\000"
 5658      54797065 
 5658      44656600 
 5659              	.LASF98:
 5660 0349 70726573 		.ascii	"presc\000"
 5660      6300
 5661              	.LASF104:
 5662 034f 5243435F 		.ascii	"RCC_RTCCLKSource\000"
 5662      52544343 
 5662      4C4B536F 
 5662      75726365 
 5662      00
 5663              	.LASF5:
 5664 0360 73686F72 		.ascii	"short unsigned int\000"
 5664      7420756E 
 5664      7369676E 
 5664      65642069 
 5664      6E7400
 5665              	.LASF49:
 5666 0373 504C4C49 		.ascii	"PLLI2SCFGR\000"
 5666      32534346 
 5666      475200
 5667              	.LASF125:
 5668 037e 5243435F 		.ascii	"RCC_AHB2PeriphClockLPModeCmd\000"
 5668      41484232 
 5668      50657269 
 5668      7068436C 
 5668      6F636B4C 
 5669              	.LASF78:
 5670 039b 5243435F 		.ascii	"RCC_PLLI2SConfig\000"
 5670      504C4C49 
 5670      3253436F 
 5670      6E666967 
 5670      00
 5671              	.LASF112:
 5672 03ac 5243435F 		.ascii	"RCC_AHB2Periph\000"
 5672      41484232 
 5672      50657269 
 5672      706800
 5673              	.LASF44:
 5674 03bb 41504232 		.ascii	"APB2LPENR\000"
 5674      4C50454E 
 5674      5200
 5675              	.LASF114:
 5676 03c5 5243435F 		.ascii	"RCC_AHB3Periph\000"
 5676      41484233 
 5676      50657269 
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 139


 5676      706800
 5677              	.LASF88:
 5678 03d4 5243435F 		.ascii	"RCC_MCO2Div\000"
 5678      4D434F32 
 5678      44697600 
 5679              	.LASF105:
 5680 03e0 5243435F 		.ascii	"RCC_RTCCLKCmd\000"
 5680      52544343 
 5680      4C4B436D 
 5680      6400
 5681              	.LASF13:
 5682 03ee 73697A65 		.ascii	"sizetype\000"
 5682      74797065 
 5682      00
 5683              	.LASF20:
 5684 03f7 4552524F 		.ascii	"ERROR\000"
 5684      5200
 5685              	.LASF82:
 5686 03fd 5243435F 		.ascii	"RCC_ClockSecuritySystemCmd\000"
 5686      436C6F63 
 5686      6B536563 
 5686      75726974 
 5686      79537973 
 5687              	.LASF40:
 5688 0418 41484232 		.ascii	"AHB2LPENR\000"
 5688      4C50454E 
 5688      5200
 5689              	.LASF19:
 5690 0422 46756E63 		.ascii	"FunctionalState\000"
 5690      74696F6E 
 5690      616C5374 
 5690      61746500 
 5691              	.LASF85:
 5692 0432 5243435F 		.ascii	"RCC_MCO1Div\000"
 5692      4D434F31 
 5692      44697600 
 5693              	.LASF123:
 5694 043e 5243435F 		.ascii	"RCC_APB2PeriphResetCmd\000"
 5694      41504232 
 5694      50657269 
 5694      70685265 
 5694      73657443 
 5695              	.LASF87:
 5696 0455 5243435F 		.ascii	"RCC_MCO2Source\000"
 5696      4D434F32 
 5696      536F7572 
 5696      636500
 5697              	.LASF108:
 5698 0464 5243435F 		.ascii	"RCC_I2SCLKSource\000"
 5698      49325343 
 5698      4C4B536F 
 5698      75726365 
 5698      00
 5699              	.LASF28:
 5700 0475 52455345 		.ascii	"RESERVED0\000"
 5700      52564544 
 5700      3000
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 140


 5701              	.LASF31:
 5702 047f 52455345 		.ascii	"RESERVED1\000"
 5702      52564544 
 5702      3100
 5703              	.LASF35:
 5704 0489 52455345 		.ascii	"RESERVED2\000"
 5704      52564544 
 5704      3200
 5705              	.LASF38:
 5706 0493 52455345 		.ascii	"RESERVED3\000"
 5706      52564544 
 5706      3300
 5707              	.LASF42:
 5708 049d 52455345 		.ascii	"RESERVED4\000"
 5708      52564544 
 5708      3400
 5709              	.LASF45:
 5710 04a7 52455345 		.ascii	"RESERVED5\000"
 5710      52564544 
 5710      3500
 5711              	.LASF47:
 5712 04b1 52455345 		.ascii	"RESERVED6\000"
 5712      52564544 
 5712      3600
 5713              	.LASF14:
 5714 04bb 52455345 		.ascii	"RESET\000"
 5714      5400
 5715              	.LASF140:
 5716 04c1 5243435F 		.ascii	"RCC_GetFlagStatus\000"
 5716      47657446 
 5716      6C616753 
 5716      74617475 
 5716      7300
 5717              	.LASF61:
 5718 04d3 5243435F 		.ascii	"RCC_HSEConfig\000"
 5718      48534543 
 5718      6F6E6669 
 5718      6700
 5719              	.LASF6:
 5720 04e1 696E7433 		.ascii	"int32_t\000"
 5720      325F7400 
 5721              	.LASF1:
 5722 04e9 756E7369 		.ascii	"unsigned char\000"
 5722      676E6564 
 5722      20636861 
 5722      7200
 5723              	.LASF143:
 5724 04f7 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5724      52784275 
 5724      66666572 
 5724      00
 5725              	.LASF2:
 5726 0504 73686F72 		.ascii	"short int\000"
 5726      7420696E 
 5726      7400
 5727              	.LASF77:
 5728 050e 5243435F 		.ascii	"RCC_PLLCmd\000"
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 141


 5728      504C4C43 
 5728      6D6400
 5729              	.LASF109:
 5730 0519 5243435F 		.ascii	"RCC_AHB1PeriphClockCmd\000"
 5730      41484231 
 5730      50657269 
 5730      7068436C 
 5730      6F636B43 
 5731              	.LASF138:
 5732 0530 636D7369 		.ascii	"cmsis/device/stm32f4xx_rcc.c\000"
 5732      732F6465 
 5732      76696365 
 5732      2F73746D 
 5732      33326634 
 5733              	.LASF37:
 5734 054d 41504232 		.ascii	"APB2ENR\000"
 5734      454E5200 
 5735              	.LASF27:
 5736 0555 41484233 		.ascii	"AHB3RSTR\000"
 5736      52535452 
 5736      00
 5737              	.LASF34:
 5738 055e 41484233 		.ascii	"AHB3ENR\000"
 5738      454E5200 
 5739              	.LASF120:
 5740 0566 5243435F 		.ascii	"RCC_AHB2PeriphResetCmd\000"
 5740      41484232 
 5740      50657269 
 5740      70685265 
 5740      73657443 
 5741              	.LASF127:
 5742 057d 5243435F 		.ascii	"RCC_APB1PeriphClockLPModeCmd\000"
 5742      41504231 
 5742      50657269 
 5742      7068436C 
 5742      6F636B4C 
 5743              	.LASF95:
 5744 059a 5243435F 		.ascii	"RCC_PCLK2Config\000"
 5744      50434C4B 
 5744      32436F6E 
 5744      66696700 
 5745              	.LASF90:
 5746 05aa 5243435F 		.ascii	"RCC_SYSCLKSource\000"
 5746      53595343 
 5746      4C4B536F 
 5746      75726365 
 5746      00
 5747              	.LASF63:
 5748 05bb 5243435F 		.ascii	"RCC_HSE\000"
 5748      48534500 
 5749              	.LASF8:
 5750 05c3 75696E74 		.ascii	"uint32_t\000"
 5750      33325F74 
 5750      00
 5751              	.LASF53:
 5752 05cc 50434C4B 		.ascii	"PCLK1_Frequency\000"
 5752      315F4672 
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 142


 5752      65717565 
 5752      6E637900 
 5753              	.LASF136:
 5754 05dc 41504241 		.ascii	"APBAHBPrescTable\000"
 5754      48425072 
 5754      65736354 
 5754      61626C65 
 5754      00
 5755              	.LASF62:
 5756 05ed 5243435F 		.ascii	"RCC_AdjustHSICalibrationValue\000"
 5756      41646A75 
 5756      73744853 
 5756      4943616C 
 5756      69627261 
 5757              	.LASF60:
 5758 060b 68736573 		.ascii	"hsestatus\000"
 5758      74617475 
 5758      7300
 5759              	.LASF79:
 5760 0615 504C4C49 		.ascii	"PLLI2SN\000"
 5760      32534E00 
 5761              	.LASF96:
 5762 061d 5243435F 		.ascii	"RCC_GetClocksFreq\000"
 5762      47657443 
 5762      6C6F636B 
 5762      73467265 
 5762      7100
 5763              	.LASF117:
 5764 062f 5243435F 		.ascii	"RCC_APB2PeriphClockCmd\000"
 5764      41504232 
 5764      50657269 
 5764      7068436C 
 5764      6F636B43 
 5765              	.LASF99:
 5766 0646 706C6C76 		.ascii	"pllvco\000"
 5766      636F00
 5767              	.LASF26:
 5768 064d 41484232 		.ascii	"AHB2RSTR\000"
 5768      52535452 
 5768      00
 5769              	.LASF131:
 5770 0656 5243435F 		.ascii	"RCC_DeInit\000"
 5770      4465496E 
 5770      697400
 5771              	.LASF80:
 5772 0661 504C4C49 		.ascii	"PLLI2SR\000"
 5772      32535200 
 5773              	.LASF134:
 5774 0669 5243435F 		.ascii	"RCC_GetITStatus\000"
 5774      47657449 
 5774      54537461 
 5774      74757300 
 5775              	.LASF36:
 5776 0679 41504231 		.ascii	"APB1ENR\000"
 5776      454E5200 
 5777              	.LASF33:
 5778 0681 41484232 		.ascii	"AHB2ENR\000"
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 143


 5778      454E5200 
 5779              	.LASF126:
 5780 0689 5243435F 		.ascii	"RCC_AHB3PeriphClockLPModeCmd\000"
 5780      41484233 
 5780      50657269 
 5780      7068436C 
 5780      6F636B4C 
 5781              	.LASF66:
 5782 06a6 5243435F 		.ascii	"RCC_HSICmd\000"
 5782      48534943 
 5782      6D6400
 5783              	.LASF58:
 5784 06b1 73746172 		.ascii	"startupcounter\000"
 5784      74757063 
 5784      6F756E74 
 5784      657200
 5785              	.LASF118:
 5786 06c0 5243435F 		.ascii	"RCC_APB2Periph\000"
 5786      41504232 
 5786      50657269 
 5786      706800
 5787              	.LASF107:
 5788 06cf 5243435F 		.ascii	"RCC_I2SCLKConfig\000"
 5788      49325343 
 5788      4C4B436F 
 5788      6E666967 
 5788      00
 5789              	.LASF86:
 5790 06e0 5243435F 		.ascii	"RCC_MCO2Config\000"
 5790      4D434F32 
 5790      436F6E66 
 5790      696700
 5791              	.LASF48:
 5792 06ef 53534347 		.ascii	"SSCGR\000"
 5792      5200
 5793              	.LASF41:
 5794 06f5 41484233 		.ascii	"AHB3LPENR\000"
 5794      4C50454E 
 5794      5200
 5795              	.LASF29:
 5796 06ff 41504231 		.ascii	"APB1RSTR\000"
 5796      52535452 
 5796      00
 5797              	.LASF70:
 5798 0708 5243435F 		.ascii	"RCC_LSICmd\000"
 5798      4C534943 
 5798      6D6400
 5799              	.LASF139:
 5800 0713 433A5C78 		.ascii	"C:\\xav_dev\\eclipse\\ambiantiseur-make\000"
 5800      61765F64 
 5800      65765C65 
 5800      636C6970 
 5800      73655C61 
 5801              	.LASF59:
 5802 0738 73746174 		.ascii	"status\000"
 5802      757300
 5803              	.LASF46:
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 144


 5804 073f 42444352 		.ascii	"BDCR\000"
 5804      00
 5805              	.LASF115:
 5806 0744 5243435F 		.ascii	"RCC_APB1PeriphClockCmd\000"
 5806      41504231 
 5806      50657269 
 5806      7068436C 
 5806      6F636B43 
 5807              	.LASF129:
 5808 075b 5243435F 		.ascii	"RCC_ITConfig\000"
 5808      4954436F 
 5808      6E666967 
 5808      00
 5809              	.LASF3:
 5810 0768 75696E74 		.ascii	"uint8_t\000"
 5810      385F7400 
 5811              	.LASF21:
 5812 0770 53554343 		.ascii	"SUCCESS\000"
 5812      45535300 
 5813              	.LASF71:
 5814 0778 5243435F 		.ascii	"RCC_PLLConfig\000"
 5814      504C4C43 
 5814      6F6E6669 
 5814      6700
 5815              	.LASF55:
 5816 0786 5243435F 		.ascii	"RCC_ClocksTypeDef\000"
 5816      436C6F63 
 5816      6B735479 
 5816      70654465 
 5816      6600
 5817              	.LASF32:
 5818 0798 41484231 		.ascii	"AHB1ENR\000"
 5818      454E5200 
 5819              	.LASF24:
 5820 07a0 43464752 		.ascii	"CFGR\000"
 5820      00
 5821              	.LASF7:
 5822 07a5 6C6F6E67 		.ascii	"long int\000"
 5822      20696E74 
 5822      00
 5823              	.LASF101:
 5824 07ae 706C6C73 		.ascii	"pllsource\000"
 5824      6F757263 
 5824      6500
 5825              	.LASF124:
 5826 07b8 5243435F 		.ascii	"RCC_AHB1PeriphClockLPModeCmd\000"
 5826      41484231 
 5826      50657269 
 5826      7068436C 
 5826      6F636B4C 
 5827              	.LASF113:
 5828 07d5 5243435F 		.ascii	"RCC_AHB3PeriphClockCmd\000"
 5828      41484233 
 5828      50657269 
 5828      7068436C 
 5828      6F636B43 
 5829              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20121207 (release) [ARM/embedded-4_7-br
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 145


ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 146


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:71     .text.RCC_DeInit:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:76     .text.RCC_DeInit:00000000 RCC_DeInit
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:119    .text.RCC_HSEConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:124    .text.RCC_HSEConfig:00000000 RCC_HSEConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:144    .text.RCC_WaitForHSEStartUp:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:149    .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:223    .text.RCC_AdjustHSICalibrationValue:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:228    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:254    .text.RCC_HSICmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:259    .text.RCC_HSICmd:00000000 RCC_HSICmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:276    .text.RCC_LSEConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:281    .text.RCC_LSEConfig:00000000 RCC_LSEConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:319    .text.RCC_LSICmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:324    .text.RCC_LSICmd:00000000 RCC_LSICmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:341    .text.RCC_PLLConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:346    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:381    .text.RCC_PLLCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:386    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:403    .text.RCC_PLLI2SConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:408    .text.RCC_PLLI2SConfig:00000000 RCC_PLLI2SConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:429    .text.RCC_PLLI2SCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:434    .text.RCC_PLLI2SCmd:00000000 RCC_PLLI2SCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:451    .text.RCC_ClockSecuritySystemCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:456    .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:473    .text.RCC_MCO1Config:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:478    .text.RCC_MCO1Config:00000000 RCC_MCO1Config
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:506    .text.RCC_MCO2Config:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:511    .text.RCC_MCO2Config:00000000 RCC_MCO2Config
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:539    .text.RCC_SYSCLKConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:544    .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:570    .text.RCC_GetSYSCLKSource:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:575    .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:593    .text.RCC_HCLKConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:598    .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:624    .text.RCC_PCLK1Config:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:629    .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:655    .text.RCC_PCLK2Config:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:660    .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:686    .text.RCC_GetClocksFreq:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:691    .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:826    .text.RCC_GetClocksFreq:000000b0 $d
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:831    .text.RCC_RTCCLKConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:836    .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:882    .text.RCC_RTCCLKCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:887    .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:904    .text.RCC_BackupResetCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:909    .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:926    .text.RCC_I2SCLKConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:931    .text.RCC_I2SCLKConfig:00000000 RCC_I2SCLKConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:948    .text.RCC_AHB1PeriphClockCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:953    .text.RCC_AHB1PeriphClockCmd:00000000 RCC_AHB1PeriphClockCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:983    .text.RCC_AHB2PeriphClockCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:988    .text.RCC_AHB2PeriphClockCmd:00000000 RCC_AHB2PeriphClockCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1018   .text.RCC_AHB3PeriphClockCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1023   .text.RCC_AHB3PeriphClockCmd:00000000 RCC_AHB3PeriphClockCmd
ARM GAS  C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s 			page 147


C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1053   .text.RCC_APB1PeriphClockCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1058   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1088   .text.RCC_APB2PeriphClockCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1093   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1123   .text.RCC_AHB1PeriphResetCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1128   .text.RCC_AHB1PeriphResetCmd:00000000 RCC_AHB1PeriphResetCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1158   .text.RCC_AHB2PeriphResetCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1163   .text.RCC_AHB2PeriphResetCmd:00000000 RCC_AHB2PeriphResetCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1193   .text.RCC_AHB3PeriphResetCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1198   .text.RCC_AHB3PeriphResetCmd:00000000 RCC_AHB3PeriphResetCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1228   .text.RCC_APB1PeriphResetCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1233   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1263   .text.RCC_APB2PeriphResetCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1268   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1298   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1303   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 RCC_AHB1PeriphClockLPModeCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1333   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1338   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 RCC_AHB2PeriphClockLPModeCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1368   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1373   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 RCC_AHB3PeriphClockLPModeCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1403   .text.RCC_APB1PeriphClockLPModeCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1408   .text.RCC_APB1PeriphClockLPModeCmd:00000000 RCC_APB1PeriphClockLPModeCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1438   .text.RCC_APB2PeriphClockLPModeCmd:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1443   .text.RCC_APB2PeriphClockLPModeCmd:00000000 RCC_APB2PeriphClockLPModeCmd
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1473   .text.RCC_ITConfig:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1478   .text.RCC_ITConfig:00000000 RCC_ITConfig
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1508   .text.RCC_GetFlagStatus:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1513   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1559   .text.RCC_ClearFlag:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1564   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1582   .text.RCC_GetITStatus:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1587   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1611   .text.RCC_ClearITPendingBit:00000000 $t
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1616   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1633   .data.APBAHBPrescTable:00000000 $d
C:\Users\CNous\AppData\Local\Temp\ccJl4JfT.s:1637   .data.APBAHBPrescTable:00000000 APBAHBPrescTable
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
