# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_xlconcat_0_0/sim/FIFO_xlconcat_0_0.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_util_vector_logic_1_0/sim/FIFO_util_vector_logic_1_0.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_selectio_wiz_0_0/FIFO_selectio_wiz_0_0_selectio_wiz.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_selectio_wiz_0_0/FIFO_selectio_wiz_0_0.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_util_vector_logic_2_0/sim/FIFO_util_vector_logic_2_0.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_util_vector_logic_0_1/sim/FIFO_util_vector_logic_0_1.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_util_vector_logic_3_0/sim/FIFO_util_vector_logic_3_0.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_blk_mem_gen_0_0/sim/FIFO_blk_mem_gen_0_0.v" \
"../../../../Test_Platform.ip_user_files/bd/FIFO/ip/FIFO_fifo_generator_0_1/sim/FIFO_fifo_generator_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
