<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=Shift_JIS">
<title>VA-300ドライバ: nonethw.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">src</a>&nbsp;/&nbsp;<a class="el" href="dir_000001.html">driver</a>&nbsp;/&nbsp;<a class="el" href="dir_000002.html">net</a></div>
<h1>nonethw.c</h1><a href="nonethw_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment">00001 <span class="comment">/*******************************************************************************</span>
00002 <span class="comment">* LANコントローラドライバのボード依存部 (SH7780_EVA_BOD)                       *</span>
00003 <span class="comment">*                                                                              *</span>
00004 <span class="comment">*  Copyright (c) 2005 -2010, MiSPO Co., Ltd.                                   *</span>
00005 <span class="comment">*  All rights reserved.                                                        *</span>
00006 <span class="comment">*                                                                              *</span>
00007 <span class="comment">* 2005-04-19 Created                                                        OK *</span>
00008 <span class="comment">* 2005-09-21 マルチチャネル対応                                             OK *</span>
00009 <span class="comment">* 2005-09-21 Modified for SH7706                                            OK *</span>
00010 <span class="comment">* 2005-10-14 DMAC_DMAORのアクセスサイズbug-fix(32bit-&gt;16bit)                OK *</span>
00011 <span class="comment">* 2006-05-22 Modified for SEM150                                            SZ *</span>
00012 <span class="comment">* 2007-09-14 Modified for SH-2007                                           YM *</span>
00013 <span class="comment">* 2010-03-25 Changed interrupt handling from handler to service routine     HE *</span>
00014 <span class="comment">*******************************************************************************/</span>
00015 
00016 <span class="comment">/*</span>
00017 <span class="comment"></span>
00018 <span class="comment">DMA駆動モードの切り替え</span>
00019 <span class="comment"></span>
00020 <span class="comment">          DMA_BURST  = 0: サイクルスティール転送   ..... default</span>
00021 <span class="comment">                       1: バースト転送</span>
00022 <span class="comment"></span>
00023 <span class="comment">          (例) shc &lt;option&gt; -def=DMA_BURST=1 nonethw.c</span>
00024 <span class="comment">                            ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
00025 <span class="comment"></span>
00026 <span class="comment">*/</span>
00027 
00028 <span class="preprocessor">#include "kernel.h"</span>
00029 <span class="preprocessor">#include "nonet.h"</span>
00030 <span class="preprocessor">#include "nonets.h"</span>
00031 <span class="preprocessor">#include "nonethw.h"</span>
00032 <span class="preprocessor">#include "sh7750.h"</span>
00033 
00034 <span class="comment">/* I/O定義 */</span>
00035 
00036 <span class="preprocessor">#ifndef sfr_in</span>
<a name="l00037"></a><a class="code" href="nonethw_8c.html#a0">00037</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_in(n)       (*(volatile unsigned char *)(n))</span>
<a name="l00038"></a><a class="code" href="nonethw_8c.html#a1">00038</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_out(n,c)    (*(volatile unsigned char *)(n)=(c))</span>
<a name="l00039"></a><a class="code" href="nonethw_8c.html#a2">00039</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_inw(n)      (*(volatile unsigned short *)(n))</span>
<a name="l00040"></a><a class="code" href="nonethw_8c.html#a3">00040</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_outw(n,c)   (*(volatile unsigned short *)(n)=(c))</span>
<a name="l00041"></a><a class="code" href="nonethw_8c.html#a4">00041</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_inl(n)      (*(volatile unsigned long *)(n))</span>
<a name="l00042"></a><a class="code" href="nonethw_8c.html#a5">00042</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_outl(n,c)   (*(volatile unsigned long *)(n)=(c))</span>
<a name="l00043"></a><a class="code" href="nonethw_8c.html#a6">00043</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_set(n,c)    (*(volatile unsigned char *)(n)|=(c))</span>
<a name="l00044"></a><a class="code" href="nonethw_8c.html#a7">00044</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_clr(n,c)    (*(volatile unsigned char *)(n)&amp;=~(c))</span>
<a name="l00045"></a><a class="code" href="nonethw_8c.html#a8">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_setw(n,c)   (*(volatile unsigned short *)(n)|=(c))</span>
<a name="l00046"></a><a class="code" href="nonethw_8c.html#a9">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_clrw(n,c)   (*(volatile unsigned short *)(n)&amp;=~(c))</span>
<a name="l00047"></a><a class="code" href="nonethw_8c.html#a10">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_setl(n,c)   (*(volatile unsigned long *)(n)|=(c))</span>
<a name="l00048"></a><a class="code" href="nonethw_8c.html#a11">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define sfr_clrl(n,c)   (*(volatile unsigned long *)(n)&amp;=~(c))</span>
00049 <span class="preprocessor"></span>
00050 <span class="preprocessor">#endif</span>
00051 <span class="preprocessor"></span>
00052 <span class="comment">/* マルチチャネル対応の定義 */</span>
00053 
00054 <span class="preprocessor">#if (defined(DIF_NUM))</span>
00055 <span class="preprocessor"></span><span class="preprocessor">  #if (DIF_NUM == 0)</span>
00056 <span class="preprocessor"></span><span class="preprocessor">    #define disr_isrlan     disr_isrlan0</span>
00057 <span class="preprocessor"></span><span class="preprocessor">    #define disr_isrdma     disr_isrdma0</span>
00058 <span class="preprocessor"></span><span class="preprocessor">    #define lan_def_int     lan_def_int0</span>
00059 <span class="preprocessor"></span><span class="preprocessor">    #define lan_undef_int   lan_undef_int0</span>
00060 <span class="preprocessor"></span><span class="preprocessor">    #define lan_intr        lan_intr0</span>
00061 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_ini     lan_dma_ini0</span>
00062 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_sts     lan_dma_sts0</span>
00063 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_clr     lan_dma_clr0</span>
00064 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_sta     lan_dma_sta0</span>
00065 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_int     lan_dma_int0</span>
00066 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_intr    lan_dma_intr0</span>
00067 <span class="preprocessor"></span><span class="preprocessor">  #elif (DIF_NUM==1)</span>
00068 <span class="preprocessor"></span><span class="preprocessor">    #define disr_isrlan     disr_isrlan1</span>
00069 <span class="preprocessor"></span><span class="preprocessor">    #define disr_isrdma     disr_isrdma1</span>
00070 <span class="preprocessor"></span><span class="preprocessor">    #define lan_def_int     lan_def_int1</span>
00071 <span class="preprocessor"></span><span class="preprocessor">    #define lan_undef_int   lan_undef_int1</span>
00072 <span class="preprocessor"></span><span class="preprocessor">    #define lan_intr        lan_intr1</span>
00073 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_ini     lan_dma_ini1</span>
00074 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_sts     lan_dma_sts1</span>
00075 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_clr     lan_dma_clr1</span>
00076 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_sta     lan_dma_sta1</span>
00077 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_int     lan_dma_int1</span>
00078 <span class="preprocessor"></span><span class="preprocessor">    #define lan_dma_intr    lan_dma_intr1</span>
00079 <span class="preprocessor"></span><span class="preprocessor">  #elif</span>
00080 <span class="preprocessor"></span><span class="preprocessor">    #error DIF_NUM is out of range! Customize it.</span>
00081 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
00082 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00083"></a><a class="code" href="nonethw_8c.html#a12">00083</a> <span class="preprocessor"></span><span class="preprocessor">  #define DIF_NUM   0</span>
00084 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00085 <span class="preprocessor"></span>
00086 <span class="comment">/* コンフィグレーション */</span>
00087 
00088 <span class="preprocessor">#if (CH == 0)</span>
<a name="l00089"></a><a class="code" href="nonethw_8c.html#a13">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_LANC        INT_IRL14    </span><span class="comment">/* 割込み番号 */</span>
<a name="l00090"></a><a class="code" href="nonethw_8c.html#a14">00090</a> <span class="preprocessor">#define IP              14          </span><span class="comment">/* 割込み優先レベル (1〜15、ただし IP ≦ KNL_LEVEL) */</span>
<a name="l00091"></a><a class="code" href="nonethw_8c.html#a15">00091</a> <span class="preprocessor">#define DMA_CH          0           </span><span class="comment">/* default use Channel-0 */</span>
<a name="l00092"></a><a class="code" href="nonethw_8c.html#a16">00092</a> <span class="preprocessor">#define INT_REQ_LAN     (1&lt;&lt;28)     </span><span class="comment">/* LANの割込み要因 */</span>
<a name="l00093"></a><a class="code" href="nonethw_8c.html#a17">00093</a> <span class="preprocessor">#define INT_PRI_LAN     (IP&lt;&lt;16)    </span><span class="comment">/* LANの優先度 */</span>
<a name="l00094"></a><a class="code" href="nonethw_8c.html#a18">00094</a> <span class="preprocessor">#define INT_MSKCLR_LAN  (1&lt;&lt;28)     </span><span class="comment">/* LANの割込みマスククリア */</span>
00095 <span class="preprocessor">#elif (CH == 1)</span>
00096 <span class="preprocessor"></span><span class="preprocessor">#define INT_LANC        INT_IRQ1    </span><span class="comment">/* 割込み番号 */</span>
00097 <span class="preprocessor">#define IP              12          </span><span class="comment">/* 割込み優先レベル (1〜15、ただし IP ≦ KNL_LEVEL) */</span>
00098 <span class="preprocessor">#define DMA_CH          1           </span><span class="comment">/* default use Channel-1 */</span>
00099 <span class="preprocessor">#define INT_REQ_LAN     (1&lt;&lt;30)     </span><span class="comment">/* LANの割込み要因 */</span>
00100 <span class="preprocessor">#define INT_PRI_LAN     (IP&lt;&lt;24)    </span><span class="comment">/* LANの優先度 */</span>
00101 <span class="preprocessor">#define INT_MSKCLR_LAN  (1&lt;&lt;30)     </span><span class="comment">/* LANの割込みマスククリア */</span>
00102 <span class="preprocessor">#else</span>
00103 <span class="preprocessor"></span><span class="comment">//#define INT_LANC        INT_IRQ3    /* 割込み番号 */</span>
00104 <span class="preprocessor">#define INT_LANC        INT_IRL14    </span><span class="comment">/* 割込み番号 */</span>                                           //Ver106-1
00105 <span class="comment">//#define IP              12          /* 割込み優先レベル (1〜15、ただし IP ≦ KNL_LEVEL) */</span>
00106 <span class="preprocessor">#define IP              14          </span><span class="comment">/* 割込み優先レベル (1〜15、ただし IP ≦ KNL_LEVEL) */</span>      //Ver106-1
00107 <span class="preprocessor">#define INT_REQLAN      (1&lt;&lt;31)     </span><span class="comment">/* 割込み要因 */</span>
00108 <span class="preprocessor">#define INT_PRILAN      (IP&lt;&lt;28)    </span><span class="comment">/* LANの優先度 */</span>
00109 <span class="preprocessor">#define INT_MSKCLR_LAN  (1&lt;&lt;31)     </span><span class="comment">/* LANの割込みマスククリア */</span>
00110 <span class="preprocessor">#endif</span>
00111 <span class="preprocessor"></span>
00112 <span class="preprocessor">#ifndef DMA_CH</span>
00113 <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH     0         </span><span class="comment">/* default use Channel-0 */</span>
00114 <span class="preprocessor">#endif</span>
00115 <span class="preprocessor"></span>
00116 <span class="preprocessor">#ifndef DMA_BURST</span>
<a name="l00117"></a><a class="code" href="nonethw_8c.html#a19">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_BURST  0         </span><span class="comment">/* default is Cycle-steal */</span>
00118 <span class="preprocessor">#endif</span>
00119 <span class="preprocessor"></span>
00120 <span class="comment">/* DMAチャネル毎の再定義 */</span>
00121 
00122 <span class="preprocessor">#if DMA_CH == 0</span>
<a name="l00123"></a><a class="code" href="nonethw_8c.html#a20">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_DMAC   INT_DMTE0  </span><span class="comment">/* DMA0割込み番号 */</span>
<a name="l00124"></a><a class="code" href="nonethw_8c.html#a21">00124</a> <span class="preprocessor">#define DMAC_SAR   DMAC_SAR0</span>
<a name="l00125"></a><a class="code" href="nonethw_8c.html#a22">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DAR   DMAC_DAR0</span>
<a name="l00126"></a><a class="code" href="nonethw_8c.html#a23">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_TCR   DMAC_DMATCR0</span>
<a name="l00127"></a><a class="code" href="nonethw_8c.html#a24">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCR  DMAC_CHCR0</span>
00128 <span class="preprocessor"></span>
00129 <span class="preprocessor">#elif DMA_CH == 1</span>
00130 <span class="preprocessor"></span><span class="preprocessor">#define INT_DMAC   INT_DMTE1  </span><span class="comment">/* DMA1割込み番号 */</span>
00131 <span class="preprocessor">#define DMAC_SAR   DMAC_SAR1</span>
00132 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DAR   DMAC_DAR1</span>
00133 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_TCR   DMAC_DMATCR1</span>
00134 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCR  DMAC_CHCR1</span>
00135 <span class="preprocessor"></span>
00136 <span class="preprocessor">#elif DMA_CH == 2</span>
00137 <span class="preprocessor"></span><span class="preprocessor">#define INT_DMAC   INT_DMTE2  </span><span class="comment">/* DMA2割込み番号 */</span>
00138 <span class="preprocessor">#define DMAC_SAR   DMAC_SAR2</span>
00139 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DAR   DMAC_DAR2</span>
00140 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_TCR   DMAC_DMATCR2</span>
00141 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCR  DMAC_CHCR2</span>
00142 <span class="preprocessor"></span>
00143 <span class="preprocessor">#else </span><span class="comment">/* DMA_CH == 3 */</span>
00144 <span class="preprocessor">#define INT_DMAC   INT_DMTE3  </span><span class="comment">/* DMA3割込み番号 */</span>
00145 <span class="preprocessor">#define DMAC_SAR   DMAC_SAR3</span>
00146 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DAR   DMAC_DAR3</span>
00147 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_TCR   DMAC_DMATCR3</span>
00148 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CHCR  DMAC_CHCR3</span>
00149 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00150 <span class="preprocessor"></span>
<a name="l00151"></a><a class="code" href="nonethw_8c.html#a25">00151</a> <span class="preprocessor">#define CHCR_LCKN  0x40000000  </span><span class="comment">/* Bus Lock Signal Disable */</span>
<a name="l00152"></a><a class="code" href="nonethw_8c.html#a26">00152</a> <span class="preprocessor">#define CHCR_RPT0  (0x00&lt;&lt;25)  </span><span class="comment">/* Repeat/Reload Mode (000):Nornal             */</span>
<a name="l00153"></a><a class="code" href="nonethw_8c.html#a27">00153</a> <span class="preprocessor">#define CHCR_RPT1  (0x01&lt;&lt;25)  </span><span class="comment">/* Repeat/Reload Mode (001):Repeat SAR/DAR/TCR */</span>
<a name="l00154"></a><a class="code" href="nonethw_8c.html#a28">00154</a> <span class="preprocessor">#define CHCR_RPT2  (0x02&lt;&lt;25)  </span><span class="comment">/* Repeat/Reload Mode (010):Repeat DAR/TCR     */</span>
<a name="l00155"></a><a class="code" href="nonethw_8c.html#a29">00155</a> <span class="preprocessor">#define CHCR_RPT3  (0x03&lt;&lt;25)  </span><span class="comment">/* Repeat/Reload Mode (011):Repeat SAR/TCR     */</span>
<a name="l00156"></a><a class="code" href="nonethw_8c.html#a30">00156</a> <span class="preprocessor">#define CHCR_RPT4  (0x05&lt;&lt;25)  </span><span class="comment">/* Repeat/Reload Mode (101):Reload SAR/DAR     */</span>
<a name="l00157"></a><a class="code" href="nonethw_8c.html#a31">00157</a> <span class="preprocessor">#define CHCR_RPT5  (0x06&lt;&lt;25)  </span><span class="comment">/* Repeat/Reload Mode (110):Reload DAR         */</span>
<a name="l00158"></a><a class="code" href="nonethw_8c.html#a32">00158</a> <span class="preprocessor">#define CHCR_RPT6  (0x07&lt;&lt;25)  </span><span class="comment">/* Repeat/Reload Mode (111):Reload SAR         */</span>
<a name="l00159"></a><a class="code" href="nonethw_8c.html#a33">00159</a> <span class="preprocessor">#define CHCR_DO    0x00800000  </span><span class="comment">/* Check DMA Overrun */</span>
<a name="l00160"></a><a class="code" href="nonethw_8c.html#a34">00160</a> <span class="preprocessor">#define CHCR_RL    0x00400000  </span><span class="comment">/* Request check Level bit */</span>
<a name="l00161"></a><a class="code" href="nonethw_8c.html#a35">00161</a> <span class="preprocessor">#define CHCR_HE    0x00080000  </span><span class="comment">/* Half End Flag */</span>
<a name="l00162"></a><a class="code" href="nonethw_8c.html#a36">00162</a> <span class="preprocessor">#define CHCR_HIE   0x00040000  </span><span class="comment">/* Half End Interrupt Enable */</span>
<a name="l00163"></a><a class="code" href="nonethw_8c.html#a37">00163</a> <span class="preprocessor">#define CHCR_AM    0x00020000  </span><span class="comment">/* Acknowledge Mode bit */</span>
<a name="l00164"></a><a class="code" href="nonethw_8c.html#a38">00164</a> <span class="preprocessor">#define CHCR_AL    0x00010000  </span><span class="comment">/* Acknowledge Level */</span>
<a name="l00165"></a><a class="code" href="nonethw_8c.html#a39">00165</a> <span class="preprocessor">#define CHCR_DM0   (0x00&lt;&lt;14)  </span><span class="comment">/* Destination address Mode(00) */</span>
<a name="l00166"></a><a class="code" href="nonethw_8c.html#a40">00166</a> <span class="preprocessor">#define CHCR_DM1   (0x01&lt;&lt;14)  </span><span class="comment">/* Destination address Mode(01) */</span>
<a name="l00167"></a><a class="code" href="nonethw_8c.html#a41">00167</a> <span class="preprocessor">#define CHCR_DM2   (0x02&lt;&lt;14)  </span><span class="comment">/* Destination address Mode(10) */</span>
<a name="l00168"></a><a class="code" href="nonethw_8c.html#a42">00168</a> <span class="preprocessor">#define CHCR_SM0   (0x00&lt;&lt;12)  </span><span class="comment">/* Source address Mode(00) */</span>
<a name="l00169"></a><a class="code" href="nonethw_8c.html#a43">00169</a> <span class="preprocessor">#define CHCR_SM1   (0x01&lt;&lt;12)  </span><span class="comment">/* Source address Mode(01) */</span>
<a name="l00170"></a><a class="code" href="nonethw_8c.html#a44">00170</a> <span class="preprocessor">#define CHCR_SM2   (0x02&lt;&lt;12)  </span><span class="comment">/* Source address Mode(10) */</span>
<a name="l00171"></a><a class="code" href="nonethw_8c.html#a45">00171</a> <span class="preprocessor">#define CHCR_RS0   (0x00&lt;&lt;8)   </span><span class="comment">/* Resource Select(0000):DREQ,Dual */</span>
<a name="l00172"></a><a class="code" href="nonethw_8c.html#a46">00172</a> <span class="preprocessor">#define CHCR_RS2   (0x02&lt;&lt;8)   </span><span class="comment">/* Resource Select(0010):DREQ,Single(MEM-&gt;DEV) */</span>
<a name="l00173"></a><a class="code" href="nonethw_8c.html#a47">00173</a> <span class="preprocessor">#define CHCR_RS3   (0x03&lt;&lt;8)   </span><span class="comment">/* Resource Select(0011):DREQ,Single(DEV-&gt;MEM) */</span>
<a name="l00174"></a><a class="code" href="nonethw_8c.html#a48">00174</a> <span class="preprocessor">#define CHCR_RS4   (0x04&lt;&lt;8)   </span><span class="comment">/* Resource Select(0100):Auto */</span>
<a name="l00175"></a><a class="code" href="nonethw_8c.html#a49">00175</a> <span class="preprocessor">#define CHCR_DL    0x00000080  </span><span class="comment">/* DREQ Select */</span>
<a name="l00176"></a><a class="code" href="nonethw_8c.html#a50">00176</a> <span class="preprocessor">#define CHCR_DS    0x00000040  </span><span class="comment">/* DREQ Select */</span>
<a name="l00177"></a><a class="code" href="nonethw_8c.html#a51">00177</a> <span class="preprocessor">#define CHCR_TB    0x00000020  </span><span class="comment">/* Transfer Bus Mode (0):Cycle Steal / (1):Burst */</span>
<a name="l00178"></a><a class="code" href="nonethw_8c.html#a52">00178</a> <span class="preprocessor">#define CHCR_TS0   (0x00&lt;&lt;3)   </span><span class="comment">/* Transmit Size(000):8bit   */</span>
<a name="l00179"></a><a class="code" href="nonethw_8c.html#a53">00179</a> <span class="preprocessor">#define CHCR_TS1   (0x01&lt;&lt;3)   </span><span class="comment">/* Transmit Size(001):16bit  */</span>
<a name="l00180"></a><a class="code" href="nonethw_8c.html#a54">00180</a> <span class="preprocessor">#define CHCR_TS2   (0x02&lt;&lt;3)   </span><span class="comment">/* Transmit Size(010):32bit  */</span>
<a name="l00181"></a><a class="code" href="nonethw_8c.html#a55">00181</a> <span class="preprocessor">#define CHCR_TS3   (0x03&lt;&lt;3)   </span><span class="comment">/* Transmit Size(011):16byte */</span>
<a name="l00182"></a><a class="code" href="nonethw_8c.html#a56">00182</a> <span class="preprocessor">#define CHCR_TS4   0x00100000  </span><span class="comment">/* Transmit Size(100):32byte */</span>
<a name="l00183"></a><a class="code" href="nonethw_8c.html#a57">00183</a> <span class="preprocessor">#define CHCR_IE    0x00000004  </span><span class="comment">/* Interrupt Enable */</span>
<a name="l00184"></a><a class="code" href="nonethw_8c.html#a58">00184</a> <span class="preprocessor">#define CHCR_TE    0x00000002  </span><span class="comment">/* Transfer End */</span>
<a name="l00185"></a><a class="code" href="nonethw_8c.html#a59">00185</a> <span class="preprocessor">#define CHCR_DE    0x00000001  </span><span class="comment">/* DMAC Enable */</span>
<a name="l00186"></a><a class="code" href="nonethw_8c.html#a60">00186</a> <span class="preprocessor">#define CHCR_RS    CHCR_RS4    </span><span class="comment">/* Auto-REQ */</span>
00187 
00188 <span class="preprocessor">#ifndef BUFF_ALIGN</span>
<a name="l00189"></a><a class="code" href="nonethw_8c.html#a61">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define BUFF_ALIGN 4</span>
00190 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00191 <span class="preprocessor"></span>
00192 <span class="preprocessor">#if BUFF_ALIGN == 4</span>
<a name="l00193"></a><a class="code" href="nonethw_8c.html#a62">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define CHCR_TS    CHCR_TS2    </span><span class="comment">/* 32bit witdh */</span>
<a name="l00194"></a><a class="code" href="nonethw_8c.html#a63">00194</a> <span class="preprocessor">#define DMA_SZ     2           </span><span class="comment">/* right-shift number (div 4) */</span>
00195 
00196 <span class="preprocessor">#elif BUFF_ALIGN == 16</span>
00197 <span class="preprocessor"></span><span class="preprocessor">#define CHCR_TS    CHCR_TS3    </span><span class="comment">/* 16byte witdh */</span>
00198 <span class="preprocessor">#define DMA_SZ     4           </span><span class="comment">/* right-shift number (div 16) */</span>
00199 
00200 <span class="preprocessor">#else</span>
00201 <span class="preprocessor"></span><span class="preprocessor">#error no support BUFF_ALIGN</span>
00202 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00203 <span class="preprocessor"></span>
00204 <span class="comment">/* 外部参照 */</span>
00205 
00206 <span class="keywordtype">void</span> <a class="code" href="lan9118_8c.html#a73">lan_intr</a>(VP_INT exinf);
00207 <span class="keywordtype">void</span> <a class="code" href="lan9118_8c.html#a72">lan_dma_intr</a>(VP_INT exinf);
00208 
00209 <span class="comment">/* LAN &amp; DMA interrupt service routine information */</span>
00210 
00211 <span class="keyword">static</span> <span class="keywordtype">void</span> lan_ints(VP_INT exinf);
<a name="l00212"></a><a class="code" href="nonethw_8c.html#a64">00212</a> <span class="keyword">const</span> T_CISR <a class="code" href="nonethw_8c.html#a64">disr_isrlan</a> = { TA_HLNG, NULL, <a class="code" href="nonethw_8c.html#a13">INT_LANC</a>, lan_ints, <a class="code" href="nonethw_8c.html#a14">IP</a> };
<a name="l00213"></a><a class="code" href="nonethw_8c.html#a65">00213</a> <span class="keyword">const</span> T_CISR <a class="code" href="nonethw_8c.html#a65">disr_isrdma</a> = { TA_HLNG, NULL, <a class="code" href="nonethw_8c.html#a20">INT_DMAC</a>, <a class="code" href="lan9118_8c.html#a72">lan_dma_intr</a>, <a class="code" href="nonethw_8c.html#a14">IP</a> };
00214 <span class="keyword">static</span> ID isrid_lan;
00215 <span class="keyword">static</span> ID isrid_dma;
00216 
00217 <span class="comment">/*******************************************************************************</span>
00218 <span class="comment">* DMA初期化(共通)</span>
00219 <span class="comment">*</span>
00220 <span class="comment">*******************************************************************************/</span>
00221 
<a name="l00222"></a><a class="code" href="nonethw_8c.html#a71">00222</a> ER <a class="code" href="lan9118_8c.html#a49">lan_dma_ini</a>(<span class="keywordtype">void</span>)
00223 {
00224     UH tmp;
00225 
00226 <span class="preprocessor">  #if DMA_BURST != 0</span>
00227 <span class="preprocessor"></span>    <a class="code" href="nonethw_8c.html#a5">sfr_outl</a>(<a class="code" href="nonethw_8c.html#a24">DMAC_CHCR</a>, <a class="code" href="nonethw_8c.html#a38">CHCR_AL</a>|<a class="code" href="nonethw_8c.html#a40">CHCR_DM1</a>|<a class="code" href="nonethw_8c.html#a60">CHCR_RS</a>|<a class="code" href="nonethw_8c.html#a62">CHCR_TS</a>|<a class="code" href="nonethw_8c.html#a57">CHCR_IE</a>|<a class="code" href="nonethw_8c.html#a51">CHCR_TB</a>);
00228 <span class="preprocessor">  #else</span>
00229 <span class="preprocessor"></span>    <a class="code" href="nonethw_8c.html#a5">sfr_outl</a>(<a class="code" href="nonethw_8c.html#a24">DMAC_CHCR</a>, <a class="code" href="nonethw_8c.html#a38">CHCR_AL</a>|<a class="code" href="nonethw_8c.html#a40">CHCR_DM1</a>|<a class="code" href="nonethw_8c.html#a60">CHCR_RS</a>|<a class="code" href="nonethw_8c.html#a62">CHCR_TS</a>|<a class="code" href="nonethw_8c.html#a57">CHCR_IE</a>);
00230 <span class="preprocessor">  #endif</span>
00231 <span class="preprocessor"></span>            <span class="comment">/* Reference  : Direct                   (DI)</span>
00232 <span class="comment">             * DACK-signal: read cycle, high-active  (AM,AL)</span>
00233 <span class="comment">             * destination: increment                (DM)</span>
00234 <span class="comment">             * source     : fix                      (SM)</span>
00235 <span class="comment">             * resource   : single or dual           (RS)</span>
00236 <span class="comment">             * DREQ       : Edge                     (DS)</span>
00237 <span class="comment">             * bus-cycle  : burst or cycle           (TM)</span>
00238 <span class="comment">             * Width      : 16byte or 32bit          (TS)</span>
00239 <span class="comment">             * INT        : enable                   (IE)</span>
00240 <span class="comment">             */</span>
00241 
00242     <span class="keywordflow">if</span> (!((tmp = <a class="code" href="nonethw_8c.html#a2">sfr_inw</a>(DMAC_DMATOR)) &amp; 0x0001))
00243         <a class="code" href="nonethw_8c.html#a3">sfr_outw</a>(DMAC_DMATOR, tmp|0x0001);  <span class="comment">/* DMAC master enable */</span>
00244 
00245     <span class="keywordflow">return</span> E_OK;
00246 }
00247 
00248 <span class="comment">/*******************************************************************************</span>
00249 <span class="comment">* DMA駆動状態</span>
00250 <span class="comment">*</span>
00251 <span class="comment">*******************************************************************************/</span>
00252 
<a name="l00253"></a><a class="code" href="nonethw_8c.html#a72">00253</a> BOOL <a class="code" href="nonethw_8c.html#a72">lan_dma_sts</a>(<span class="keywordtype">void</span>)
00254 {
00255     <span class="keywordflow">return</span> (BOOL)(<a class="code" href="nonethw_8c.html#a4">sfr_inl</a>(<a class="code" href="nonethw_8c.html#a24">DMAC_CHCR</a>) &amp; <a class="code" href="nonethw_8c.html#a59">CHCR_DE</a>);
00256 }
00257 
00258 <span class="comment">/*******************************************************************************</span>
00259 <span class="comment">* DMA割込み要因クリア</span>
00260 <span class="comment">*</span>
00261 <span class="comment">*******************************************************************************/</span>
00262 
<a name="l00263"></a><a class="code" href="nonethw_8c.html#a73">00263</a> ER <a class="code" href="nonethw_8c.html#a73">lan_dma_clr</a>(<span class="keywordtype">void</span>)
00264 {
00265     <a class="code" href="nonethw_8c.html#a11">sfr_clrl</a>(<a class="code" href="nonethw_8c.html#a24">DMAC_CHCR</a>, <a class="code" href="nonethw_8c.html#a58">CHCR_TE</a>|<a class="code" href="nonethw_8c.html#a59">CHCR_DE</a>);
00266 
00267     <span class="keywordflow">return</span> E_OK;
00268 }
00269 
00270 <span class="comment">/*******************************************************************************</span>
00271 <span class="comment">* DMA駆動</span>
00272 <span class="comment">*</span>
00273 <span class="comment">*******************************************************************************/</span>
00274 
<a name="l00275"></a><a class="code" href="nonethw_8c.html#a74">00275</a> ER <a class="code" href="nonethw_8c.html#a74">lan_dma_sta</a>(UW des, UW src, UW len)
00276 {
00277     <span class="keywordflow">if</span> (len &gt; 0x1000000UL)
00278         <span class="keywordflow">return</span> E_PAR;
00279 
00280     len &gt;&gt;= <a class="code" href="nonethw_8c.html#a63">DMA_SZ</a>;        <span class="comment">/* count for transfer-width */</span>
00281 
00282     <a class="code" href="nonethw_8c.html#a5">sfr_outl</a>(<a class="code" href="nonethw_8c.html#a21">DMAC_SAR</a>, src);                <span class="comment">/* ソースアドレス */</span>
00283     <a class="code" href="nonethw_8c.html#a5">sfr_outl</a>(<a class="code" href="nonethw_8c.html#a22">DMAC_DAR</a>, des);                <span class="comment">/* デスティネーションアドレス */</span>
00284     <a class="code" href="nonethw_8c.html#a5">sfr_outl</a>(<a class="code" href="nonethw_8c.html#a23">DMAC_TCR</a>, len &amp; 0x00ffffffUL); <span class="comment">/* 転送回数 */</span>
00285     <a class="code" href="nonethw_8c.html#a10">sfr_setl</a>(<a class="code" href="nonethw_8c.html#a24">DMAC_CHCR</a>, <a class="code" href="nonethw_8c.html#a59">CHCR_DE</a>);           <span class="comment">/* DMA開始 */</span>
00286 
00287     <span class="keywordflow">return</span> E_OK;
00288 }
00289 
00290 <span class="comment">/*******************************************************************************</span>
00291 <span class="comment">* LAN controller interrupt service routine definition function</span>
00292 <span class="comment">*</span>
00293 <span class="comment">*******************************************************************************/</span>
00294 
<a name="l00295"></a><a class="code" href="nonethw_8c.html#a75">00295</a> ER <a class="code" href="lan9118_8c.html#a48">lan_def_int</a>(<span class="keywordtype">void</span>)
00296 {
00297     UINT    psw;
00298     ER      ercd;
00299 
00300     ercd = acre_isr(&amp;<a class="code" href="nonethw_8c.html#a64">disr_isrlan</a>);       <span class="comment">/* create LAN interrupt service routine */</span>
00301     <span class="keywordflow">if</span> (ercd &lt;= 0)
00302         <span class="keywordflow">return</span> ercd;
00303     isrid_lan = ercd;
00304 
00305     ercd = acre_isr(&amp;<a class="code" href="nonethw_8c.html#a65">disr_isrdma</a>);       <span class="comment">/* create DMA interrupt service routine */</span>
00306     <span class="keywordflow">if</span> (ercd &lt;= 0)
00307         <span class="keywordflow">return</span> ercd;
00308     isrid_dma = ercd;
00309 
00310     psw = vdis_psw();
00311 
00312     <span class="comment">/* 割込みコントローラの設定 */</span>
00313  <span class="comment">//   sfr_outl(INTC_ICR0, 0x00E00000UL);</span>
00314     <a class="code" href="nonethw_8c.html#a5">sfr_outl</a>(INTC_IPRC, (<a class="code" href="nonethw_8c.html#a4">sfr_inl</a>(INTC_IPRC) | (13 &lt;&lt; 8)));
00315 
00316     vset_psw(psw);
00317 
00318     <span class="keywordflow">return</span> E_OK;
00319 }
00320 
00321 <span class="comment">/*******************************************************************************</span>
00322 <span class="comment">* Interrupt service routine for the LAN controller</span>
00323 <span class="comment">*</span>
00324 <span class="comment">*******************************************************************************/</span>
00325 
00326 <span class="keyword">static</span> <span class="keywordtype">void</span> lan_ints(VP_INT exinf)
00327 {
00328 <span class="comment">//  sfr_outl(INTC_INTMSKCLR1, 0x80000000UL);    //Ver106-1</span>
00329 <span class="comment">//  sfr_inl(INTC_INTMSK1);                      //Ver106-1</span>
00330 
00331     <a class="code" href="lan9118_8c.html#a73">lan_intr</a>(exinf);
00332 <span class="comment">//Ver106-1    sfr_clrl(INTC_INTREQ, INT_REQ_LAN);     /* LANの割込み要因をクリア */</span>
00333 <span class="comment">//  sfr_outl(INTC_INTMSKCLR1, 0x80000000UL);    //Ver106-1</span>
00334 <span class="comment">//  sfr_inl(INTC_INTMSK1);                      //Ver106-1</span>
00335 }
00336 
00337 <span class="comment">/******************************************************************************</span>
00338 <span class="comment">* Delete LAN controller interrupt</span>
00339 <span class="comment">*</span>
00340 <span class="comment">******************************************************************************/</span>
00341 
<a name="l00342"></a><a class="code" href="nonethw_8c.html#a76">00342</a> ER <a class="code" href="lan9118_8c.html#a50">lan_undef_int</a>(<span class="keywordtype">void</span>)
00343 {
00344     ER ercd;
00345 
00346     ercd = del_isr(isrid_lan);     <span class="comment">/* delete LAN interrupt service routine */</span>
00347 
00348     <span class="keywordflow">if</span> (ercd != E_OK)
00349         <span class="keywordflow">return</span> ercd;
00350 
00351     ercd = del_isr(isrid_dma);     <span class="comment">/* delete DMA interrupt service routine */</span>
00352 
00353     <span class="keywordflow">return</span> ercd;
00354 }
00355 
00356 <span class="comment">/* end */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Fri Sep 7 16:43:24 2012 for VA-300ドライバ by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.1 </small></address>
</body>
</html>
