<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] target configuration files for Toshiba TX09	familiy
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20target%20configuration%20files%20for%20Toshiba%20TX09%0A%09familiy&In-Reply-To=%3C20090924110738.zn7y4gn3fkg04ooc%40webmail.versatel.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010848.html">
   <LINK REL="Next"  HREF="010798.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] target configuration files for Toshiba TX09	familiy</H1>
    <B>Michael Hasselberg</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20target%20configuration%20files%20for%20Toshiba%20TX09%0A%09familiy&In-Reply-To=%3C20090924110738.zn7y4gn3fkg04ooc%40webmail.versatel.de%3E"
       TITLE="[Openocd-development] target configuration files for Toshiba TX09	familiy">mh at open-engineering.de
       </A><BR>
    <I>Thu Sep 24 11:07:38 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="010848.html">[Openocd-development] new lpc2xxx cfg files layout
</A></li>
        <LI>Next message: <A HREF="010798.html">[Openocd-development] works on amd64 but not i386
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10797">[ date ]</a>
              <a href="thread.html#10797">[ thread ]</a>
              <a href="subject.html#10797">[ subject ]</a>
              <a href="author.html#10797">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi,
here are the configurations files for Toshiba TX09 familiy of MCUs
TMPA910 and TMPA900 and their Starter Kits TOPAS910 and TOPASA900

Best regards
Michael

diff -urN openocd-0.2.0_ORIG/tcl/board/topas910.cfg
openocd-0.2.0/tcl/board/topas910.cfg
--- openocd-0.2.0_ORIG/tcl/board/topas910.cfg        1970-01-01
01:00:00.000000000
+0100
+++ openocd-0.2.0/tcl/board/topas910.cfg        2009-09-23 14:41:20.000000000
+0200
@@ -0,0 +1,118 @@
+######################################
+# Target:    Toshiba TOPAS910 -- TMPA910 Starterkit
+#
+######################################
+
+# We add to the minimal configuration.
+source [find target/tmpa910.cfg]
+
+######################
+# Target configuration
+######################
+
+#$_TARGETNAME configure -event gdb-attach { reset init }
+$_TARGETNAME configure -event reset-init { topas910_init }
+
+proc topas910_init { } {
+# Init PLL
+# my settings
+        mww 0xf005000c 0x00000007
+        mww 0xf0050010 0x00000065
+        mww 0xf005000c 0x000000a7
+        sleep 10
+        mdw 0xf0050008
+        mww 0xf0050008 0x00000002
+        mww 0xf0050004 0x00000000
+# NEW: set CLKCR5
+        mww 0xf0050054 0x00000040
+#
+        sleep 10
+# Init SDRAM
+#  _PMCDRV          = 0x00000071;
+#  //
+#  // Initialize SDRAM timing paramater
+#  //
+#  _DMC_CAS_LATENCY = 0x00000006;
+#  _DMC_T_DQSS      = 0x00000000;
+#  _DMC_T_MRD       = 0x00000002;
+#  _DMC_T_RAS       = 0x00000007;
+#
+#  _DMC_T_RC        = 0x0000000A;
+#  _DMC_T_RCD       = 0x00000013;
+#
+#  _DMC_T_RFC       = 0x0000010A;
+#
+#  _DMC_T_RP        = 0x00000013;
+#  _DMC_T_RRD       = 0x00000002;
+#  _DMC_T_WR        = 0x00000002;
+#  _DMC_T_WTR       = 0x00000001;
+#  _DMC_T_XP        = 0x0000000A;
+#  _DMC_T_XSR       = 0x0000000B;
+#  _DMC_T_ESR       = 0x00000014;
+#
+#  //
+#  // Configure SDRAM type parameter
+#  _DMC_MEMORY_CFG  = 0x00008011;
+#  _DMC_USER_CONFIG = 0x00000011;
+#  // 32 bit memory interface
+#
+#
+#  _DMC_REFRESH_PRD = 0x00000A60;
+#  _DMC_CHIP_0_CFG  = 0x000140FC;
+#
+#  _DMC_DIRECT_CMD  = 0x000C0000;
+#  _DMC_DIRECT_CMD  = 0x00000000;
+#
+#  _DMC_DIRECT_CMD  = 0x00040000;
+#  _DMC_DIRECT_CMD  = 0x00040000;
+#  _DMC_DIRECT_CMD  = 0x00080031;
+#  //
+#  // Finally start SDRAM
+#  //
+#  _DMC_MEMC_CMD    = MEMC_CMD_GO;
+#  */
+
+        mww 0xf0020260 0x00000071
+        mww 0xf4300014 0x00000006
+        mww 0xf4300018 0x00000000
+        mww 0xf430001C 0x00000002
+        mww 0xf4300020 0x00000007
+        mww 0xf4300024 0x0000000A
+        mww 0xf4300028 0x00000013
+        mww 0xf430002C 0x0000010A
+        mww 0xf4300030 0x00000013
+        mww 0xf4300034 0x00000002
+        mww 0xf4300038 0x00000002
+        mww 0xf430003C 0x00000001
+        mww 0xf4300040 0x0000000A
+        mww 0xf4300044 0x0000000B
+        mww 0xf4300048 0x00000014
+        mww 0xf430000C 0x00008011
+        mww 0xf4300304 0x00000011
+        mww 0xf4300010 0x00000A60
+        mww 0xf4300200 0x000140FC
+        mww 0xf4300008 0x000C0000
+        mww 0xf4300008 0x00000000
+        mww 0xf4300008 0x00040000
+        mww 0xf4300008 0x00040000
+        mww 0xf4300008 0x00080031
+        mww 0xf4300004 0x00000000
+
+        sleep 10
+#        jtag_speed 10000
+
+# remap off in case of IROM boot
+        mww 0xf0000004 0x00000001
+
+}
+
+# comment the following out if usinf J-Link, it soes not support DCC
+arm7_9 dcc_downloads enable       # Enable faster DCC downloads
+
+
+#####################
+# Flash configuration
+#####################
+
+#flash bank cfi &lt;base&gt; &lt;size&gt; &lt;chip width&gt; &lt;bus width&gt; &lt;target#&gt;
+flash bank cfi 0x20000000 0x2000000 2 2 0
diff -urN openocd-0.2.0_ORIG/tcl/board/topasa900.cfg
openocd-0.2.0/tcl/board/topasa900.cfg
--- openocd-0.2.0_ORIG/tcl/board/topasa900.cfg        1970-01-01
01:00:00.000000000
+0100
+++ openocd-0.2.0/tcl/board/topasa900.cfg        2009-09-23 14:41:10.000000000
+0200
@@ -0,0 +1,125 @@
+# Thanks to Pieter Conradie for this script!
+# Target:    Toshiba TOPAS900 -- TMPA900 Starterkit
+######################################
+
+# We add to the minimal configuration.
+source [find target/tmpa900.cfg]
+
+######################
+# Target configuration
+######################
+
+#$_TARGETNAME configure -event gdb-attach { reset init }
+$_TARGETNAME configure -event reset-init { topasa900_init }
+
+proc topasa900_init { } {
+# Init PLL
+# my settings
+        mww 0xf005000c 0x00000007
+        mww 0xf0050010 0x00000065
+        mww 0xf005000c 0x000000a7
+        sleep 10
+        mdw 0xf0050008
+        mww 0xf0050008 0x00000002
+        mww 0xf0050004 0x00000000
+# NEW: set CLKCR5
+        mww 0xf0050054 0x00000040
+#
+# bplan settings
+#        mww 0xf0050004 0x00000000
+#        mww 0xf005000c 0x000000a7
+#        sleep 10
+#        mdw 0xf0050008
+#        mww 0xf0050008 0x00000002
+#        mww 0xf0050010 0x00000065
+#        mww 0xf0050054 0x00000040
+        sleep 10
+# Init SDRAM
+#  _PMCDRV          = 0x00000071;
+#  //
+#  // Initialize SDRAM timing paramater
+#  //
+#  _DMC_CAS_LATENCY = 0x00000006;
+#  _DMC_T_DQSS      = 0x00000000;
+#  _DMC_T_MRD       = 0x00000002;
+#  _DMC_T_RAS       = 0x00000007;
+#
+#  _DMC_T_RC        = 0x0000000A;
+#  _DMC_T_RCD       = 0x00000013;
+#
+#  _DMC_T_RFC       = 0x0000010A;
+#
+#  _DMC_T_RP        = 0x00000013;
+#  _DMC_T_RRD       = 0x00000002;
+#  _DMC_T_WR        = 0x00000002;
+#  _DMC_T_WTR       = 0x00000001;
+#  _DMC_T_XP        = 0x0000000A;
+#  _DMC_T_XSR       = 0x0000000B;
+#  _DMC_T_ESR       = 0x00000014;
+#
+#  //
+#  // Configure SDRAM type parameter
+#  _DMC_MEMORY_CFG  = 0x00008011;
+#  _DMC_USER_CONFIG = 0x00000011;   // 32 bit memory interface
+#
+#
+#  _DMC_REFRESH_PRD = 0x00000A60;
+#  _DMC_CHIP_0_CFG  = 0x000140FC;
+#
+#  _DMC_DIRECT_CMD  = 0x000C0000;
+#  _DMC_DIRECT_CMD  = 0x00000000;
+#
+#  _DMC_DIRECT_CMD  = 0x00040000;
+#  _DMC_DIRECT_CMD  = 0x00040000;
+#  _DMC_DIRECT_CMD  = 0x00080031;
+#  //
+#  // Finally start SDRAM
+#  //
+#  _DMC_MEMC_CMD    = MEMC_CMD_GO;
+#  */
+
+        mww 0xf0020260 0x00000071
+        mww 0xf4300014 0x00000006
+        mww 0xf4300018 0x00000000
+        mww 0xf430001C 0x00000002
+        mww 0xf4300020 0x00000007
+        mww 0xf4300024 0x0000000A
+        mww 0xf4300028 0x00000013
+        mww 0xf430002C 0x0000010A
+        mww 0xf4300030 0x00000013
+        mww 0xf4300034 0x00000002
+        mww 0xf4300038 0x00000002
+        mww 0xf430003C 0x00000001
+        mww 0xf4300040 0x0000000A
+        mww 0xf4300044 0x0000000B
+        mww 0xf4300048 0x00000014
+        mww 0xf430000C 0x00008011
+        mww 0xf4300304 0x00000011
+        mww 0xf4300010 0x00000A60
+        mww 0xf4300200 0x000140FC
+        mww 0xf4300008 0x000C0000
+        mww 0xf4300008 0x00000000
+        mww 0xf4300008 0x00040000
+        mww 0xf4300008 0x00040000
+        mww 0xf4300008 0x00080031
+        mww 0xf4300004 0x00000000
+
+        sleep 10
+#        jtag_speed 10000
+
+# remap off in case of IROM boot
+        mww 0xf0000004 0x00000001
+
+}
+
+# comment the following out if usinf J-Link, it soes not support DCC
+arm7_9 dcc_downloads enable       # Enable faster DCC downloads
+
+
+#####################
+# Flash configuration
+#####################
+
+#flash bank cfi &lt;base&gt; &lt;size&gt; &lt;chip width&gt; &lt;bus width&gt; &lt;target#&gt;
+flash bank cfi 0x20000000 0x1000000 2 2 0
+
diff -urN openocd-0.2.0_ORIG/tcl/target/tmpa900.cfg
openocd-0.2.0/tcl/target/tmpa900.cfg
--- openocd-0.2.0_ORIG/tcl/target/tmpa900.cfg        1970-01-01
01:00:00.000000000
+0100
+++ openocd-0.2.0/tcl/target/tmpa900.cfg        2009-09-23 14:16:55.000000000
+0200
@@ -0,0 +1,65 @@
+######################################
+# Target:    Toshiba TMPA910
+######################################
+
+if { [info exists CHIPNAME] } {
+   set  _CHIPNAME $CHIPNAME
+} else {
+   set  _CHIPNAME tmpa910
+}
+
+if { [info exists ENDIAN] } {
+   set  _ENDIAN $ENDIAN
+} else {
+   set  _ENDIAN little
+}
+
+if { [info exists CPUTAPID ] } {
+   set _CPUTAPID $CPUTAPID
+} else {
+  # force an error till we get a good number
+   set _CPUTAPID 0x07926031
+}
+
+#TMPA910 has following IDs:
+# CP15.0 register 0x41069265
+# CP15.1 register 0x1d152152
+# ARM core 0x07926031
+
+#daemon configuration
+telnet_port 4444
+gdb_port 3333
+tcl_port 6666
+
+#
+jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id
$_CPUTAPID
+
+#use combined on interfaces or targets that can't set TRST/SRST separately
+reset_config trst_and_srst
+jtag_nsrst_delay 20
+jtag_ntrst_delay 20
+
+######################
+# Target configuration
+######################
+
+set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position
$_TARGETNAME -variant arm926ejs
+
+# built-in RAM0
+#working_area 0 0xf8004000 0x4000 nobackup
+# built-in RAM1
+#working_area 1 0xf8008000 0x4000 nobackup
+# built-in RAM2
+#working_area 2 0xf800c000 0x4000 nobackup
+# built-in RAM 0-2 48k total
+#working_area 0 0xf8004000 0xc000 nobackup
+
+# Internal sram1 memory
+$_TARGETNAME configure -work-area-virt 0 -work-area-phys 0xf8004000
-work-area-size 0x8000 \
+-work-area-backup 0
+
+# tell gdb our flash memory map
+# and enable flash programming
+gdb_memory_map enable
+gdb_flash_program enable
diff -urN openocd-0.2.0_ORIG/tcl/target/tmpa910.cfg
openocd-0.2.0/tcl/target/tmpa910.cfg
--- openocd-0.2.0_ORIG/tcl/target/tmpa910.cfg        1970-01-01
01:00:00.000000000
+0100
+++ openocd-0.2.0/tcl/target/tmpa910.cfg        2009-09-23 14:14:50.000000000
+0200
@@ -0,0 +1,65 @@
+######################################
+# Target:    Toshiba TMPA910
+######################################
+
+if { [info exists CHIPNAME] } {
+   set  _CHIPNAME $CHIPNAME
+} else {
+   set  _CHIPNAME tmpa910
+}
+
+if { [info exists ENDIAN] } {
+   set  _ENDIAN $ENDIAN
+} else {
+   set  _ENDIAN little
+}
+
+if { [info exists CPUTAPID ] } {
+   set _CPUTAPID $CPUTAPID
+} else {
+  # force an error till we get a good number
+   set _CPUTAPID 0x07926031
+}
+
+#TMPA910 has following IDs:
+# CP15.0 register 0x41069265
+# CP15.1 register 0x1d152152
+# ARM core 0x07926031
+
+#daemon configuration
+telnet_port 4444
+gdb_port 3333
+tcl_port 6666
+
+#
+jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id
$_CPUTAPID
+
+#use combined on interfaces or targets that can't set TRST/SRST separately
+reset_config trst_and_srst
+jtag_nsrst_delay 20
+jtag_ntrst_delay 20
+
+######################
+# Target configuration
+######################
+
+set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position
$_TARGETNAME -variant arm926ejs
+
+# built-in RAM0
+#working_area 0 0xf8004000 0x4000 nobackup
+# built-in RAM1
+#working_area 1 0xf8008000 0x4000 nobackup
+# built-in RAM2
+#working_area 2 0xf800c000 0x4000 nobackup
+# built-in RAM 0-2 48k total
+#working_area 0 0xf8004000 0xc000 nobackup
+
+# Internal sram1 memory
+$_TARGETNAME configure -work-area-virt 0 -work-area-phys 0xf8004000
-work-area-size 0xc000 \
+-work-area-backup 0
+
+# tell gdb our flash memory map
+# and enable flash programming
+gdb_memory_map enable
+gdb_flash_program enable


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010848.html">[Openocd-development] new lpc2xxx cfg files layout
</A></li>
	<LI>Next message: <A HREF="010798.html">[Openocd-development] works on amd64 but not i386
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10797">[ date ]</a>
              <a href="thread.html#10797">[ thread ]</a>
              <a href="subject.html#10797">[ subject ]</a>
              <a href="author.html#10797">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
