// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _DNN_p_HH_
#define _DNN_p_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reconstruct_complex_s.h"
#include "separate_complex_p.h"
#include "DNN_p_faddfsub_32bkb.h"
#include "DNN_p_fmul_32ns_3cud.h"
#include "DNN_p_fdiv_32ns_3dEe.h"
#include "DNN_p_fcmp_32ns_3eOg.h"
#include "DNN_p_mean_in.h"
#include "DNN_p_std_in.h"
#include "DNN_p_L1_BIAS.h"
#include "DNN_p_L1_WEIGHTS.h"
#include "DNN_p_L2_BIAS.h"
#include "DNN_p_L2_WEIGHTS.h"
#include "DNN_p_std_o.h"
#include "DNN_p_mean_o.h"
#include "DNN_p_LS_data.h"
#include "DNN_p_norm_LS_data.h"
#include "DNN_p_y_L2.h"
#include "DNN_p_denorm_DNN.h"

namespace ap_rtl {

struct DNN_p : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > LS_stream_TDATA;
    sc_in< sc_logic > LS_stream_TVALID;
    sc_out< sc_logic > LS_stream_TREADY;
    sc_in< sc_lv<1> > LS_stream_TLAST;
    sc_out< sc_lv<64> > DNN_out_TDATA;
    sc_out< sc_logic > DNN_out_TVALID;
    sc_in< sc_logic > DNN_out_TREADY;
    sc_out< sc_lv<1> > DNN_out_TLAST;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    DNN_p(sc_module_name name);
    SC_HAS_PROCESS(DNN_p);

    ~DNN_p();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    DNN_p_mean_in* mean_in_U;
    DNN_p_std_in* std_in_U;
    DNN_p_L1_BIAS* L1_BIAS_U;
    DNN_p_L1_WEIGHTS* L1_WEIGHTS_U;
    DNN_p_L2_BIAS* L2_BIAS_U;
    DNN_p_L2_WEIGHTS* L2_WEIGHTS_U;
    DNN_p_std_o* std_o_U;
    DNN_p_mean_o* mean_o_U;
    DNN_p_LS_data* LS_data_U;
    DNN_p_norm_LS_data* norm_LS_data_U;
    DNN_p_y_L2* y_L2_U;
    DNN_p_norm_LS_data* y_L3_U;
    DNN_p_denorm_DNN* denorm_DNN_U;
    reconstruct_complex_s* grp_reconstruct_complex_s_fu_425;
    separate_complex_p* grp_separate_complex_p_fu_434;
    DNN_p_faddfsub_32bkb<1,5,32,32,32>* DNN_p_faddfsub_32bkb_U7;
    DNN_p_fmul_32ns_3cud<1,4,32,32,32>* DNN_p_fmul_32ns_3cud_U8;
    DNN_p_fdiv_32ns_3dEe<1,16,32,32,32>* DNN_p_fdiv_32ns_3dEe_U9;
    DNN_p_fcmp_32ns_3eOg<1,2,32,32,1>* DNN_p_fcmp_32ns_3eOg_U10;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > LS_stream_V_data_0_data_out;
    sc_signal< sc_logic > LS_stream_V_data_0_vld_in;
    sc_signal< sc_logic > LS_stream_V_data_0_vld_out;
    sc_signal< sc_logic > LS_stream_V_data_0_ack_in;
    sc_signal< sc_logic > LS_stream_V_data_0_ack_out;
    sc_signal< sc_lv<64> > LS_stream_V_data_0_payload_A;
    sc_signal< sc_lv<64> > LS_stream_V_data_0_payload_B;
    sc_signal< sc_logic > LS_stream_V_data_0_sel_rd;
    sc_signal< sc_logic > LS_stream_V_data_0_sel_wr;
    sc_signal< sc_logic > LS_stream_V_data_0_sel;
    sc_signal< sc_logic > LS_stream_V_data_0_load_A;
    sc_signal< sc_logic > LS_stream_V_data_0_load_B;
    sc_signal< sc_lv<2> > LS_stream_V_data_0_state;
    sc_signal< sc_logic > LS_stream_V_data_0_state_cmp_full;
    sc_signal< sc_lv<1> > LS_stream_V_last_V_0_data_out;
    sc_signal< sc_logic > LS_stream_V_last_V_0_vld_in;
    sc_signal< sc_logic > LS_stream_V_last_V_0_vld_out;
    sc_signal< sc_logic > LS_stream_V_last_V_0_ack_in;
    sc_signal< sc_logic > LS_stream_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > LS_stream_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > LS_stream_V_last_V_0_payload_B;
    sc_signal< sc_logic > LS_stream_V_last_V_0_sel_rd;
    sc_signal< sc_logic > LS_stream_V_last_V_0_sel_wr;
    sc_signal< sc_logic > LS_stream_V_last_V_0_sel;
    sc_signal< sc_logic > LS_stream_V_last_V_0_load_A;
    sc_signal< sc_logic > LS_stream_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > LS_stream_V_last_V_0_state;
    sc_signal< sc_logic > LS_stream_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<64> > DNN_out_V_data_1_data_out;
    sc_signal< sc_logic > DNN_out_V_data_1_vld_in;
    sc_signal< sc_logic > DNN_out_V_data_1_vld_out;
    sc_signal< sc_logic > DNN_out_V_data_1_ack_in;
    sc_signal< sc_logic > DNN_out_V_data_1_ack_out;
    sc_signal< sc_lv<64> > DNN_out_V_data_1_payload_A;
    sc_signal< sc_lv<64> > DNN_out_V_data_1_payload_B;
    sc_signal< sc_logic > DNN_out_V_data_1_sel_rd;
    sc_signal< sc_logic > DNN_out_V_data_1_sel_wr;
    sc_signal< sc_logic > DNN_out_V_data_1_sel;
    sc_signal< sc_logic > DNN_out_V_data_1_load_A;
    sc_signal< sc_logic > DNN_out_V_data_1_load_B;
    sc_signal< sc_lv<2> > DNN_out_V_data_1_state;
    sc_signal< sc_logic > DNN_out_V_data_1_state_cmp_full;
    sc_signal< sc_lv<1> > DNN_out_V_last_V_1_data_out;
    sc_signal< sc_logic > DNN_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > DNN_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > DNN_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > DNN_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > DNN_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > DNN_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > DNN_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > DNN_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > DNN_out_V_last_V_1_sel;
    sc_signal< sc_logic > DNN_out_V_last_V_1_load_A;
    sc_signal< sc_logic > DNN_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > DNN_out_V_last_V_1_state;
    sc_signal< sc_logic > DNN_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<7> > mean_in_address0;
    sc_signal< sc_logic > mean_in_ce0;
    sc_signal< sc_lv<32> > mean_in_q0;
    sc_signal< sc_lv<7> > std_in_address0;
    sc_signal< sc_logic > std_in_ce0;
    sc_signal< sc_lv<32> > std_in_q0;
    sc_signal< sc_lv<6> > L1_BIAS_address0;
    sc_signal< sc_logic > L1_BIAS_ce0;
    sc_signal< sc_lv<32> > L1_BIAS_q0;
    sc_signal< sc_lv<13> > L1_WEIGHTS_address0;
    sc_signal< sc_logic > L1_WEIGHTS_ce0;
    sc_signal< sc_lv<32> > L1_WEIGHTS_q0;
    sc_signal< sc_lv<7> > L2_BIAS_address0;
    sc_signal< sc_logic > L2_BIAS_ce0;
    sc_signal< sc_lv<32> > L2_BIAS_q0;
    sc_signal< sc_lv<13> > L2_WEIGHTS_address0;
    sc_signal< sc_logic > L2_WEIGHTS_ce0;
    sc_signal< sc_lv<32> > L2_WEIGHTS_q0;
    sc_signal< sc_lv<7> > std_o_address0;
    sc_signal< sc_logic > std_o_ce0;
    sc_signal< sc_lv<32> > std_o_q0;
    sc_signal< sc_lv<7> > mean_o_address0;
    sc_signal< sc_logic > mean_o_ce0;
    sc_signal< sc_lv<32> > mean_o_q0;
    sc_signal< sc_lv<7> > i_0_i_reg_313;
    sc_signal< sc_lv<32> > x_assign_reg_336;
    sc_signal< sc_lv<7> > j_0_i_reg_346;
    sc_signal< sc_lv<13> > phi_mul_reg_357;
    sc_signal< sc_lv<32> > before_relu_0_i17_reg_381;
    sc_signal< sc_lv<6> > j_0_i18_reg_391;
    sc_signal< sc_lv<13> > phi_mul5_reg_402;
    sc_signal< sc_lv<7> > i_0_i24_reg_414;
    sc_signal< sc_lv<32> > grp_fu_443_p2;
    sc_signal< sc_lv<32> > reg_462;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter23;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter5_reg;
    sc_signal< sc_lv<25> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln159_reg_762;
    sc_signal< sc_lv<1> > icmp_ln159_reg_762_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_state48_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state53_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state58_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln174_reg_835;
    sc_signal< sc_lv<1> > icmp_ln174_reg_835_pp2_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter10;
    sc_signal< bool > ap_block_state61_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state62_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state63_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state64_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state65_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state66_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state67_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state68_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state69_pp3_stage0_iter8;
    sc_signal< bool > ap_block_state70_pp3_stage0_iter9;
    sc_signal< bool > ap_block_state71_pp3_stage0_iter10;
    sc_signal< bool > ap_block_state72_pp3_stage0_iter11;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter9_reg;
    sc_signal< sc_lv<32> > grp_fu_449_p2;
    sc_signal< sc_lv<32> > reg_472;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln148_fu_478_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln148_reg_684_pp0_iter22_reg;
    sc_signal< sc_lv<7> > i_fu_484_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln150_fu_490_p1;
    sc_signal< sc_lv<64> > zext_ln150_reg_693;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln150_reg_693_pp0_iter22_reg;
    sc_signal< sc_lv<32> > LS_data_q0;
    sc_signal< sc_lv<32> > LS_data_load_reg_709;
    sc_signal< sc_lv<32> > mean_in_load_reg_714;
    sc_signal< sc_lv<32> > std_in_load_reg_724;
    sc_signal< sc_lv<32> > grp_fu_453_p2;
    sc_signal< sc_lv<32> > tmp_1_i_reg_729;
    sc_signal< sc_lv<6> > i_1_fu_502_p2;
    sc_signal< sc_lv<6> > i_1_reg_737;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<1> > icmp_ln156_fu_496_p2;
    sc_signal< sc_lv<6> > y_L2_addr_reg_747;
    sc_signal< sc_lv<13> > zext_ln158_1_fu_514_p1;
    sc_signal< sc_lv<13> > zext_ln158_1_reg_752;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<1> > icmp_ln159_fu_518_p2;
    sc_signal< sc_lv<1> > icmp_ln159_reg_762_pp1_iter2_reg;
    sc_signal< sc_lv<7> > j_fu_524_p2;
    sc_signal< sc_lv<7> > j_reg_766;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > norm_LS_data_q0;
    sc_signal< sc_lv<32> > norm_LS_data_load_reg_782;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state37_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state42_pp1_stage1_iter2;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<32> > L1_WEIGHTS_load_reg_787;
    sc_signal< sc_lv<13> > add_ln161_1_fu_545_p2;
    sc_signal< sc_lv<13> > add_ln161_1_reg_792;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage4;
    sc_signal< bool > ap_block_state35_pp1_stage4_iter0;
    sc_signal< bool > ap_block_state40_pp1_stage4_iter1;
    sc_signal< bool > ap_block_pp1_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln159_1_fu_551_p2;
    sc_signal< sc_lv<1> > icmp_ln159_1_reg_797;
    sc_signal< sc_lv<1> > icmp_ln159_1_reg_797_pp1_iter2_reg;
    sc_signal< sc_lv<32> > select_ln14_fu_598_p3;
    sc_signal< sc_lv<32> > select_ln14_reg_801;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state33_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state38_pp1_stage2_iter1;
    sc_signal< bool > ap_block_state43_pp1_stage2_iter2;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln171_fu_606_p2;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<7> > i_3_fu_612_p2;
    sc_signal< sc_lv<7> > i_3_reg_810;
    sc_signal< sc_lv<7> > y_L3_addr_2_reg_820;
    sc_signal< sc_lv<13> > zext_ln173_1_fu_624_p1;
    sc_signal< sc_lv<13> > zext_ln173_1_reg_825;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > icmp_ln174_fu_628_p2;
    sc_signal< sc_lv<1> > icmp_ln174_reg_835_pp2_iter2_reg;
    sc_signal< sc_lv<6> > j_1_fu_634_p2;
    sc_signal< sc_lv<6> > j_1_reg_839;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > y_L2_q0;
    sc_signal< sc_lv<32> > y_L2_load_reg_855;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state49_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state54_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state59_pp2_stage1_iter2;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<32> > L2_WEIGHTS_load_reg_860;
    sc_signal< sc_lv<13> > add_ln176_1_fu_655_p2;
    sc_signal< sc_lv<13> > add_ln176_1_reg_865;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage4;
    sc_signal< bool > ap_block_state52_pp2_stage4_iter0;
    sc_signal< bool > ap_block_state57_pp2_stage4_iter1;
    sc_signal< bool > ap_block_pp2_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln174_1_fu_661_p2;
    sc_signal< sc_lv<1> > icmp_ln174_1_reg_870;
    sc_signal< sc_lv<1> > icmp_ln174_1_reg_870_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln185_fu_666_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_874_pp3_iter10_reg;
    sc_signal< sc_lv<7> > i_2_fu_672_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<64> > zext_ln187_fu_678_p1;
    sc_signal< sc_lv<64> > zext_ln187_reg_883;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln187_reg_883_pp3_iter10_reg;
    sc_signal< sc_lv<32> > y_L3_q0;
    sc_signal< sc_lv<32> > y_L3_load_reg_899;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<32> > std_o_load_reg_904;
    sc_signal< sc_lv<32> > mean_o_load_reg_914;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_ap_ready;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state31;
    sc_signal< bool > ap_block_pp1_stage4_subdone;
    sc_signal< bool > ap_block_state34_pp1_stage3_iter0;
    sc_signal< bool > ap_block_state39_pp1_stage3_iter1;
    sc_signal< bool > ap_block_state44_pp1_stage3_iter2;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state48;
    sc_signal< bool > ap_block_pp2_stage4_subdone;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state61;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter11;
    sc_signal< sc_lv<7> > LS_data_address0;
    sc_signal< sc_logic > LS_data_ce0;
    sc_signal< sc_logic > LS_data_we0;
    sc_signal< sc_logic > LS_data_ce1;
    sc_signal< sc_logic > LS_data_we1;
    sc_signal< sc_lv<7> > norm_LS_data_address0;
    sc_signal< sc_logic > norm_LS_data_ce0;
    sc_signal< sc_logic > norm_LS_data_we0;
    sc_signal< sc_lv<6> > y_L2_address0;
    sc_signal< sc_logic > y_L2_ce0;
    sc_signal< sc_logic > y_L2_we0;
    sc_signal< sc_lv<7> > y_L3_address0;
    sc_signal< sc_logic > y_L3_ce0;
    sc_signal< sc_logic > y_L3_we0;
    sc_signal< sc_lv<7> > denorm_DNN_address0;
    sc_signal< sc_logic > denorm_DNN_ce0;
    sc_signal< sc_logic > denorm_DNN_we0;
    sc_signal< sc_lv<32> > denorm_DNN_q0;
    sc_signal< sc_logic > denorm_DNN_ce1;
    sc_signal< sc_lv<32> > denorm_DNN_q1;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_ap_start;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_ap_done;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_ap_idle;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_ap_ready;
    sc_signal< sc_lv<7> > grp_reconstruct_complex_s_fu_425_y_L3_address0;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_y_L3_ce0;
    sc_signal< sc_lv<7> > grp_reconstruct_complex_s_fu_425_y_L3_address1;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_y_L3_ce1;
    sc_signal< sc_lv<64> > grp_reconstruct_complex_s_fu_425_DNN_out_TDATA;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_DNN_out_TVALID;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_DNN_out_TREADY;
    sc_signal< sc_lv<1> > grp_reconstruct_complex_s_fu_425_DNN_out_TLAST;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_ap_start;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_ap_idle;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_LS_stream_TVALID;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_LS_stream_TREADY;
    sc_signal< sc_lv<7> > grp_separate_complex_p_fu_434_sep_address0;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_sep_ce0;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_sep_we0;
    sc_signal< sc_lv<32> > grp_separate_complex_p_fu_434_sep_d0;
    sc_signal< sc_lv<7> > grp_separate_complex_p_fu_434_sep_address1;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_sep_ce1;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_sep_we1;
    sc_signal< sc_lv<32> > grp_separate_complex_p_fu_434_sep_d1;
    sc_signal< sc_lv<6> > i_0_i12_reg_324;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<32> > ap_phi_mux_x_assign_phi_fu_339_p4;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<7> > ap_phi_mux_j_0_i_phi_fu_350_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<13> > ap_phi_mux_phi_mul_phi_fu_361_p4;
    sc_signal< sc_lv<7> > i_0_i14_reg_369;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > ap_phi_mux_before_relu_0_i17_phi_fu_384_p4;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<6> > ap_phi_mux_j_0_i18_phi_fu_395_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<13> > ap_phi_mux_phi_mul5_phi_fu_406_p4;
    sc_signal< sc_logic > grp_reconstruct_complex_s_fu_425_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > grp_separate_complex_p_fu_434_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln158_fu_508_p1;
    sc_signal< sc_lv<64> > zext_ln161_1_fu_540_p1;
    sc_signal< sc_lv<64> > zext_ln161_fu_530_p1;
    sc_signal< sc_lv<64> > zext_ln173_fu_618_p1;
    sc_signal< sc_lv<64> > zext_ln176_1_fu_650_p1;
    sc_signal< sc_lv<64> > zext_ln176_fu_640_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_lv<32> > grp_fu_443_p0;
    sc_signal< sc_lv<32> > grp_fu_443_p1;
    sc_signal< sc_lv<32> > grp_fu_449_p0;
    sc_signal< sc_lv<32> > grp_fu_449_p1;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< sc_lv<13> > add_ln161_fu_535_p2;
    sc_signal< bool > ap_block_pp1_stage4;
    sc_signal< sc_lv<32> > bitcast_ln14_fu_556_p1;
    sc_signal< sc_lv<8> > tmp_fu_560_p4;
    sc_signal< sc_lv<23> > trunc_ln14_fu_570_p1;
    sc_signal< sc_lv<1> > icmp_ln14_1_fu_580_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_574_p2;
    sc_signal< sc_lv<1> > or_ln14_fu_586_p2;
    sc_signal< sc_lv<1> > grp_fu_457_p2;
    sc_signal< sc_lv<1> > and_ln14_fu_592_p2;
    sc_signal< sc_lv<13> > add_ln176_fu_645_p2;
    sc_signal< bool > ap_block_pp2_stage4;
    sc_signal< sc_lv<2> > grp_fu_443_opcode;
    sc_signal< bool > ap_block_pp1_stage1_00001;
    sc_signal< bool > ap_block_pp2_stage1_00001;
    sc_signal< bool > ap_block_pp3_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_lv<25> > ap_NS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< bool > ap_block_state75;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_state50_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state55_pp2_stage2_iter1;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< bool > ap_block_state51_pp2_stage3_iter0;
    sc_signal< bool > ap_block_state56_pp2_stage3_iter1;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<25> ap_ST_fsm_state1;
    static const sc_lv<25> ap_ST_fsm_state2;
    static const sc_lv<25> ap_ST_fsm_state3;
    static const sc_lv<25> ap_ST_fsm_pp0_stage0;
    static const sc_lv<25> ap_ST_fsm_state28;
    static const sc_lv<25> ap_ST_fsm_state29;
    static const sc_lv<25> ap_ST_fsm_state30;
    static const sc_lv<25> ap_ST_fsm_pp1_stage0;
    static const sc_lv<25> ap_ST_fsm_pp1_stage1;
    static const sc_lv<25> ap_ST_fsm_pp1_stage2;
    static const sc_lv<25> ap_ST_fsm_pp1_stage3;
    static const sc_lv<25> ap_ST_fsm_pp1_stage4;
    static const sc_lv<25> ap_ST_fsm_state45;
    static const sc_lv<25> ap_ST_fsm_state46;
    static const sc_lv<25> ap_ST_fsm_state47;
    static const sc_lv<25> ap_ST_fsm_pp2_stage0;
    static const sc_lv<25> ap_ST_fsm_pp2_stage1;
    static const sc_lv<25> ap_ST_fsm_pp2_stage2;
    static const sc_lv<25> ap_ST_fsm_pp2_stage3;
    static const sc_lv<25> ap_ST_fsm_pp2_stage4;
    static const sc_lv<25> ap_ST_fsm_state60;
    static const sc_lv<25> ap_ST_fsm_pp3_stage0;
    static const sc_lv<25> ap_ST_fsm_state73;
    static const sc_lv<25> ap_ST_fsm_state74;
    static const sc_lv<25> ap_ST_fsm_state75;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<7> ap_const_lv7_68;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<13> ap_const_lv13_34;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<13> ap_const_lv13_68;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<32> ap_const_lv32_18;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_DNN_out_TDATA();
    void thread_DNN_out_TLAST();
    void thread_DNN_out_TVALID();
    void thread_DNN_out_V_data_1_ack_in();
    void thread_DNN_out_V_data_1_ack_out();
    void thread_DNN_out_V_data_1_data_out();
    void thread_DNN_out_V_data_1_load_A();
    void thread_DNN_out_V_data_1_load_B();
    void thread_DNN_out_V_data_1_sel();
    void thread_DNN_out_V_data_1_state_cmp_full();
    void thread_DNN_out_V_data_1_vld_in();
    void thread_DNN_out_V_data_1_vld_out();
    void thread_DNN_out_V_last_V_1_ack_in();
    void thread_DNN_out_V_last_V_1_ack_out();
    void thread_DNN_out_V_last_V_1_data_out();
    void thread_DNN_out_V_last_V_1_load_A();
    void thread_DNN_out_V_last_V_1_load_B();
    void thread_DNN_out_V_last_V_1_sel();
    void thread_DNN_out_V_last_V_1_state_cmp_full();
    void thread_DNN_out_V_last_V_1_vld_in();
    void thread_DNN_out_V_last_V_1_vld_out();
    void thread_L1_BIAS_address0();
    void thread_L1_BIAS_ce0();
    void thread_L1_WEIGHTS_address0();
    void thread_L1_WEIGHTS_ce0();
    void thread_L2_BIAS_address0();
    void thread_L2_BIAS_ce0();
    void thread_L2_WEIGHTS_address0();
    void thread_L2_WEIGHTS_ce0();
    void thread_LS_data_address0();
    void thread_LS_data_ce0();
    void thread_LS_data_ce1();
    void thread_LS_data_we0();
    void thread_LS_data_we1();
    void thread_LS_stream_TREADY();
    void thread_LS_stream_V_data_0_ack_in();
    void thread_LS_stream_V_data_0_ack_out();
    void thread_LS_stream_V_data_0_data_out();
    void thread_LS_stream_V_data_0_load_A();
    void thread_LS_stream_V_data_0_load_B();
    void thread_LS_stream_V_data_0_sel();
    void thread_LS_stream_V_data_0_state_cmp_full();
    void thread_LS_stream_V_data_0_vld_in();
    void thread_LS_stream_V_data_0_vld_out();
    void thread_LS_stream_V_last_V_0_ack_in();
    void thread_LS_stream_V_last_V_0_ack_out();
    void thread_LS_stream_V_last_V_0_data_out();
    void thread_LS_stream_V_last_V_0_load_A();
    void thread_LS_stream_V_last_V_0_load_B();
    void thread_LS_stream_V_last_V_0_sel();
    void thread_LS_stream_V_last_V_0_state_cmp_full();
    void thread_LS_stream_V_last_V_0_vld_in();
    void thread_LS_stream_V_last_V_0_vld_out();
    void thread_add_ln161_1_fu_545_p2();
    void thread_add_ln161_fu_535_p2();
    void thread_add_ln176_1_fu_655_p2();
    void thread_add_ln176_fu_645_p2();
    void thread_and_ln14_fu_592_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_00001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp1_stage4();
    void thread_ap_block_pp1_stage4_11001();
    void thread_ap_block_pp1_stage4_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_00001();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp2_stage4();
    void thread_ap_block_pp2_stage4_11001();
    void thread_ap_block_pp2_stage4_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_00001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter6();
    void thread_ap_block_state11_pp0_stage0_iter7();
    void thread_ap_block_state12_pp0_stage0_iter8();
    void thread_ap_block_state13_pp0_stage0_iter9();
    void thread_ap_block_state14_pp0_stage0_iter10();
    void thread_ap_block_state15_pp0_stage0_iter11();
    void thread_ap_block_state16_pp0_stage0_iter12();
    void thread_ap_block_state17_pp0_stage0_iter13();
    void thread_ap_block_state18_pp0_stage0_iter14();
    void thread_ap_block_state19_pp0_stage0_iter15();
    void thread_ap_block_state20_pp0_stage0_iter16();
    void thread_ap_block_state21_pp0_stage0_iter17();
    void thread_ap_block_state22_pp0_stage0_iter18();
    void thread_ap_block_state23_pp0_stage0_iter19();
    void thread_ap_block_state24_pp0_stage0_iter20();
    void thread_ap_block_state25_pp0_stage0_iter21();
    void thread_ap_block_state26_pp0_stage0_iter22();
    void thread_ap_block_state27_pp0_stage0_iter23();
    void thread_ap_block_state31_pp1_stage0_iter0();
    void thread_ap_block_state32_pp1_stage1_iter0();
    void thread_ap_block_state33_pp1_stage2_iter0();
    void thread_ap_block_state34_pp1_stage3_iter0();
    void thread_ap_block_state35_pp1_stage4_iter0();
    void thread_ap_block_state36_pp1_stage0_iter1();
    void thread_ap_block_state37_pp1_stage1_iter1();
    void thread_ap_block_state38_pp1_stage2_iter1();
    void thread_ap_block_state39_pp1_stage3_iter1();
    void thread_ap_block_state40_pp1_stage4_iter1();
    void thread_ap_block_state41_pp1_stage0_iter2();
    void thread_ap_block_state42_pp1_stage1_iter2();
    void thread_ap_block_state43_pp1_stage2_iter2();
    void thread_ap_block_state44_pp1_stage3_iter2();
    void thread_ap_block_state48_pp2_stage0_iter0();
    void thread_ap_block_state49_pp2_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state50_pp2_stage2_iter0();
    void thread_ap_block_state51_pp2_stage3_iter0();
    void thread_ap_block_state52_pp2_stage4_iter0();
    void thread_ap_block_state53_pp2_stage0_iter1();
    void thread_ap_block_state54_pp2_stage1_iter1();
    void thread_ap_block_state55_pp2_stage2_iter1();
    void thread_ap_block_state56_pp2_stage3_iter1();
    void thread_ap_block_state57_pp2_stage4_iter1();
    void thread_ap_block_state58_pp2_stage0_iter2();
    void thread_ap_block_state59_pp2_stage1_iter2();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state61_pp3_stage0_iter0();
    void thread_ap_block_state62_pp3_stage0_iter1();
    void thread_ap_block_state63_pp3_stage0_iter2();
    void thread_ap_block_state64_pp3_stage0_iter3();
    void thread_ap_block_state65_pp3_stage0_iter4();
    void thread_ap_block_state66_pp3_stage0_iter5();
    void thread_ap_block_state67_pp3_stage0_iter6();
    void thread_ap_block_state68_pp3_stage0_iter7();
    void thread_ap_block_state69_pp3_stage0_iter8();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state70_pp3_stage0_iter9();
    void thread_ap_block_state71_pp3_stage0_iter10();
    void thread_ap_block_state72_pp3_stage0_iter11();
    void thread_ap_block_state75();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_block_state8_pp0_stage0_iter4();
    void thread_ap_block_state9_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state31();
    void thread_ap_condition_pp2_exit_iter0_state48();
    void thread_ap_condition_pp3_exit_iter0_state61();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_before_relu_0_i17_phi_fu_384_p4();
    void thread_ap_phi_mux_j_0_i18_phi_fu_395_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_350_p4();
    void thread_ap_phi_mux_phi_mul5_phi_fu_406_p4();
    void thread_ap_phi_mux_phi_mul_phi_fu_361_p4();
    void thread_ap_phi_mux_x_assign_phi_fu_339_p4();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln14_fu_556_p1();
    void thread_denorm_DNN_address0();
    void thread_denorm_DNN_ce0();
    void thread_denorm_DNN_ce1();
    void thread_denorm_DNN_we0();
    void thread_grp_fu_443_opcode();
    void thread_grp_fu_443_p0();
    void thread_grp_fu_443_p1();
    void thread_grp_fu_449_p0();
    void thread_grp_fu_449_p1();
    void thread_grp_reconstruct_complex_s_fu_425_DNN_out_TREADY();
    void thread_grp_reconstruct_complex_s_fu_425_ap_start();
    void thread_grp_separate_complex_p_fu_434_LS_stream_TVALID();
    void thread_grp_separate_complex_p_fu_434_ap_start();
    void thread_i_1_fu_502_p2();
    void thread_i_2_fu_672_p2();
    void thread_i_3_fu_612_p2();
    void thread_i_fu_484_p2();
    void thread_icmp_ln148_fu_478_p2();
    void thread_icmp_ln14_1_fu_580_p2();
    void thread_icmp_ln14_fu_574_p2();
    void thread_icmp_ln156_fu_496_p2();
    void thread_icmp_ln159_1_fu_551_p2();
    void thread_icmp_ln159_fu_518_p2();
    void thread_icmp_ln171_fu_606_p2();
    void thread_icmp_ln174_1_fu_661_p2();
    void thread_icmp_ln174_fu_628_p2();
    void thread_icmp_ln185_fu_666_p2();
    void thread_j_1_fu_634_p2();
    void thread_j_fu_524_p2();
    void thread_mean_in_address0();
    void thread_mean_in_ce0();
    void thread_mean_o_address0();
    void thread_mean_o_ce0();
    void thread_norm_LS_data_address0();
    void thread_norm_LS_data_ce0();
    void thread_norm_LS_data_we0();
    void thread_or_ln14_fu_586_p2();
    void thread_select_ln14_fu_598_p3();
    void thread_std_in_address0();
    void thread_std_in_ce0();
    void thread_std_o_address0();
    void thread_std_o_ce0();
    void thread_tmp_fu_560_p4();
    void thread_trunc_ln14_fu_570_p1();
    void thread_y_L2_address0();
    void thread_y_L2_ce0();
    void thread_y_L2_we0();
    void thread_y_L3_address0();
    void thread_y_L3_ce0();
    void thread_y_L3_we0();
    void thread_zext_ln150_fu_490_p1();
    void thread_zext_ln158_1_fu_514_p1();
    void thread_zext_ln158_fu_508_p1();
    void thread_zext_ln161_1_fu_540_p1();
    void thread_zext_ln161_fu_530_p1();
    void thread_zext_ln173_1_fu_624_p1();
    void thread_zext_ln173_fu_618_p1();
    void thread_zext_ln176_1_fu_650_p1();
    void thread_zext_ln176_fu_640_p1();
    void thread_zext_ln187_fu_678_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
