--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise C:/hcr/firmware/xc4vsx55/7142_vsx55.ise
-intstyle ise -e 3 -s 10 -xml TOP_LEVEL TOP_LEVEL.ncd -o TOP_LEVEL.twr
TOP_LEVEL.pcf -ucf C:/hcr/firmware/vhdl_source/7142_signal.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc4vsx55,ff1148,-10 (PRODUCTION 1.68 2007-11-08, STEPPING level 1)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3325 - Timing Constraint 
   "TS_DAC_CLKI = PERIOD TIMEGRP 
   "DAC_CLKI" 8 ns HIGH 50%;"
    fails the maximum period check for input 
   clock dac_clk_buf to DCM_ADV DAC_CLK_DCM_INST_DCM_ADV_INST because the 
   period constraint value (8000 ps) exceeds the maximum internal period limit 
   of 6668 ps.   Please reduce the period of the constraint to remove this 
   timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_DAC_CLKI = PERIOD TIMEGRP 
   "DAC_CLKI" 8 ns HIGH 50%;"
    fails the maximum period check for output 
   clock dac_clk_buf2 from DCM_ADV DAC_CLK_DCM_INST_DCM_ADV_INST because the 
   period constraint value (8000 ps) exceeds the maximum internal period limit 
   of 6668 ps.   Please reduce the period of the constraint to remove this 
   timing failure.
WARNING:Timing:3325 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP 
   "MEM_CLK_N" 8 ns HIGH 50%;"
    fails the maximum period check for input 
   clock mem_clk_buf to DCM_ADV SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the 
   period constraint value (8000 ps) exceeds the maximum internal period limit 
   of 6668 ps.   Please reduce the period of the constraint to remove this 
   timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP 
   "MEM_CLK_N" 8 ns HIGH 50%;"
    fails the maximum period check for output 
   clock SDRAM_SYS_CLK_DCM_INST_clk0_buf from DCM_ADV 
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value 
   (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please 
   reduce the period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP 
   "MEM_CLK_N" 8 ns HIGH 50%;"
    fails the maximum period check for output 
   clock SDRAM_SYS_CLK_DCM_INST_clk270_buf from DCM_ADV 
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value 
   (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please 
   reduce the period of the constraint to remove this timing failure.
WARNING:Timing:3325 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP 
   "MEM_CLK_P" 8 ns HIGH 50%;"
    fails the maximum period check for input 
   clock mem_clk_buf to DCM_ADV SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the 
   period constraint value (8000 ps) exceeds the maximum internal period limit 
   of 6668 ps.   Please reduce the period of the constraint to remove this 
   timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP 
   "MEM_CLK_P" 8 ns HIGH 50%;"
    fails the maximum period check for output 
   clock SDRAM_SYS_CLK_DCM_INST_clk0_buf from DCM_ADV 
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value 
   (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please 
   reduce the period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP 
   "MEM_CLK_P" 8 ns HIGH 50%;"
    fails the maximum period check for output 
   clock SDRAM_SYS_CLK_DCM_INST_clk270_buf from DCM_ADV 
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value 
   (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please 
   reduce the period of the constraint to remove this timing failure.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ADC_CLKI = PERIOD TIMEGRP "ADC_CLKI" 8 ns HIGH 50%;

 51290 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.706ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DAC_CLKI = PERIOD TIMEGRP "DAC_CLKI" 8 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LCLKI = PERIOD TIMEGRP "LCLKI" 14 ns HIGH 50%;

 851455 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  13.842ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" 8 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" 8 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 8 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dac_clk_buf2 = PERIOD TIMEGRP "dac_clk_buf2" TS_DAC_CLKI 
HIGH 50%;

 6262 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.110ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clk0_buf = PERIOD TIMEGRP         
"SDRAM_SYS_CLK_DCM_INST_clk0_buf" TS_MEM_CLK_N HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clk180_buf = PERIOD TIMEGRP        
 "SDRAM_SYS_CLK_DCM_INST_clk180_buf" TS_MEM_CLK_N PHASE 4 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clk270_buf = PERIOD TIMEGRP        
 "SDRAM_SYS_CLK_DCM_INST_clk270_buf" TS_MEM_CLK_N PHASE 6 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clkdv_buf = PERIOD TIMEGRP         
"SDRAM_SYS_CLK_DCM_INST_clkdv_buf" TS_MEM_CLK_N * 4 HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clk0_buf_0 = PERIOD TIMEGRP        
 "SDRAM_SYS_CLK_DCM_INST_clk0_buf_0" TS_MEM_CLK_P HIGH 50%;

 259522 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.944ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clk180_buf_0 = PERIOD TIMEGRP      
   "SDRAM_SYS_CLK_DCM_INST_clk180_buf_0" TS_MEM_CLK_P PHASE 4 ns HIGH         
50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clk270_buf_0 = PERIOD TIMEGRP      
   "SDRAM_SYS_CLK_DCM_INST_clk270_buf_0" TS_MEM_CLK_P PHASE 6 ns HIGH         
50%;

 318 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.204ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_SYS_CLK_DCM_INST_clkdv_buf_0 = PERIOD TIMEGRP       
  "SDRAM_SYS_CLK_DCM_INST_clkdv_buf_0" TS_MEM_CLK_P * 4 HIGH 50%;

 14881 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  22.332ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DDC_DCM_ddc_dcm_clk8d = PERIOD TIMEGRP 
"DDC_DCM_ddc_dcm_clk8d" TS_ADC_CLKI         * 8 HIGH 50%;

 801 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  37.136ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DDC_DCM_ddc_dcm_clkfx = PERIOD TIMEGRP 
"DDC_DCM_ddc_dcm_clkfx" TS_ADC_CLKI         / 0.5 HIGH 50%;

 10389996 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.756ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "LREADY_N" OFFSET = OUT 9 ns AFTER COMP "LCLKI";

 1 item analyzed, 1 timing error detected.
 Minimum allowable offset is   9.536ns.
--------------------------------------------------------------------------------
Slack:                  -0.536ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               lready_n_out (FF)
  Destination:          LREADY_N (PAD)
  Source Clock:         lclk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Delay:     5.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: LCLKI to lready_n_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH19.I               Tiopi                 0.933   LCLKI
                                                       LCLKI
                                                       LCLK_IBUF
    BUFGCTRL_X0Y13.I0    net (fanout=1)        0.842   lclk_buf
    BUFGCTRL_X0Y13.O     Tbgcko_O              0.900   LCLK_BUFG
                                                       LCLK_BUFG
    OLOGIC_X1Y85.CLK     net (fanout=4641)     2.717   lclk
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.833ns logic, 3.559ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Data Path: lready_n_out to LREADY_N
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y85.OQ      Tockq                 0.584   lready_n_out
                                                       lready_n_out
    AG15.O               net (fanout=1)        0.002   lready_n_out
    AG15.PAD             Tioop                 3.558   LREADY_N
                                                       LREADY_N_OBUFT
                                                       LREADY_N
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (4.142ns logic, 0.002ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "LBE0_N" OFFSET = IN 7 ns BEFORE COMP "LCLKI";

 7 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.100ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "LBLAST_N" OFFSET = IN 7 ns BEFORE COMP "LCLKI";

 260 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.265ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "LBE4_N" OFFSET = IN 7 ns BEFORE COMP "LCLKI";

 7 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.888ns.
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock LCLKI
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
LBE0_N      |    3.100(R)|    1.666(R)|lclk              |   0.000|
LBE4_N      |    2.888(R)|    2.916(R)|lclk              |   0.000|
LBLAST_N    |    5.265(R)|    3.923(R)|lclk              |   0.000|
------------+------------+------------+------------------+--------+

Clock LCLKI to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LREADY_N    |    9.536(R)|lclk              |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ADC_CLKI
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_CLKI       |   12.756|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DAC_CLKI
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DAC_CLKI       |    7.110|         |         |         |
DAC_PLLLOCK    |    7.110|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DAC_PLLLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DAC_CLKI       |    7.110|         |         |         |
DAC_PLLLOCK    |    7.110|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LCLKI
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LCLKI          |   13.842|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MEM_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MEM_CLK_N      |    7.944|         |    3.288|         |
MEM_CLK_P      |    7.944|         |    3.288|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MEM_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MEM_CLK_N      |    7.944|         |    3.288|         |
MEM_CLK_P      |    7.944|         |    3.288|         |
---------------+---------+---------+---------+---------+

COMP "LREADY_N" OFFSET = OUT 9 ns AFTER COMP "LCLKI";
Largest slack: -0.536 ns; Smallest slack: -0.536 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
LREADY_N                                       |       -0.536|        0.000|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 1  Score: 536

Constraints cover 11574800 paths, 0 nets, and 75147 connections

Design statistics:
   Minimum period:  37.136ns   (Maximum frequency:  26.928MHz)
   Minimum input required time before clock:   5.265ns
   Minimum output required time after clock:   9.536ns


Analysis completed Mon May 18 13:23:18 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 520 MB



