--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml bitfile_fpga_preroute.twx bitfile_fpga_map.ncd -o
bitfile_fpga_preroute.twr bitfile_fpga.pcf -ucf xem6310.ucf

Design file:              bitfile_fpga_map.ncd
Physical constraint file: bitfile_fpga.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock okUH<0> associated with TIMEGRP 
   "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING"; does not 
   clock any registered output components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "okHostINOUT_grp" OFFSET = OUT 
   8 ns AFTER COMP "okUH<0>" "RISING"; ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.96 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.96 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.620ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.960ns
  Low pulse: 4.980ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.620ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.960ns
  High pulse: 4.980ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.390ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/dcm0/CLKIN
  Logical resource: okHI/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: okHI/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_OK_CLK = PERIOD TIMEGRP "OK_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OK_CLK = PERIOD TIMEGRP "OK_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/r0/CLKA
  Logical resource: okHI/core0/core0/r0/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: okHI/core0/core0/r0/CLKB
  Logical resource: okHI/core0/core0/r0/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" 
TS_okHostClk PHASE         -0.93375 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28819 paths analyzed, 4826 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.147ns.
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[6].regout0 (OLOGIC_X1Y0.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/hi_dataout_6 (FF)
  Destination:          okHI/iob_regs[6].regout0 (FF)
  Requirement:          4.980ns
  Data Path Delay:      3.513ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk falling at 4.047ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_dataout_6 to okHI/iob_regs[6].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.AQ      Tcko                  0.391   okHI/okCH<10>
                                                       okHI/core0/core0/hi_dataout_6
    OLOGIC_X1Y0.D1       net (fanout=2)     e  2.319   okHI/okCH<9>
    OLOGIC_X1Y0.CLK0     Todck                 0.803   okHI/regout0_q<6>
                                                       okHI/iob_regs[6].regout0
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (1.194ns logic, 2.319ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[7].regout0 (OLOGIC_X1Y1.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/hi_dataout_7 (FF)
  Destination:          okHI/iob_regs[7].regout0 (FF)
  Requirement:          4.980ns
  Data Path Delay:      3.513ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk falling at 4.047ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_dataout_7 to okHI/iob_regs[7].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.CQ      Tcko                  0.391   okHI/okCH<10>
                                                       okHI/core0/core0/hi_dataout_7
    OLOGIC_X1Y1.D1       net (fanout=2)     e  2.319   okHI/okCH<10>
    OLOGIC_X1Y1.CLK0     Todck                 0.803   okHI/regout0_q<7>
                                                       okHI/iob_regs[7].regout0
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (1.194ns logic, 2.319ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[10].regout0 (OLOGIC_X2Y1.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/hi_dataout_10 (FF)
  Destination:          okHI/iob_regs[10].regout0 (FF)
  Requirement:          4.980ns
  Data Path Delay:      3.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk falling at 4.047ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_dataout_10 to okHI/iob_regs[10].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y15.AQ      Tcko                  0.408   okHI/okCH<14>
                                                       okHI/core0/core0/hi_dataout_10
    OLOGIC_X2Y1.D1       net (fanout=2)     e  2.275   okHI/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 0.803   okHI/regout0_q<10>
                                                       okHI/iob_regs[10].regout0
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.211ns logic, 2.275ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" TS_okHostClk PHASE
        -0.93375 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP (SLICE_X44Y35.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at 9.027ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcko                  0.368   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X44Y35.D5      net (fanout=6)     e  0.363   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X44Y35.CLK     Tah         (-Th)     0.250   okHI/core0/core0/a0/tok_mem_dataout<7>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.118ns logic, 0.363ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP (SLICE_X44Y35.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at 9.027ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcko                  0.368   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X44Y35.D5      net (fanout=6)     e  0.363   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X44Y35.CLK     Tah         (-Th)     0.250   okHI/core0/core0/a0/tok_mem_dataout<7>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.118ns logic, 0.363ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP (SLICE_X44Y35.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at 9.027ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcko                  0.368   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X44Y35.D5      net (fanout=6)     e  0.363   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X44Y35.CLK     Tah         (-Th)     0.250   okHI/core0/core0/a0/tok_mem_dataout<7>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.118ns logic, 0.363ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" TS_okHostClk PHASE
        -0.93375 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.836ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/r0/CLKA
  Logical resource: okHI/core0/core0/r0/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.836ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: okHI/core0/core0/r0/CLKB
  Logical resource: okHI/core0/core0/r0/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.836ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD 
TIMEGRP         "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_okSysClk / 
0.78125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_okSysClk / 0.78125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.070ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y75.CLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP     
    "memc3_infrastructure_inst_clk_2x_180" TS_okSysClk / 6.25 PHASE 0.8 ns      
   HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_180" TS_okSysClk / 6.25 PHASE 0.8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP       
  "memc3_infrastructure_inst_clk_2x_0" TS_okSysClk / 6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_0" TS_okSysClk / 6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP   
      "memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 1.5625 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.276ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 3.276ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 3.276ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD 
TIMEGRP         "memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" TS_SYS_CLK3 / 
        0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14610 paths analyzed, 1285 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.932ns.
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X8Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (2.033 - 2.045)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: memc3_infrastructure_inst/powerup_pll_locked_1 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.AQ       Tcko                  0.391   memc3_infrastructure_inst/powerup_pll_locked_2
                                                       memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X2Y64.C6       net (fanout=1)     e  0.501   memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X2Y64.C        Tilo                  0.204   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X8Y79.SR       net (fanout=55)    e  1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X8Y79.CLK      Trck                  0.243   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (0.838ns logic, 2.307ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.AQ       Tcko                  0.447   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X2Y64.C5       net (fanout=4)     e  0.566   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X2Y64.C        Tilo                  0.204   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X8Y79.SR       net (fanout=55)    e  1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X8Y79.CLK      Trck                  0.243   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (0.894ns logic, 2.372ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X8Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (2.033 - 2.045)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: memc3_infrastructure_inst/powerup_pll_locked_1 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.AQ       Tcko                  0.391   memc3_infrastructure_inst/powerup_pll_locked_2
                                                       memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X2Y64.C6       net (fanout=1)     e  0.501   memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X2Y64.C        Tilo                  0.204   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X8Y79.SR       net (fanout=55)    e  1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X8Y79.CLK      Trck                  0.232   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (0.827ns logic, 2.307ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.AQ       Tcko                  0.447   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X2Y64.C5       net (fanout=4)     e  0.566   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X2Y64.C        Tilo                  0.204   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X8Y79.SR       net (fanout=55)    e  1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X8Y79.CLK      Trck                  0.232   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (0.883ns logic, 2.372ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X8Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (2.033 - 2.045)
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: memc3_infrastructure_inst/powerup_pll_locked_1 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.AQ       Tcko                  0.391   memc3_infrastructure_inst/powerup_pll_locked_2
                                                       memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X2Y64.C6       net (fanout=1)     e  0.501   memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X2Y64.C        Tilo                  0.204   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X8Y79.SR       net (fanout=55)    e  1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X8Y79.CLK      Trck                  0.209   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.804ns logic, 2.307ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.232ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.AQ       Tcko                  0.447   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X2Y64.C5       net (fanout=4)     e  0.566   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X2Y64.C        Tilo                  0.204   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst11
    SLICE_X8Y79.SR       net (fanout=55)    e  1.806   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X8Y79.CLK      Trck                  0.209   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.860ns logic, 2.372ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" TS_SYS_CLK3 /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.198   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR<1>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0
    MCB_X0Y1.UIADDR2     net (fanout=4)     e  0.304   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.198ns logic, 0.304ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.198   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR<1>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0
    MCB_X0Y1.UIADDR0     net (fanout=4)     e  0.410   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.198ns logic, 0.410ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0 (FF)
  Destination:          memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0 to memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.198   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR<1>
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0
    MCB_X0Y1.UIADDR3     net (fanout=4)     e  0.410   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.198ns logic, 0.410ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" TS_SYS_CLK3 /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.070ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y75.CLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP   
      "memc3_infrastructure_inst_clk_2x_180_0" TS_SYS_CLK3 / 6.25 PHASE 0.8     
    ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_180_0" TS_SYS_CLK3 / 6.25 PHASE 0.8
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP     
    "memc3_infrastructure_inst_clk_2x_0_0" TS_SYS_CLK3 / 6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_0_0" TS_SYS_CLK3 / 6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP 
        "memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3 / 1.5625 HIGH    
     50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4625 paths analyzed, 1469 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.474ns.
--------------------------------------------------------------------------------

Paths for end point adcfifo/state_FSM_FFd3 (SLICE_X26Y73.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          adcfifo/state_FSM_FFd3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to adcfifo/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDEMPTY   Tmcbcko_RDEMPTY       2.270   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X26Y73.B2      net (fanout=3)     e  2.788   c3_p0_rd_empty
    SLICE_X26Y73.CLK     Tas                   0.289   adcfifo/state_FSM_FFd3
                                                       adcfifo/state_FSM_FFd3-In
                                                       adcfifo/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (2.559ns logic, 2.788ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point adcfifo/state_FSM_FFd2 (SLICE_X26Y73.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          adcfifo/state_FSM_FFd2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to adcfifo/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDEMPTY   Tmcbcko_RDEMPTY       2.270   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X26Y73.A5      net (fanout=3)     e  2.696   c3_p0_rd_empty
    SLICE_X26Y73.CLK     Tas                   0.289   adcfifo/state_FSM_FFd3
                                                       adcfifo/state_FSM_FFd2-In1
                                                       adcfifo/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (2.559ns logic, 2.696ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point adcfifo/ob_data_4 (SLICE_X16Y58.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          adcfifo/ob_data_4 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to adcfifo/ob_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA4   Tmcbcko_RDDATA        2.700   memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X16Y58.A1      net (fanout=1)     e  1.834   c3_p0_rd_data<4>
    SLICE_X16Y58.CLK     Tas                   0.213   adcfifo/ob_data<3>
                                                       c3_p0_rd_data<4>_rt
                                                       adcfifo/ob_data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (2.913ns logic, 1.834ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X32Y78.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 to okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.AQ      Tcko                  0.384   okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X32Y78.CE      net (fanout=2)     e  0.279   okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X32Y78.CLK     Tckce       (-Th)     0.171   okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.213ns logic, 0.279ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X18Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Destination:          okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 to okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.234   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    SLICE_X18Y48.SR      net (fanout=2)     e  0.280   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    SLICE_X18Y48.CLK     Tremck      (-Th)    -0.105   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.339ns logic, 0.280ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9 (SLICE_X16Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9 (FF)
  Destination:          okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 6.400ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9 to okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.AQ      Tcko                  0.198   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>
                                                       okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9
    SLICE_X16Y46.DX      net (fanout=3)     e  0.394   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<9>
    SLICE_X16Y46.CLK     Tckdi       (-Th)    -0.048   okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<9>
                                                       okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.246ns logic, 0.394ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.276ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 3.276ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 3.276ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 18 failing endpoints
 18 timing errors detected. (18 setup errors, 0 hold errors)
 Minimum allowable offset is   2.698ns.
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[10].regin0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<10> (PAD)
  Destination:          okHI/iob_regs[10].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.017ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<10> to okHI/iob_regs[10].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W4.I                 Tiopi                 1.150   okUHU<10>
                                                       okUHU<10>
                                                       okHI/iob_regs[10].iobf0/IBUF
                                                       ProtoComp636.IMUX.17
    ILOGIC_X2Y1.D        net (fanout=1)     e  0.171   okHI/iobf0_o<10>
    ILOGIC_X2Y1.CLK0     Tidock                1.186   okHI/okHC<15>
                                                       ProtoComp641.D2OFFBYP_SRC
                                                       okHI/iob_regs[10].regin0
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (2.336ns logic, 0.171ns route)
                                                       (93.2% logic, 6.8% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[10].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.990   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.612   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X2Y1.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (-1.320ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[11].regin0 (ILOGIC_X7Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<11> (PAD)
  Destination:          okHI/iob_regs[11].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.017ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<11> to okHI/iob_regs[11].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.150   okUHU<11>
                                                       okUHU<11>
                                                       okHI/iob_regs[11].iobf0/IBUF
                                                       ProtoComp636.IMUX.18
    ILOGIC_X7Y0.D        net (fanout=1)     e  0.171   okHI/iobf0_o<11>
    ILOGIC_X7Y0.CLK0     Tidock                1.186   okHI/okHC<16>
                                                       ProtoComp641.D2OFFBYP_SRC.1
                                                       okHI/iob_regs[11].regin0
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (2.336ns logic, 0.171ns route)
                                                       (93.2% logic, 6.8% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[11].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.990   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.612   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X7Y0.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (-1.320ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[12].regin0 (ILOGIC_X7Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<12> (PAD)
  Destination:          okHI/iob_regs[12].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.017ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<12> to okHI/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 1.150   okUHU<12>
                                                       okUHU<12>
                                                       okHI/iob_regs[12].iobf0/IBUF
                                                       ProtoComp636.IMUX.19
    ILOGIC_X7Y1.D        net (fanout=1)     e  0.171   okHI/iobf0_o<12>
    ILOGIC_X7Y1.CLK0     Tidock                1.186   okHI/okHC<17>
                                                       ProtoComp641.D2OFFBYP_SRC.2
                                                       okHI/iob_regs[12].regin0
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (2.336ns logic, 0.171ns route)
                                                       (93.2% logic, 6.8% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.990   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.612   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X7Y1.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (-1.320ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[13].regin0 (ILOGIC_X21Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.962ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<13> (PAD)
  Destination:          okHI/iob_regs[13].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 2)
  Clock Path Delay:     1.063ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<13> to okHI/iob_regs[13].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 0.627   okUHU<13>
                                                       okUHU<13>
                                                       okHI/iob_regs[13].iobf0/IBUF
                                                       ProtoComp636.IMUX.20
    ILOGIC_X21Y2.D       net (fanout=1)     e  0.110   okHI/iobf0_o<13>
    ILOGIC_X21Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<18>
                                                       ProtoComp641.D2OFFBYP_SRC.3
                                                       okHI/iob_regs[13].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.257ns logic, 0.110ns route)
                                                       (92.0% logic, 8.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[13].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.194   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X21Y2.CLK0    net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (-1.274ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[14].regin0 (ILOGIC_X21Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.962ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<14> (PAD)
  Destination:          okHI/iob_regs[14].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 2)
  Clock Path Delay:     1.063ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<14> to okHI/iob_regs[14].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U14.I                Tiopi                 0.627   okUHU<14>
                                                       okUHU<14>
                                                       okHI/iob_regs[14].iobf0/IBUF
                                                       ProtoComp636.IMUX.21
    ILOGIC_X21Y3.D       net (fanout=1)     e  0.110   okHI/iobf0_o<14>
    ILOGIC_X21Y3.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<19>
                                                       ProtoComp641.D2OFFBYP_SRC.4
                                                       okHI/iob_regs[14].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.257ns logic, 0.110ns route)
                                                       (92.0% logic, 8.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[14].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.194   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X21Y3.CLK0    net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (-1.274ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[17].regin0 (ILOGIC_X12Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.962ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<17> (PAD)
  Destination:          okHI/iob_regs[17].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 2)
  Clock Path Delay:     1.063ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<17> to okHI/iob_regs[17].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA10.I               Tiopi                 0.627   okUHU<17>
                                                       okUHU<17>
                                                       okHI/iob_regs[17].iobf0/IBUF
                                                       ProtoComp636.IMUX.24
    ILOGIC_X12Y3.D       net (fanout=1)     e  0.110   okHI/iobf0_o<17>
    ILOGIC_X12Y3.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<22>
                                                       ProtoComp641.D2OFFBYP_SRC.7
                                                       okHI/iob_regs[17].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.257ns logic, 0.110ns route)
                                                       (92.0% logic, 8.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[17].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.194   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X12Y3.CLK0    net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (-1.274ns logic, 2.337ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Minimum allowable offset is   2.698ns.
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          okHI/regctrlin0a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.017ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.150   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp638.IMUX.1
    ILOGIC_X4Y1.D        net (fanout=1)     e  0.171   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.186   okHI/okUHx<0>
                                                       ProtoComp641.D2OFFBYP_SRC.8
                                                       okHI/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (2.336ns logic, 0.171ns route)
                                                       (93.2% logic, 6.8% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.990   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.612   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (-1.320ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          okHI/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      2.507ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.017ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.150   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp638.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)     e  0.171   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.186   okHI/okUHx<2>
                                                       ProtoComp641.D2OFFBYP_SRC.10
                                                       okHI/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (2.336ns logic, 0.171ns route)
                                                       (93.2% logic, 6.8% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.990   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.612   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (-1.320ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.637ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<2> (PAD)
  Destination:          okHI/regctrlin1a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.017ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<2> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.150   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp638.IMUX.2
    ILOGIC_X4Y2.D        net (fanout=1)     e  0.110   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tidock                1.186   okHI/okUHx<1>
                                                       ProtoComp641.D2OFFBYP_SRC.9
                                                       okHI/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (2.336ns logic, 0.110ns route)
                                                       (95.5% logic, 4.5% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.990   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.612   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (-1.320ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.962ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          okHI/regctrlin1a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 2)
  Clock Path Delay:     1.063ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp638.IMUX.2
    ILOGIC_X4Y2.D        net (fanout=1)     e  0.110   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okUHx<1>
                                                       ProtoComp641.D2OFFBYP_SRC.9
                                                       okHI/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.257ns logic, 0.110ns route)
                                                       (92.0% logic, 8.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.194   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (-1.274ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.962ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          okHI/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 2)
  Clock Path Delay:     1.063ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp638.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)     e  0.110   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okUHx<3>
                                                       ProtoComp641.D2OFFBYP_SRC.11
                                                       okHI/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.257ns logic, 0.110ns route)
                                                       (92.0% logic, 8.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.194   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (-1.274ns logic, 2.337ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<1> (PAD)
  Destination:          okHI/regctrlin0a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          0.000ns
  Data Path Delay:      1.428ns (Levels of Logic = 2)
  Clock Path Delay:     1.063ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<1> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.627   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp638.IMUX.1
    ILOGIC_X4Y1.D        net (fanout=1)     e  0.171   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tiockd      (-Th)    -0.630   okHI/okUHx<0>
                                                       ProtoComp641.D2OFFBYP_SRC.8
                                                       okHI/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (1.257ns logic, 0.171ns route)
                                                       (88.0% logic, 12.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp638.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)     e  0.000   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)     e  0.000   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.194   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)     e  0.941   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=372)   e  1.396   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (-1.274ns logic, 2.337ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.960ns|      5.340ns|      8.147ns|            0|            0|            0|        28819|
| TS_okHI_dcm0_clk0             |      9.960ns|      8.147ns|          N/A|            0|            0|        28819|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      3.334ns|      9.369ns|            0|            0|            0|            0|
| TS_memc3_infrastructure_inst_m|     12.800ns|      1.730ns|          N/A|            0|            0|            0|            0|
| cb_drp_clk_bufg_in            |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_180                     |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_0                       |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      6.400ns|      3.124ns|          N/A|            0|            0|            0|            0|
| lk0_bufg_in                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      3.334ns|      9.369ns|            0|            0|            0|        19235|
| TS_memc3_infrastructure_inst_m|     12.800ns|      6.932ns|          N/A|            0|            0|        14610|            0|
| cb_drp_clk_bufg_in_0          |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_180_0                   |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_0_0                     |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      6.400ns|      5.474ns|          N/A|            0|            0|         4625|            0|
| lk0_bufg_in_0                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUH<2>     |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUH<3>     |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUH<4>     |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUHU<0>    |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<1>    |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<2>    |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUHU<3>    |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUHU<4>    |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUHU<5>    |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<6>    |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<7>    |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<8>    |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUHU<9>    |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<10>   |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<11>   |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<12>   |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<13>   |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUHU<14>   |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
okUHU<15>   |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<16>   |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |okClk             |  -0.933|
okUHU<17>   |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |okClk             |  -0.933|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    8.147|    3.544|    3.648|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |    6.932|         |         |         |
sys_clkp       |    6.932|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |    6.932|         |         |         |
sys_clkp       |    6.932|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.736; Ideal Clock Offset To Actual Clock 1.830; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<1>          |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<2>          |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    2.962|       -1.800|
okUHU<3>          |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    2.962|       -1.800|
okUHU<4>          |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    2.962|       -1.800|
okUHU<5>          |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<6>          |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<7>          |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<8>          |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    2.962|       -1.800|
okUHU<9>          |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<10>         |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<11>         |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<12>         |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<13>         |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    2.962|       -1.800|
okUHU<14>         |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    2.962|       -1.800|
okUHU<15>         |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<16>         |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    3.023|       -1.861|
okUHU<17>         |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    2.962|       -1.800|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.698|         -  |      -0.962|         -  |   -0.698|    2.962|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.736; Ideal Clock Offset To Actual Clock 0.830; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    1.023|       -0.861|
okUH<2>           |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    0.962|       -0.800|
okUH<3>           |    2.698(R)|      SLOW  |   -1.023(R)|      FAST  |   -0.698|    1.023|       -0.861|
okUH<4>           |    2.637(R)|      SLOW  |   -0.962(R)|      FAST  |   -0.637|    0.962|       -0.800|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.698|         -  |      -0.962|         -  |   -0.698|    0.962|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 22  Score: 14807  (Setup/Max: 14807, Hold: 0)

Constraints cover 48076 paths, 0 nets, and 9438 connections

Design statistics:
   Minimum period:   8.147ns{1}   (Maximum frequency: 122.745MHz)
   Minimum input required time before clock:   2.698ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 03 11:22:02 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



