{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536851416736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536851416737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 10:10:16 2018 " "Processing started: Thu Sep 13 10:10:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536851416737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1536851416737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off updown -c updown --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off updown -c updown --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1536851416737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1536851417463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1536851417463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_updn_n_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter_updn_n_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_updn_n_bit-behavioral " "Found design unit 1: Counter_updn_n_bit-behavioral" {  } { { "Counter_updn_n_bit.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_updn_n_bit " "Found entity 1: Counter_updn_n_bit" {  } { { "Counter_updn_n_bit.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536851428389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_updn_n_bit_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter_updn_n_bit_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_updn_n_bit_tb-testbench " "Found design unit 1: counter_updn_n_bit_tb-testbench" {  } { { "Counter_updn_n_bit_tb.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_tb.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428393 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_updn_n_bit_tb " "Found entity 1: counter_updn_n_bit_tb" {  } { { "Counter_updn_n_bit_tb.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_tb.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536851428393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_updn_n_bit_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter_updn_n_bit_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_updn_n_bit_de10-hardware " "Found design unit 1: counter_updn_n_bit_de10-hardware" {  } { { "Counter_updn_n_bit_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_de10.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428397 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_updn_n_bit_de10 " "Found entity 1: counter_updn_n_bit_de10" {  } { { "Counter_updn_n_bit_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_de10.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536851428397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_3hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clk_3hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_3Hz-behavioral " "Found design unit 1: clk_3Hz-behavioral" {  } { { "clk_3Hz.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/clk_3Hz.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428402 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_3Hz " "Found entity 1: clk_3Hz" {  } { { "clk_3Hz.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/clk_3Hz.vhdl" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536851428402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_updn_n_bit_modif.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter_updn_n_bit_modif.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_updn_n_bit_modif-behavioral " "Found design unit 1: Counter_updn_n_bit_modif-behavioral" {  } { { "Counter_updn_n_bit_modif.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_modif.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428407 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_updn_n_bit_modif " "Found entity 1: Counter_updn_n_bit_modif" {  } { { "Counter_updn_n_bit_modif.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_modif.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536851428407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clk_1hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_1Hz-behavioral " "Found design unit 1: clk_1Hz-behavioral" {  } { { "clk_1Hz.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/clk_1Hz.vhdl" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428411 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_1Hz " "Found entity 1: clk_1Hz" {  } { { "clk_1Hz.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/clk_1Hz.vhdl" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536851428411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_updn_n_bit_modif_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter_updn_n_bit_modif_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_updn_n_bit_modif_de10-hardware " "Found design unit 1: counter_updn_n_bit_modif_de10-hardware" {  } { { "Counter_updn_n_bit_modif_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_modif_de10.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428415 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_updn_n_bit_modif_de10 " "Found entity 1: counter_updn_n_bit_modif_de10" {  } { { "Counter_updn_n_bit_modif_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_modif_de10.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536851428415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536851428415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_updn_n_bit_de10 " "Elaborating entity \"Counter_updn_n_bit_de10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1536851428457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_3Hz clk_3Hz:CK " "Elaborating entity \"clk_3Hz\" for hierarchy \"clk_3Hz:CK\"" {  } { { "Counter_updn_n_bit_de10.vhdl" "CK" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_de10.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536851428459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_updn_n_bit Counter_updn_n_bit:DUT " "Elaborating entity \"Counter_updn_n_bit\" for hierarchy \"Counter_updn_n_bit:DUT\"" {  } { { "Counter_updn_n_bit_de10.vhdl" "DUT" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 1/Counter_updn_n_bit_de10.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536851428461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536851428672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 10:10:28 2018 " "Processing ended: Thu Sep 13 10:10:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536851428672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536851428672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536851428672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1536851428672 ""}
