module clear(
	input resetn,
	input crashing_signal,
	input [2:0] current_state_ob,
	input CLK,
	
	output reg resetn_mod
	);
	initial resetn_mod = 1;
	
	always@(posedge CLK)
	begin
		if (current_state_ob === 4'd6 && resetn === 0)
		begin
			 resetn_mod <= 0;
			 stat <= 1;
		end
		else if( current_state_ob === 4'd6 && crashing_signal === 0) 
		begin
			resetn_mod <= 0;
			stat <= 1;
		end
		else 
		begin
			 resetn_mod <= 1;
		end
	end

endmodule