# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../I2S_Audio.srcs/sources_1/bd/ClockGeneration/ipshared/85a3" --include "../../../../I2S_Audio.srcs/sources_1/bd/DataROM/ipshared/8713/hdl" --include "../../../../I2S_Audio.srcs/sources_1/bd/StreamWriter/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../I2S_Audio.ip_user_files/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0_clk_wiz.v" \
"../../../../I2S_Audio.ip_user_files/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0.v" \
"../../../../I2S_Audio.ip_user_files/bd/DataROM/ip/DataROM_AXI4S_ROM_0_1/src/ROM_blk_mem_gen_0_0/sim/ROM_blk_mem_gen_0_0.v" \
"../../../../I2S_Audio.ip_user_files/bd/DataROM/ip/DataROM_axis_dwidth_converter_0_0/sim/DataROM_axis_dwidth_converter_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
