$date
	Wed Sep  6 14:22:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clk_div_tb $end
$var wire 1 ! clk8 $end
$var wire 1 " clk4 $end
$var wire 1 # clk2 $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module gh $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 # clk2 $end
$var reg 1 " clk4 $end
$var reg 1 ! clk8 $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
0%
0$
0#
0"
0!
$end
#5
b10 &
1$
#10
1#
b11 &
0$
#15
b100 &
1$
#20
1"
0#
b101 &
0$
#25
b110 &
1$
#30
1#
b111 &
0$
#35
b1000 &
1$
#40
1!
0"
0#
b1001 &
0$
#45
b1010 &
1$
#50
1#
b1011 &
0$
#55
b1100 &
1$
#60
1"
0#
b1101 &
0$
#65
b1110 &
1$
#70
1#
b1111 &
0$
#75
b0 &
1$
#80
0!
0"
0#
b1 &
0$
#85
b10 &
1$
#90
1#
b11 &
0$
#95
b100 &
1$
#100
1"
0#
b101 &
0$
#105
b110 &
1$
#110
1#
b111 &
0$
#115
b1000 &
1$
#120
1!
0"
0#
b1001 &
0$
#125
b1010 &
1$
#130
1#
b1011 &
0$
#135
b1100 &
1$
#140
1"
0#
b1101 &
0$
#145
b1110 &
1$
#150
1#
b1111 &
0$
#155
b0 &
1$
#160
0!
0"
0#
b1 &
0$
#165
b10 &
1$
#170
1#
b11 &
0$
#175
b100 &
1$
#180
1"
0#
b101 &
0$
#185
b110 &
1$
#190
1#
b111 &
0$
#195
b1000 &
1$
#200
1!
0"
0#
b0 &
0$
1%
#205
0!
1$
