
---------- Begin Simulation Statistics ----------
final_tick                               1056505606500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103624                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   103926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13905.06                       # Real time elapsed on the host
host_tick_rate                               75979954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440891257                       # Number of instructions simulated
sim_ops                                    1445096275                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.056506                       # Number of seconds simulated
sim_ticks                                1056505606500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.987144                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168210273                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191175967                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14921927                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259363093                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21759592                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22403448                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          643856                       # Number of indirect misses.
system.cpu0.branchPred.lookups              329144050                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148197                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050443                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9115011                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654233                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33865115                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46600131                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250514490                       # Number of instructions committed
system.cpu0.commit.committedOps            1251568220                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1944080984                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.643784                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.401220                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1341318268     68.99%     68.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358451743     18.44%     87.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84111584      4.33%     91.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82630486      4.25%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26128611      1.34%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8289037      0.43%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4881678      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4404462      0.23%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33865115      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1944080984                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112706                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209814619                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388696724                       # Number of loads committed
system.cpu0.commit.membars                    2104045                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104051      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699528199     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747159     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255794     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251568220                       # Class of committed instruction
system.cpu0.commit.refs                     536002981                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250514490                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251568220                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.680534                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.680534                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            291525805                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5829108                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166746001                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1317130268                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               742181402                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910325023                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9123304                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13709899                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4122352                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  329144050                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232692479                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1216748599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5678649                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340711913                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          133                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29860482                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156621                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725598784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189969865                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.637969                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1957277886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.685527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911907                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1010256653     51.62%     51.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703788566     35.96%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124263998      6.35%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97657775      4.99%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16566589      0.85%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2465509      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  173796      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     450      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104550      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1957277886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      144254527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9190014                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319340067                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.615610                       # Inst execution rate
system.cpu0.iew.exec_refs                   563308797                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151689270                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              219035932                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408718286                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056752                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5272767                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152269088                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1298135034                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411619527                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4935578                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1293723938                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1029996                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6648874                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9123304                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8920497                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       377428                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21874013                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        73898                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7242                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4941505                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20021562                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4962831                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7242                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       400383                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8789631                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                595154054                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284339480                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838374                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498961784                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.611144                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284417768                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1587490458                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823534467                       # number of integer regfile writes
system.cpu0.ipc                              0.595049                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.595049                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106096      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717341012     55.24%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842126      0.91%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100415      0.16%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414469182     31.92%     88.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150800633     11.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1298659516                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1850104                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001425                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 347313     18.77%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    38      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1208056     65.30%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               294693     15.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1298403468                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4556579227                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284339428                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344708755                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294974081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1298659516                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160953                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46566811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132313                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           391                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13576892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1957277886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.663503                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1056377878     53.97%     53.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          605620891     30.94%     84.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208506965     10.65%     95.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75395689      3.85%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9001748      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1059984      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             856762      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             273608      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             184361      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1957277886                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.617958                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11355269                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2674801                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408718286                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152269088                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2056                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2101532413                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11479076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              236316074                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800541173                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7641472                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               753541501                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16676737                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13792                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610425175                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312352544                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846791930                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                902312964                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30905369                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9123304                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55811465                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46250753                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610425131                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172578                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6223                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19029078                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6207                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3208358025                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2609549281                       # The number of ROB writes
system.cpu0.timesIdled                       22329089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2023                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.420797                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14964794                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16192020                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3213720                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         23646656                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            669236                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         770973                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          101737                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27090566                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41713                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050221                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2071396                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228609                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2082056                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31989653                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67678492                       # Number of instructions committed
system.cpu1.commit.committedOps              68728924                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    304067704                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.226032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942346                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    275284993     90.53%     90.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14506574      4.77%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5269665      1.73%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4043423      1.33%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1114349      0.37%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       493947      0.16%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       939707      0.31%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       332990      0.11%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2082056      0.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    304067704                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074816                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65713492                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751841                       # Number of loads committed
system.cpu1.commit.membars                    2100519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100519      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43601405     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802062     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224794      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68728924                       # Class of committed instruction
system.cpu1.commit.refs                      23026868                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67678492                       # Number of Instructions Simulated
system.cpu1.committedOps                     68728924                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.608672                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.608672                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            228189908                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1171207                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13560071                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             109683491                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22435064                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53828173                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2072845                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1987298                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3010459                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27090566                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19969771                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    283048210                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               359480                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     123991140                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6430338                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086854                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23273069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15634030                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.397525                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         309536449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.411308                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.867005                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               231442953     74.77%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                48081096     15.53%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17467782      5.64%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8601535      2.78%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2267786      0.73%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  631211      0.20%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1043165      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     913      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           309536449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2371552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2137507                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19959694                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257509                       # Inst execution rate
system.cpu1.iew.exec_refs                    26025919                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6637834                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              187250672                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26494315                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2230123                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1770096                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9357558                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100692897                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19388085                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1354258                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80319216                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1110962                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4005110                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2072845                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6153766                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        98261                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          709939                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31474                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2135                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10997                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9742474                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3082531                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2135                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       567803                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1569704                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45854342                       # num instructions consuming a value
system.cpu1.iew.wb_count                     79114170                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.809182                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37104494                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253646                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      79165735                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               102799257                       # number of integer regfile reads
system.cpu1.int_regfile_writes               52138874                       # number of integer regfile writes
system.cpu1.ipc                              0.216982                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216982                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100742      2.57%      2.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53138212     65.06%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20775904     25.44%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5658460      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              81673474                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1574057                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019273                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 324712     20.63%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                983473     62.48%     83.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               265868     16.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              81146773                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         474597285                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     79114158                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        132658282                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93946610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 81673474                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6746287                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31963972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           139859                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3594890                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21757523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    309536449                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.263857                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735039                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          258532410     83.52%     83.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33320956     10.76%     94.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10521009      3.40%     97.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3776228      1.22%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2096894      0.68%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             515795      0.17%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             509304      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             151383      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112470      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      309536449                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261851                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14150552                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2107195                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26494315                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9357558                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu1.numCycles                       311908001                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1801086827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              199589111                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45687649                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5351845                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25481307                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3055433                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                25449                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133076862                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             105482789                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           70359185                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52420620                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20653200                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2072845                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29938292                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24671536                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       133076850                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34274                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               883                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12991788                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           883                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402703081                       # The number of ROB reads
system.cpu1.rob.rob_writes                  206911976                       # The number of ROB writes
system.cpu1.timesIdled                          69345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.474021                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11444709                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13389693                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1645460                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16763298                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            622159                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         634240                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           12081                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19517553                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30941                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050216                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1206848                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15099313                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1928422                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10375092                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64178939                       # Number of instructions committed
system.cpu2.commit.committedOps              65229380                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    290669306                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.224411                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.940694                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    263561832     90.67%     90.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13523288      4.65%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4960821      1.71%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3901691      1.34%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       977881      0.34%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       462772      0.16%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1041576      0.36%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       311023      0.11%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1928422      0.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    290669306                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013305                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62330780                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15860339                       # Number of loads committed
system.cpu2.commit.membars                    2100528                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100528      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41188323     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16910555     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5029830      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65229380                       # Class of committed instruction
system.cpu2.commit.refs                      21940397                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64178939                       # Number of Instructions Simulated
system.cpu2.committedOps                     65229380                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.585184                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.585184                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            236225202                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               462671                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10816410                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79700697                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15597145                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37058397                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1208094                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1155335                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2693192                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19517553                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13938290                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    275105157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               298325                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83395880                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3293412                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066325                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16030166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12066868                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.283397                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         292782030                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.288431                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.710851                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               238374834     81.42%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34952126     11.94%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11162052      3.81%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6755159      2.31%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1039082      0.35%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  243807      0.08%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  254730      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     231      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           292782030                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1490198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1266862                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16585398                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246256                       # Inst execution rate
system.cpu2.iew.exec_refs                    24702359                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6415411                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193630114                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18589642                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051100                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1254369                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6765882                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75581997                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18286948                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1228212                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72466271                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                850153                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4037219                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1208094                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6221785                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        94988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          627130                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27113                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1834                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12947                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2729303                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       685824                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1834                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       358678                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        908184                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41959561                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71383301                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821550                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34471887                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242576                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71431266                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92180028                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47973494                       # number of integer regfile writes
system.cpu2.ipc                              0.218094                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218094                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100743      2.85%      2.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46509638     63.11%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19643523     26.66%     92.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5440430      7.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73694483                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1539700                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020893                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 322015     20.91%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                957821     62.21%     83.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               259860     16.88%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73133424                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         441838565                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71383289                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85935832                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72430281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73694483                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151716                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10352616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127897                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           316                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4616798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    292782030                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.251704                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.728117                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          247589890     84.56%     84.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           28837005      9.85%     94.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9751361      3.33%     97.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3363761      1.15%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2026494      0.69%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             473033      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             492510      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             146536      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101440      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      292782030                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.250430                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7257817                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          961115                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18589642                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6765882                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu2.numCycles                       294272228                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1818722019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              207205341                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43486324                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7020993                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17535844                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2821444                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                21544                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100187057                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78300425                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52509758                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37018756                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              19536028                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1208094                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29782664                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9023434                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100187045                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         31331                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               875                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15245847                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           872                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   364344277                       # The number of ROB reads
system.cpu2.rob.rob_writes                  153326599                       # The number of ROB writes
system.cpu2.timesIdled                          67195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            89.280481                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12832296                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14373014                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2694195                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         20046458                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515312                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         616799                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          101487                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22920682                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18881                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050210                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1663442                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13564418                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1927871                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151347                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27501019                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58519336                       # Number of instructions committed
system.cpu3.commit.committedOps              59569751                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261486750                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227812                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.961750                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237152356     90.69%     90.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12198504      4.67%     95.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4347319      1.66%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3372712      1.29%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       833399      0.32%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       421933      0.16%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       936348      0.36%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       296308      0.11%     99.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1927871      0.74%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261486750                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864757                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56818918                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728035                       # Number of loads committed
system.cpu3.commit.membars                    2100497                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100497      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37231739     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15778245     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4459126      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59569751                       # Class of committed instruction
system.cpu3.commit.refs                      20237383                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58519336                       # Number of Instructions Simulated
system.cpu3.committedOps                     59569751                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.569321                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.569321                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            198056795                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1050583                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11528506                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              94122844                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18844445                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 45030537                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1664437                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1706150                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2580188                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22920682                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 17462992                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    243609084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               415053                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     106862039                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5390380                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.085719                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          19872113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13347608                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.399643                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         266176402                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.413349                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.882373                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               198893020     74.72%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                41843070     15.72%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14939107      5.61%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6973439      2.62%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1493204      0.56%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  798516      0.30%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1235826      0.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           266176402                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1217226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1711585                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16529154                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.256481                       # Inst execution rate
system.cpu3.iew.exec_refs                    22519126                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5726792                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159012569                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             22757844                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2197151                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1276077                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8240968                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           87049785                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16792334                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1029882                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68581490                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                885348                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4332296                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1664437                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6459520                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        92592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          523125                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22806                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1217                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10897                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8029809                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2731620                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1217                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       416180                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1295405                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 40363356                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67669034                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.811694                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32762701                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.253069                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67710501                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                87589788                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44905534                       # number of integer regfile writes
system.cpu3.ipc                              0.218851                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.218851                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100712      3.02%      3.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             44703973     64.22%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  49      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18077612     25.97%     93.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4728926      6.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69611372                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1531514                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022001                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 330791     21.60%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                946793     61.82%     83.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               253926     16.58%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              69042158                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         407049553                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67669022                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        114530664                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  80415954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69611372                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6633831                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27480033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           118921                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3482484                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     19507532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    266176402                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.261523                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.742481                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          223224035     83.86%     83.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28080791     10.55%     94.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8557929      3.22%     97.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3108038      1.17%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1989039      0.75%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             497605      0.19%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             479208      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             146876      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              92881      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      266176402                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.260333                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12738161                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1908420                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            22757844                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8240968                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu3.numCycles                       267393628                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1845600621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              170194310                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39864122                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5106828                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                21339712                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2447430                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20631                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            114472215                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              91368204                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           61113222                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 44359757                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              20577827                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1664437                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             28579531                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21249100                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       114472203                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         38655                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               872                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12045114                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           871                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   346628466                       # The number of ROB reads
system.cpu3.rob.rob_writes                  178834720                       # The number of ROB writes
system.cpu3.timesIdled                          46690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5972595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11842176                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1034507                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       121094                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52605780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5200559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106072478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5321653                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2384363                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3722895                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2146575                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              871                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            625                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3574063                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3574029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2384363                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12772                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17800556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17800556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    619602368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               619602368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1365                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5972694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5972694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5972694                       # Request fanout histogram
system.membus.respLayer1.occupancy        32147286366                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28302876064                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6886515935.606061                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   43928607310.755959                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 443800132500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147485503000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 909020103500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13855289                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13855289                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13855289                       # number of overall hits
system.cpu2.icache.overall_hits::total       13855289                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        83001                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         83001                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        83001                       # number of overall misses
system.cpu2.icache.overall_misses::total        83001                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1839045000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1839045000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1839045000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1839045000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13938290                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13938290                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13938290                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13938290                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005955                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005955                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005955                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005955                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22156.901724                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22156.901724                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22156.901724                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22156.901724                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          263                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        76583                       # number of writebacks
system.cpu2.icache.writebacks::total            76583                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6386                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6386                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6386                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6386                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        76615                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        76615                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        76615                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        76615                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1651189500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1651189500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1651189500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1651189500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005497                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005497                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005497                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005497                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21551.778372                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21551.778372                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21551.778372                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21551.778372                       # average overall mshr miss latency
system.cpu2.icache.replacements                 76583                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13855289                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13855289                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        83001                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        83001                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1839045000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1839045000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13938290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13938290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005955                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005955                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22156.901724                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22156.901724                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6386                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6386                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        76615                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        76615                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1651189500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1651189500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005497                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005497                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21551.778372                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21551.778372                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989332                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13303958                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            76583                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           173.719468                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349469000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989332                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27953195                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27953195                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17289407                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17289407                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17289407                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17289407                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5013982                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5013982                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5013982                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5013982                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 641426442470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 641426442470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 641426442470                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 641426442470                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22303389                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22303389                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22303389                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22303389                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224808                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224808                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224808                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 127927.551888                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127927.551888                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 127927.551888                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127927.551888                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9201106                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       309675                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            98297                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3696                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    93.605156                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.786526                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1376519                       # number of writebacks
system.cpu2.dcache.writebacks::total          1376519                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4051076                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4051076                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4051076                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4051076                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962906                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962906                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962906                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962906                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 117571101456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 117571101456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 117571101456                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 117571101456                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043173                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043173                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043173                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043173                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122100.289598                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122100.289598                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122100.289598                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122100.289598                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1376519                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14419326                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14419326                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2854662                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2854662                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 303102481500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 303102481500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17273988                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17273988                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165258                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165258                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106178.062937                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106178.062937                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2316749                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2316749                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537913                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537913                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60411303500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60411303500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031140                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031140                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112306.829357                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112306.829357                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2870081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2870081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2159320                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2159320                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 338323960970                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 338323960970                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5029401                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5029401                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.429339                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.429339                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 156680.788846                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 156680.788846                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1734327                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1734327                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424993                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424993                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57159797956                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57159797956                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084502                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084502                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 134495.857475                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 134495.857475                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          243                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          243                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6771500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6771500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.419689                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.419689                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27866.255144                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27866.255144                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          120                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      4058000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4058000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.207254                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.207254                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33816.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33816.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          226                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          226                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       915000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       915000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.411458                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.411458                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5791.139241                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5791.139241                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       783000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       783000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.406250                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.406250                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5019.230769                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5019.230769                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       347000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       347000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       323000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       323000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634825                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634825                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415391                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415391                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46912361500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46912361500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050216                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050216                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395529                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395529                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112935.430715                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112935.430715                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415391                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415391                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46496970500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46496970500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395529                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395529                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111935.430715                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111935.430715                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.740407                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19301998                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1378180                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.005426                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349480500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.740407                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.866888                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.866888                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48087343                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48087343                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7439135802.419354                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   45299565001.042252                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 443800063000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   134052767000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 922452839500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     17406050                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17406050                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     17406050                       # number of overall hits
system.cpu3.icache.overall_hits::total       17406050                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56942                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56942                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56942                       # number of overall misses
system.cpu3.icache.overall_misses::total        56942                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1409448999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1409448999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1409448999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1409448999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     17462992                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17462992                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     17462992                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17462992                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003261                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003261                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003261                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003261                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24752.362035                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24752.362035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24752.362035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24752.362035                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        51929                       # number of writebacks
system.cpu3.icache.writebacks::total            51929                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4981                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4981                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4981                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4981                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        51961                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        51961                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        51961                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        51961                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1266169000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1266169000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1266169000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1266169000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002975                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002975                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002975                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002975                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 24367.679606                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 24367.679606                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 24367.679606                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 24367.679606                       # average overall mshr miss latency
system.cpu3.icache.replacements                 51929                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     17406050                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17406050                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56942                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56942                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1409448999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1409448999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     17462992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17462992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003261                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003261                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24752.362035                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24752.362035                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4981                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4981                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        51961                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        51961                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1266169000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1266169000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 24367.679606                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 24367.679606                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989179                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           17001716                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            51929                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           327.403108                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        356029000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989179                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         34977945                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        34977945                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15441734                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15441734                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15441734                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15441734                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4908537                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4908537                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4908537                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4908537                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 645318386087                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 645318386087                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 645318386087                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 645318386087                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20350271                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20350271                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20350271                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20350271                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.241203                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.241203                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.241203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.241203                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131468.579352                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131468.579352                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131468.579352                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131468.579352                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8981447                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       316258                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            96035                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3580                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    93.522643                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.340223                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1256040                       # number of writebacks
system.cpu3.dcache.writebacks::total          1256040                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4009897                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4009897                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4009897                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4009897                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898640                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898640                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898640                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898640                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112851591253                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112851591253                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112851591253                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112851591253                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044159                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044159                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044159                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044159                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125580.422920                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125580.422920                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125580.422920                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125580.422920                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1256040                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13057231                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13057231                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2834327                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2834327                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 304027596500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 304027596500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15891558                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15891558                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178354                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178354                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107266.238687                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107266.238687                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2321988                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2321988                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512339                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512339                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  59428536500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  59428536500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115994.559266                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115994.559266                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2384503                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2384503                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2074210                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2074210                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 341290789587                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 341290789587                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4458713                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4458713                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.465204                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.465204                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 164540.133153                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 164540.133153                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1687909                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1687909                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386301                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386301                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53423054753                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53423054753                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086640                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086640                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 138293.855706                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 138293.855706                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          318                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          252                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          252                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7354500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7354500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.442105                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.442105                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29184.523810                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29184.523810                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          133                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          119                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3752500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3752500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.208772                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.208772                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31533.613445                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31533.613445                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1074000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1074000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.437995                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.437995                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6469.879518                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6469.879518                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       938000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       938000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.424802                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.424802                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5826.086957                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5826.086957                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       500500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       500500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       475500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       475500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691103                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691103                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359107                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359107                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39597876000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39597876000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050210                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050210                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341938                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341938                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110267.624970                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110267.624970                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359107                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359107                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39238769000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39238769000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341938                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341938                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109267.624970                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109267.624970                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.837466                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17389804                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1257593                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.827847                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        356040500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.837466                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.838671                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.838671                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44060478                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44060478                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       573954300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   779101792.281314                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       384000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2225754000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1050766063500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5739543000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203168148                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203168148                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203168148                       # number of overall hits
system.cpu0.icache.overall_hits::total      203168148                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29524331                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29524331                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29524331                       # number of overall misses
system.cpu0.icache.overall_misses::total     29524331                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376562054996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376562054996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376562054996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376562054996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232692479                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232692479                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232692479                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232692479                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126881                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126881                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126881                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126881                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12754.295940                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12754.295940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12754.295940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12754.295940                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2583                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.380282                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26393237                       # number of writebacks
system.cpu0.icache.writebacks::total         26393237                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3131061                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3131061                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3131061                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3131061                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26393270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26393270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26393270                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26393270                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323872066996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323872066996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323872066996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323872066996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113426                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113426                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113426                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113426                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12271.009503                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12271.009503                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12271.009503                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12271.009503                       # average overall mshr miss latency
system.cpu0.icache.replacements              26393237                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203168148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203168148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29524331                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29524331                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376562054996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376562054996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232692479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232692479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12754.295940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12754.295940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3131061                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3131061                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26393270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26393270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323872066996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323872066996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113426                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113426                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12271.009503                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12271.009503                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229559967                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26393237                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.697681                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491778227                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491778227                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    495129608                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       495129608                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    495129608                       # number of overall hits
system.cpu0.dcache.overall_hits::total      495129608                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34437534                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34437534                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34437534                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34437534                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1408407988231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1408407988231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1408407988231                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1408407988231                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529567142                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529567142                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529567142                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529567142                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065030                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40897.469262                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40897.469262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40897.469262                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40897.469262                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23661492                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       331005                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           399169                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3563                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.276878                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.900646                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22254296                       # number of writebacks
system.cpu0.dcache.writebacks::total         22254296                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12647738                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12647738                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12647738                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12647738                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21789796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21789796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21789796                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21789796                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 482334822658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 482334822658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 482334822658                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 482334822658                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041146                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041146                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041146                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041146                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22135.811765                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22135.811765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22135.811765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22135.811765                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22254296                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356943896                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356943896                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26371478                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26371478                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 858819027000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 858819027000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383315374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383315374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068798                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068798                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32566.207590                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32566.207590                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7158433                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7158433                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19213045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19213045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 364480433000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 364480433000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18970.466836                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18970.466836                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138185712                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138185712                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8066056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8066056                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 549588961231                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 549588961231                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251768                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251768                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68136.021028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68136.021028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5489305                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5489305                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2576751                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2576751                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 117854389658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 117854389658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017619                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017619                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45737.593449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45737.593449                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2326                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2326                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1825                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1825                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11523500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11523500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439653                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439653                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6314.246575                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6314.246575                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1759                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1759                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           66                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015900                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015900                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20757.575758                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20757.575758                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          307                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          307                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3354500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3354500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075952                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075952                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10926.710098                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10926.710098                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3055500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3055500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074715                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074715                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10117.549669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10117.549669                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584708                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584708                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465735                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465735                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52833756000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52833756000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113441.669619                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113441.669619                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465735                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465735                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52368021000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52368021000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112441.669619                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112441.669619                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992508                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          517976311                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22255344                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.274244                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992508                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083506932                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083506932                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26324963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20059252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              139119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               68828                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              134156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               45243                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              127729                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46964804                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26324963                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20059252                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65514                       # number of overall hits
system.l2.overall_hits::.cpu1.data             139119                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              68828                       # number of overall hits
system.l2.overall_hits::.cpu2.data             134156                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              45243                       # number of overall hits
system.l2.overall_hits::.cpu3.data             127729                       # number of overall hits
system.l2.overall_hits::total                46964804                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2190970                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1313646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1239427                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1125519                       # number of demand (read+write) misses
system.l2.demand_misses::total                5966074                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68305                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2190970                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13702                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1313646                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7787                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1239427                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6718                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1125519                       # number of overall misses
system.l2.overall_misses::total               5966074                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6010084965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 247659498680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1364675477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 168261897510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    749242987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 159604218508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    667828992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 147906905579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     732224352698                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6010084965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 247659498680                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1364675477                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 168261897510                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    749242987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 159604218508                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    667828992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 147906905579                       # number of overall miss cycles
system.l2.overall_miss_latency::total    732224352698                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26393268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22250222                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1452765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           76615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1373583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           51961                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1253248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52930878                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26393268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22250222                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1452765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          76615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1373583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          51961                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1253248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52930878                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.904238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.101638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.902331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.129289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.898082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112714                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.904238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.101638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.902331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.129289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.898082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112714                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87988.946124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113036.462699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99596.809006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128087.702098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96217.155130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128772.584838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99408.900268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 131412.180140                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122731.356114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87988.946124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113036.462699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99596.809006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128087.702098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96217.155130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128772.584838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99408.900268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 131412.180140                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122731.356114                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3722895                       # number of writebacks
system.l2.writebacks::total                   3722895                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            914                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            927                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            986                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            945                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7681                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           914                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           927                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           986                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           945                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7681                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2190043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1312542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1238482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1124755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5958393                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2190043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1312542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1238482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1124755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5958393                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5273924468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225694748354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1154009479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155061702649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    613202488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 147153011671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    556996993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 136607055718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 672114651820                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5273924468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225694748354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1154009479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155061702649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    613202488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 147153011671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    556996993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 136607055718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 672114651820                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.157001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.088769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.114355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.897472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.157001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.088769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.114355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.897472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112569                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78258.587467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103054.939266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92788.411916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118138.469206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90163.577121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118817.238903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93738.975597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 121454.944159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112801.329456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78258.587467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103054.939266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92788.411916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118138.469206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90163.577121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118817.238903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93738.975597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 121454.944159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112801.329456                       # average overall mshr miss latency
system.l2.replacements                       11189158                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5822737                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5822737                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5822737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5822737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46674861                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46674861                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46674861                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46674861                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  130                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 74                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       602000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       753500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.275862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.214286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.362745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        17200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2458.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10182.432432                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       703500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       220500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       325000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       240000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1489000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.275862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.214286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.362745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20312.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20121.621622                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               91                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.217391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.153846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.554878                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        11800                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   648.351648                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           72                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           91                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1430999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       198000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1806999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.217391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.153846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.294118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.554878                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19874.986111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.131868                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1795332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            45138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            48754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1930232                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1242446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         847980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         790965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         692638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3574029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 144924947628                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108153725299                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 101356406581                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90480089952                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  444915169460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3037778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       888988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       836103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       741392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5504261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.408998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.946014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.934240                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.649320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116644.866359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127542.778484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128142.720071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130631.137697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124485.606989                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1242446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       847980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       790965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       692638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3574029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132500430243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99673892864                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  93446730134                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83553673026                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 409174726267                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.408998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.953871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.946014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.934240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.649320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106644.820172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117542.740234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118142.686635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120631.084385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114485.564126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26324963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         68828                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         45243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26504548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6010084965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1364675477                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    749242987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    667828992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8791832421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26393268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        76615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        51961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26601060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.101638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.129289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87988.946124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99596.809006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96217.155130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99408.900268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91095.743752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          914                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1265                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          986                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          776                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3941                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12437                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5273924468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1154009479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    613202488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    556996993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7598133428                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.157001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.088769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.114355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78258.587467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92788.411916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90163.577121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93738.975597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82078.981841                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18263920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        89018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        78975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18530024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       948524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       465666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       448462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       432881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2295533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 102734551052                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60108172211                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58247811927                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57426815627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 278517350817                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19212444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       563777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       537480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20825557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.825976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.834379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.845709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108309.912087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129080.010589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 129883.494983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132661.899291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121330.144597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          927                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1104                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          945                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          764                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3740                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       947597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       464562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       447517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       432117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2291793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  93194318111                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55387809785                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53706281537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  53053382692                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 255341792125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.832621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.844216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98348.051029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119225.872510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 120009.477935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122775.504532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111415.730882                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3683                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         3018                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         3119                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2952                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           12772                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data         3686                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         3018                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         3119                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2952                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         12775                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.999186                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999765                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data         3683                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         3018                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         3119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         2952                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        12772                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     96500661                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     84217751                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     87152663                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     83826721                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    351697796                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.999186                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999765                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 26201.645669                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 27905.152750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 27942.501763                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 28396.585705                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 27536.626683                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999908                       # Cycle average of tags in use
system.l2.tags.total_refs                   105420963                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11189161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.421704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.064219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.731490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.364793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.372581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.028396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.240584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.016708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.144189                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.469753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.396325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 854722177                       # Number of tag accesses
system.l2.tags.data_accesses                854722177                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4312960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140162752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        795968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84002688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        435264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79262848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        380288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71984320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          381337088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4312960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       795968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       435264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       380288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5924480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238265280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238265280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2190043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1312542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1238482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1124755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5958392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3722895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3722895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4082288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        132666359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           753397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79509931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           411985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75023594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           359949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68134347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             360941850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4082288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       753397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       411985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       359949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5607618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225522021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225522021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225522021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4082288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       132666359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          753397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79509931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          411985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75023594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          359949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68134347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            586463871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3720276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2184970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1309546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1234729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1120854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004644371250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11850359                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3504573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5958392                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3722895                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5958392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3722895                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15723                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2619                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            345977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            350985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            392480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            534492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            366349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            358705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            367028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            353882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            351467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            345390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           419960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           359074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           349394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           354232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 310950151717                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29713345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            422375195467                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52325.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71075.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2036753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1612546                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5958392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3722895                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1690157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1526967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1036244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  534811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  203091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  148361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  160603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  175238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  162008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  69224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  41683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  11513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 137592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 194407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 233675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 238250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 241691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 244791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 241915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 237995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 229420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  22200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  24562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6013610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.837387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.036607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.255746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4725651     78.58%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1026688     17.07%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        66882      1.11%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30992      0.52%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24082      0.40%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18329      0.30%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14237      0.24%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11301      0.19%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95448      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6013610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.796826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.064784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.587298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230359    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.581656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214592     93.15%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1320      0.57%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11332      4.92%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2325      1.01%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              587      0.25%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              148      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               45      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              380330816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1006272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238096000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               381337088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238265280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       359.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    360.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1056505590500                       # Total gap between requests
system.mem_ctrls.avgGap                     109128.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4312960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139838080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       795968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83810944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       435264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79022656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       380288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71734656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238096000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4082287.849174797535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132359051.518199399114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 753396.853838654933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79328442.257537603378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 411984.562431188591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74796248.608454495668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 359948.870749319554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67898036.279848173261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225361795.086697429419                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2190043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1312542                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1238482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1124755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3722895                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2479412984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 134248028806                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    629476981                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99913535107                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    326096496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95098085337                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    306722239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  89373837517                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25595368228093                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36792.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61299.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50613.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76122.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47948.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76786.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51619.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     79460.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6875124.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21133614600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11232767370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20511584940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9712561680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83399272320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     211842335970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227304607200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       585136744080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.841589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 588041010489                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35278880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 433185716011                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21803632200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11588882580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21919071720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9707143320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83399272320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     410100935250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60349997280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       618868934670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.769665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 152320560496                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35278880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 868906166004                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6668218737.037037                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   43449802785.712814                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 443799968500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156296077000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 900209529500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19880925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19880925                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19880925                       # number of overall hits
system.cpu1.icache.overall_hits::total       19880925                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88846                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88846                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88846                       # number of overall misses
system.cpu1.icache.overall_misses::total        88846                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2499486500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2499486500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2499486500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2499486500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19969771                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19969771                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19969771                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19969771                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004449                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004449                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004449                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004449                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28132.797200                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28132.797200                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28132.797200                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28132.797200                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.300000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79184                       # number of writebacks
system.cpu1.icache.writebacks::total            79184                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9630                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9630                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9630                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9630                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79216                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79216                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79216                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79216                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2233840500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2233840500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2233840500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2233840500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003967                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003967                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003967                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003967                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28199.359978                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28199.359978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28199.359978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28199.359978                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79184                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19880925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19880925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88846                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88846                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2499486500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2499486500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19969771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19969771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004449                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004449                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28132.797200                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28132.797200                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9630                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9630                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79216                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79216                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2233840500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2233840500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003967                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003967                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28199.359978                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28199.359978                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989527                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19489913                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79184                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           246.134484                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342158000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989527                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40018758                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40018758                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18339625                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18339625                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18339625                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18339625                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5161796                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5161796                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5161796                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5161796                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 665387513646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 665387513646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 665387513646                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 665387513646                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23501421                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23501421                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23501421                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23501421                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.219638                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.219638                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.219638                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.219638                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128906.201184                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128906.201184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128906.201184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128906.201184                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9275847                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       316219                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102308                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3581                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    90.665901                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.304664                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1455535                       # number of writebacks
system.cpu1.dcache.writebacks::total          1455535                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4150761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4150761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4150761                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4150761                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011035                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011035                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 122740225852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 122740225852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 122740225852                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 122740225852                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043020                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043020                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043020                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043020                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121400.570556                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121400.570556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121400.570556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121400.570556                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1455535                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15342972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15342972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2934077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2934077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 310040057000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 310040057000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18277049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18277049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160533                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160533                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105668.684564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105668.684564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2369864                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2369864                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       564213                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       564213                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62427167500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62427167500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030870                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030870                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110644.681175                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110644.681175                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2996653                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2996653                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2227719                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2227719                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 355347456646                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 355347456646                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 159511.795090                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159511.795090                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1780897                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1780897                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446822                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446822                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60313058352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60313058352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 134982.293513                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 134982.293513                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6367000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6367000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.409982                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.409982                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27682.608696                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27682.608696                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3834500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3834500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.204991                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.204991                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33343.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33343.478261                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          224                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       854000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       854000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.419689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.419689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5271.604938                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5271.604938                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       723000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       723000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411917                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411917                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4547.169811                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4547.169811                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       447500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       447500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       419500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       419500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603742                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603742                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446479                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446479                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50611241000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50611241000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050221                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050221                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113356.375104                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113356.375104                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446479                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446479                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50164762000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50164762000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112356.375104                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112356.375104                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.989232                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20400542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1457394                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.997959                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342169500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.989232                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968414                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968414                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50562604                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50562604                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1056505606500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47428965                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9545632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47120585                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7466263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1001                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           698                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1699                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5507868                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5507867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26601062                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20827905                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        12775                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        12775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79179774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66764218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       237616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4369198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       229813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4131891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       155851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3770369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158838730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378336256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2848289024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10137600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186131200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9804672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176006528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6648960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160594432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6775948672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11196526                       # Total snoops (count)
system.tol2bus.snoopTraffic                 238651648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64283408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.108044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.378355                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58299821     90.69%     90.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5482936      8.53%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 120165      0.19%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 299803      0.47%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  80683      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64283408                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106056045224                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2066183775                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         115490736                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1885339585                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78408962                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33381646407                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39635290490                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2185210048                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119558401                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1102050908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1037617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746164                       # Number of bytes of host memory used
host_op_rate                                  1040536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1487.45                       # Real time elapsed on the host
host_tick_rate                               30619722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543403744                       # Number of instructions simulated
sim_ops                                    1547745114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045545                       # Number of seconds simulated
sim_ticks                                 45545301500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.193995                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15144462                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15267519                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1587880                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18845045                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21024                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35833                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14809                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18955045                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6943                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1577124                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7216385                       # Number of branches committed
system.cpu0.commit.bw_lim_events               347828                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          66055                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25980481                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26527107                       # Number of instructions committed
system.cpu0.commit.committedOps              26557060                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78098596                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.340045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936775                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     62899087     80.54%     80.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9875167     12.64%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2986415      3.82%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       778109      1.00%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       641025      0.82%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       420471      0.54%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       127801      0.16%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22693      0.03%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       347828      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78098596                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44059                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26494002                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5560299                       # Number of loads committed
system.cpu0.commit.membars                      45036                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        45459      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18156636     68.37%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5562106     20.94%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2784685     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26557060                       # Class of committed instruction
system.cpu0.commit.refs                       8347413                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26527107                       # Number of Instructions Simulated
system.cpu0.committedOps                     26557060                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.365284                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.365284                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30873397                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                11123                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13314300                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57803127                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7216147                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41808853                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1579030                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21832                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               618049                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18955045                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4715193                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74017971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39694                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          495                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65808304                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3179572                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.212331                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6487168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15165486                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.737172                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82095476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.802516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.765001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30467650     37.11%     37.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39869096     48.56%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9580171     11.67%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2060286      2.51%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   51287      0.06%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14323      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8320      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8800      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   35543      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82095476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1870                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1349                       # number of floating regfile writes
system.cpu0.idleCycles                        7175770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1824773                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11943209                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503554                       # Inst execution rate
system.cpu0.iew.exec_refs                    15392002                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4498094                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23012579                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10806223                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             32541                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1007000                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5685376                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52524291                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10893908                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1137494                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44952858                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 35029                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1916025                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1579030                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2072190                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5401                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5245924                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2898262                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           220                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       838240                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        986533                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22212565                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41587863                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739090                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16417086                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.465860                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42511293                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65224120                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26069796                       # number of integer regfile writes
system.cpu0.ipc                              0.297152                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.297152                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            47171      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30307822     65.76%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5571      0.01%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1374      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                853      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10994826     23.85%     89.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4731401     10.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            416      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           254      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46090352                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2217                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4412                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2173                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2263                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     375452                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008146                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 301924     80.42%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    69      0.02%     80.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     46      0.01%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47171     12.56%     93.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26212      6.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46416416                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         174887580                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41585690                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78489458                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52426060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46090352                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              98231                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25967233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           240360                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         32176                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15753353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82095476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.891721                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49612154     60.43%     60.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23986972     29.22%     89.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5745206      7.00%     96.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1306513      1.59%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             966266      1.18%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             132257      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             269270      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              63244      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13594      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82095476                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.516296                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            60483                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            9350                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10806223                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5685376                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3951                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89271246                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1819358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25533302                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16550006                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                193975                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8816512                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                623789                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1885                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83395034                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55630855                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33656221                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40409975                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                841646                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1579030                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2166753                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17106219                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1894                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83393140                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3589904                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             30137                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1452617                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         30381                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130268341                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109072163                       # The number of ROB writes
system.cpu0.timesIdled                          75481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1712                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.384166                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15086264                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15179746                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1503117                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18387329                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9507                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12538                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3031                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18442086                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1000                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1881                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1500195                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7056732                       # Number of branches committed
system.cpu1.commit.bw_lim_events               349922                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          68211                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25236916                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25522036                       # Number of instructions committed
system.cpu1.commit.committedOps              25554408                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74239442                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.344216                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.945095                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59638283     80.33%     80.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9499833     12.80%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2822968      3.80%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       816231      1.10%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       565787      0.76%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       402462      0.54%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       122580      0.17%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21376      0.03%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       349922      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74239442                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11380                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25495598                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5447489                       # Number of loads committed
system.cpu1.commit.membars                      48586                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48586      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17677264     69.18%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5449370     21.32%     90.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378768      9.31%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25554408                       # Class of committed instruction
system.cpu1.commit.refs                       7828138                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25522036                       # Number of Instructions Simulated
system.cpu1.committedOps                     25554408                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.117251                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.117251                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29490048                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2996                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13256808                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55829618                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5800275                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40730038                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1501118                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 7429                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               591388                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18442086                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4594300                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71587296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26233                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63614705                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3008080                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.231805                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5021391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15095771                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.799596                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78112867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.815452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754617                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27908118     35.73%     35.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39001690     49.93%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9135836     11.70%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1997958      2.56%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   23402      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6724      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1579      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7109      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   30451      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78112867                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1445732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1740944                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11680193                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.545651                       # Inst execution rate
system.cpu1.iew.exec_refs                    14571902                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3932129                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22665436                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10567556                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             32219                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           928173                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5049516                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50778286                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10639773                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1065025                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43411248                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29671                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1457575                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1501118                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1612754                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45972                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              88                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5120067                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2668867                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771136                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        969808                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21737569                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40169900                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740307                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16092465                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.504910                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41066336                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62917839                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25433486                       # number of integer regfile writes
system.cpu1.ipc                              0.320795                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320795                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49501      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29582039     66.51%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 219      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10734244     24.13%     90.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4109990      9.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44476273                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     344168                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007738                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 302093     87.77%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 40288     11.71%     99.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1787      0.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44770940                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167637101                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40169900                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76002172                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50675159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44476273                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             103127                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25223878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           227520                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         34916                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15236193                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78112867                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.569385                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.896926                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46827317     59.95%     59.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23034868     29.49%     89.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5590458      7.16%     96.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1274365      1.63%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             928653      1.19%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             110062      0.14%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             270546      0.35%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63588      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13010      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78112867                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.559038                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            62908                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           10627                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10567556                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5049516                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    915                       # number of misc regfile reads
system.cpu1.numCycles                        79558599                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11440195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24700586                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16093196                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                195873                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7317049                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                656051                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1206                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80443323                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53711392                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32799053                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39396635                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 50953                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1501118                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1400062                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16705857                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80443323                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3797417                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             30602                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1258997                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         30868                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124675033                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105456215                       # The number of ROB writes
system.cpu1.timesIdled                          15911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.714302                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15494744                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15539139                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1363041                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17790667                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              7351                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13018                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5667                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17847827                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1064                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1881                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1331120                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7050953                       # Number of branches committed
system.cpu2.commit.bw_lim_events               413808                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          78223                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24171674                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25333747                       # Number of instructions committed
system.cpu2.commit.committedOps              25371013                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     74048499                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.342627                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.971391                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59916081     80.91%     80.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9217196     12.45%     93.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2496475      3.37%     96.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       973992      1.32%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       391956      0.53%     98.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       495391      0.67%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121552      0.16%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22048      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       413808      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     74048499                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11527                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25305272                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5418040                       # Number of loads committed
system.cpu2.commit.membars                      55894                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        55894      0.22%      0.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17675528     69.67%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5419921     21.36%     91.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2219250      8.75%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25371013                       # Class of committed instruction
system.cpu2.commit.refs                       7639171                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25333747                       # Number of Instructions Simulated
system.cpu2.committedOps                     25371013                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.122523                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.122523                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30084978                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                32247                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13560013                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54080531                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6357972                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39368524                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1332168                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                77664                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               595472                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17847827                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5418785                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70497778                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32627                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61881254                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2728178                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225621                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5877201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15502095                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.782265                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77739114                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.799117                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.765730                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28971429     37.27%     37.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37604804     48.37%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9409334     12.10%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1607551      2.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   27081      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13902      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   67249      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6916      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   30848      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77739114                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1366096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1550059                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11477937                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.539088                       # Inst execution rate
system.cpu2.iew.exec_refs                    14208792                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3659369                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22900564                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10371911                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             46223                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           755632                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4526053                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49529869                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10549423                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           943586                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42644674                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 36084                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1327335                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1332168                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1495623                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62523                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             117                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4953871                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2304922                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589820                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        960239                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21393606                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39488498                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735099                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15726409                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.499190                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40313934                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61686668                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25151185                       # number of integer regfile writes
system.cpu2.ipc                              0.320254                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.320254                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            56932      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29133662     66.84%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 833      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10640812     24.41%     91.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3755741      8.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43588260                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     399473                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009165                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 341134     85.40%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 57344     14.35%     99.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  995      0.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43930801                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165550625                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39488498                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73688735                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49393355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43588260                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             136514                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24158856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           235518                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         58291                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14293147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77739114                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.560699                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.904901                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47316592     60.87%     60.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22355898     28.76%     89.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5424776      6.98%     96.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1136160      1.46%     98.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1031100      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              87849      0.11%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             309518      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64191      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13030      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77739114                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.551016                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            53139                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1633                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10371911                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4526053                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1038                       # number of misc regfile reads
system.cpu2.numCycles                        79105210                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    11894074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24802713                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16070496                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                197435                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7710557                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                582789                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1881                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77790225                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52111672                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32321548                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38218786                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 27667                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1332168                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1298038                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16251052                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77790225                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4376852                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             44762                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1170365                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         44792                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123169812                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102776166                       # The number of ROB writes
system.cpu2.timesIdled                          15751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.440876                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14491134                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14572613                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           972642                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15878722                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10018                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12068                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2050                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15933143                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          957                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2032                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           958150                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7047976                       # Number of branches committed
system.cpu3.commit.bw_lim_events               714501                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20836171                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25129597                       # Number of instructions committed
system.cpu3.commit.committedOps              25166358                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     69912787                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.359968                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.102966                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57352312     82.03%     82.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8080943     11.56%     93.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1831182      2.62%     96.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       938924      1.34%     97.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       262237      0.38%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       583123      0.83%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       121247      0.17%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28318      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       714501      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69912787                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11573                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25101121                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5413847                       # Number of loads committed
system.cpu3.commit.membars                      55080                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55080      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17663916     70.19%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5415879     21.52%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031063      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25166358                       # Class of committed instruction
system.cpu3.commit.refs                       7446942                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25129597                       # Number of Instructions Simulated
system.cpu3.committedOps                     25166358                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.960061                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.960061                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29994765                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                14972                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12908079                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49489651                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6393893                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35074585                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                959209                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                30562                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               590227                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15933143                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5944098                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65674266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                34385                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55939381                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1947402                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.214198                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6364648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14501152                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.752023                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73012679                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.770049                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.768515                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29065772     39.81%     39.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33326924     45.65%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9473679     12.98%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  980219      1.34%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   27246      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6541      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   90895      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9864      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   31539      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73012679                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1372472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1125765                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10856485                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.543344                       # Inst execution rate
system.cpu3.iew.exec_refs                    13478301                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3346660                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23119219                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9750282                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44955                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           430889                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3883166                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45988909                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10131641                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           745998                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40416706                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60280                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1326421                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                959209                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1504719                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              64                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4336435                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1850071                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363440                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        762325                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20760140                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37522149                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723714                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15024414                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.504431                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38172143                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58490859                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23945129                       # number of integer regfile writes
system.cpu3.ipc                              0.337831                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337831                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56132      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27491124     66.79%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 262      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10216894     24.82%     91.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3398012      8.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41162704                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     522638                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012697                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 425958     81.50%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 95737     18.32%     99.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  943      0.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41629210                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156079658                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37522149                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66811467                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45856459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41162704                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             132450                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20822551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           218933                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         55268                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11998175                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73012679                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.563775                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.953218                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45208282     61.92%     61.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20213429     27.68%     89.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4832694      6.62%     96.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1014946      1.39%     97.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1116493      1.53%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             120074      0.16%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             395611      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              90159      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20991      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73012679                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.553373                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            57088                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4700                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9750282                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3883166                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1052                       # number of misc regfile reads
system.cpu3.numCycles                        74385151                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16614412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25019614                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16057435                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                168407                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7377972                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                585859                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1164                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71311578                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47870960                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30141381                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34314443                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 39698                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                959209                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1269284                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14083946                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71311578                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4072157                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             44413                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1265668                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         44524                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115194081                       # The number of ROB reads
system.cpu3.rob.rob_writes                   95105133                       # The number of ROB writes
system.cpu3.timesIdled                          15594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2083942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4137413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       119867                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        34674                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2139789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2005794                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4373892                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2040468                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1601883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       929985                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1123779                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4196                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3161                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474309                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1601884                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            99                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6213381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6213381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192380992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192380992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6247                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2083649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2083649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2083649                       # Request fanout histogram
system.membus.respLayer1.occupancy        11040982350                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8362675556                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                912                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          457                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13113620.350109                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20299873.131943                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          457    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    100186000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            457                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39552377000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5992924500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5401979                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5401979                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5401979                       # number of overall hits
system.cpu2.icache.overall_hits::total        5401979                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16806                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16806                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16806                       # number of overall misses
system.cpu2.icache.overall_misses::total        16806                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1086306500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1086306500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1086306500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1086306500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5418785                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5418785                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5418785                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5418785                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003101                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003101                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003101                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003101                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64638.016185                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64638.016185                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64638.016185                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64638.016185                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1343                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.720000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15757                       # number of writebacks
system.cpu2.icache.writebacks::total            15757                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1049                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1049                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1049                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1049                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15757                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15757                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15757                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15757                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1003898500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1003898500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1003898500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1003898500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002908                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002908                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002908                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002908                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63711.271181                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63711.271181                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63711.271181                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63711.271181                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15757                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5401979                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5401979                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16806                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16806                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1086306500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1086306500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5418785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5418785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003101                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003101                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64638.016185                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64638.016185                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1049                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1049                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15757                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15757                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1003898500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1003898500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002908                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002908                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63711.271181                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63711.271181                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6045682                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15789                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           382.904680                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10853327                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10853327                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6889136                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6889136                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6889136                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6889136                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5461381                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5461381                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5461381                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5461381                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 468591086824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 468591086824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 468591086824                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 468591086824                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12350517                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12350517                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12350517                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12350517                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.442199                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.442199                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.442199                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.442199                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85800.841733                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85800.841733                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85800.841733                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85800.841733                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1526041                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4178067                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18931                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46586                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.610691                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    89.685034                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496980                       # number of writebacks
system.cpu2.dcache.writebacks::total           496980                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4960983                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4960983                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4960983                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4960983                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500398                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500398                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500398                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55533995471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55533995471                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55533995471                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55533995471                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040516                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040516                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040516                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040516                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110979.651140                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110979.651140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110979.651140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110979.651140                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496980                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5461194                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5461194                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4689483                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4689483                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 408111805500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 408111805500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10150677                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10150677                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.461987                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.461987                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87027.035923                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87027.035923                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4300643                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4300643                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388840                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388840                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43481619500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43481619500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111823.936581                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111823.936581                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1427942                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1427942                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       771898                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       771898                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  60479281324                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60479281324                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2199840                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2199840                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.350888                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.350888                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 78351.390111                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78351.390111                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       660340                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       660340                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111558                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111558                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12052375971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12052375971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050712                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050712                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108036.859490                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108036.859490                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        19337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          727                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          727                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     21415500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     21415500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        20064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.036234                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036234                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29457.359010                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29457.359010                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          571                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          571                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15440000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15440000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.028459                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028459                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27040.280210                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27040.280210                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        18439                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18439                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          863                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          863                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6911500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6911500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        19302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19302                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044710                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044710                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8008.690614                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8008.690614                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          829                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          829                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6156500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6156500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.042949                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.042949                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7426.417370                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7426.417370                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       970000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       970000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       896000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       896000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          629                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            629                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1252                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1252                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12306500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12306500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1881                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1881                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.665603                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.665603                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9829.472843                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9829.472843                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1251                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1251                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11054500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11054500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.665072                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.665072                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8836.530775                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8836.530775                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.525165                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7432737                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501245                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.828551                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.525165                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985161                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985161                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25284746                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25284746                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1068                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          535                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15613071.028037                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30326839.944453                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    196222000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            535                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37192308500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8352993000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5927581                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5927581                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5927581                       # number of overall hits
system.cpu3.icache.overall_hits::total        5927581                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16517                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16517                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16517                       # number of overall misses
system.cpu3.icache.overall_misses::total        16517                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1068416998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1068416998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1068416998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1068416998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5944098                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5944098                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5944098                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5944098                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002779                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002779                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002779                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002779                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64685.899255                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64685.899255                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64685.899255                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64685.899255                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1618                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    85.157895                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15518                       # number of writebacks
system.cpu3.icache.writebacks::total            15518                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          999                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          999                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          999                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          999                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15518                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15518                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15518                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15518                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    990317000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    990317000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    990317000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    990317000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002611                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002611                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002611                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002611                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63817.308932                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63817.308932                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63817.308932                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63817.308932                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15518                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5927581                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5927581                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16517                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16517                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1068416998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1068416998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5944098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5944098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002779                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002779                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64685.899255                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64685.899255                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          999                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          999                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15518                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15518                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    990317000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    990317000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63817.308932                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63817.308932                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6399394                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15550                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           411.536592                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11903714                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11903714                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5922864                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5922864                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5922864                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5922864                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5621111                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5621111                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5621111                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5621111                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 487667849788                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 487667849788                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 487667849788                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 487667849788                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11543975                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11543975                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11543975                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11543975                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.486930                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.486930                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.486930                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.486930                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86756.488137                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86756.488137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86756.488137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86756.488137                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1605114                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5750932                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19798                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          62918                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.074553                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.403605                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496218                       # number of writebacks
system.cpu3.dcache.writebacks::total           496218                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5121462                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5121462                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5121462                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5121462                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499649                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499649                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499649                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499649                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  56062105975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56062105975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  56062105975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56062105975                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043282                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043282                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043282                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043282                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112202.978441                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112202.978441                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112202.978441                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112202.978441                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496218                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4712799                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4712799                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4819131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4819131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 423115457500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 423115457500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9531930                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9531930                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505578                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505578                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87799.119281                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87799.119281                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4430849                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4430849                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388282                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388282                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43533905500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43533905500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112119.298603                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112119.298603                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1210065                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1210065                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       801980                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       801980                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  64552392288                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  64552392288                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012045                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012045                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.398589                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.398589                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80491.274456                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80491.274456                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       690613                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       690613                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111367                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111367                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12528200475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12528200475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055350                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055350                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112494.728914                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112494.728914                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18922                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18922                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          851                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          851                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     29880500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     29880500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.043038                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.043038                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35112.220917                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35112.220917                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          171                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          680                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          680                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19860000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19860000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.034390                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.034390                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29205.882353                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29205.882353                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18133                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18133                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          701                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          701                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4946500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4946500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18834                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18834                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.037220                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037220                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7056.348074                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7056.348074                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          678                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          678                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4344500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4344500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.035999                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.035999                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6407.817109                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6407.817109                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1042500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1042500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       966500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       966500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1378                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1378                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14627500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14627500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2032                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2032                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.678150                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.678150                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10615.021771                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10615.021771                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1377                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1377                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13249500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13249500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.677657                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.677657                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9622.004357                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9622.004357                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.312023                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6465151                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500617                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.914366                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.312023                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.978501                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978501                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23669820                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23669820                       # Number of data accesses
system.cpu0.numPwrStateTransitions                350                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          175                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5198665.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13028515.715359                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          175    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     73747000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            175                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44635535000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    909766500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4638272                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4638272                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4638272                       # number of overall hits
system.cpu0.icache.overall_hits::total        4638272                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76920                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76920                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76920                       # number of overall misses
system.cpu0.icache.overall_misses::total        76920                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5412546997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5412546997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5412546997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5412546997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4715192                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4715192                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4715192                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4715192                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016313                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016313                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016313                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016313                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70365.925598                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70365.925598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70365.925598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70365.925598                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20010                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              264                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.795455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71860                       # number of writebacks
system.cpu0.icache.writebacks::total            71860                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5059                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5059                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71861                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71861                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71861                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5039666997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5039666997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5039666997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5039666997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015240                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015240                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015240                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015240                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70130.766299                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70130.766299                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70130.766299                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70130.766299                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71860                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4638272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4638272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76920                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76920                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5412546997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5412546997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4715192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4715192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70365.925598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70365.925598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71861                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5039666997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5039666997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015240                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70130.766299                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70130.766299                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4711582                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71892                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.536944                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9502244                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9502244                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7729123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7729123                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7729123                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7729123                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5609916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5609916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5609916                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5609916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 482078013091                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 482078013091                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 482078013091                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 482078013091                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13339039                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13339039                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13339039                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13339039                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.420564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.420564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.420564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.420564                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85933.196342                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85933.196342                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85933.196342                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85933.196342                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3011999                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2716197                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49832                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29678                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.443069                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.522239                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       548461                       # number of writebacks
system.cpu0.dcache.writebacks::total           548461                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5058737                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5058737                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5058737                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5058737                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       551179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       551179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       551179                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       551179                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60355238707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60355238707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60355238707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60355238707                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041321                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041321                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041321                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041321                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109502.065041                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109502.065041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109502.065041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109502.065041                       # average overall mshr miss latency
system.cpu0.dcache.replacements                548461                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5990925                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5990925                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4579883                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4579883                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 398911898500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 398911898500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10570808                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10570808                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.433258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.433258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87100.892861                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87100.892861                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4177022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4177022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       402861                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       402861                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44427702500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44427702500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110280.475151                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110280.475151                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1738198                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1738198                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1030033                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1030033                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  83166114591                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  83166114591                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2768231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2768231                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.372091                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.372091                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80741.213719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80741.213719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       881715                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       881715                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148318                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148318                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15927536207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15927536207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053579                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053579                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 107387.749343                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107387.749343                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     26331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     26331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22758.426966                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22758.426966                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          950                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          950                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          207                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          207                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2652500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2652500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011969                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011969                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12814.009662                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12814.009662                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15199                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15199                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1452                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1452                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19012000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19012000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        16651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087202                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087202                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13093.663912                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13093.663912                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1445                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1445                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17581000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17581000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086782                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086782                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 12166.782007                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12166.782007                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       182000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       182000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1371                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1371                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          836                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          836                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11094500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11094500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.378795                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.378795                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13270.933014                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13270.933014                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          834                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10256000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10256000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.377889                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.377889                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12297.362110                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12297.362110                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.920893                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8316095                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           551145                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.088761                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.920893                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997528                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997528                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27301497                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27301497                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               11475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                6799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5767                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                6496                       # number of demand (read+write) hits
system.l2.demand_hits::total                    63664                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14902                       # number of overall hits
system.l2.overall_hits::.cpu0.data              11475                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5219                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7245                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5761                       # number of overall hits
system.l2.overall_hits::.cpu2.data               6799                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5767                       # number of overall hits
system.l2.overall_hits::.cpu3.data               6496                       # number of overall hits
system.l2.overall_hits::total                   63664                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            536195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            490691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490253                       # number of demand (read+write) misses
system.l2.demand_misses::total                2092658                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56958                       # number of overall misses
system.l2.overall_misses::.cpu0.data           536195                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10439                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488375                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9996                       # number of overall misses
system.l2.overall_misses::.cpu2.data           490691                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9751                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490253                       # number of overall misses
system.l2.overall_misses::total               2092658                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4757236895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59302545065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    949845466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54237037652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    904575982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54636641769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    891166978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55162388405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230841438212                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4757236895                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59302545065                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    949845466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54237037652                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    904575982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54636641769                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    891166978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55162388405                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230841438212                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          547670                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          495620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497490                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2156322                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         547670                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         495620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497490                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2156322                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.792625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.979048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.666688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.634385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.986333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.628367                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.986923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970476                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.792625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.979048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.666688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.634385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.986333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.628367                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.986923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970476                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83521.838811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110598.840095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90990.082000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111056.130334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90493.795718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111346.329501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91392.367757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112518.206732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110310.159716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83521.838811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110598.840095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90990.082000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111056.130334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90493.795718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111346.329501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91392.367757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112518.206732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110310.159716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              929985                       # number of writebacks
system.l2.writebacks::total                    929985                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            938                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            930                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            855                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4283                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               16623                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           938                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           930                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           855                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4283                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              16623                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       536012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       487445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       489477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2076035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       536012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       487445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       489477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2076035                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4131703403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53927628571                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    522174971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49281011655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    483950491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49663776772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    476045487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50200955410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208687246760                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4131703403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53927628571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    522174971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49281011655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    483950491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49663776772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    476045487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50200955410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208687246760                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.779571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.978713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.389130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.983506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.360729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.984615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.352365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.985361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962767                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.779571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.978713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.389130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.983506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.360729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.984615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.352365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.985361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962767                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73754.077169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100608.994894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85700.799442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101100.660905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85142.591661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101388.580611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87060.257315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102560.396934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100522.027211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73754.077169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100608.994894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85700.799442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101100.660905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85142.591661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101388.580611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87060.257315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102560.396934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100522.027211                       # average overall mshr miss latency
system.l2.replacements                        4091438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938596                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938596                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156600                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156600                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156600                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156600                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             159                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             134                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  427                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                600                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2127500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       303500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       275000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3096000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          283                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1027                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.877005                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.495238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.526502                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.541322                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.584226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12972.560976                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2036.912752                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2099.236641                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          130                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           598                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3291500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3139000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2974999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2635000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12040499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.877005                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.495238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.522968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.537190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.582278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20070.121951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20121.794872                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20101.344595                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20269.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20134.613712                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                330                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          432                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          105                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              668                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3344499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       357000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       422500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       219000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4342999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          517                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          180                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          184                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.835590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.350000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.570652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.581197                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.669339                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7741.895833                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4023.809524                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3220.588235                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6501.495509                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          431                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          105                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           67                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          666                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8644499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1260500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2111499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1399500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13415998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833656                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.350000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.570652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.572650                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.667335                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20056.842227                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20007.936508                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20109.514286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20888.059701                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20144.141141                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1077                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4824                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109411                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15649271192                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11853246509                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11860162030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12336327526                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51699007257                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            478975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.987424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.990279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.990986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107620.218359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108336.881200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 108097.760876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112546.437182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109034.900816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       145412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14195150693                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10759057509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10762992030                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11240217027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46957417259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.987424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.990279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.990986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97620.214927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98337.057938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 98097.760876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102546.432630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99034.940966                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4757236895                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    949845466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    904575982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    891166978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7502825321                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.792625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.666688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.634385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.628367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.733579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83521.838811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90990.082000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90493.795718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91392.367757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86096.866348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          938                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4346                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4312                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4283                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13879                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4131703403                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    522174971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    483950491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    476045487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5613874352                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.779571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.389130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.360729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.352365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.616745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73754.077169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85700.799442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85142.591661                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87060.257315                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76624.231925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       390783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       378964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       380974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       380642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1531363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43653273873                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42383791143                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42776479739                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42826060879                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171639605634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       400406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       385311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.975967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.983528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.985203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.985759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.982554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111707.197788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111841.206930                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112281.887318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112510.077393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112082.899766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          183                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          855                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          776                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2743                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       390600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       378035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       380119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       379866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1528620                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39732477878                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38521954146                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38900784742                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38960738383                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156115955149                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.975510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.981117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.982992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.983749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980794                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101721.653554                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101900.496372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102338.438073                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102564.426358                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102128.688064                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           89                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                93                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              99                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.232759                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.885714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.515625                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       612481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       352998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       644493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       493996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2103968                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.232759                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.885714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.515625                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22684.481481                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20764.588235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20790.096774                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20583.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21252.202020                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999314                       # Cycle average of tags in use
system.l2.tags.total_refs                     4236047                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4091595                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.035305                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.391276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.458517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.611295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.170981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.104115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.164901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.172864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.136478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.788888                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.111002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.112076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38121427                       # Number of tag accesses
system.l2.tags.data_accesses                 38121427                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3585280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34300608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        389952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31196416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        363776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31349504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        349952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31326464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          132861952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3585280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       389952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       363776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       349952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4688960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59519040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59519040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         535947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         487444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         489476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2075968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       929985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             929985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78718987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        753109692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8561849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        684953551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7987125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        688314776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7683603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        687808906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2917138489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78718987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8561849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7987125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7683603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102951564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1306809661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1306809661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1306809661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78718987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       753109692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8561849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       684953551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7987125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       688314776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7683603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       687808906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4223948150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    532538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    486433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    488817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    488628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000081120500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56789                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56789                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3867019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             875990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2075969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     929985                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2075969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   929985                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1741                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            147588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83844890243                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10348410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122651427743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40511.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59261.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1195243                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847417                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2075969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               929985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  297208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  384782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  398509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  354919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  265194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   54061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  68111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       955268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.854043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.417824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.537855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       497822     52.11%     52.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       314238     32.90%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15968      1.67%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11316      1.18%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9398      0.98%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7725      0.81%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6365      0.67%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5514      0.58%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86922      9.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       955268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.443713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.435517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.431032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2506      4.41%      4.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27780     48.92%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11793     20.77%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7553     13.30%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3751      6.61%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1848      3.25%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          986      1.74%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          231      0.41%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           92      0.16%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           62      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           59      0.10%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           35      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           23      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           28      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           30      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           10      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56789                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.306057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.245178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51288     90.31%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              916      1.61%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1117      1.97%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              990      1.74%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              940      1.66%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              586      1.03%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              411      0.72%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              282      0.50%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              133      0.23%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               56      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               22      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56789                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132459648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  402368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59407296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               132862016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59519040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2908.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1304.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2917.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1306.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45545271000                       # Total gap between requests
system.mem_ctrls.avgGap                      15151.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3585344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34082432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       389952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31131712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       363776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31284288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       349952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31272192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59407296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78720392.267026707530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 748319384.821725249290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8561849.129487045109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 683532899.655961155891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7987124.643361949362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 686882882.968729496002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7683602.665359455161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 686617301.237977266312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1304356191.384527206421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       535947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       487444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       489476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       929985                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1815056737                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31724668544                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    267974005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29088531556                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    246537495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29366064641                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    247511745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29895083020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1182057110980                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32399.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59193.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43980.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59675.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43373.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59950.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45265.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61075.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1271049.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3385438140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1799414430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7246721580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410298460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3595644000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20490693450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        234074880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39162284940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        859.853457                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    330824251                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1521000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43693477249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3435125400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1825827630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7530807900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2435109120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3595644000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20477003760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245603040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39545120850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        868.259064                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    356722254                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1521000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43667579246                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                936                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          469                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12294746.268657                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17295000.960229                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          469    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     88111500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            469                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39779065500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5766236000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4577724                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4577724                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4577724                       # number of overall hits
system.cpu1.icache.overall_hits::total        4577724                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16576                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16576                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16576                       # number of overall misses
system.cpu1.icache.overall_misses::total        16576                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1115787999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1115787999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1115787999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1115787999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4594300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4594300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4594300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4594300                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003608                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003608                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003608                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003608                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67313.465191                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67313.465191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67313.465191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67313.465191                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3253                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.145455                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15658                       # number of writebacks
system.cpu1.icache.writebacks::total            15658                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          918                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          918                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          918                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          918                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15658                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15658                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1042598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1042598500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1042598500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1042598500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003408                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003408                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003408                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003408                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66585.675054                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66585.675054                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66585.675054                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66585.675054                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15658                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4577724                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4577724                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16576                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16576                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1115787999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1115787999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4594300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4594300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003608                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003608                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67313.465191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67313.465191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          918                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          918                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1042598500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1042598500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003408                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003408                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66585.675054                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66585.675054                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5063610                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15690                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           322.728489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9204258                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9204258                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7395536                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7395536                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7395536                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7395536                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5317435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5317435                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5317435                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5317435                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 455191228228                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 455191228228                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 455191228228                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 455191228228                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12712971                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12712971                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12712971                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12712971                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418268                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418268                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418268                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418268                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85603.534078                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85603.534078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85603.534078                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85603.534078                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1571058                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2645683                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19698                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          28655                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.757234                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.328843                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494833                       # number of writebacks
system.cpu1.dcache.writebacks::total           494833                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4819198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4819198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4819198                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4819198                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       498237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       498237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       498237                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       498237                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55122776460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55122776460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55122776460                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55122776460                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039191                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039191                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039191                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039191                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110635.654237                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110635.654237                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110635.654237                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110635.654237                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494833                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5807167                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5807167                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4543865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4543865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393968393500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393968393500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10351032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10351032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.438977                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.438977                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86703.366737                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86703.366737                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4156634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4156634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       387231                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       387231                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43081614000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43081614000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111255.591624                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111255.591624                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1588369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1588369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       773570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       773570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  61222834728                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  61222834728                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.327515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.327515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79143.238140                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79143.238140                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       662564                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       662564                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12041162460                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12041162460                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046998                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046998                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108473.077671                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108473.077671                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16713                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16713                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          790                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          790                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28753500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28753500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.045135                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.045135                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36396.835443                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36396.835443                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          210                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          210                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          580                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          580                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20538500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20538500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.033137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35411.206897                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35411.206897                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15907                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15907                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          792                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          792                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5912000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5912000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16699                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16699                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.047428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7464.646465                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7464.646465                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          778                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          778                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5209000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5209000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.046590                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046590                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6695.372751                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6695.372751                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1167000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1167000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1092000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1092000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1222                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1222                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13406499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13406499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1881                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1881                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.649654                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.649654                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10970.948445                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10970.948445                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1220                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1220                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12184499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12184499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.648591                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.648591                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9987.294262                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9987.294262                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.420068                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7931539                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           499091                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.891970                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.420068                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981877                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981877                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25997167                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25997167                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45545301500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688022                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           21                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1216687                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3161453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4557                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3491                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8048                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          239                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482301                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118793                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569250                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          192                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1650624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1491827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1498054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1495761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6492645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9198080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70152448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2004224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63388992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2016896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63645952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1986304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63549888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275942784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4111721                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60431680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6292645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362447                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.554086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4165808     66.20%     66.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2041970     32.45%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31774      0.50%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  37142      0.59%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15951      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6292645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4360394097                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         753273561                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25813732                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752297632                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25429883                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828030013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108298705                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         750033514                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25689214                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
