# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK1(R)->ALU_CLK(R)	10.266   */0.074         */0.229         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.091   */2.082         */0.403         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.256   */2.245         */0.239         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.094   */2.302         */0.400         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.095   */2.752         */0.400         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.095   */3.105         */0.400         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.244   */3.205         */0.251         U0_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.799    3.383/*         0.296/*         U1_clock_divider/o_div_clk_reg_reg/D    1
REF_CLK1(R)->ALU_CLK(R)	10.095   */3.450         */0.400         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.093   */3.616         */0.402         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.089   */3.949         */0.405         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.083   */4.082         */0.411         U0_ALU/\ALU_OUT_reg[8] /D    1
DFTCLK(R)->DFTCLK(R)	9.713    */4.139         */0.382         U0_clock_divider/o_div_clk_reg_reg/D    1
REF_CLK1(R)->ALU_CLK(R)	10.076   */4.181         */0.418         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.063   */4.247         */0.431         U0_ALU/\ALU_OUT_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */4.469         */0.396         U1_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */4.469         */0.396         U1_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */4.473         */0.396         U1_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */4.475         */0.395         U1_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */4.477         */0.395         U1_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */4.478         */0.395         U1_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */4.479         */0.395         U1_clock_divider/\counter_reg[5] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.066   */4.619         */0.428         U0_ALU/\ALU_OUT_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */4.750         */0.397         U1_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.694   */5.169         */0.405         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.068   */5.198         */0.426         U0_ALU/\ALU_OUT_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.691   */5.258         */0.408         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.692   */5.263         */0.407         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.266         */0.396         U0_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.268         */0.395         U0_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.268         */0.395         U0_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.268         */0.395         U0_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.272         */0.395         U0_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.272         */0.395         U0_clock_divider/\counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.272         */0.395         U0_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.694   */5.275         */0.405         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.694   */5.279         */0.405         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.694   */5.279         */0.405         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.695   */5.284         */0.404         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.688   */5.360         */0.410         U0_RX_TOP/parity_check_RX1/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.792   5.370/*         0.307/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.793   5.373/*         0.306/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.067   */5.376         */0.427         U0_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.796   5.385/*         0.303/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.694   */5.391         */0.405         U0_RX_TOP/FSM_RX1/\cs_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.798   5.393/*         0.301/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.798   5.394/*         0.301/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.799   5.397/*         0.300/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */5.492         */0.399         U0_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.775   5.494/*         0.323/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.495/*         2.000/*         SO[4]    1
DFTCLK(R)->DFTCLK(R)	10.692   */5.513         */0.406         U0_RX_TOP/FSM_RX1/par_err_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.687   */5.535         */0.411         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.599/*         2.000/*         SO[3]    1
DFTCLK(R)->DFTCLK(R)	10.700   */5.632         */0.399         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.701   */5.636         */0.397         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.702   */5.639         */0.397         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.703   */5.644         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.703   */5.644         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.804   5.649/*         0.295/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.704   */5.692         */0.395         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.834   5.696/*         0.265/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/D    1
DFTCLK(R)->DFTCLK(R)	10.689   */5.701         */0.435         U0_TOP_TX/SER/\data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	10.696   */5.716         */0.403         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.724/*         2.000/*         SO[1]    1
REF_CLK1(R)->REF_CLK1(R)	10.099   5.780/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.099   5.780/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.100   5.781/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.781/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.108   5.781/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.782/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.782/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.782/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.782/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.101   5.782/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.782/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.100   5.782/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.783/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.783/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.783/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.108   5.784/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.100   5.784/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.784/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.784/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.784/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.784/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.107   5.784/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.105   5.785/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   5.785/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /RN    1
DFTCLK(R)->DFTCLK(R)	7.800    5.786/*         2.000/*         SO[0]    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.786/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.786/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   5.787/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.787/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.788/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   5.788/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.788/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.788/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   5.788/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.107   5.788/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   5.790/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.818   5.792/*         0.281/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.795/*         2.000/*         SO[2]    1
REF_CLK1(R)->REF_CLK1(R)	10.110   5.796/*         0.366/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.798/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.800/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.800/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   5.801/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   5.801/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   5.801/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.803/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.803/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.804/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.806/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.806/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.806/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.806/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   5.809/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   5.811/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.816/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.816/*         0.361/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   5.822/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.134   5.823/*         0.361/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.135   5.826/*         0.361/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.135   5.828/*         0.361/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.828/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.133   5.829/*         0.361/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.133   5.829/*         0.361/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.135   5.831/*         0.361/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.695   */5.848         */0.428         U0_TOP_TX/SER/\data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.696   */5.855         */0.426         U0_TOP_TX/SER/\data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.696   */5.855         */0.427         U0_TOP_TX/SER/\data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.697   */5.855         */0.426         U0_TOP_TX/SER/\data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.697   */5.857         */0.426         U0_TOP_TX/SER/\data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.695   */5.867         */0.428         U0_TOP_TX/SER/\data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.695   */5.870         */0.427         U0_TOP_TX/SER/\data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.884         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.885         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */5.886         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.887         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.889         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.889         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.889         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.890         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.890         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */5.891         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.893         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */5.894         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.896         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.897         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.897         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */5.898         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.898         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.899         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.899         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.900         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */5.900         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.900         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */5.901         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.901         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */5.901         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */5.901         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.902         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.902         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.903         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */5.903         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */5.903         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.904         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.905         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */5.905         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.906         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */5.906         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.909         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.910         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */5.910         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */5.910         */0.405         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */5.910         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */5.910         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.910         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */5.910         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.911         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.912         */0.405         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.913         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.914         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.914         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.914         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.915         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.915         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.916         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */5.916         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.916         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */5.916         */0.405         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */5.917         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */5.917         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.918         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */5.923         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.923         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */5.923         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.924         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.731   */5.924         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */5.925         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */5.927         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.928         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */5.932         */0.405         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.936         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */5.939         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.941         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.942         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */5.945         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */5.945         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.946         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.947         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */5.948         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.733   */5.949         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */5.950         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.950         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.951         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */5.952         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.952         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.953         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */5.953         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */5.953         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.954         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */5.954         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */5.955         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */5.955         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.956         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */5.957         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.958         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */5.958         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */5.959         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */5.960         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */5.960         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */5.961         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */5.962         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.962         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */5.962         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */5.962         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */5.963         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.963         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */5.964         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */5.967         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */5.968         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */5.970         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */5.972         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.730   */5.972         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */5.972         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */5.974         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */5.976         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.766   */5.980         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.766   */5.982         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */5.984         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */5.985         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */5.986         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.987         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */5.988         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.988         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */5.990         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */5.991         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */5.991         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.992         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */5.993         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */5.995         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */5.996         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.706   */6.159         */0.417         U0_TOP_TX/mux/TX_OUT_mux_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.719   */6.205         */0.439         U0_Register_File/\regfile_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */6.212         */0.418         U0_Register_File/\regfile_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */6.217         */0.436         U0_Register_File/\regfile_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.227         */0.415         U0_Register_File/\regfile_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.238         */0.412         U0_Register_File/\regfile_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.242         */0.413         U0_Register_File/\regfile_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */6.251         */0.412         U0_Register_File/\regfile_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.253         */0.408         U0_Register_File/\regfile_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.279         */0.412         U0_Register_File/\regfile_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.282         */0.412         U0_Register_File/\regfile_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.284         */0.417         U0_Register_File/\regfile_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.284         */0.415         U0_Register_File/\regfile_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */6.284         */0.416         U0_Register_File/\regfile_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.720   */6.286         */0.403         U0_TOP_TX/PAR/\par_data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.287         */0.411         U0_Register_File/\regfile_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.719   */6.287         */0.403         U0_TOP_TX/PAR/\par_data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.288         */0.409         U0_Register_File/\regfile_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.719   */6.288         */0.403         U0_TOP_TX/PAR/\par_data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.719   */6.289         */0.403         U0_TOP_TX/PAR/\par_data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.720   */6.292         */0.403         U0_TOP_TX/PAR/\par_data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.292         */0.410         U0_Register_File/\regfile_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.721   */6.295         */0.402         U0_TOP_TX/PAR/\par_data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	10.720   */6.298         */0.402         U0_TOP_TX/PAR/\par_data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.299         */0.409         U0_Register_File/\regfile_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.299         */0.411         U0_Register_File/\regfile_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.299         */0.409         U0_Register_File/\regfile_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.720   */6.299         */0.401         U0_TOP_TX/PAR/\par_data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */6.300         */0.412         U0_Register_File/\regfile_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.300         */0.409         U0_Register_File/\regfile_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */6.301         */0.411         U0_Register_File/\regfile_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.766   */6.303         */0.411         U0_Register_File/\regfile_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.304         */0.410         U0_Register_File/\regfile_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */6.307         */0.410         U0_Register_File/\regfile_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.307         */0.409         U0_Register_File/\regfile_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.308         */0.407         U0_Register_File/\regfile_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.308         */0.411         U0_Register_File/\regfile_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.308         */0.409         U0_Register_File/\regfile_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.766   */6.311         */0.410         U0_Register_File/\regfile_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.311         */0.405         U0_Register_File/\regfile_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.771   */6.314         */0.406         U0_Register_File/\regfile_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.314         */0.406         U0_Register_File/\regfile_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */6.314         */0.410         U0_Register_File/\regfile_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */6.315         */0.410         U0_Register_File/\regfile_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.315         */0.412         U0_Register_File/\regfile_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.317         */0.407         U0_Register_File/\regfile_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.318         */0.407         U0_Register_File/\regfile_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */6.319         */0.409         U0_Register_File/\regfile_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */6.320         */0.410         U0_Register_File/\regfile_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */6.320         */0.410         U0_Register_File/\regfile_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.770   */6.320         */0.408         U0_Register_File/\regfile_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.320         */0.414         U0_Register_File/\regfile_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.320         */0.408         U0_Register_File/\regfile_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.321         */0.415         U0_Register_File/\regfile_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */6.321         */0.412         U0_Register_File/\regfile_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.766   */6.322         */0.407         U0_Register_File/\regfile_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */6.322         */0.405         U0_Register_File/\regfile_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.770   */6.323         */0.404         U0_Register_File/\regfile_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.323         */0.414         U0_Register_File/\regfile_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */6.323         */0.409         U0_Register_File/\regfile_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */6.324         */0.432         U0_Register_File/\regfile_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.325         */0.413         U0_Register_File/\regfile_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.326         */0.409         U0_Register_File/\regfile_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */6.327         */0.413         U0_Register_File/\regfile_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */6.328         */0.412         U0_Register_File/\regfile_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.824   */6.329         */0.345         U0_Register_File/\regfile_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */6.329         */0.408         U0_Register_File/\regfile_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.823   */6.329         */0.343         U0_Register_File/\regfile_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.330         */0.414         U0_Register_File/\regfile_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */6.330         */0.408         U0_Register_File/\regfile_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.331         */0.414         U0_Register_File/\regfile_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.331         */0.410         U0_Register_File/\regfile_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.331         */0.415         U0_Register_File/\regfile_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */6.331         */0.408         U0_Register_File/\regfile_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.331         */0.412         U0_Register_File/\regfile_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.332         */0.412         U0_Register_File/\regfile_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.826   */6.333         */0.341         U0_Register_File/\regfile_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */6.334         */0.413         U0_Register_File/\regfile_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */6.334         */0.409         U0_Register_File/\regfile_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.334         */0.410         U0_Register_File/\regfile_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.336         */0.415         U0_Register_File/\regfile_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.336         */0.414         U0_Register_File/\regfile_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.338         */0.410         U0_Register_File/\regfile_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.338         */0.409         U0_Register_File/\regfile_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.338         */0.406         U0_Register_File/\regfile_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.339         */0.410         U0_Register_File/\regfile_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.340         */0.413         U0_Register_File/\regfile_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.340         */0.413         U0_Register_File/\regfile_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.340         */0.411         U0_Register_File/\regfile_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.341         */0.409         U0_Register_File/\regfile_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.342         */0.414         U0_Register_File/\regfile_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.342         */0.408         U0_Register_File/\regfile_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */6.343         */0.409         U0_Register_File/\regfile_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.343         */0.408         U0_Register_File/\regfile_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.346         */0.413         U0_Register_File/\regfile_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.831   */6.347         */0.339         U0_Register_File/\regfile_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.348         */0.409         U0_Register_File/\regfile_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.766   */6.348         */0.408         U0_Register_File/\regfile_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.348         */0.407         U0_Register_File/\regfile_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.350         */0.413         U0_Register_File/\regfile_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.352         */0.411         U0_Register_File/\regfile_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */6.353         */0.408         U0_Register_File/\regfile_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.833   */6.353         */0.336         U0_Register_File/\regfile_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.353         */0.408         U0_Register_File/\regfile_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */6.353         */0.409         U0_Register_File/\regfile_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.355         */0.410         U0_Register_File/\regfile_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.355         */0.407         U0_Register_File/\regfile_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.356         */0.410         U0_Register_File/\regfile_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.356         */0.401         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.356         */0.408         U0_Register_File/\regfile_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.358         */0.410         U0_Register_File/\regfile_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.362         */0.409         U0_Register_File/\regfile_reg[15][4] /D    1
@(R)->ALU_CLK(R)	9.681    6.363/*         0.383/*         U0_ALU/valid_data_reg/RN    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.363         */0.408         U0_Register_File/\regfile_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.363         */0.412         U0_Register_File/\regfile_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.364         */0.408         U0_Register_File/\regfile_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.364         */0.410         U0_Register_File/\regfile_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.364         */0.408         U0_Register_File/\regfile_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.366         */0.408         U0_Register_File/\regfile_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.366         */0.408         U0_Register_File/\regfile_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.368         */0.407         U0_Register_File/\regfile_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.369         */0.407         U0_Register_File/\regfile_reg[8][2] /D    1
@(R)->ALU_CLK(R)	9.689    6.369/*         0.376/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	9.689    6.369/*         0.376/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	9.689    6.369/*         0.376/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	9.689    6.369/*         0.376/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	9.689    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	9.689    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	9.689    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
DFTCLK(R)->DFTCLK(R)	10.758   */6.370         */0.408         U0_Register_File/\regfile_reg[11][2] /D    1
@(R)->ALU_CLK(R)	9.689    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	9.688    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	9.689    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.370         */0.409         U0_Register_File/\regfile_reg[11][6] /D    1
@(R)->ALU_CLK(R)	9.688    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	9.688    6.370/*         0.376/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
DFTCLK(R)->DFTCLK(R)	10.771   */6.372         */0.396         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.372         */0.407         U0_Register_File/\regfile_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.373         */0.406         U0_Register_File/\regfile_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */6.373         */0.404         U0_Register_File/\regfile_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.374         */0.406         U0_Register_File/\regfile_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.374         */0.408         U0_Register_File/\regfile_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.375         */0.407         U0_Register_File/\regfile_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */6.377         */0.404         U0_Register_File/\regfile_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.828   */6.378         */0.341         U0_Register_File/\regfile_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.810   6.387/*         0.288/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.833   */6.393         */0.336         U0_Register_File/\regfile_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.685   */6.415         */0.413         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.894   */6.434         */0.271         U0_Register_File/\regfile_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.902   */6.450         */0.267         U0_Register_File/\regfile_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.900   */6.454         */0.269         U0_Register_File/\regfile_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.907   */6.459         */0.262         U0_Register_File/\regfile_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.904   */6.460         */0.264         U0_Register_File/\regfile_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.904   */6.461         */0.264         U0_Register_File/\regfile_reg[1][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.106   6.476/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.108   6.476/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.108   6.479/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   6.479/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.479/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.479/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.479/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.481/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.481/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   6.481/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.481/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.481/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   6.481/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.481/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   6.481/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.481/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.482/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   6.482/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.482/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.482/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.482/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.482/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.482/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.483/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.483/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.483/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.483/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.484/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.485/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.485/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.485/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.486/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.486/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.486/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.486/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.487/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   6.488/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.488/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   6.489/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   6.489/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   6.489/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   6.489/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   6.490/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.490/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.490/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   6.491/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.097   6.491/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.097   6.492/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.493/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.500/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.111   6.505/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.505/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.715   */6.507         */0.407         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.509/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.087   6.511/*         0.384/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.512/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.719   */6.514         */0.403         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.514/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.515/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.515/*         0.368/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.515/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   6.515/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.516/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.717   */6.517         */0.406         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.719   */6.521         */0.405         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.525/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.723   */6.527         */0.401         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.097   6.528/*         0.373/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   6.530/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.097   6.532/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.535/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.537/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   6.538/*         0.368/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.671   */6.549         */0.427         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.712   */6.549         */0.439         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.708   */6.560         */0.414         U0_TOP_TX/FSM1/BUSY_FSM_reg/D    1
@(R)->DFTCLK(R)	9.764    6.577/*         0.330/*         U1_clock_divider/o_div_clk_reg_reg/RN    1
DFTCLK(R)->DFTCLK(R)	10.741   */6.591         */0.409         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */6.607         */0.403         U0_Register_File/\RdData_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.609         */0.401         U0_Register_File/\RdData_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.609         */0.405         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.614         */0.402         U0_Register_File/\RdData_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */6.620         */0.409         U0_Register_File/\RdData_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */6.630         */0.402         U0_Register_File/\RdData_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.666         */0.402         U0_Register_File/\RdData_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */6.666         */0.401         U0_Register_File/\RdData_reg[6] /D    1
@(R)->ALU_CLK(R)	10.010   6.691/*         0.054/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	10.011   6.692/*         0.054/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	10.011   6.692/*         0.054/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.767   */6.692         */0.403         U0_Register_File/\RdData_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.711   */6.727         */0.410         U0_TOP_TX/FSM1/\cs_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.770   */6.969         */0.401         U0_Register_File/RdData_valid_reg/D    1
@(R)->ALU_CLK(R)	9.693    7.246/*         0.371/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
DFTCLK(R)->DFTCLK(R)	10.760   */7.279         */0.408         U0_SYS_CTRL/\current_state_reg[0] /D    1
@(R)->DFTCLK(R)	9.758    7.326/*         0.336/*         U0_clock_divider/o_div_clk_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   7.334/*         0.372/*         U0_Register_File/\regfile_reg[3][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   7.339/*         0.372/*         U0_Register_File/\regfile_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   7.353/*         0.367/*         U0_Register_File/\regfile_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   7.353/*         0.367/*         U0_Register_File/\regfile_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   7.354/*         0.367/*         U0_Register_File/\regfile_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   7.354/*         0.367/*         U0_Register_File/\regfile_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   7.354/*         0.367/*         U0_Register_File/\regfile_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   7.355/*         0.367/*         U0_Register_File/\regfile_reg[4][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.355/*         0.367/*         U0_Register_File/\regfile_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   7.355/*         0.367/*         U0_Register_File/\regfile_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   7.355/*         0.367/*         U0_Register_File/\regfile_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.356/*         0.367/*         U0_Register_File/\regfile_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.356/*         0.367/*         U0_Register_File/\regfile_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.356/*         0.367/*         U0_Register_File/\regfile_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.356/*         0.367/*         U0_Register_File/\regfile_reg[7][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.356/*         0.367/*         U0_Register_File/\regfile_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.356/*         0.367/*         U0_Register_File/\regfile_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   7.356/*         0.367/*         U0_Register_File/\regfile_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.356/*         0.367/*         U0_Register_File/\regfile_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   7.356/*         0.367/*         U0_Register_File/\regfile_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   7.356/*         0.367/*         U0_Register_File/\regfile_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.356/*         0.367/*         U0_Register_File/\regfile_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   7.356/*         0.367/*         U0_Register_File/\regfile_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   7.356/*         0.367/*         U0_Register_File/\regfile_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   7.357/*         0.367/*         U0_Register_File/\regfile_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   7.357/*         0.367/*         U0_Register_File/\regfile_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   7.357/*         0.367/*         U0_Register_File/\regfile_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   7.357/*         0.367/*         U0_Register_File/\regfile_reg[4][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.359/*         0.367/*         U0_Register_File/\regfile_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.123   7.360/*         0.367/*         U0_Register_File/\regfile_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.095   7.360/*         0.375/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.094   7.360/*         0.375/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.095   7.360/*         0.375/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.361/*         0.367/*         U0_Register_File/\regfile_reg[7][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   7.361/*         0.367/*         U0_Register_File/\regfile_reg[10][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.362/*         0.367/*         U0_Register_File/\regfile_reg[5][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   7.362/*         0.375/*         U0_SYS_CTRL/second_frame_reg_inst/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.363/*         0.367/*         U0_Register_File/\regfile_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.363/*         0.367/*         U0_Register_File/\regfile_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   7.364/*         0.375/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.365/*         0.367/*         U0_Register_File/\regfile_reg[10][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.365/*         0.367/*         U0_Register_File/\regfile_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   7.368/*         0.375/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   7.368/*         0.375/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.369/*         0.367/*         U0_Register_File/\regfile_reg[11][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   7.372/*         0.375/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   7.372/*         0.375/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.374/*         0.367/*         U0_Register_File/\regfile_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.376/*         0.368/*         U0_Register_File/\regfile_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.376/*         0.367/*         U0_Register_File/\regfile_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.376/*         0.367/*         U0_Register_File/\regfile_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.376/*         0.367/*         U0_Register_File/\regfile_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.377/*         0.368/*         U0_Register_File/\regfile_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.377/*         0.367/*         U0_Register_File/\regfile_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.377/*         0.368/*         U0_Register_File/\regfile_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.377/*         0.368/*         U0_Register_File/\regfile_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.377/*         0.368/*         U0_Register_File/\regfile_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.378/*         0.368/*         U0_Register_File/\regfile_reg[9][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.378/*         0.368/*         U0_Register_File/\regfile_reg[8][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.378/*         0.367/*         U0_Register_File/\regfile_reg[9][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.378/*         0.368/*         U0_Register_File/\regfile_reg[11][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.380/*         0.367/*         U0_Register_File/\regfile_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.381/*         0.367/*         U0_Register_File/\regfile_reg[10][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.384/*         0.367/*         U0_Register_File/\regfile_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.385/*         0.368/*         U0_Register_File/\regfile_reg[11][2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.712   */7.386         */0.411         U0_TOP_TX/SER/\counter_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.391/*         0.368/*         U0_Register_File/\regfile_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.391/*         0.368/*         U0_Register_File/\regfile_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   7.393/*         0.368/*         U0_Register_File/\regfile_reg[10][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.393/*         0.368/*         U0_Register_File/\regfile_reg[8][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.398/*         0.369/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.398/*         0.368/*         U0_Register_File/\regfile_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.398/*         0.369/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.399/*         0.369/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.399/*         0.369/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.399/*         0.369/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   7.399/*         0.368/*         U0_Register_File/\regfile_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.400/*         0.369/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.405/*         0.369/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /RN    1
DFTCLK(R)->DFTCLK(R)	10.764   */7.405         */0.407         U0_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.406/*         0.368/*         U0_Register_File/\regfile_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.408/*         0.369/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.408/*         0.368/*         U0_Register_File/\regfile_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.409/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.409/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.409/*         0.369/*         U0_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.409/*         0.369/*         U0_DATA_SYNC/enable_pulse_gen_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.410/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.414/*         0.369/*         U0_Register_File/\regfile_reg[12][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.415/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.415/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.415/*         0.368/*         U0_Register_File/\regfile_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.415/*         0.369/*         U0_DATA_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.415/*         0.369/*         U0_Register_File/\regfile_reg[2][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.415/*         0.369/*         U0_Register_File/\regfile_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.415/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.415/*         0.369/*         U0_SYS_CTRL/\Address_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.416/*         0.369/*         U0_Register_File/\regfile_reg[15][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.416/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.417/*         0.368/*         U0_Register_File/\regfile_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.418/*         0.368/*         U0_Register_File/\regfile_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.418/*         0.369/*         U0_Register_File/\regfile_reg[2][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.423/*         0.368/*         U0_Register_File/\regfile_reg[0][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.424/*         0.369/*         U0_DATA_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.424/*         0.369/*         U0_DATA_SYNC/\sync_bus_reg[6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.744   */7.476         */0.406         U0_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */7.506         */0.404         U0_SYS_CTRL/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */7.513         */0.403         U0_SYS_CTRL/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.769   */7.514         */0.401         U0_SYS_CTRL/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.778   7.516/*         0.372/*         U0_SYS_CTRL/second_frame_reg_inst/D    1
@(R)->DFTCLK(R)	10.738   7.547/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	10.738   7.547/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /RN    1
DFTCLK(R)->DFTCLK(R)	10.714   */7.547         */0.409         U0_TOP_TX/SER/\counter_reg[2] /D    1
@(R)->DFTCLK(R)	10.737   7.547/*         0.361/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	10.738   7.547/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	10.738   7.547/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	10.738   7.547/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	10.738   7.547/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	10.738   7.548/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	10.738   7.549/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	10.738   7.549/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	10.738   7.550/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	10.738   7.555/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	10.738   7.558/*         0.361/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	10.759   7.579/*         0.363/*         U0_TOP_TX/FSM1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	10.760   7.581/*         0.363/*         U0_TOP_TX/SER/\counter_reg[3] /RN    1
DFTCLK(R)->DFTCLK(R)	10.773   */7.583         */0.395         U0_SYS_CTRL/\Address_reg[0] /D    1
@(R)->DFTCLK(R)	10.760   7.584/*         0.363/*         U0_TOP_TX/SER/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.760   7.587/*         0.363/*         U0_TOP_TX/SER/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.760   7.590/*         0.363/*         U0_TOP_TX/SER/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.760   7.592/*         0.363/*         U0_TOP_TX/FSM1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	10.758   7.595/*         0.363/*         U0_TOP_TX/PAR/\par_data_reg[6] /RN    1
@(R)->DFTCLK(R)	10.760   7.595/*         0.363/*         U0_TOP_TX/PAR/\par_data_reg[7] /RN    1
@(R)->DFTCLK(R)	10.758   7.596/*         0.363/*         U0_TOP_TX/PAR/par_bit_reg/RN    1
@(R)->DFTCLK(R)	10.758   7.596/*         0.364/*         U0_TOP_TX/PAR/\par_data_reg[0] /RN    1
@(R)->DFTCLK(R)	10.758   7.597/*         0.363/*         U0_TOP_TX/FSM1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	10.786   7.598/*         0.363/*         U1_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.787   7.599/*         0.363/*         U1_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	10.788   7.599/*         0.363/*         U1_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.788   7.600/*         0.363/*         U1_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.787   7.601/*         0.363/*         U1_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	10.788   7.602/*         0.363/*         U1_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.788   7.602/*         0.363/*         U1_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	10.788   7.602/*         0.363/*         U1_clock_divider/\counter_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.424   7.682/*         0.066/*         U0_Register_File/\regfile_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.407   7.709/*         0.081/*         U0_Register_File/\regfile_reg[1][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.931    7.722/*         0.111/*         U0_CLK_gating/U_LATNCAX2M/E    1
REF_CLK1(R)->REF_CLK1(R)	10.424   7.726/*         0.066/*         U0_Register_File/\regfile_reg[1][6] /RN    1
DFTCLK(R)->DFTCLK(R)	9.609    */7.786         */0.486         U0_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.835   7.794/*         0.286/*         U0_TOP_TX/PAR/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.611    */7.797         */0.484         U1_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.724   */7.863         */0.400         U0_TOP_TX/SER/\counter_reg[0] /D    1
@(R)->DFTCLK(R)	11.057   7.866/*         0.042/*         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SN    1
DFTCLK(R)->DFTCLK(R)	10.725   */7.871         */0.399         U0_TOP_TX/SER/\counter_reg[1] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.130   7.872/*         0.364/*         U0_ALU/valid_data_reg/D    1
@(R)->DFTCLK(R)	11.081   7.907/*         0.041/*         U0_TOP_TX/SER/\data_reg[2] /SN    1
@(R)->DFTCLK(R)	11.081   7.908/*         0.041/*         U0_TOP_TX/SER/\data_reg[1] /SN    1
@(R)->DFTCLK(R)	11.082   7.908/*         0.041/*         U0_TOP_TX/SER/\data_reg[3] /SN    1
@(R)->DFTCLK(R)	11.082   7.908/*         0.041/*         U0_TOP_TX/SER/\data_reg[4] /SN    1
@(R)->DFTCLK(R)	11.082   7.908/*         0.041/*         U0_TOP_TX/SER/\data_reg[5] /SN    1
@(R)->DFTCLK(R)	11.082   7.908/*         0.041/*         U0_TOP_TX/SER/\data_reg[7] /SN    1
@(R)->DFTCLK(R)	11.082   7.913/*         0.042/*         U0_TOP_TX/SER/\data_reg[0] /SN    1
DFTCLK(R)->DFTCLK(R)	10.892   7.916/*         0.279/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */8.073         */0.415         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /D    1
@(R)->REF_CLK1(R)	10.158   8.156/*         0.323/*         U0_RST_SYN/\rst_shift_reg_reg[1] /RN    1
@(R)->REF_CLK1(R)	10.165   8.164/*         0.315/*         U0_RST_SYN/\rst_shift_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.797   8.200/*         0.325/*         U0_TOP_TX/FSM1/\cs_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.558   */8.228         */0.611         U0_Register_File/\regfile_reg[0][3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.101   8.238/*         0.370/*         U0_Register_File/\RdData_reg[7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.085   */8.243         */0.405         U0_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.086   */8.255         */0.403         U0_DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.086   */8.256         */0.403         U0_DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.125   8.256/*         0.365/*         U0_Register_File/\regfile_reg[0][2] /RN    1
@(R)->DFTCLK(R)	10.732   8.258/*         0.368/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   8.259/*         0.365/*         U0_Register_File/\regfile_reg[12][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.259/*         0.365/*         U0_Register_File/\RdData_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.260/*         0.365/*         U0_SYS_CTRL/\Address_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.260/*         0.365/*         U0_SYS_CTRL/\Address_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.260/*         0.365/*         U0_Register_File/\RdData_reg[5] /RN    1
@(R)->DFTCLK(R)	10.732   8.260/*         0.367/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.261/*         0.365/*         U0_Register_File/\RdData_reg[6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.261/*         0.365/*         U0_Register_File/\regfile_reg[0][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.261/*         0.365/*         U0_Register_File/\RdData_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */8.262         */0.402         U0_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.127   8.262/*         0.365/*         U0_Register_File/\RdData_reg[4] /RN    1
@(R)->DFTCLK(R)	10.732   8.262/*         0.367/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   8.263/*         0.365/*         U0_Register_File/\RdData_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.088   */8.263         */0.402         U0_DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.127   8.263/*         0.365/*         U0_Register_File/\RdData_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   8.265/*         0.364/*         U0_Register_File/RdData_valid_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.089   */8.266         */0.401         U0_DATA_SYNC/\sync_bus_reg[1] /D    1
@(R)->DFTCLK(R)	10.731   8.266/*         0.367/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /RN    1
@(R)->DFTCLK(R)	10.732   8.266/*         0.367/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /RN    1
@(R)->DFTCLK(R)	10.732   8.266/*         0.367/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /RN    1
@(R)->DFTCLK(R)	10.731   8.266/*         0.367/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /RN    1
@(R)->DFTCLK(R)	10.732   8.266/*         0.367/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   8.266/*         0.364/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	10.751   8.266/*         0.371/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	10.751   8.267/*         0.371/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	10.751   8.267/*         0.371/*         U0_TOP_TX/PAR/\par_data_reg[4] /RN    1
@(R)->DFTCLK(R)	10.751   8.267/*         0.371/*         U0_TOP_TX/PAR/\par_data_reg[2] /RN    1
@(R)->DFTCLK(R)	10.751   8.267/*         0.371/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	10.751   8.267/*         0.371/*         U0_TOP_TX/PAR/\par_data_reg[3] /RN    1
@(R)->DFTCLK(R)	10.731   8.268/*         0.367/*         U0_RX_TOP/parity_check_RX1/par_err_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   8.269/*         0.364/*         U0_SYS_CTRL/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	10.753   8.269/*         0.371/*         U0_TOP_TX/PAR/\par_data_reg[5] /RN    1
@(R)->DFTCLK(R)	10.753   8.269/*         0.371/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /RN    1
@(R)->DFTCLK(R)	10.753   8.269/*         0.371/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /RN    1
@(R)->DFTCLK(R)	10.753   8.269/*         0.371/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /RN    1
@(R)->DFTCLK(R)	10.753   8.269/*         0.371/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /RN    1
@(R)->DFTCLK(R)	10.753   8.269/*         0.371/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   8.269/*         0.364/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.090   */8.270         */0.401         U0_DATA_SYNC/\sync_bus_reg[0] /D    1
@(R)->DFTCLK(R)	10.753   8.271/*         0.371/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /RN    1
@(R)->DFTCLK(R)	10.753   8.271/*         0.371/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /RN    1
@(R)->DFTCLK(R)	10.731   8.271/*         0.367/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	10.753   8.271/*         0.371/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /RN    1
@(R)->DFTCLK(R)	10.753   8.271/*         0.371/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   8.272/*         0.367/*         U0_Register_File/\regfile_reg[12][6] /RN    1
@(R)->DFTCLK(R)	10.731   8.272/*         0.367/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	10.752   8.273/*         0.370/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   8.273/*         0.367/*         U0_Register_File/\regfile_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.273/*         0.367/*         U0_Register_File/\regfile_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.274/*         0.367/*         U0_Register_File/\regfile_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   8.274/*         0.364/*         U0_Register_File/\regfile_reg[12][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   8.274/*         0.364/*         U0_Register_File/\regfile_reg[14][1] /RN    1
@(R)->DFTCLK(R)	10.753   8.274/*         0.370/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /RN    1
@(R)->DFTCLK(R)	10.753   8.274/*         0.370/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.274/*         0.367/*         U0_Register_File/\regfile_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.274/*         0.367/*         U0_Register_File/\regfile_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.274/*         0.367/*         U0_Register_File/\regfile_reg[3][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.274/*         0.367/*         U0_Register_File/\regfile_reg[2][4] /RN    1
@(R)->DFTCLK(R)	10.751   8.275/*         0.371/*         U0_PULSE_GEN/LVL_SIG_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.091   */8.275         */0.400         U0_DATA_SYNC/\sync_bus_reg[2] /D    1
@(R)->DFTCLK(R)	10.731   8.275/*         0.367/*         U0_RX_TOP/FSM_RX1/par_err_reg_reg/RN    1
@(R)->DFTCLK(R)	10.751   8.275/*         0.371/*         U0_TOP_TX/PAR/\par_data_reg[1] /RN    1
@(R)->DFTCLK(R)	10.751   8.276/*         0.371/*         U0_TOP_TX/FSM1/BUSY_FSM_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.276/*         0.367/*         U0_Register_File/\regfile_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.276/*         0.367/*         U0_Register_File/\regfile_reg[13][0] /RN    1
@(R)->DFTCLK(R)	10.732   8.276/*         0.367/*         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.276/*         0.367/*         U0_Register_File/\regfile_reg[13][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.277/*         0.367/*         U0_Register_File/\regfile_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   8.278/*         0.364/*         U0_Register_File/\regfile_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.278/*         0.367/*         U0_Register_File/\regfile_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.278/*         0.367/*         U0_Register_File/\regfile_reg[15][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.765   */8.279         */0.406         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /D    1
@(R)->DFTCLK(R)	10.732   8.281/*         0.367/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.281/*         0.364/*         U0_Register_File/\regfile_reg[13][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.281/*         0.364/*         U0_Register_File/\regfile_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.281/*         0.364/*         U0_Register_File/\regfile_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   8.281/*         0.364/*         U0_Register_File/\regfile_reg[13][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.282/*         0.366/*         U0_Register_File/\regfile_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.285/*         0.366/*         U0_Register_File/\regfile_reg[13][4] /RN    1
DFTCLK(R)->DFTCLK(R)	10.739   */8.285         */0.412         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /D    1
@(R)->DFTCLK(R)	10.732   8.286/*         0.367/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/RN    1
@(R)->DFTCLK(R)	10.753   8.287/*         0.370/*         U0_TOP_TX/mux/TX_OUT_mux_reg/RN    1
@(R)->DFTCLK(R)	10.732   8.292/*         0.367/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.292/*         0.366/*         U0_Register_File/\regfile_reg[15][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   8.293/*         0.362/*         U0_Register_File/\regfile_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   8.293/*         0.362/*         U0_Register_File/\regfile_reg[6][0] /RN    1
@(R)->DFTCLK(R)	10.732   8.293/*         0.367/*         U0_RX_TOP/FSM_RX1/\cs_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   8.293/*         0.362/*         U0_Register_File/\regfile_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.299/*         0.365/*         U0_Register_File/\regfile_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   8.307/*         0.364/*         U0_Register_File/\regfile_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   8.310/*         0.361/*         U0_Register_File/\regfile_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.312/*         0.364/*         U0_Register_File/\regfile_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   8.313/*         0.364/*         U0_Register_File/\regfile_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   8.326/*         0.363/*         U0_Register_File/\regfile_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   8.332/*         0.363/*         U0_Register_File/\regfile_reg[2][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   8.341/*         0.363/*         U0_Register_File/\regfile_reg[12][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   8.347/*         0.363/*         U0_Register_File/\regfile_reg[2][3] /RN    1
@(R)->DFTCLK(R)	10.782   8.350/*         0.369/*         U0_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.782   8.350/*         0.369/*         U0_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.782   8.350/*         0.369/*         U0_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	10.782   8.350/*         0.369/*         U0_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.782   8.350/*         0.369/*         U0_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.782   8.351/*         0.369/*         U0_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	10.782   8.351/*         0.369/*         U0_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	10.782   8.351/*         0.369/*         U0_clock_divider/\counter_reg[6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.767   */8.358         */0.404         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.710   */8.419         */0.414         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.710   */8.437         */0.414         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.572   */8.437         */0.596         U0_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.715   */8.480         */0.409         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.524         */0.564         U0_SYS_CTRL/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.711   */8.531         */0.413         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.412   8.542/*         0.074/*         U0_Register_File/\regfile_reg[1][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.415   8.546/*         0.074/*         U0_Register_File/\regfile_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.415   8.547/*         0.074/*         U0_Register_File/\regfile_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.416   8.548/*         0.074/*         U0_Register_File/\regfile_reg[1][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.417   8.551/*         0.074/*         U0_Register_File/\regfile_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.560   */8.554         */0.563         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.536   */8.555         */0.563         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/SI    1
REF_CLK1(R)->REF_CLK1(R)	10.428   8.557/*         0.059/*         U0_Register_File/\regfile_reg[0][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.428   8.558/*         0.059/*         U0_Register_File/\regfile_reg[0][5] /RN    1
DFTCLK(R)->DFTCLK(R)	10.605   */8.561         */0.564         U0_Register_File/\regfile_reg[0][2] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.430   8.561/*         0.059/*         U0_Register_File/\regfile_reg[0][4] /RN    1
DFTCLK(R)->DFTCLK(R)	10.612   */8.564         */0.509         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.431   8.565/*         0.059/*         U0_Register_File/\regfile_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.431   8.565/*         0.059/*         U0_Register_File/\regfile_reg[0][7] /RN    1
DFTCLK(R)->DFTCLK(R)	10.550   */8.566         */0.549         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.609   */8.572         */0.560         U0_Register_File/\regfile_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.565   */8.574         */0.558         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.609   */8.577         */0.559         U0_SYS_CTRL/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.556   */8.578         */0.566         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.448   8.583/*         0.042/*         U0_Register_File/\regfile_reg[2][0] /SN    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.586         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /SI    1
@(R)->DFTCLK(R)	11.072   8.587/*         0.051/*         U0_TOP_TX/SER/\data_reg[6] /SN    1
DFTCLK(R)->DFTCLK(R)	10.613   */8.590         */0.557         U0_SYS_CTRL/\Address_reg[3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.433   8.593/*         0.046/*         U0_Register_File/\regfile_reg[2][7] /SN    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.596         */0.519         U0_SYS_CTRL/second_frame_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.602         */0.514         U0_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.611         */0.508         U0_Register_File/\regfile_reg[12][5] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.456   8.617/*         0.039/*         U0_Register_File/\regfile_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	10.835   8.624/*         0.289/*         U0_TOP_TX/FSM1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.766   */8.628         */0.405         U0_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.635         */0.503         U0_Register_File/\regfile_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.615   */8.638         */0.546         U0_Register_File/\regfile_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.614   */8.650         */0.546         U0_Register_File/\regfile_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.616   */8.655         */0.545         U0_Register_File/\regfile_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.600   */8.665         */0.559         U0_Register_File/\regfile_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.620   */8.680         */0.539         U0_Register_File/\regfile_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.680         */0.567         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.588   */8.690         */0.511         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.563   */8.695         */0.536         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.696         */0.529         U0_Register_File/\regfile_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.699         */0.532         U0_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.705         */0.514         U0_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.613   */8.708         */0.537         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.719         */0.504         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.568   */8.726         */0.530         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.726         */0.540         U0_Register_File/\regfile_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.728         */0.507         U0_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.729         */0.525         U0_Register_File/\regfile_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.586   */8.736         */0.513         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.739         */0.520         U0_Register_File/\regfile_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.609   */8.742         */0.512         U0_TOP_TX/PAR/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.645   */8.744         */0.523         U0_Register_File/\regfile_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.598   */8.745         */0.524         U0_TOP_TX/FSM1/BUSY_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.747         */0.521         U0_Register_File/\regfile_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.747         */0.526         U0_Register_File/\regfile_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.590   */8.750         */0.509         U0_RX_TOP/FSM_RX1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.574   */8.755         */0.524         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.759         */0.511         U0_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.759         */0.520         U0_DATA_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.762         */0.519         U0_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.762         */0.522         U0_Register_File/\regfile_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.576   */8.763         */0.523         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.585   */8.763         */0.514         U0_RX_TOP/FSM_RX1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.763         */0.522         U0_Register_File/\regfile_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.764         */0.525         U1_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.765         */0.518         U0_Register_File/\regfile_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.578   */8.767         */0.520         U0_RX_TOP/parity_check_RX1/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.768         */0.524         U0_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.770         */0.523         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.770         */0.518         U0_Register_File/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.771         */0.518         U0_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.771         */0.515         U0_PULSE_GEN/LVL_SIG_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.772         */0.518         U0_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.610   */8.773         */0.514         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.773         */0.525         U0_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.578   */8.774         */0.521         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.775         */0.523         U0_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.776         */0.508         U0_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.777         */0.519         U0_Register_File/\regfile_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.592   */8.777         */0.507         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.611   */8.779         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.601   */8.782         */0.522         U0_TOP_TX/SER/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.580   */8.784         */0.519         U0_RX_TOP/FSM_RX1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.592   */8.784         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.785         */0.508         U1_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.588   */8.785         */0.534         U0_TOP_TX/SER/\data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.589   */8.786         */0.534         U0_TOP_TX/SER/\data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.786         */0.520         U0_DATA_SYNC/enable_pulse_gen_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.786         */0.515         U0_DATA_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.786         */0.515         U0_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.615   */8.788         */0.509         U0_TOP_TX/SER/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.788         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.789         */0.521         U0_TOP_TX/SER/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.601   */8.789         */0.521         U0_TOP_TX/FSM1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.590   */8.791         */0.534         U0_TOP_TX/SER/\data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.603   */8.792         */0.520         U0_TOP_TX/FSM1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.592   */8.792         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.792         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.792         */0.520         U1_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.590   */8.793         */0.533         U0_TOP_TX/SER/\data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.582   */8.793         */0.517         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.794         */0.519         U1_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.590   */8.794         */0.533         U0_TOP_TX/SER/\data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.565   */8.794         */0.533         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.589   */8.795         */0.533         U0_TOP_TX/SER/\data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.795         */0.519         U0_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.590   */8.796         */0.533         U0_TOP_TX/SER/\data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.796         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.593   */8.797         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.799         */0.521         U1_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.799         */0.513         U0_Register_File/\RdData_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.799         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.588   */8.800         */0.535         U0_TOP_TX/SER/\data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.633   */8.800         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.593   */8.801         */0.506         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.644   */8.801         */0.507         U1_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.801         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.803         */0.516         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.803         */0.512         U0_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.804         */0.516         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.804         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.804         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.804         */0.511         U0_Register_File/\regfile_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.805         */0.509         U0_Register_File/\regfile_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.805         */0.513         U0_Register_File/\regfile_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.593   */8.805         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.805         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.584   */8.806         */0.515         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.584   */8.806         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /SI    1
@(R)->DFTCLK(R)	10.825   8.806/*         0.325/*         U1_RST_SYN/\rst_shift_reg_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.584   */8.806         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.611   */8.806         */0.512         U0_TOP_TX/FSM1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.806         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.584   */8.807         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.807         */0.510         U0_Register_File/\regfile_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.645   */8.807         */0.512         U0_Register_File/\regfile_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.807         */0.517         U0_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.807         */0.511         U0_Register_File/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.808         */0.511         U0_Register_File/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.808         */0.520         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.809         */0.511         U0_Register_File/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.809         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.809         */0.510         U0_Register_File/\regfile_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.810         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.810         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.810         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.810         */0.508         U0_Register_File/\regfile_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.810         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.810         */0.513         U0_Register_File/\regfile_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.811         */0.515         U0_Register_File/\regfile_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.811         */0.509         U0_Register_File/\regfile_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.644   */8.811         */0.514         U0_Register_File/\regfile_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.811         */0.517         U0_TOP_TX/SER/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.811         */0.512         U0_Register_File/\regfile_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.595   */8.812         */0.503         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.812         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.812         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.812         */0.510         U0_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.812         */0.516         U1_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.813         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.813         */0.510         U0_Register_File/\regfile_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.813         */0.512         U0_SYS_CTRL/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.813         */0.514         U0_Register_File/\regfile_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.813         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.813         */0.514         U0_Register_File/\regfile_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.813         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.813         */0.509         U0_Register_File/\regfile_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.813         */0.509         U0_Register_File/\regfile_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.595   */8.814         */0.504         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.814         */0.509         U0_Register_File/\regfile_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.814         */0.514         U0_Register_File/\regfile_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.814         */0.516         U0_clock_divider/flag_reg/SI    1
@(R)->DFTCLK(R)	10.833   8.814/*         0.317/*         U1_RST_SYN/\rst_shift_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.815         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.815         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.815         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.815         */0.509         U0_Register_File/\regfile_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.815         */0.516         U0_TOP_TX/PAR/\par_data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.815         */0.510         U0_Register_File/\regfile_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.815         */0.509         U0_Register_File/\regfile_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.815         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.815         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.816         */0.511         U0_Register_File/\regfile_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.816         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.816         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.816         */0.509         U0_Register_File/\regfile_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.816         */0.509         U0_Register_File/\regfile_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.816         */0.509         U0_Register_File/\regfile_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.816         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.817         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.817         */0.510         U0_Register_File/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.817         */0.510         U0_Register_File/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.817         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.817         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.817         */0.509         U0_Register_File/\regfile_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.817         */0.509         U0_Register_File/\regfile_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */8.817         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.817         */0.513         U0_Register_File/\regfile_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.817         */0.514         U0_Register_File/\regfile_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.817         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.818         */0.509         U0_Register_File/\regfile_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.818         */0.509         U0_Register_File/\regfile_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.818         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.818         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.818         */0.507         U0_Register_File/\regfile_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.818         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.633   */8.818         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.818         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.818         */0.509         U0_Register_File/\regfile_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.819         */0.508         U0_Register_File/\regfile_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.819         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.819         */0.509         U0_Register_File/\regfile_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.819         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.819         */0.508         U0_Register_File/\regfile_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.819         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.820         */0.508         U0_Register_File/\regfile_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.820         */0.506         U0_Register_File/\regfile_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.820         */0.508         U0_Register_File/\regfile_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.820         */0.513         U0_Register_File/\regfile_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.820         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.820         */0.510         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.820         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.820         */0.512         U0_Register_File/\regfile_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.820         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.821         */0.508         U0_Register_File/\regfile_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.821         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.821         */0.515         U1_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.821         */0.509         U0_Register_File/\regfile_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.821         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.821         */0.508         U0_Register_File/\regfile_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.821         */0.509         U0_Register_File/\regfile_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.821         */0.508         U0_Register_File/\regfile_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.821         */0.508         U0_Register_File/\regfile_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.821         */0.508         U0_Register_File/\regfile_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.821         */0.508         U0_Register_File/\regfile_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.821         */0.509         U0_Register_File/\regfile_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.821         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.821         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.821         */0.509         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.822         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.822         */0.509         U0_Register_File/\regfile_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.822         */0.509         U0_Register_File/\regfile_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.822         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.822         */0.509         U0_Register_File/\regfile_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.822         */0.509         U0_Register_File/\regfile_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.822         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.822         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.822         */0.509         U0_Register_File/\regfile_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.822         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.822         */0.508         U0_Register_File/\regfile_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.586   */8.822         */0.512         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.823         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.823         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.823         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.823         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.823         */0.509         U0_Register_File/\regfile_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.823         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.823         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.823         */0.508         U0_Register_File/\regfile_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.823         */0.508         U0_Register_File/\regfile_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.823         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.823         */0.508         U0_Register_File/\regfile_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.823         */0.509         U0_Register_File/\regfile_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.823         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.824         */0.508         U0_Register_File/\regfile_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.824         */0.509         U0_Register_File/\regfile_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.824         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.824         */0.509         U0_Register_File/\regfile_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.824         */0.515         U0_TOP_TX/PAR/\par_data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.824         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.824         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.824         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.824         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.824         */0.507         U0_Register_File/\regfile_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.824         */0.512         U0_Register_File/\regfile_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.671   */8.824         */0.507         U0_Register_File/\regfile_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.824         */0.512         U0_Register_File/\regfile_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.824         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.824         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.824         */0.507         U0_Register_File/\regfile_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.824         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.825         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.825         */0.507         U0_Register_File/\regfile_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.825         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.825         */0.508         U0_Register_File/\regfile_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.825         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.825         */0.510         U0_Register_File/\regfile_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.825         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.825         */0.507         U0_Register_File/\regfile_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */8.825         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.825         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.825         */0.507         U0_Register_File/\regfile_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.825         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.825         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.825         */0.508         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.825         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.826         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.826         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.826         */0.515         U0_TOP_TX/PAR/\par_data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.826         */0.508         U0_Register_File/\regfile_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.826         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.826         */0.508         U0_Register_File/\regfile_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.826         */0.508         U0_Register_File/\regfile_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.827         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.827         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.827         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.827         */0.515         U0_TOP_TX/PAR/\par_data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.827         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.827         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.827         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.827         */0.511         U0_Register_File/\regfile_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.827         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.827         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.828         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.828         */0.512         U0_Register_File/\regfile_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.828         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.828         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.828         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.828         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.829         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.829         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.829         */0.508         U0_Register_File/\regfile_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.609   */8.829         */0.514         U0_TOP_TX/PAR/\par_data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.671   */8.829         */0.507         U0_Register_File/\regfile_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.829         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.829         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.830         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.830         */0.509         U0_Register_File/\regfile_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.830         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.830         */0.507         U0_Register_File/\regfile_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.830         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.669   */8.831         */0.507         U0_Register_File/\regfile_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.831         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.668   */8.831         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.831         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.831         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.831         */0.514         U0_ALU/\ALU_OUT_reg[11] /SI    1
DFTCLK(R)->DFTCLK(R)	10.644   */8.831         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.831         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.670   */8.831         */0.507         U0_Register_File/\regfile_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.832         */0.508         U0_Register_File/\regfile_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.832         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.832         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.644   */8.832         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.832         */0.508         U0_Register_File/\regfile_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.832         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.832         */0.511         U0_Register_File/\regfile_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.832         */0.507         U0_Register_File/\regfile_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.833         */0.509         U0_Register_File/\regfile_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.588   */8.833         */0.511         U0_RX_TOP/FSM_RX1/par_err_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.833         */0.514         U0_TOP_TX/PAR/\par_data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.833         */0.507         U0_Register_File/\regfile_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.610   */8.833         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.833         */0.507         U0_Register_File/\regfile_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.834         */0.507         U0_Register_File/\regfile_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.834         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.834         */0.514         U0_TOP_TX/PAR/\par_data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.834         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.610   */8.834         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.608   */8.835         */0.513         U0_TOP_TX/PAR/\par_data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.835         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.836         */0.507         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.836         */0.513         U0_ALU/\ALU_OUT_reg[14] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.836         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.611   */8.837         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.837         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.837         */0.513         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.837         */0.512         U0_ALU/\ALU_OUT_reg[8] /SI    1
DFTCLK(R)->DFTCLK(R)	10.611   */8.838         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.839         */0.512         U0_ALU/\ALU_OUT_reg[13] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.841         */0.506         U0_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.706   */8.841         */0.418         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.841         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.841         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.841         */0.512         U0_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.842         */0.506         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.842         */0.510         U0_Register_File/RdData_valid_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.844         */0.512         U0_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	10.644   */8.844         */0.516         U0_RST_SYN/\rst_shift_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.844         */0.510         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.845         */0.512         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.845         */0.512         U0_ALU/\ALU_OUT_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.666   */8.845         */0.505         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.846         */0.511         U0_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.613   */8.846         */0.511         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.612   */8.847         */0.511         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.847         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.554    */8.847         */0.511         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.553    */8.848         */0.511         U0_ALU/\ALU_OUT_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.848         */0.505         U0_DATA_SYNC/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.557    */8.850         */0.507         U0_ALU/valid_data_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.851         */0.507         U1_RST_SYN/\rst_shift_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.614   */8.852         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.614   */8.854         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.614   */8.858         */0.509         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.860         */0.507         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.863         */0.503         U0_RST_SYN/\rst_shift_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.866         */0.522         U0_Register_File/\regfile_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.871         */0.513         U0_Register_File/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.874         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.875         */0.483         U0_Register_File/\regfile_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.667   */8.876         */0.505         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.724   */8.897         */0.399         U0_PULSE_GEN/LVL_SIG_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.897         */0.481         U0_Register_File/\regfile_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.899         */0.479         U0_Register_File/\regfile_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.901         */0.479         U0_Register_File/\regfile_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.904         */0.478         U0_Register_File/\regfile_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.705   */8.905         */0.464         U0_Register_File/\regfile_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.691   */8.907         */0.479         U0_Register_File/\regfile_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.706   */8.914         */0.463         U0_Register_File/\regfile_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.759   */8.920         */0.412         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.710   */8.921         */0.460         U0_Register_File/\regfile_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.771   */8.934         */0.400         U0_DATA_SYNC/enable_pulse_gen_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.688   */8.943         */0.481         U0_Register_File/\regfile_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.686   */8.944         */0.480         U0_Register_File/\regfile_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.774   */8.950         */0.397         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.774   */8.953         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */8.953         */0.402         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.689   */8.954         */0.479         U0_Register_File/\regfile_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.721   */8.955         */0.402         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.775   */8.955         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.720   */8.955         */0.402         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */8.956         */0.402         U1_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.774   */8.957         */0.396         U0_DATA_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.722   */8.961         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.723   */8.963         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.723   */8.967         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */8.968         */0.398         U0_RST_SYN/\rst_shift_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.550    */8.984         */0.514         U0_ALU/\ALU_OUT_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.775   */8.985         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.770   */9.016         */0.399         U0_DATA_SYNC/\sync_reg_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.655    */9.066         */0.410         U0_ALU/\ALU_OUT_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.620   */9.075         */0.503         U0_TOP_TX/mux/TX_OUT_mux_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.644   */9.085         */0.506         U1_RST_SYN/\rst_shift_reg_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.659    */9.088         */0.406         U0_ALU/\ALU_OUT_reg[2] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	217.687  214.866/*       54.254/*        framing_error    1
RX_CLOCK(R)->RX_CLOCK(R)	217.687  215.569/*       54.254/*        parity_error    1
TX_CLOCK(R)->TX_CLOCK(R)	6945.083 6942.303/*      1736.110/*      UART_TX_O    1
