0.6
2018.3
Dec  6 2018
23:39:36
/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.sim/sim_1/synth/timing/xsim/design_top_temp_tb_time_synth.v,1627756184,verilog,,/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v,,RAM32X1S_HD1;RAM32X1S_HD10;RAM32X1S_HD11;RAM32X1S_HD12;RAM32X1S_HD13;RAM32X1S_HD14;RAM32X1S_HD15;RAM32X1S_HD16;RAM32X1S_HD17;RAM32X1S_HD18;RAM32X1S_HD19;RAM32X1S_HD2;RAM32X1S_HD20;RAM32X1S_HD21;RAM32X1S_HD22;RAM32X1S_HD23;RAM32X1S_HD24;RAM32X1S_HD25;RAM32X1S_HD26;RAM32X1S_HD27;RAM32X1S_HD28;RAM32X1S_HD29;RAM32X1S_HD3;RAM32X1S_HD30;RAM32X1S_HD31;RAM32X1S_HD32;RAM32X1S_HD33;RAM32X1S_HD34;RAM32X1S_HD35;RAM32X1S_HD36;RAM32X1S_HD37;RAM32X1S_HD38;RAM32X1S_HD39;RAM32X1S_HD4;RAM32X1S_HD40;RAM32X1S_HD41;RAM32X1S_HD42;RAM32X1S_HD43;RAM32X1S_HD44;RAM32X1S_HD45;RAM32X1S_HD46;RAM32X1S_HD47;RAM32X1S_HD48;RAM32X1S_HD49;RAM32X1S_HD5;RAM32X1S_HD50;RAM32X1S_HD51;RAM32X1S_HD52;RAM32X1S_HD53;RAM32X1S_HD54;RAM32X1S_HD55;RAM32X1S_HD56;RAM32X1S_HD57;RAM32X1S_HD58;RAM32X1S_HD59;RAM32X1S_HD6;RAM32X1S_HD60;RAM32X1S_HD61;RAM32X1S_HD62;RAM32X1S_HD63;RAM32X1S_HD7;RAM32X1S_HD8;RAM32X1S_HD9;RAM32X1S_UNIQ_BASE_;buff_cal_wrapper;cntr_tst;debounce_logic;debounce_logic_0;design_1;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz;design_1_wrapper;design_top_temp;glbl;manchester_rx_m;manchester_rx_top;manchester_tx_m;manchester_tx_top;mmcm_drp_rcf_0628;reg_b;sp_ram_sim;top;top_mmcme2;uart_tx_wrapper;uart_txm_ex,,,../../../../../general_station_07_17.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../../general_station_07_17.srcs/sources_1/imports/MMCME2_DRP;../../../../../general_station_07_17.srcs/sources_1/new,,,,,
/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v,1627690487,verilog,,,/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/parameters_top.vh,design_top_temp_tb,,,../../../../../general_station_07_17.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../../general_station_07_17.srcs/sources_1/imports/MMCME2_DRP;../../../../../general_station_07_17.srcs/sources_1/new,,,,,
/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sources_1/new/parameters_top.vh,1627752130,verilog,,,,,,,,,,,,
