// Seed: 2018660744
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1] = id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_8,
      id_5,
      id_11,
      id_9
  );
  wire _id_14;
  assign id_8[id_14] = -1;
endmodule
