read_verilog ../top.v
synth
splice -no_outputs
dump
