merge -out cov_merged_output test*
load -run ./cov_work/scope/cov_merged_output/
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.zic_irg_inst -expression 6.1
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {zic_mmr_read_data_o[3-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {zic_ack_int_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {zic_ack_int_id_w[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {zic_nxtp_id_w[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_mmr_read_data_o[3-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_ack_int_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_ack_int_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_nxtp_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {ack_int_id_w[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_cfg_w[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_info_w[0-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_nxtp_w[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq0_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq1_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq2_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq3_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq4_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq5_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq6_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq7_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq8_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq9_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq10_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq11_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq12_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq13_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq14_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq15_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq16_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq17_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq18_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq19_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq20_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq21_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq22_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq23_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq24_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq25_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq26_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq27_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq28_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq29_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq30_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq31_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq32_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq33_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq34_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq35_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq36_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq37_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq38_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq39_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq40_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq41_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq42_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq43_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq44_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq45_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq46_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst -toggle {irq47_ctrl_w[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_ack_int_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_ack_int_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst -toggle {zic_ack_int_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {zic_cfg_o[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {zic_info_o[0-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {zic_nxtp_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst_inst.zic_mmr_top_inst -toggle {zic_nxtp_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq0_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq1_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq2_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq3_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq4_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq5_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq6_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq7_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq8_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq9_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq10_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq11_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq12_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq13_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq14_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq15_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq16_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq17_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq18_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq19_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq20_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq21_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq22_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq23_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq24_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq25_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq26_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq27_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq28_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq29_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq30_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq31_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq32_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq33_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq34_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq35_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq36_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq37_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq38_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq39_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq40_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq41_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq42_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq43_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq44_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq45_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq46_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst -toggle {irq47_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ack_inst -toggle {zic_ack_int_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ack_inst -toggle {zic_ack_int_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ack_inst -toggle {zic_ack_int_id_r[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_cfg_inst -toggle {zic_cfg_o[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_info_inst -toggle {zic_info_o[0-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_nxtp_inst -toggle {zic_nxtp_id[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_nxtp_inst -toggle {zic_nxtp_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_nxtp_inst -toggle {zic_nxtp_r[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq0_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq1_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq2_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq3_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq4_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq5_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq6_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq7_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq8_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq9_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq10_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq11_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq12_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq13_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq14_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq15_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq16_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq17_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq18_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq19_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq20_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq21_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq22_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq23_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq24_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq25_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq26_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq27_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq28_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq29_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq30_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq31_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq32_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq33_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq34_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq35_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq36_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq37_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq38_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq39_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq40_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq41_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq42_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq43_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq44_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq45_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq46_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst -toggle {irq47_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_0_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_0_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_0_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_0_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_1_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_1_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_1_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_1_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_2_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_2_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_2_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_2_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_3_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_3_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_3_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_3_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_4_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_4_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_4_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_4_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_5_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_5_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_5_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_5_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_6_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_6_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_6_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_6_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_7_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_7_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_7_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_7_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_8_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_8_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_8_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_8_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_9_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_9_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_9_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_9_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_10_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_10_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_10_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_10_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_11_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_11_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_11_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_11_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_12_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_12_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_12_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_12_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_13_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_13_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_13_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_13_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_14_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_14_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_14_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_14_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_15_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_15_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_15_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_15_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_16_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_16_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_16_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_16_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_17_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_17_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_17_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_17_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_18_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_18_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_18_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_18_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_19_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_19_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_19_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_19_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_20_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_20_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_20_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_20_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_21_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_21_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_21_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_21_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_22_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_22_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_22_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_22_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_23_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_23_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_23_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_23_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_24_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_24_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_24_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_24_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_25_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_25_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_25_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_25_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_26_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_26_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_26_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_26_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_27_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_27_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_27_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_27_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_28_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_28_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_28_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_28_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_29_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_29_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_29_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_29_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_30_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_30_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_30_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_30_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_31_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_31_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_31_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_31_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_32_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_32_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_32_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_32_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_33_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_33_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_33_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_33_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_34_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_34_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_34_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_34_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_35_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_35_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_35_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_35_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_36_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_36_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_36_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_36_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_37_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_37_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_37_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_37_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_38_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_38_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_38_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_38_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_39_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_39_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_39_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_39_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_40_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_40_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_40_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_40_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_41_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_41_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_41_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_41_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_42_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_42_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_42_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_42_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_43_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_43_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_43_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_43_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_44_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_44_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_44_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_44_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_45_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_45_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_45_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_45_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_46_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_46_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_46_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_46_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_47_ctrl -toggle {zic_irq_ctrl_o[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_47_ctrl -toggle {zic_ie_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_47_ctrl -toggle {zic_ip_mmr[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.zic_mmr_ctrl_inst.irq_47_ctrl -toggle {zic_attr_mmr[0-5]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {zic_ack_int_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {zic_cfg_i[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {zic_info_i[0-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq0_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq1_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq2_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq3_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq4_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq5_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq6_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq7_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq8_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq9_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq10_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq11_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq12_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq13_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq14_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq15_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq16_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq17_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq18_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq19_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq20_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq21_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq22_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq23_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq24_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq25_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq26_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq27_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq28_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq29_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq30_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq31_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq32_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq33_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq34_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq35_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq36_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq37_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq38_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq39_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq40_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq41_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq42_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq43_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq44_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq45_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq46_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {irq47_ctrl_i[1-21]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {zic_mmr_read_data_o[3-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {zic_mmr_read_data_r[3-31]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_op_mux_inst -toggle {zic_ack_int_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst -toggle {zic_ack_id_in[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst -toggle {interrupt_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst -toggle {zic_nxtp_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst -toggle {interrupt_id_w[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.interrupt_recieve_inst -toggle {ack_id[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {interrupt_id_o[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_0[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_1[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_2[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_3[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_4[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_5[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_6[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_7[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_8[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_9[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_10[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_11[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_12[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_13[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_14[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_15[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_16[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_17[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_18[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_19[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_20[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_21[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_22[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id0_23[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_0[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_1[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_2[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_3[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_4[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_5[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_6[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_7[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_8[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_9[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_10[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id1_11[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id2_0[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id2_1[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id2_2[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id2_3[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id2_4[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id2_5[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id3_0[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id3_1[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id3_2[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id4_0[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id5_0[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst -toggle {stage_id5_1[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int0_int1_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int0_int1_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int0_int1_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int2_int3_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int2_int3_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int2_int3_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int4_int5_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int4_int5_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int4_int5_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int6_int7_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int6_int7_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int6_int7_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int8_int9_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int8_int9_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int8_int9_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int10_int11_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int10_int11_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int10_int11_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int12_int13_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int12_int13_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int12_int13_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int14_int15_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int14_int15_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int14_int15_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int16_int17_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int16_int17_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int16_int17_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int18_int19_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int18_int19_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int18_int19_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int20_int21_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int20_int21_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int20_int21_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int22_int23_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int22_int23_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int22_int23_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int24_int25_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int24_int25_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int24_int25_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int26_int27_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int26_int27_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int26_int27_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int28_int29_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int28_int29_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int28_int29_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int30_int31_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int30_int31_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int30_int31_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int32_int33_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int32_int33_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int32_int33_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int34_int35_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int34_int35_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int34_int35_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int36_int37_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int36_int37_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int36_int37_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int38_int39_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int38_int39_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int38_int39_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int40_int41_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int40_int41_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int40_int41_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int42_int43_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int42_int43_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int42_int43_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int44_int45_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int44_int45_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int44_int45_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int46_int47_comp -toggle {val1_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int46_int47_comp -toggle {val2_id[0-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st0_int46_int47_comp -toggle {out_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int0_int1_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int0_int1_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int0_int1_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int2_int3_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int2_int3_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int2_int3_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int4_int5_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int4_int5_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int4_int5_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int6_int7_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int6_int7_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int6_int7_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int8_int9_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int8_int9_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int8_int9_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int10_int11_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int10_int11_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int10_int11_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int12_int13_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int12_int13_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int12_int13_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int14_int15_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int14_int15_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int14_int15_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int16_int17_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int16_int17_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int16_int17_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int18_int19_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int18_int19_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int18_int19_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int20_int21_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int20_int21_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int20_int21_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int22_int23_comp -toggle {val1_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int22_int23_comp -toggle {val2_id[1-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st1_int22_int23_comp -toggle {out_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int0_int1_comp -toggle {val1_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int0_int1_comp -toggle {val2_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int0_int1_comp -toggle {out_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int2_int3_comp -toggle {val1_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int2_int3_comp -toggle {val2_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int2_int3_comp -toggle {out_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int4_int5_comp -toggle {val1_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int4_int5_comp -toggle {val2_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int4_int5_comp -toggle {out_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int6_int7_comp -toggle {val1_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int6_int7_comp -toggle {val2_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int6_int7_comp -toggle {out_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int8_int9_comp -toggle {val1_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int8_int9_comp -toggle {val2_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int8_int9_comp -toggle {out_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int10_int11_comp -toggle {val1_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int10_int11_comp -toggle {val2_id[2-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st2_int10_int11_comp -toggle {out_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int0_int1_comp -toggle {val1_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int0_int1_comp -toggle {val2_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int0_int1_comp -toggle {out_id[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int2_int3_comp -toggle {val1_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int2_int3_comp -toggle {val2_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int2_int3_comp -toggle {out_id[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int4_int5_comp -toggle {val1_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int4_int5_comp -toggle {val2_id[3-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st3_int4_int5_comp -toggle {out_id[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st4_int0_int1_comp -toggle {val1_id[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st4_int0_int1_comp -toggle {val2_id[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st4_int0_int1_comp -toggle {out_id[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st5_int0_int1_comp -toggle {val1_id[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st5_int0_int1_comp -toggle {val2_id[4-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.priority_resolve_inst.st5_int0_int1_comp -toggle {out_id[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.zic_irg_inst -toggle {highest_pending_int_id_i[6-7]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_top_inst.zic_irg_inst -toggle {interrupt_id_o[6-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_tap_controller_instance -block 20
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.apb_master_inst -block 11
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.apb_master_inst -block 14
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -block 14
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -block 35
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {step}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {cmdtype[2-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {cmdtype[0]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {debug_reg_address[13-15]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {debug_mem_read_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {debug_mem_write_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {paddr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {paddr[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {command_reg[23-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {command_reg[13-15]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {command_reg[18]}
exclude -inst test_top.DUT.dtm_to_dm_inst -toggle {postexec}
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -toggle {command[23-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -toggle {command[18]}
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -toggle {command[13-15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -toggle {next_state[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -toggle {postexec}
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -toggle {step}
exclude -inst test_top.DUT.dtm_to_dm_inst.debug_module_fsm_instnc -toggle {present_state[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {paddr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {paddr[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {postexec}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {command_reg[23-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {command_reg[13-15] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {command_reg[18] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {cmdtype[2-7] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {cmdtype[0] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {debug_reg_address[13-15] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {debug_mem_read_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {debug_mem_write_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {hartinfo_reg[0-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {abstractcs_reg[13-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {abstractcs_reg[11]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {abstractcs_reg[0-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {dmcontrol_reg[4-27]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {dmstatus_reg[25-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {dmstatus_reg[20-23]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {dmstatus_reg[14-15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc -toggle {dmstatus_reg[2-7]}

exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {addr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {addr[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {command_reg[23-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {command_reg[13-15] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {command_reg[18] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {hartinfo_reg[0-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {abstractcs_reg[13-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {abstractcs_reg[11]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {abstractcs_reg[0-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {dmcontrol_reg[4-27]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {dmstatus_reg[25-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {dmstatus_reg[20-23]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {dmstatus_reg[14-15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_mux_instnc -toggle {dmstatus_reg[2-7]}

exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {dmstatus_reg[25-31] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {dmstatus_reg[20-23] }                                                                                                  
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {dmstatus_reg[14-15] }                                                                                                  
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {dmstatus_reg[2-7]}                                                                                                     
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {hartinfo_reg[0-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {command_reg[23-31]}                                                                                                    
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {command_reg[13-15]}                                                                                                    
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {command_reg[18]}                                                                                                     
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {abstractcs_reg[13-31]}                                                                                                
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {abstractcs_reg[11]}                                                                                                    
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {abstractcs_reg[0-7]}                                                                                                   

exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {postexec}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {cmdtype[2-7] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {cmdtype[0] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {debug_reg_address[13] }
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {debug_mem_read_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {debug_mem_write_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {regno[13]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {ackunavail}




exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.apb_master_inst -toggle {apb_paddr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.apb_master_inst -toggle {apb_paddr[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.apb_master_inst -toggle {paddr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.apb_master_inst -toggle {paddr[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {paddr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {paddr[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst -toggle {dmi_address_out[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst -toggle {dmi_address_out[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance -toggle {paddr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance -toggle {paddr[3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance -toggle {jtag_to_apb_addr[5-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance -toggle {jtag_to_apb_addr[3]}

exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.wdt_mmr_csr_inst.wdt_counter_inst -toggle {wait_enable}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.wdt_mmr_csr_inst.wdt_counter_inst -toggle {stop_enable}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.wdt_mmr_csr_inst.wdt_counter_inst -toggle {stop_mode_i}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.wdt_mmr_csr_inst.wdt_counter_inst -toggle {wait_mode_i}

exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.wdt_mmr_csr_inst.wdt_reg_file_inst -toggle {wdt_ctrl_o[31:9]}
exclude -inst test_top.DUT.zilla_interrupt_control_inst.zic_mmr_top_inst.zic_mmr_reg_file_inst.wdt_mmr_csr_inst.wdt_reg_file_inst -toggle {wdt_ctrl_o[5:3]}

exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dmi_address_out[7-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {jtag_idcode[0-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {jtag_dtmcsr[0-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {jtag_command[0-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {jtag_dmiaccess[0-1]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {jtag_dmiaccess[34-40]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dtm_csr_dmi_hard_reset}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dtm_csr_dmi_reset}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dtm_csr_idle[0-2]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dtm_csr_dmi_stat[0-1]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dtm_csr_abits[0-5]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dtm_csr_version[0-3]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dmi_address[0-6]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dmi_op[0-1]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {op_field[0-1]}
exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.jtag_top_inst.jtag_data_register_inst -toggle {dtm_csr_reg_out[7-15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {dmcontrol_reg[4-27]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {debug_reg_address[15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc -toggle {regno[15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {addr[7-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {regno[15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {regno[13]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {command_reg[13]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {command_reg[15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {command_reg[18]}


exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {command_reg[23-24]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {command_reg[26-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {cmdtype[0]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {cmdtype[2]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {cmdtype[3-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {abstractcs_reg[0-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {abstractcs_reg[11]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {abstractcs_reg[13-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {abstractcs_reg_a[0]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {abstractcs_reg_a[2]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {abstractcs_reg_a[3-20]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -toggle {abstractcs_reg_b[0-7]}


exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.command_instnc -toggle {addr[7-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.command_instnc -toggle {command_reg[13]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.command_instnc -toggle {command_reg[15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.command_instnc -toggle {command_reg[18]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.command_instnc -toggle {command_reg[23-24]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.command_instnc -toggle {command_reg[26-31]}


exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmcontrol_instnc -toggle {addr[7-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmcontrol_instnc -toggle {dmcontrol_reg[4-27]}


exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {addr[7-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {regno[13]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {regno[15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {cmdtype[0]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {cmdtype[2]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {cmdtype[3-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {debug_reg_address[15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {debug_reg_address[13]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {debug_mem_write_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {debug_mem_read_addr[20-63]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {cmdtype_r[0]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {cmdtype_r[2]} 
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -toggle {cmdtype_r[3-7]} 


exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.hartinfo_instnc -toggle {hartinfo_reg[0-31]}

exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {ackunavail}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {dmstatus_reg[2-7]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {dmstatus_reg[14-15]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {dmstatus_reg[20-23]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {dmstatus_reg[25-31]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {dmstatus_reserved_a[0-6]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {stickyunavail}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {impebreak}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {dmstatus_reserved_b[0-1]}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {allnonexistent}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {anynonexistent}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {authenticated}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {authbusy}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {hasresethaltreq}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {confstrptrvalid}
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.dmstatus_instnc -toggle {version[2-3]}

exclude -inst test_top.DUT.dtm_to_dm_inst.jtag_apb_master_interface_instance.apb_master_inst -transition present_state.ACCESS.SETUP

exclude -inst test_top.DUT.instruction_memory_inst -toggle {debug_mem_read_addr[20-63]} 
exclude -inst test_top.DUT.instruction_memory_inst -toggle {debug_mem_write_addr[20-63]}
 
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.abstractcs_instnc -expression 13.2
exclude -inst test_top.DUT.dtm_to_dm_inst.apb_slave_dmreg_top_instnc.dm_register_file_instnc.data_reg01_instnc -expression 12.1




report -detail -all -text -overwrite -out  cov_report.txt
report -detail -text -overwrite -out  cov_uncovered_report.txt
report -detail -html -overwrite -out  ./cov_report_html
