// Seed: 256120546
macromodule module_0 ();
endmodule
module module_1;
  genvar id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    output tri id_3
);
  logic [1 : -1] id_5;
  ;
  module_0 modCall_1 ();
  nand primCall (id_1, id_2, id_5);
  initial begin : LABEL_0
    id_5 = -1'b0;
  end
endmodule
module module_3 (
    input tri id_0,
    output wand id_1,
    output wand id_2,
    input wor id_3,
    output wand id_4,
    output tri id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri id_11
);
  logic id_13;
  wire  id_14;
  module_0 modCall_1 ();
  assign id_5 = id_14;
  assign id_6 = id_3;
  assign id_8 = id_3;
  wire id_15 = id_15;
endmodule
