Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 946aad54f2094cc4868eadf45f885a15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 32 for port 'result' [C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/memory.sv:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WE3' [C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/instruction.sv:30]
WARNING: [VRFC 10-3823] variable 'PC' might have multiple concurrent drivers [C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/memory.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.Nbitfulladder
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
