

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9'
================================================================
* Date:           Fri May 10 12:38:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_18 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_9  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1373|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|     710|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     710|    1499|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_498_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln100_2_fu_502_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln100_3_fu_508_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln100_fu_494_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln106_1_fu_611_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln106_2_fu_615_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln106_3_fu_621_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln106_fu_607_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln78_1_fu_527_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln78_fu_532_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln83_1_fu_583_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln83_2_fu_588_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln83_fu_579_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln89_1_fu_465_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln89_2_fu_469_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln89_3_fu_475_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln89_fu_461_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln94_1_fu_555_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln94_2_fu_560_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln94_fu_551_p2     |         +|   0|  0|  64|          64|          64|
    |i_2_fu_637_p2          |         +|   0|  0|  10|           3|           2|
    |ap_condition_383       |       and|   0|  0|   2|           1|           1|
    |ap_condition_386       |       and|   0|  0|   2|           1|           1|
    |ap_condition_389       |       and|   0|  0|   2|           1|           1|
    |ap_condition_392       |       and|   0|  0|   2|           1|           1|
    |ap_condition_395       |       and|   0|  0|   2|           1|           1|
    |ap_condition_398       |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_452_p2    |      icmp|   0|  0|  10|           3|           3|
    |or_ln74_fu_542_p2      |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|1373|        1296|        1294|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add20414_fu_112          |   9|          2|   64|        128|
    |add239_124_fu_148        |   9|          2|   64|        128|
    |add27418_fu_136          |   9|          2|   64|        128|
    |add301_122_fu_144        |   9|          2|   64|        128|
    |add33720_fu_140          |   9|          2|   64|        128|
    |add371_126_fu_152        |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_25_fu_120          |   9|          2|   64|        128|
    |empty_26_fu_124          |   9|          2|   64|        128|
    |empty_27_fu_128          |   9|          2|   64|        128|
    |empty_28_fu_132          |   9|          2|   64|        128|
    |empty_fu_116             |   9|          2|   64|        128|
    |i_fu_108                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  709|       1418|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add20414_fu_112          |  64|   0|   64|          0|
    |add239_124_fu_148        |  64|   0|   64|          0|
    |add27418_fu_136          |  64|   0|   64|          0|
    |add301_122_fu_144        |  64|   0|   64|          0|
    |add33720_fu_140          |  64|   0|   64|          0|
    |add371_126_fu_152        |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_25_fu_120          |  64|   0|   64|          0|
    |empty_26_fu_124          |  64|   0|   64|          0|
    |empty_27_fu_128          |  64|   0|   64|          0|
    |empty_28_fu_132          |  64|   0|   64|          0|
    |empty_fu_116             |  64|   0|   64|          0|
    |i_fu_108                 |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 710|   0|  710|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9|  return value|
|add_ln40               |   in|   64|     ap_none|                                          add_ln40|        scalar|
|add_ln40_1             |   in|   64|     ap_none|                                        add_ln40_1|        scalar|
|add_ln40_3             |   in|   64|     ap_none|                                        add_ln40_3|        scalar|
|add_ln40_4             |   in|   64|     ap_none|                                        add_ln40_4|        scalar|
|add_ln40_2             |   in|   64|     ap_none|                                        add_ln40_2|        scalar|
|add_ln60_3             |   in|   64|     ap_none|                                        add_ln60_3|        scalar|
|mul211                 |   in|   64|     ap_none|                                            mul211|        scalar|
|mul202                 |   in|   64|     ap_none|                                            mul202|        scalar|
|mul254                 |   in|   64|     ap_none|                                            mul254|        scalar|
|mul262                 |   in|   64|     ap_none|                                            mul262|        scalar|
|mul2                   |   in|   64|     ap_none|                                              mul2|        scalar|
|mul246                 |   in|   64|     ap_none|                                            mul246|        scalar|
|mul5                   |   in|   64|     ap_none|                                              mul5|        scalar|
|mul325                 |   in|   64|     ap_none|                                            mul325|        scalar|
|mul4                   |   in|   64|     ap_none|                                              mul4|        scalar|
|mul318                 |   in|   64|     ap_none|                                            mul318|        scalar|
|mul344                 |   in|   64|     ap_none|                                            mul344|        scalar|
|mul353                 |   in|   64|     ap_none|                                            mul353|        scalar|
|mul360                 |   in|   64|     ap_none|                                            mul360|        scalar|
|mul369                 |   in|   64|     ap_none|                                            mul369|        scalar|
|mul3                   |   in|   64|     ap_none|                                              mul3|        scalar|
|mul290                 |   in|   64|     ap_none|                                            mul290|        scalar|
|mul299                 |   in|   64|     ap_none|                                            mul299|        scalar|
|mul221                 |   in|   64|     ap_none|                                            mul221|        scalar|
|mul237                 |   in|   64|     ap_none|                                            mul237|        scalar|
|mul229                 |   in|   64|     ap_none|                                            mul229|        scalar|
|add371_126_out         |  out|   64|      ap_vld|                                    add371_126_out|       pointer|
|add371_126_out_ap_vld  |  out|    1|      ap_vld|                                    add371_126_out|       pointer|
|add239_124_out         |  out|   64|      ap_vld|                                    add239_124_out|       pointer|
|add239_124_out_ap_vld  |  out|    1|      ap_vld|                                    add239_124_out|       pointer|
|add301_122_out         |  out|   64|      ap_vld|                                    add301_122_out|       pointer|
|add301_122_out_ap_vld  |  out|    1|      ap_vld|                                    add301_122_out|       pointer|
|add33720_out           |  out|   64|      ap_vld|                                      add33720_out|       pointer|
|add33720_out_ap_vld    |  out|    1|      ap_vld|                                      add33720_out|       pointer|
|add27418_out           |  out|   64|      ap_vld|                                      add27418_out|       pointer|
|add27418_out_ap_vld    |  out|    1|      ap_vld|                                      add27418_out|       pointer|
|p_out                  |  out|   64|      ap_vld|                                             p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                                             p_out|       pointer|
|p_out1                 |  out|   64|      ap_vld|                                            p_out1|       pointer|
|p_out1_ap_vld          |  out|    1|      ap_vld|                                            p_out1|       pointer|
|p_out2                 |  out|   64|      ap_vld|                                            p_out2|       pointer|
|p_out2_ap_vld          |  out|    1|      ap_vld|                                            p_out2|       pointer|
|p_out3                 |  out|   64|      ap_vld|                                            p_out3|       pointer|
|p_out3_ap_vld          |  out|    1|      ap_vld|                                            p_out3|       pointer|
|p_out4                 |  out|   64|      ap_vld|                                            p_out4|       pointer|
|p_out4_ap_vld          |  out|    1|      ap_vld|                                            p_out4|       pointer|
|add20414_out           |  out|   64|      ap_vld|                                      add20414_out|       pointer|
|add20414_out_ap_vld    |  out|    1|      ap_vld|                                      add20414_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add20414 = alloca i32 1"   --->   Operation 5 'alloca' 'add20414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_26 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add27418 = alloca i32 1"   --->   Operation 11 'alloca' 'add27418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add33720 = alloca i32 1"   --->   Operation 12 'alloca' 'add33720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add301_122 = alloca i32 1"   --->   Operation 13 'alloca' 'add301_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add239_124 = alloca i32 1"   --->   Operation 14 'alloca' 'add239_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add371_126 = alloca i32 1"   --->   Operation 15 'alloca' 'add371_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul229_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul229"   --->   Operation 16 'read' 'mul229_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul237_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul237"   --->   Operation 17 'read' 'mul237_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul221_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul221"   --->   Operation 18 'read' 'mul221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul299_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul299"   --->   Operation 19 'read' 'mul299_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul290_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul290"   --->   Operation 20 'read' 'mul290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul3"   --->   Operation 21 'read' 'mul3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul369_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul369"   --->   Operation 22 'read' 'mul369_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mul360_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul360"   --->   Operation 23 'read' 'mul360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul353_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul353"   --->   Operation 24 'read' 'mul353_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mul344_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul344"   --->   Operation 25 'read' 'mul344_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul318_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul318"   --->   Operation 26 'read' 'mul318_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul4"   --->   Operation 27 'read' 'mul4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul325_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul325"   --->   Operation 28 'read' 'mul325_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mul5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul5"   --->   Operation 29 'read' 'mul5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mul246_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul246"   --->   Operation 30 'read' 'mul246_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul2"   --->   Operation 31 'read' 'mul2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mul262_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul262"   --->   Operation 32 'read' 'mul262_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul254_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul254"   --->   Operation 33 'read' 'mul254_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mul202_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul202"   --->   Operation 34 'read' 'mul202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mul211_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul211"   --->   Operation 35 'read' 'mul211_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln60_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln60_3"   --->   Operation 36 'read' 'add_ln60_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln40_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln40_2"   --->   Operation 37 'read' 'add_ln40_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln40_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln40_4"   --->   Operation 38 'read' 'add_ln40_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_ln40_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln40_3"   --->   Operation 39 'read' 'add_ln40_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_ln40_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln40_1"   --->   Operation 40 'read' 'add_ln40_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_ln40_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln40"   --->   Operation 41 'read' 'add_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_read, i64 %add371_126"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_1_read, i64 %add239_124"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_3_read, i64 %add301_122"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_4_read, i64 %add33720"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_2_read, i64 %add27418"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_read, i64 %empty_28"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_1_read, i64 %empty_27"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_2_read, i64 %empty_26"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_3_read, i64 %empty_25"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln40_4_read, i64 %empty"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln60_3_read, i64 %add20414"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body196"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [d3.cpp:68]   --->   Operation 55 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%icmp_ln68 = icmp_eq  i3 %i_1, i3 6" [d3.cpp:68]   --->   Operation 56 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body196.split, void %for.end377.exitStub" [d3.cpp:68]   --->   Operation 57 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:70]   --->   Operation 58 'specpipeline' 'specpipeline_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d3.cpp:68]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [d3.cpp:68]   --->   Operation 60 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.73ns)   --->   "%switch_ln74 = switch i3 %i_1, void %for.inc372, i3 0, void %sw.bb, i3 4, void %sw.bb302, i3 2, void %sw.bb240" [d3.cpp:74]   --->   Operation 61 'switch' 'switch_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.73>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%add27418_load = load i64 %add27418" [d3.cpp:89]   --->   Operation 62 'load' 'add27418_load' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.08ns)   --->   "%add_ln89 = add i64 %mul254_read, i64 %mul262_read" [d3.cpp:89]   --->   Operation 63 'add' 'add_ln89' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.08ns)   --->   "%add_ln89_1 = add i64 %mul246_read, i64 %mul2_read" [d3.cpp:89]   --->   Operation 64 'add' 'add_ln89_1' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_2 = add i64 %add_ln89, i64 %add_ln89_1" [d3.cpp:89]   --->   Operation 65 'add' 'add_ln89_2' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89_3 = add i64 %add_ln89_2, i64 %add27418_load" [d3.cpp:89]   --->   Operation 66 'add' 'add_ln89_3' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln90 = store i64 %add_ln89_3, i64 %add27418" [d3.cpp:90]   --->   Operation 67 'store' 'store_ln90' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln90 = store i64 %add_ln89_3, i64 %empty_26" [d3.cpp:90]   --->   Operation 68 'store' 'store_ln90' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc372" [d3.cpp:90]   --->   Operation 69 'br' 'br_ln90' <Predicate = (!icmp_ln68 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%add33720_load = load i64 %add33720" [d3.cpp:100]   --->   Operation 70 'load' 'add33720_load' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %mul5_read, i64 %mul325_read" [d3.cpp:100]   --->   Operation 71 'add' 'add_ln100' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.08ns)   --->   "%add_ln100_1 = add i64 %mul318_read, i64 %mul4_read" [d3.cpp:100]   --->   Operation 72 'add' 'add_ln100_1' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_2 = add i64 %add_ln100, i64 %add_ln100_1" [d3.cpp:100]   --->   Operation 73 'add' 'add_ln100_2' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_3 = add i64 %add_ln100_2, i64 %add33720_load" [d3.cpp:100]   --->   Operation 74 'add' 'add_ln100_3' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln101 = store i64 %add_ln100_3, i64 %add33720" [d3.cpp:101]   --->   Operation 75 'store' 'store_ln101' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln101 = store i64 %add_ln100_3, i64 %empty" [d3.cpp:101]   --->   Operation 76 'store' 'store_ln101' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc372" [d3.cpp:101]   --->   Operation 77 'br' 'br_ln101' <Predicate = (!icmp_ln68 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%add20414_load = load i64 %add20414" [d3.cpp:78]   --->   Operation 78 'load' 'add20414_load' <Predicate = (!icmp_ln68 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_1 = add i64 %mul211_read, i64 %add20414_load" [d3.cpp:78]   --->   Operation 79 'add' 'add_ln78_1' <Predicate = (!icmp_ln68 & i_1 == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i64 %add_ln78_1, i64 %mul202_read" [d3.cpp:78]   --->   Operation 80 'add' 'add_ln78' <Predicate = (!icmp_ln68 & i_1 == 0)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln79 = store i64 %add_ln78, i64 %add20414" [d3.cpp:79]   --->   Operation 81 'store' 'store_ln79' <Predicate = (!icmp_ln68 & i_1 == 0)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc372" [d3.cpp:79]   --->   Operation 82 'br' 'br_ln79' <Predicate = (!icmp_ln68 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln74 = or i3 %i_1, i3 1" [d3.cpp:74]   --->   Operation 83 'or' 'or_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.73ns)   --->   "%switch_ln74 = switch i3 %or_ln74, void %for.inc372.1, i3 5, void %sw.bb338.1, i3 1, void %sw.bb214.1, i3 3, void %sw.bb275.1" [d3.cpp:74]   --->   Operation 84 'switch' 'switch_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.73>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%add301_122_load = load i64 %add301_122" [d3.cpp:94]   --->   Operation 85 'load' 'add301_122_load' <Predicate = (!icmp_ln68 & or_ln74 == 3)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94 = add i64 %mul3_read, i64 %mul290_read" [d3.cpp:94]   --->   Operation 86 'add' 'add_ln94' <Predicate = (!icmp_ln68 & or_ln74 == 3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (1.08ns)   --->   "%add_ln94_1 = add i64 %mul299_read, i64 %add301_122_load" [d3.cpp:94]   --->   Operation 87 'add' 'add_ln94_1' <Predicate = (!icmp_ln68 & or_ln74 == 3)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_2 = add i64 %add_ln94_1, i64 %add_ln94" [d3.cpp:94]   --->   Operation 88 'add' 'add_ln94_2' <Predicate = (!icmp_ln68 & or_ln74 == 3)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln95 = store i64 %add_ln94_2, i64 %add301_122" [d3.cpp:95]   --->   Operation 89 'store' 'store_ln95' <Predicate = (!icmp_ln68 & or_ln74 == 3)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln95 = store i64 %add_ln94_2, i64 %empty_25" [d3.cpp:95]   --->   Operation 90 'store' 'store_ln95' <Predicate = (!icmp_ln68 & or_ln74 == 3)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc372.1" [d3.cpp:95]   --->   Operation 91 'br' 'br_ln95' <Predicate = (!icmp_ln68 & or_ln74 == 3)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%add239_124_load = load i64 %add239_124" [d3.cpp:83]   --->   Operation 92 'load' 'add239_124_load' <Predicate = (!icmp_ln68 & or_ln74 == 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83 = add i64 %mul221_read, i64 %mul237_read" [d3.cpp:83]   --->   Operation 93 'add' 'add_ln83' <Predicate = (!icmp_ln68 & or_ln74 == 1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (1.08ns)   --->   "%add_ln83_1 = add i64 %mul229_read, i64 %add239_124_load" [d3.cpp:83]   --->   Operation 94 'add' 'add_ln83_1' <Predicate = (!icmp_ln68 & or_ln74 == 1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln83_2 = add i64 %add_ln83_1, i64 %add_ln83" [d3.cpp:83]   --->   Operation 95 'add' 'add_ln83_2' <Predicate = (!icmp_ln68 & or_ln74 == 1)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln84 = store i64 %add_ln83_2, i64 %add239_124" [d3.cpp:84]   --->   Operation 96 'store' 'store_ln84' <Predicate = (!icmp_ln68 & or_ln74 == 1)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln84 = store i64 %add_ln83_2, i64 %empty_27" [d3.cpp:84]   --->   Operation 97 'store' 'store_ln84' <Predicate = (!icmp_ln68 & or_ln74 == 1)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc372.1" [d3.cpp:84]   --->   Operation 98 'br' 'br_ln84' <Predicate = (!icmp_ln68 & or_ln74 == 1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%add371_126_load = load i64 %add371_126" [d3.cpp:106]   --->   Operation 99 'load' 'add371_126_load' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.08ns)   --->   "%add_ln106 = add i64 %mul344_read, i64 %mul353_read" [d3.cpp:106]   --->   Operation 100 'add' 'add_ln106' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.08ns)   --->   "%add_ln106_1 = add i64 %mul369_read, i64 %mul360_read" [d3.cpp:106]   --->   Operation 101 'add' 'add_ln106_1' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_2 = add i64 %add_ln106, i64 %add_ln106_1" [d3.cpp:106]   --->   Operation 102 'add' 'add_ln106_2' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_3 = add i64 %add_ln106_2, i64 %add371_126_load" [d3.cpp:106]   --->   Operation 103 'add' 'add_ln106_3' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln107 = store i64 %add_ln106_3, i64 %add371_126" [d3.cpp:107]   --->   Operation 104 'store' 'store_ln107' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln107 = store i64 %add_ln106_3, i64 %empty_28" [d3.cpp:107]   --->   Operation 105 'store' 'store_ln107' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc372.1" [d3.cpp:107]   --->   Operation 106 'br' 'br_ln107' <Predicate = (!icmp_ln68 & or_ln74 == 5)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i_1, i3 2" [d3.cpp:68]   --->   Operation 107 'add' 'i_2' <Predicate = (!icmp_ln68)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln68 = store i3 %i_2, i3 %i" [d3.cpp:68]   --->   Operation 108 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body196" [d3.cpp:68]   --->   Operation 109 'br' 'br_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%add20414_load_1 = load i64 %add20414"   --->   Operation 110 'load' 'add20414_load_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_load40 = load i64 %empty"   --->   Operation 111 'load' 'p_load40' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_load39 = load i64 %empty_25"   --->   Operation 112 'load' 'p_load39' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_load38 = load i64 %empty_26"   --->   Operation 113 'load' 'p_load38' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_load37 = load i64 %empty_27"   --->   Operation 114 'load' 'p_load37' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_28"   --->   Operation 115 'load' 'p_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%add27418_load_1 = load i64 %add27418"   --->   Operation 116 'load' 'add27418_load_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%add33720_load_1 = load i64 %add33720"   --->   Operation 117 'load' 'add33720_load_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%add301_122_load_1 = load i64 %add301_122"   --->   Operation 118 'load' 'add301_122_load_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%add239_124_load_1 = load i64 %add239_124"   --->   Operation 119 'load' 'add239_124_load_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%add371_126_load_1 = load i64 %add371_126"   --->   Operation 120 'load' 'add371_126_load_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add371_126_out, i64 %add371_126_load_1"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_124_out, i64 %add239_124_load_1"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add301_122_out, i64 %add301_122_load_1"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add33720_out, i64 %add33720_load_1"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add27418_out, i64 %add27418_load_1"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out, i64 %p_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out1, i64 %p_load37"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out2, i64 %p_load38"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out3, i64 %p_load39"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %p_out4, i64 %p_load40"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add20414_out, i64 %add20414_load_1"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln40_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln40_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln40_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln40_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln60_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul211]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul202]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul254]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul262]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul246]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul325]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul318]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul344]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul353]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul360]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul369]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul290]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul299]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul221]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul237]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul229]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add371_126_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add239_124_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add301_122_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add33720_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add27418_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add20414_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
add20414               (alloca           ) [ 011]
empty                  (alloca           ) [ 011]
empty_25               (alloca           ) [ 011]
empty_26               (alloca           ) [ 011]
empty_27               (alloca           ) [ 011]
empty_28               (alloca           ) [ 011]
add27418               (alloca           ) [ 011]
add33720               (alloca           ) [ 011]
add301_122             (alloca           ) [ 011]
add239_124             (alloca           ) [ 011]
add371_126             (alloca           ) [ 011]
mul229_read            (read             ) [ 011]
mul237_read            (read             ) [ 011]
mul221_read            (read             ) [ 011]
mul299_read            (read             ) [ 011]
mul290_read            (read             ) [ 011]
mul3_read              (read             ) [ 011]
mul369_read            (read             ) [ 011]
mul360_read            (read             ) [ 011]
mul353_read            (read             ) [ 011]
mul344_read            (read             ) [ 011]
mul318_read            (read             ) [ 011]
mul4_read              (read             ) [ 011]
mul325_read            (read             ) [ 011]
mul5_read              (read             ) [ 011]
mul246_read            (read             ) [ 011]
mul2_read              (read             ) [ 011]
mul262_read            (read             ) [ 011]
mul254_read            (read             ) [ 011]
mul202_read            (read             ) [ 011]
mul211_read            (read             ) [ 011]
add_ln60_3_read        (read             ) [ 000]
add_ln40_2_read        (read             ) [ 000]
add_ln40_4_read        (read             ) [ 000]
add_ln40_3_read        (read             ) [ 000]
add_ln40_1_read        (read             ) [ 000]
add_ln40_read          (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 011]
icmp_ln68              (icmp             ) [ 011]
br_ln68                (br               ) [ 000]
specpipeline_ln70      (specpipeline     ) [ 000]
speclooptripcount_ln68 (speclooptripcount) [ 000]
specloopname_ln68      (specloopname     ) [ 000]
switch_ln74            (switch           ) [ 000]
add27418_load          (load             ) [ 000]
add_ln89               (add              ) [ 000]
add_ln89_1             (add              ) [ 000]
add_ln89_2             (add              ) [ 000]
add_ln89_3             (add              ) [ 000]
store_ln90             (store            ) [ 000]
store_ln90             (store            ) [ 000]
br_ln90                (br               ) [ 000]
add33720_load          (load             ) [ 000]
add_ln100              (add              ) [ 000]
add_ln100_1            (add              ) [ 000]
add_ln100_2            (add              ) [ 000]
add_ln100_3            (add              ) [ 000]
store_ln101            (store            ) [ 000]
store_ln101            (store            ) [ 000]
br_ln101               (br               ) [ 000]
add20414_load          (load             ) [ 000]
add_ln78_1             (add              ) [ 000]
add_ln78               (add              ) [ 000]
store_ln79             (store            ) [ 000]
br_ln79                (br               ) [ 000]
or_ln74                (or               ) [ 011]
switch_ln74            (switch           ) [ 000]
add301_122_load        (load             ) [ 000]
add_ln94               (add              ) [ 000]
add_ln94_1             (add              ) [ 000]
add_ln94_2             (add              ) [ 000]
store_ln95             (store            ) [ 000]
store_ln95             (store            ) [ 000]
br_ln95                (br               ) [ 000]
add239_124_load        (load             ) [ 000]
add_ln83               (add              ) [ 000]
add_ln83_1             (add              ) [ 000]
add_ln83_2             (add              ) [ 000]
store_ln84             (store            ) [ 000]
store_ln84             (store            ) [ 000]
br_ln84                (br               ) [ 000]
add371_126_load        (load             ) [ 000]
add_ln106              (add              ) [ 000]
add_ln106_1            (add              ) [ 000]
add_ln106_2            (add              ) [ 000]
add_ln106_3            (add              ) [ 000]
store_ln107            (store            ) [ 000]
store_ln107            (store            ) [ 000]
br_ln107               (br               ) [ 000]
i_2                    (add              ) [ 000]
store_ln68             (store            ) [ 000]
br_ln68                (br               ) [ 000]
add20414_load_1        (load             ) [ 000]
p_load40               (load             ) [ 000]
p_load39               (load             ) [ 000]
p_load38               (load             ) [ 000]
p_load37               (load             ) [ 000]
p_load                 (load             ) [ 000]
add27418_load_1        (load             ) [ 000]
add33720_load_1        (load             ) [ 000]
add301_122_load_1      (load             ) [ 000]
add239_124_load_1      (load             ) [ 000]
add371_126_load_1      (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln40">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln40"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln40_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln40_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln40_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_ln40_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_ln60_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul211">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul211"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mul202">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul202"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul254">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul254"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mul262">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul262"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mul2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mul246">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul246"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mul5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mul325">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul325"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mul4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul318">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul318"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mul344">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul344"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mul353">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul353"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mul360">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul360"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mul369">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul369"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mul3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mul290">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul290"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mul299">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul299"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mul221">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul221"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mul237">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul237"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mul229">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul229"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="add371_126_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add371_126_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="add239_124_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add239_124_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="add301_122_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add301_122_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="add33720_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add33720_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="add27418_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add27418_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_out">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_out1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_out2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_out3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_out4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="add20414_out">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add20414_out"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add20414_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add20414/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_25_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_26_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_27_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_28_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add27418_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add27418/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add33720_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add33720/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add301_122_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add301_122/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add239_124_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add239_124/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add371_126_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add371_126/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mul229_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul229_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mul237_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul237_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mul221_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul221_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mul299_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul299_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul290_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul290_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mul3_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul3_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul369_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul369_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mul360_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul360_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul353_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul353_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mul344_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul344_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mul318_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul318_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mul4_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul4_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul325_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul325_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul5_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul5_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mul246_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul246_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mul2_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul2_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mul262_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul262_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mul254_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul254_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mul202_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul202_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul211_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul211_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln60_3_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln60_3_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln40_2_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln40_2_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln40_4_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln40_4_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln40_3_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln40_3_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln40_1_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln40_1_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln40_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln40_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="write_ln0_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="0"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="write_ln0_write_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="64" slack="0"/>
<pin id="323" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="write_ln0_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="0" index="2" bw="64" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="write_ln0_write_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="64" slack="0"/>
<pin id="337" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="write_ln0_write_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="64" slack="0"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="write_ln0_write_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="0" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="64" slack="0"/>
<pin id="351" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="write_ln0_write_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="0" index="2" bw="64" slack="0"/>
<pin id="358" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="write_ln0_write_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="64" slack="0"/>
<pin id="365" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="write_ln0_write_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="64" slack="0"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="write_ln0_write_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="0" index="2" bw="64" slack="0"/>
<pin id="379" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="write_ln0_write_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="0" index="2" bw="64" slack="0"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln0_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln0_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln0_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln0_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln0_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln0_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln0_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln0_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln0_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln0_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln0_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln0_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="i_1_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="1"/>
<pin id="451" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln68_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add27418_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add27418_load/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln89_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="0" index="1" bw="64" slack="1"/>
<pin id="464" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln89_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="0" index="1" bw="64" slack="1"/>
<pin id="468" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln89_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln89_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln90_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="1"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln90_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="1"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add33720_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add33720_load/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln100_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="0" index="1" bw="64" slack="1"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln100_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="0" index="1" bw="64" slack="1"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln100_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_2/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln100_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_3/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln101_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="1"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln101_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="1"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add20414_load_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add20414_load/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln78_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="1"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln78_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="1"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln79_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="1"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_ln74_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add301_122_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add301_122_load/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln94_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="0" index="1" bw="64" slack="1"/>
<pin id="554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln94_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="1"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln94_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_2/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln95_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="1"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln95_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="1"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add239_124_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add239_124_load/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln83_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="0" index="1" bw="64" slack="1"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln83_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="1"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln83_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln84_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="1"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln84_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="1"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add371_126_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="1"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add371_126_load/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln106_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="0" index="1" bw="64" slack="1"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln106_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="0" index="1" bw="64" slack="1"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln106_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln106_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="0"/>
<pin id="624" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_3/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln107_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="1"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln107_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="1"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="i_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="0" index="1" bw="3" slack="0"/>
<pin id="640" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln68_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="1"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add20414_load_1_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add20414_load_1/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_load40_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load40/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_load39_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load39/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_load38_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load38/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_load37_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load37/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_load_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add27418_load_1_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add27418_load_1/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add33720_load_1_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add33720_load_1/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add301_122_load_1_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add301_122_load_1/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add239_124_load_1_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add239_124_load_1/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add371_126_load_1_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add371_126_load_1/2 "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="699" class="1005" name="add20414_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add20414 "/>
</bind>
</comp>

<comp id="707" class="1005" name="empty_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="714" class="1005" name="empty_25_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="721" class="1005" name="empty_26_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="728" class="1005" name="empty_27_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="735" class="1005" name="empty_28_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add27418_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add27418 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add33720_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add33720 "/>
</bind>
</comp>

<comp id="758" class="1005" name="add301_122_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add301_122 "/>
</bind>
</comp>

<comp id="766" class="1005" name="add239_124_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add239_124 "/>
</bind>
</comp>

<comp id="774" class="1005" name="add371_126_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add371_126 "/>
</bind>
</comp>

<comp id="782" class="1005" name="mul229_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul229_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="mul237_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="1"/>
<pin id="789" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul237_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="mul221_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="1"/>
<pin id="794" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul221_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul299_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="1"/>
<pin id="799" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul299_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="mul290_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="1"/>
<pin id="804" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul290_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="mul3_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="mul369_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul369_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="mul360_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul360_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="mul353_read_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul353_read "/>
</bind>
</comp>

<comp id="827" class="1005" name="mul344_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="1"/>
<pin id="829" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul344_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="mul318_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul318_read "/>
</bind>
</comp>

<comp id="837" class="1005" name="mul4_read_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="mul325_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul325_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="mul5_read_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul5_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="mul246_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul246_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="mul2_read_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2_read "/>
</bind>
</comp>

<comp id="862" class="1005" name="mul262_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul262_read "/>
</bind>
</comp>

<comp id="867" class="1005" name="mul254_read_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="1"/>
<pin id="869" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul254_read "/>
</bind>
</comp>

<comp id="872" class="1005" name="mul202_read_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul202_read "/>
</bind>
</comp>

<comp id="877" class="1005" name="mul211_read_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul211_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="76" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="76" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="76" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="76" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="76" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="76" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="76" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="76" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="76" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="76" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="106" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="106" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="106" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="106" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="106" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="106" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="106" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="106" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="106" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="106" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="106" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="306" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="300" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="294" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="288" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="282" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="306" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="300" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="282" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="294" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="288" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="276" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="78" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="473"><net_src comp="461" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="458" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="475" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="506"><net_src comp="494" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="491" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="508" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="449" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="100" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="559"><net_src comp="548" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="551" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="560" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="587"><net_src comp="576" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="579" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="588" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="619"><net_src comp="607" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="604" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="621" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="449" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="98" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="695"><net_src comp="108" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="702"><net_src comp="112" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="710"><net_src comp="116" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="717"><net_src comp="120" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="724"><net_src comp="124" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="731"><net_src comp="128" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="738"><net_src comp="132" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="745"><net_src comp="136" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="749"><net_src comp="742" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="753"><net_src comp="140" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="761"><net_src comp="144" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="769"><net_src comp="148" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="773"><net_src comp="766" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="777"><net_src comp="152" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="785"><net_src comp="156" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="790"><net_src comp="162" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="795"><net_src comp="168" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="800"><net_src comp="174" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="805"><net_src comp="180" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="810"><net_src comp="186" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="815"><net_src comp="192" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="820"><net_src comp="198" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="825"><net_src comp="204" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="830"><net_src comp="210" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="835"><net_src comp="216" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="840"><net_src comp="222" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="845"><net_src comp="228" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="850"><net_src comp="234" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="855"><net_src comp="240" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="860"><net_src comp="246" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="865"><net_src comp="252" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="870"><net_src comp="258" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="875"><net_src comp="264" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="880"><net_src comp="270" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="527" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add371_126_out | {2 }
	Port: add239_124_out | {2 }
	Port: add301_122_out | {2 }
	Port: add33720_out | {2 }
	Port: add27418_out | {2 }
	Port: p_out | {2 }
	Port: p_out1 | {2 }
	Port: p_out2 | {2 }
	Port: p_out3 | {2 }
	Port: p_out4 | {2 }
	Port: add20414_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : add_ln40 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : add_ln40_1 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : add_ln40_3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : add_ln40_4 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : add_ln40_2 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : add_ln60_3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul211 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul202 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul254 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul262 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul2 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul246 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul5 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul325 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul4 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul318 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul344 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul353 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul360 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul369 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul290 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul299 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul221 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul237 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul229 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln68 : 1
		br_ln68 : 2
		switch_ln74 : 1
		add_ln89_2 : 1
		add_ln89_3 : 2
		store_ln90 : 3
		store_ln90 : 3
		add_ln100_2 : 1
		add_ln100_3 : 2
		store_ln101 : 3
		store_ln101 : 3
		add_ln78_1 : 1
		add_ln78 : 2
		store_ln79 : 3
		or_ln74 : 1
		switch_ln74 : 1
		add_ln94_1 : 1
		add_ln94_2 : 2
		store_ln95 : 3
		store_ln95 : 3
		add_ln83_1 : 1
		add_ln83_2 : 2
		store_ln84 : 3
		store_ln84 : 3
		add_ln106_2 : 1
		add_ln106_3 : 2
		store_ln107 : 3
		store_ln107 : 3
		i_2 : 1
		store_ln68 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln89_fu_461       |    0    |    71   |
|          |      add_ln89_1_fu_465      |    0    |    71   |
|          |      add_ln89_2_fu_469      |    0    |    64   |
|          |      add_ln89_3_fu_475      |    0    |    64   |
|          |       add_ln100_fu_494      |    0    |    71   |
|          |      add_ln100_1_fu_498     |    0    |    71   |
|          |      add_ln100_2_fu_502     |    0    |    64   |
|          |      add_ln100_3_fu_508     |    0    |    64   |
|          |      add_ln78_1_fu_527      |    0    |    64   |
|          |       add_ln78_fu_532       |    0    |    64   |
|    add   |       add_ln94_fu_551       |    0    |    64   |
|          |      add_ln94_1_fu_555      |    0    |    71   |
|          |      add_ln94_2_fu_560      |    0    |    64   |
|          |       add_ln83_fu_579       |    0    |    64   |
|          |      add_ln83_1_fu_583      |    0    |    71   |
|          |      add_ln83_2_fu_588      |    0    |    64   |
|          |       add_ln106_fu_607      |    0    |    71   |
|          |      add_ln106_1_fu_611     |    0    |    71   |
|          |      add_ln106_2_fu_615     |    0    |    64   |
|          |      add_ln106_3_fu_621     |    0    |    64   |
|          |          i_2_fu_637         |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln68_fu_452      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |   mul229_read_read_fu_156   |    0    |    0    |
|          |   mul237_read_read_fu_162   |    0    |    0    |
|          |   mul221_read_read_fu_168   |    0    |    0    |
|          |   mul299_read_read_fu_174   |    0    |    0    |
|          |   mul290_read_read_fu_180   |    0    |    0    |
|          |    mul3_read_read_fu_186    |    0    |    0    |
|          |   mul369_read_read_fu_192   |    0    |    0    |
|          |   mul360_read_read_fu_198   |    0    |    0    |
|          |   mul353_read_read_fu_204   |    0    |    0    |
|          |   mul344_read_read_fu_210   |    0    |    0    |
|          |   mul318_read_read_fu_216   |    0    |    0    |
|          |    mul4_read_read_fu_222    |    0    |    0    |
|   read   |   mul325_read_read_fu_228   |    0    |    0    |
|          |    mul5_read_read_fu_234    |    0    |    0    |
|          |   mul246_read_read_fu_240   |    0    |    0    |
|          |    mul2_read_read_fu_246    |    0    |    0    |
|          |   mul262_read_read_fu_252   |    0    |    0    |
|          |   mul254_read_read_fu_258   |    0    |    0    |
|          |   mul202_read_read_fu_264   |    0    |    0    |
|          |   mul211_read_read_fu_270   |    0    |    0    |
|          | add_ln60_3_read_read_fu_276 |    0    |    0    |
|          | add_ln40_2_read_read_fu_282 |    0    |    0    |
|          | add_ln40_4_read_read_fu_288 |    0    |    0    |
|          | add_ln40_3_read_read_fu_294 |    0    |    0    |
|          | add_ln40_1_read_read_fu_300 |    0    |    0    |
|          |  add_ln40_read_read_fu_306  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    write_ln0_write_fu_312   |    0    |    0    |
|          |    write_ln0_write_fu_319   |    0    |    0    |
|          |    write_ln0_write_fu_326   |    0    |    0    |
|          |    write_ln0_write_fu_333   |    0    |    0    |
|          |    write_ln0_write_fu_340   |    0    |    0    |
|   write  |    write_ln0_write_fu_347   |    0    |    0    |
|          |    write_ln0_write_fu_354   |    0    |    0    |
|          |    write_ln0_write_fu_361   |    0    |    0    |
|          |    write_ln0_write_fu_368   |    0    |    0    |
|          |    write_ln0_write_fu_375   |    0    |    0    |
|          |    write_ln0_write_fu_382   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln74_fu_542       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1356  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add20414_reg_699 |   64   |
| add239_124_reg_766|   64   |
|  add27418_reg_742 |   64   |
| add301_122_reg_758|   64   |
|  add33720_reg_750 |   64   |
| add371_126_reg_774|   64   |
|  empty_25_reg_714 |   64   |
|  empty_26_reg_721 |   64   |
|  empty_27_reg_728 |   64   |
|  empty_28_reg_735 |   64   |
|   empty_reg_707   |   64   |
|     i_reg_692     |    3   |
|mul202_read_reg_872|   64   |
|mul211_read_reg_877|   64   |
|mul221_read_reg_792|   64   |
|mul229_read_reg_782|   64   |
|mul237_read_reg_787|   64   |
|mul246_read_reg_852|   64   |
|mul254_read_reg_867|   64   |
|mul262_read_reg_862|   64   |
|mul290_read_reg_802|   64   |
|mul299_read_reg_797|   64   |
| mul2_read_reg_857 |   64   |
|mul318_read_reg_832|   64   |
|mul325_read_reg_842|   64   |
|mul344_read_reg_827|   64   |
|mul353_read_reg_822|   64   |
|mul360_read_reg_817|   64   |
|mul369_read_reg_812|   64   |
| mul3_read_reg_807 |   64   |
| mul4_read_reg_837 |   64   |
| mul5_read_reg_847 |   64   |
+-------------------+--------+
|       Total       |  1987  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1356  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1987  |    -   |
+-----------+--------+--------+
|   Total   |  1987  |  1356  |
+-----------+--------+--------+
