// Seed: 3390432128
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_3 = ~id_6;
  assign id_3 = id_1;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1
);
  initial begin
    id_1 <= id_3;
    id_0 = id_3;
  end
  wire id_5;
  buf (id_1, id_5);
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
  assign id_4[1'b0] = id_5;
endmodule
