Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Fri Jan 23 00:01:05 2026
| Host              : ip-172-31-10-55 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file minilab0_wrapper_timing_summary_routed.rpt -pb minilab0_wrapper_timing_summary_routed.pb -rpx minilab0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : minilab0_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24        4.881        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                        4.881        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.312      9.762      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.156       4.881      SLICE_X48Y43  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 0.906ns (42.011%)  route 1.251ns (57.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.052ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.928     2.127    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/Q
                         net (fo=1, routed)           1.251     3.457    dout_OBUF[4]
    AH1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.827     4.284 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.284    dout[4]
    AH1                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.868ns (41.067%)  route 1.245ns (58.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.052ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.930     2.129    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.207 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/Q
                         net (fo=1, routed)           1.245     3.452    dout_OBUF[3]
    AE5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.790     4.242 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.242    dout[3]
    AE5                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.112ns  (logic 0.859ns (40.661%)  route 1.253ns (59.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.052ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.930     2.129    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.207 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/Q
                         net (fo=1, routed)           1.253     3.460    dout_OBUF[1]
    AE7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.781     4.241 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.241    dout[1]
    AE7                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.890ns (42.695%)  route 1.195ns (57.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.052ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.930     2.129    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.209 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/Q
                         net (fo=1, routed)           1.195     3.404    dout_OBUF[7]
    AF2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.810     4.214 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.214    dout[7]
    AF2                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.897ns (43.024%)  route 1.188ns (56.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.052ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.928     2.127    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.205 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/Q
                         net (fo=1, routed)           1.188     3.393    dout_OBUF[6]
    AG1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.819     4.212 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.212    dout[6]
    AG1                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.047ns  (logic 0.905ns (44.220%)  route 1.142ns (55.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.052ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.930     2.129    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.207 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/Q
                         net (fo=1, routed)           1.142     3.349    dout_OBUF[2]
    AH2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.827     4.176 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.176    dout[2]
    AH2                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.019ns  (logic 0.867ns (42.953%)  route 1.152ns (57.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 1.052ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.930     2.129    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/Q
                         net (fo=1, routed)           1.152     3.358    dout_OBUF[0]
    AF5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.790     4.148 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.148    dout[0]
    AF5                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.011ns  (logic 0.903ns (44.893%)  route 1.108ns (55.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.052ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.928     2.127    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/Q
                         net (fo=1, routed)           1.108     3.314    dout_OBUF[5]
    AE4                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.824     4.138 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.138    dout[5]
    AE4                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.403ns (44.602%)  route 0.500ns (55.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.571ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.057     1.168    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/Q
                         net (fo=1, routed)           0.500     1.706    dout_OBUF[0]
    AF5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.365     2.070 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.070    dout[0]
    AF5                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.922ns  (logic 0.436ns (47.317%)  route 0.486ns (52.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.056ns (routing 0.571ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.056     1.167    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/Q
                         net (fo=1, routed)           0.486     1.692    dout_OBUF[5]
    AE4                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.397     2.089 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.089    dout[5]
    AE4                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.934ns  (logic 0.402ns (43.025%)  route 0.532ns (56.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.571ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.057     1.168    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/Q
                         net (fo=1, routed)           0.532     1.738    dout_OBUF[3]
    AE5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.364     2.101 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.101    dout[3]
    AE5                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.439ns (46.760%)  route 0.500ns (53.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.571ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.057     1.168    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/Q
                         net (fo=1, routed)           0.500     1.706    dout_OBUF[2]
    AH2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     2.107 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.107    dout[2]
    AH2                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.432ns (45.521%)  route 0.517ns (54.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.056ns (routing 0.571ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.056     1.167    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/Q
                         net (fo=1, routed)           0.517     1.723    dout_OBUF[6]
    AG1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.393     2.116 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.116    dout[6]
    AG1                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.424ns (44.744%)  route 0.524ns (55.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.571ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.057     1.168    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.208 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/Q
                         net (fo=1, routed)           0.524     1.732    dout_OBUF[7]
    AF2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.384     2.116 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.116    dout[7]
    AF2                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.394ns (41.421%)  route 0.557ns (58.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.571ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.057     1.168    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.207 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/Q
                         net (fo=1, routed)           0.557     1.764    dout_OBUF[1]
    AE7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.355     2.118 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.118    dout[1]
    AE7                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.440ns (44.767%)  route 0.543ns (55.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.056ns (routing 0.571ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.056     1.167    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.206 r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/Q
                         net (fo=1, routed)           0.543     1.749    dout_OBUF[4]
    AH1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     2.150 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.150    dout[4]
    AH1                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[5]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.692ns (35.787%)  route 1.241ns (64.213%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 0.951ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC6                                               0.000     0.000 f  addr[5] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[5]_inst/I
    AC6                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 f  addr_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    addr_IBUF[5]_inst/OUT
    AC6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 f  addr_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.188     1.780    minilab0_i/rom_ctrl_0/inst/i_addr[5]
    SLICE_X48Y43         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     1.880 r  minilab0_i/rom_ctrl_0/inst/o_data[0]_i_1/O
                         net (fo=1, routed)           0.053     1.933    minilab0_i/rom_ctrl_0/inst/o_data_0[0]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.707     1.867    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C

Slack:                    inf
  Source:                 addr[5]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.885ns  (logic 0.737ns (39.072%)  route 1.149ns (60.928%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 0.951ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC6                                               0.000     0.000 f  addr[5] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[5]_inst/I
    AC6                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.592     0.592 f  addr_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    addr_IBUF[5]_inst/OUT
    AC6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.592 f  addr_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.077     1.668    minilab0_i/rom_ctrl_0/inst/i_addr[5]
    SLICE_X48Y43         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     1.813 r  minilab0_i/rom_ctrl_0/inst/o_data[1]_i_1/O
                         net (fo=1, routed)           0.072     1.885    minilab0_i/rom_ctrl_0/inst/o_data_0[1]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.707     1.867    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.592ns (31.465%)  route 1.289ns (68.535%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 0.951ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.289     1.881    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.707     1.867    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.592ns (31.465%)  route 1.289ns (68.535%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 0.951ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.289     1.881    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.707     1.867    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.592ns (31.465%)  route 1.289ns (68.535%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 0.951ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.289     1.881    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.707     1.867    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.592ns (31.465%)  route 1.289ns (68.535%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 0.951ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.289     1.881    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.707     1.867    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.592ns (31.465%)  route 1.289ns (68.535%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 0.951ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.289     1.881    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.707     1.867    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.592ns (31.515%)  route 1.286ns (68.485%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 0.951ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.286     1.878    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.706     1.866    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.592ns (31.515%)  route 1.286ns (68.485%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 0.951ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.286     1.878    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.706     1.866    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.592ns (31.515%)  route 1.286ns (68.485%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 0.951ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.592     0.592 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.592    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.286     1.878    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.706     1.866    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.185ns (36.602%)  route 0.320ns (63.398%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.198ns (routing 0.641ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB1                                               0.000     0.000 f  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[0]_inst/I
    AB1                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.152     0.152 f  addr_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    addr_IBUF[0]_inst/OUT
    AB1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.152 f  addr_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.466    minilab0_i/rom_ctrl_0/inst/i_addr[0]
    SLICE_X48Y43         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.033     0.499 r  minilab0_i/rom_ctrl_0/inst/o_data[6]_i_1/O
                         net (fo=1, routed)           0.006     0.505    minilab0_i/rom_ctrl_0/inst/o_data_0[6]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.198     1.336    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[6]/C

Slack:                    inf
  Source:                 addr[3]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.169ns (32.883%)  route 0.346ns (67.117%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.200ns (routing 0.641ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC2                                               0.000     0.000 r  addr[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[3]_inst/I
    AC2                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  addr_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_IBUF[3]_inst/OUT
    AC2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  addr_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.338     0.485    minilab0_i/rom_ctrl_0/inst/i_addr[3]
    SLICE_X48Y43         LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     0.507 r  minilab0_i/rom_ctrl_0/inst/o_data[7]_i_2/O
                         net (fo=1, routed)           0.008     0.515    minilab0_i/rom_ctrl_0/inst/o_data_0[7]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.200     1.338    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[7]/C

Slack:                    inf
  Source:                 addr[3]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.170ns (32.264%)  route 0.358ns (67.736%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.200ns (routing 0.641ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC2                                               0.000     0.000 r  addr[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[3]_inst/I
    AC2                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  addr_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_IBUF[3]_inst/OUT
    AC2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  addr_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.340     0.487    minilab0_i/rom_ctrl_0/inst/i_addr[3]
    SLICE_X48Y43         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     0.510 r  minilab0_i/rom_ctrl_0/inst/o_data[0]_i_1/O
                         net (fo=1, routed)           0.018     0.528    minilab0_i/rom_ctrl_0/inst/o_data_0[0]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.200     1.338    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[0]/C

Slack:                    inf
  Source:                 addr[3]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.169ns (32.074%)  route 0.359ns (67.926%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.200ns (routing 0.641ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC2                                               0.000     0.000 r  addr[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[3]_inst/I
    AC2                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  addr_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_IBUF[3]_inst/OUT
    AC2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  addr_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.338     0.485    minilab0_i/rom_ctrl_0/inst/i_addr[3]
    SLICE_X48Y43         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.507 r  minilab0_i/rom_ctrl_0/inst/o_data[3]_i_1/O
                         net (fo=1, routed)           0.021     0.528    minilab0_i/rom_ctrl_0/inst/o_data_0[3]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.200     1.338    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[3]/C

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.169ns (31.950%)  route 0.360ns (68.050%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.200ns (routing 0.641ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[4]_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  addr_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_IBUF[4]_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  addr_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.334     0.481    minilab0_i/rom_ctrl_0/inst/i_addr[4]
    SLICE_X48Y43         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     0.503 r  minilab0_i/rom_ctrl_0/inst/o_data[1]_i_1/O
                         net (fo=1, routed)           0.026     0.529    minilab0_i/rom_ctrl_0/inst/o_data_0[1]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.200     1.338    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[1]/C

Slack:                    inf
  Source:                 addr[3]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.187ns (35.260%)  route 0.344ns (64.740%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.198ns (routing 0.641ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC2                                               0.000     0.000 r  addr[3] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[3]_inst/I
    AC2                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 r  addr_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_IBUF[3]_inst/OUT
    AC2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 r  addr_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.336     0.484    minilab0_i/rom_ctrl_0/inst/i_addr[3]
    SLICE_X48Y43         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.040     0.524 r  minilab0_i/rom_ctrl_0/inst/o_data[4]_i_1/O
                         net (fo=1, routed)           0.008     0.532    minilab0_i/rom_ctrl_0/inst/o_data_0[4]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.198     1.336    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.161ns (29.767%)  route 0.380ns (70.233%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.200ns (routing 0.641ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 f  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[4]_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.147     0.147 f  addr_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    addr_IBUF[4]_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.147 f  addr_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.356     0.503    minilab0_i/rom_ctrl_0/inst/i_addr[4]
    SLICE_X48Y43         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     0.517 r  minilab0_i/rom_ctrl_0/inst/o_data[2]_i_1/O
                         net (fo=1, routed)           0.024     0.541    minilab0_i/rom_ctrl_0/inst/o_data_0[2]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.200     1.338    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[2]/C

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.175ns (32.114%)  route 0.369ns (67.886%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.198ns (routing 0.641ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr_IBUF[6]_inst/I
    AD1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.152     0.152 r  addr_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    addr_IBUF[6]_inst/OUT
    AD1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.152 r  addr_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.500    minilab0_i/rom_ctrl_0/inst/i_addr[6]
    SLICE_X48Y43         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.523 r  minilab0_i/rom_ctrl_0/inst/o_data[5]_i_1/O
                         net (fo=1, routed)           0.021     0.544    minilab0_i/rom_ctrl_0/inst/o_data_0[5]
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.198     1.336    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.144ns (21.097%)  route 0.539ns (78.903%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.198ns (routing 0.641ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.144     0.144 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.144    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.144 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.539     0.684    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.198     1.336    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[4]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.144ns (21.097%)  route 0.539ns (78.903%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.198ns (routing 0.641ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.144     0.144 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.144    en_IBUF_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.144 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.539     0.684    minilab0_i/rom_ctrl_0/inst/i_en
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minilab0_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minilab0_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minilab0_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.198     1.336    minilab0_i/rom_ctrl_0/inst/i_clk
    SLICE_X48Y43         FDRE                                         r  minilab0_i/rom_ctrl_0/inst/o_data_reg[5]/C





