
#define MAX_PLMN_LEN                  3
#define MAX_IMSI_LEN                  9

#define MAX_EQU_PLMNS_NUM             20

//optimize  process for sim and nv
#define MAX_PREV_USED_LTE_FREQ_LEN    20

// for nb-iot
#define MAX_BAINFO_LEN                300
#define MAX_POWER_ON_FREQ_LEN         10

#define MAX_APN_LEN                    100
#define MAX_PCO_LEN                    251
#define MAX_ADDRESSINFOR_LEN           20
#define MAX_PACKETFILTERLIST_LEN       254

#define MAX_PLMN_NOT_ALLOWED_GPRS_LEN  31 
#define MAX_LAI_NOT_ALLOWED_LEN        26
#define MAX_ROAMING_NOT_ALLOWED_LEN    26

 //moved from tgl_ps.hec
#define MAX_PLMN_NUM_MULTIMODE          16
#define MAX_TAILIST_LEN                 16
#define MAX_SEC_KEY_LEN                 16
#define MAX_TAI_LEN                     5

#define MAX_NSAPI_NUM                   16 
#define MAX_EBI_NUM                     16

#define PhoneCodeVer      0x89100004
#define ScriptVer         0x89100100


<<1. NVM READ>>

<1.1 Support_instruction?>
    cmd   AT+NVPC=?
    id    1
    true  OK
    false ERROR
    SendFlag 1
</1.1 Support_instruction?>


<1.2 STATIC_NV_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0      0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0      0..2              NV_READ        |nochange;|
    offset         s32     s32      0      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      488    0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    datalen 476
    packagesize 400
//    combinationflag 1
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 2.1
</1.2 STATIC_NV_READ>




<1.3 DYNAMIC_NV_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              Dynamic_NVM    |nochange;|
    operationType  s32     s32     0     0..2              NV_READ        |nochange;|
    offset         s32     s32     0     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32     420     0..0xFFFFFFFF     length         |input;|

    param         stringArray     begin
       
    param         stringArray     end 
   
    skipparams 4
    datalen 420
    packagesize 400
//    combinationflag 1
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 2.2
</1.3 DYNAMIC_NV_READ>



<<2. NVM WRITE>>

<2.1 STATIC_NV_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0   0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1   0..2              NV_WRITE     |nochange;|
    offset         s32     s32     0   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32    488  0..0xFFFFFFFF     length       |input;|
       
    // T_NVM_Static
    param    stringArray     begin
        
       crcdata        u16      u16      0              0..0xFFFF       crcdata             |input;|
       len            u16      u16      0              0..0xFFFF       len                 |input;|
       nvmVersion     u32      u32      0x89100001     0..0xFFFFFFFF   NVM_Version         |input;|
       
       // T_NVM_Static_PsCap      nvmStaticPsCap;
       nvmStaticPsCap	  struct   begin
           lteEqPout       u8     u8   0x17    0x00..0xFF   lteEqPout         |input;|
           catmRatSupport  u8     u8   0       0..2         catmRatSupport    |select;0:TDL&LTEFDD;1:TDL;2:LTEFDD;|
           reserved[2]     array  u8   0x0000  0x00..0xFF   reserved          |multiedit;|
 
           // T_UeCapabilityRequenstedLte   eUtranCapability;
           eUtranCapability     struct      begin          
             
              // T_RadioAccessCapabilityLte         radioAccessCapability;
              radioAccessCapability     struct     begin
                  release                    u8         u8       5        0x00..0xFF       release                  |select;0:rel8;1:rel9;2:rel10;3:rel11;4:rel12;5:rel13;6:spare2;7:spare1;|
                  ueCategory                 u8         u8       1        0..5             ueCategory               |select;0;1;2;3;4;5;|
                  pdcpSupportROHC            u16        u16      0        0..1             pdcpSupportROHC          |select;0:not_supported;1:supported;|
                  pdcpMaxNumROHCSessions     u8         u8       4        0..1             pdcpMaxNumROHCSessions   |select;0:cs2;1:cs4;2:cs8;3:cs12;4:cs16;5:cs24;6:cs32;7:cs48;8:cs64;9:cs128;10:cs256;11:cs512;12:cs1024;13:cs16384;14:spare2;15:spare1;|
                  supportBandNum             u8         u8       1        0..64            supportBandNum           |input;|
                                       
                  Capability          bitgroup       begin     u16                                  
                      bit0        u16       u16       0        0..1        txAntennaSelSupport      |select;0:disabe;1:Enable;|
                      bit1        u16       u16       0        0..1        specificRefSigsSupport   |select;0:disabe;1:Enable;|
                      bit2        u16       u16       0        0..1        enhancedDualLayerFdd     |select;0:disabe;1:Enable;|
                      bit3        u16       u16       0        0..1        enhancedDualLayerTdd     |select;0:disabe;1:Enable;|
                      bit4        u16       u16       0        0..1        deviceType               |select;0:disabe;1:Enable;|
                      bit5        u16       u16       1        0..1        intraFreqSiAcqForHo      |select;0:disabe;1:Enable;|
                      bit6        u16       u16       1        0..1        interFreqSiAcqForHo      |select;0:disabe;1:Enable;|
                      bit7        u16       u16       0        0..1        rachReport               |select;0:disabe;1:Enable;|
                      bit8        u16       u16       1        0..1        ceModeASupport           |select;0:disabe;1:Enable;|
                      bit9        u16       u16       1        0..1        ceModeBSupport           |select;0:disabe;1:Enable;|
                      bit10       u16       u16       1        0..1        intraFreqA3CeModeA       |select;0:disabe;1:Enable;|
                      bit11       u16       u16       1        0..1        intraFreqA3CeModeB       |select;0:disabe;1:Enable;|
                      bit12       u16       u16       1        0..1        intraFreqHoCeModeA       |select;0:disabe;1:Enable;|
                      bit13       u16       u16       1        0..1        intraFreqHoCeModeB       |select;0:disabe;1:Enable;|
                      bit14       u16       u16       1        0..1        extendedLongDrx          |select;0:disabe;1:Enable;|
                      bit15       u16       u16       1        0..1        reserved                 |select;0:disabe;1:Enable;|                      
                  Capability          bitgroup       end                                  
                                             
                  supportedBandEutra[10]     array     u8       0x00      0..255           supportedBandEutra       |multiedit;|
                  halfDuplex                 u16       u16      0x001F    0..0xFFFF        halfDuplex               |input;|
                  measGapForEutra            u16       u16      0x007F    0..0xFFFF        measGapForEutra          |input;|
                  intraFreqCeNeedForGaps     u16       u16      0x007F    0..0xFFFF        intraFreqCeNeedForGaps   |input;|


                 // T_featureGroupIndicator    featureGroupIndicator;  //0xFE0DD09E
                 featureGroupIndicator        struct      begin
                     
                     Indicator    bitgroup     begin     u32
                         Bit0         u32        u32      1    0..1      Bit0         |select;0:disabe;1:Enable;|
                         Bit1         u32        u32      1    0..1      Bit1         |select;0:disabe;1:Enable;|
                         Bit2         u32        u32      1    0..1      Bit2         |select;0:disabe;1:Enable;|
                         Bit3         u32        u32      1    0..1      Bit3         |select;0:disabe;1:Enable;|
                         Bit4         u32        u32      1    0..1      Bit4         |select;0:disabe;1:Enable;|
                         Bit5         u32        u32      1    0..1      Bit5         |select;0:disabe;1:Enable;|
                         Bit6         u32        u32      1    0..1      Bit6         |select;0:disabe;1:Enable;|
                         Bit7         u32        u32      1    0..1      Bit7         |select;0:disabe;1:Enable;|
                         Bit8         u32        u32      1    0..1      Bit9         |select;0:disabe;1:Enable;|
                         Bit9         u32        u32      1    0..1      Bit9         |select;0:disabe;1:Enable;|

                         Bit10        u32        u32      1    0..1      Bit10        |select;0:disabe;1:Enable;|
                         Bit11        u32        u32      1    0..1      Bit11        |select;0:disabe;1:Enable;|
                         Bit12        u32        u32      1    0..1      Bit12        |select;0:disabe;1:Enable;|
                         Bit13        u32        u32      1    0..1      Bit13        |select;0:disabe;1:Enable;|
                         Bit14        u32        u32      1    0..1      Bit14        |select;0:disabe;1:Enable;|
                         Bit15        u32        u32      1    0..1      Bit15        |select;0:disabe;1:Enable;|
                         Bit16        u32        u32      1    0..1      Bit16        |select;0:disabe;1:Enable;|
                         Bit17        u32        u32      1    0..1      Bit17        |select;0:disabe;1:Enable;|
                         Bit18        u32        u32      1    0..1      Bit18        |select;0:disabe;1:Enable;|
                         Bit19        u32        u32      1    0..1      Bit19        |select;0:disabe;1:Enable;|
                         
                         Bit20        u32        u32      1    0..1      Bit20        |select;0:disabe;1:Enable;|
                         Bit21        u32        u32      1    0..1      Bit21        |select;0:disabe;1:Enable;|
                         Bit22        u32        u32      1    0..1      Bit22        |select;0:disabe;1:Enable;|
                         Bit23        u32        u32      1    0..1      Bit23        |select;0:disabe;1:Enable;|
                         Bit24        u32        u32      1    0..1      Bit24        |select;0:disabe;1:Enable;|
                         Bit25        u32        u32      1    0..1      Bit25        |select;0:disabe;1:Enable;|
                         Bit26        u32        u32      1    0..1      Bit26        |select;0:disabe;1:Enable;|
                         Bit27        u32        u32      1    0..1      Bit27        |select;0:disabe;1:Enable;|
                         Bit28        u32        u32      1    0..1      Bit28        |select;0:disabe;1:Enable;| 
                         Bit29        u32        u32      1    0..1      Bit29        |select;0:disabe;1:Enable;| 

                         Bit30        u32        u32      1    0..1      Bit30        |select;0:disabe;1:Enable;|
                         Bit31        u32        u32      0    0..1      Bit31        |select;0:disabe;1:Enable;|
                         
                     Indicator    bitgroup     end
                     
                 featureGroupIndicator        struct      end
                                  
                 
                 // T_featureGroupIndRel9Add   featureGroupIndRel9Add; //0x00000000
                 featureGroupIndRel9Add       struct      begin
                 
                     IndRel9Add     bitgroup      begin    u32
                         Bit0         u32        u32      1    0..1      Bit0            |select;0:disabe;1:Enable;| 
                         Bit1         u32        u32      1    0..1      Bit1            |select;0:disabe;1:Enable;| 
                         Bit2         u32        u32      1    0..1      Bit2            |select;0:disabe;1:Enable;| 
                         Bit3         u32        u32      1    0..1      Bit3            |select;0:disabe;1:Enable;| 
                         Bit4         u32        u32      1    0..1      Bit4            |select;0:disabe;1:Enable;| 
                         Bit5         u32        u32      1    0..1      Bit5            |select;0:disabe;1:Enable;| 
                         Bit6         u32        u32      1    0..1      Bit6            |select;0:disabe;1:Enable;| 
                         Bit7         u32        u32      1    0..1      Bit7            |select;0:disabe;1:Enable;| 
                         Bit8         u32        u32      1    0..1      Bit9            |select;0:disabe;1:Enable;| 
                         Bit9         u32        u32      1    0..1      Bit9            |select;0:disabe;1:Enable;| 

                         Bit10        u32        u32      0    0..1      Bit10           |select;0:disabe;1:Enable;| 
                         Bit11        u32        u32      0    0..1      Bit11           |select;0:disabe;1:Enable;| 
                         Bit12        u32        u32      0    0..1      Bit12           |select;0:disabe;1:Enable;| 
                         Bit13        u32        u32      0    0..1      Bit13           |select;0:disabe;1:Enable;| 
                         Bit14        u32        u32      0    0..1      Bit14           |select;0:disabe;1:Enable;| 
                         Bit15        u32        u32      0    0..1      Bit15           |select;0:disabe;1:Enable;| 
                         Bit16        u32        u32      0    0..1      Bit16           |select;0:disabe;1:Enable;| 
                         Bit17        u32        u32      0    0..1      Bit17           |select;0:disabe;1:Enable;| 
                         Bit18        u32        u32      0    0..1      Bit18           |select;0:disabe;1:Enable;| 
                         Bit19        u32        u32      0    0..1      Bit19           |select;0:disabe;1:Enable;| 
                                                          0
                         Bit20        u32        u32      0    0..1      Bit20           |select;0:disabe;1:Enable;| 
                         Bit21        u32        u32      0    0..1      Bit21           |select;0:disabe;1:Enable;| 
                         Bit22        u32        u32      0    0..1      Bit22           |select;0:disabe;1:Enable;| 
                         Bit23        u32        u32      0    0..1      Bit23           |select;0:disabe;1:Enable;| 
                         Bit24        u32        u32      0    0..1      Bit24           |select;0:disabe;1:Enable;| 
                         Bit25        u32        u32      0    0..1      Bit25           |select;0:disabe;1:Enable;| 
                         Bit26        u32        u32      0    0..1      Bit26           |select;0:disabe;1:Enable;| 
                         Bit27        u32        u32      0    0..1      Bit27           |select;0:disabe;1:Enable;| 
                         Bit28        u32        u32      0    0..1      Bit28           |select;0:disabe;1:Enable;| 
                         Bit29        u32        u32      0    0..1      Bit29           |select;0:disabe;1:Enable;| 
                                                          0
                         Bit30        u32        u32      0    0..1      Bit30           |select;0:disabe;1:Enable;| 
                         Bit31        u32        u32      0    0..1      Bit31           |select;0:disabe;1:Enable;| 
                                             
                     IndRel9Add     bitgroup      end
                 
                 featureGroupIndRel9Add       struct      end
                 
                 
                 // T_featureGroupIndRel10     featureGroupIndRel10;   //0x42080000
                 featureGroupIndRel10         struct      begin
                 
                      IndRel10      bitgroup       begin      u32
                         Bit0         u32        u32      1    0..1      Bit0            |select;0:disabe;1:Enable;| 
                         Bit1         u32        u32      1    0..1      Bit1            |select;0:disabe;1:Enable;| 
                         Bit2         u32        u32      1    0..1      Bit2            |select;0:disabe;1:Enable;| 
                         Bit3         u32        u32      1    0..1      Bit3            |select;0:disabe;1:Enable;| 
                         Bit4         u32        u32      1    0..1      Bit4            |select;0:disabe;1:Enable;| 
                         Bit5         u32        u32      1    0..1      Bit5            |select;0:disabe;1:Enable;| 
                         Bit6         u32        u32      1    0..1      Bit6            |select;0:disabe;1:Enable;| 
                         Bit7         u32        u32      1    0..1      Bit7            |select;0:disabe;1:Enable;| 
                         Bit8         u32        u32      1    0..1      Bit9            |select;0:disabe;1:Enable;| 
                         Bit9         u32        u32      1    0..1      Bit9            |select;0:disabe;1:Enable;| 

                         Bit10        u32        u32      1    0..1      Bit10           |select;0:disabe;1:Enable;| 
                         Bit11        u32        u32      1    0..1      Bit11           |select;0:disabe;1:Enable;| 
                         Bit12        u32        u32      1    0..1      Bit12           |select;0:disabe;1:Enable;| 
                         Bit13        u32        u32      1    0..1      Bit13           |select;0:disabe;1:Enable;| 
                         Bit14        u32        u32      1    0..1      Bit14           |select;0:disabe;1:Enable;| 
                         Bit15        u32        u32      1    0..1      Bit15           |select;0:disabe;1:Enable;| 
                         Bit16        u32        u32      0    0..1      Bit16           |select;0:disabe;1:Enable;| 
                         Bit17        u32        u32      0    0..1      Bit17           |select;0:disabe;1:Enable;| 
                         Bit18        u32        u32      0    0..1      Bit18           |select;0:disabe;1:Enable;| 
                         Bit19        u32        u32      0    0..1      Bit19           |select;0:disabe;1:Enable;| 
                                                          0
                         Bit20        u32        u32      0    0..1      Bit20           |select;0:disabe;1:Enable;| 
                         Bit21        u32        u32      0    0..1      Bit21           |select;0:disabe;1:Enable;| 
                         Bit22        u32        u32      0    0..1      Bit22           |select;0:disabe;1:Enable;| 
                         Bit23        u32        u32      0    0..1      Bit23           |select;0:disabe;1:Enable;| 
                         Bit24        u32        u32      0    0..1      Bit24           |select;0:disabe;1:Enable;| 
                         Bit25        u32        u32      0    0..1      Bit25           |select;0:disabe;1:Enable;| 
                         Bit26        u32        u32      0    0..1      Bit26           |select;0:disabe;1:Enable;| 
                         Bit27        u32        u32      0    0..1      Bit27           |select;0:disabe;1:Enable;| 
                         Bit28        u32        u32      0    0..1      Bit28           |select;0:disabe;1:Enable;| 
                         Bit29        u32        u32      0    0..1      Bit29           |select;0:disabe;1:Enable;| 
                                                          0
                         Bit30        u32        u32      0    0..1      Bit30           |select;0:disabe;1:Enable;|
                         Bit31        u32        u32      0    0..1      Bit31           |select;0:disabe;1:Enable;|
                                                                   
                      IndRel10      bitgroup       end                    
                 
                 featureGroupIndRel10         struct      end
             
             
                 // add r12 mac param/meas cap /r13 meas cap 20161201 svn8910-164
                 r12_r13_mac_params_and_meas_cap         struct      begin
                 
                      R12_R13      bitgroup       begin      u32
                         Bit0         u32        u32      1    0..1      logicalChannelSRProhibitTimer            |select;0:disabe;1:Enable;| 
                         Bit1         u32        u32      1    0..1      longDRXCommand                           |select;0:disabe;1:Enable;| 
                         Bit2         u32        u32      1    0..1      alternativeTimeToTrigger                 |select;0:disabe;1:Enable;| 
                         Bit3         u32        u32      1    0..1      timerT312                                |select;0:disabe;1:Enable;| 
                         Bit4         u32        u32      1    0..1      extendedRSRQLowerRange                   |select;0:disabe;1:Enable;| 
                         Bit5         u32        u32      1    0..1      rsrqOnAllSymbols                         |select;0:disabe;1:Enable;| 
                         Bit6         u32        u32      1    0..1      rsSINRMeas                               |select;0:disabe;1:Enable;| 
                         Bit7         u32        u32      1    0..1      whiteCellList                            |select;0:disabe;1:Enable;| 
                         Bit8         u32        u32      1    0..1      ulPDCPDelay                              |select;0:disabe;1:Enable;| 
                         Bit9         u32        u32      1    0..1      extendedMaxObjectId                      |select;0:disabe;1:Enable;| 

                         Bit10        u32        u32      1    0..1      extendedFreqPriorities                   |select;0:disabe;1:Enable;| 
                         Bit11        u32        u32      1    0..1      multiBandInfoReport                      |select;0:disabe;1:Enable;| 
                         Bit12        u32        u32      1    0..1      ueCENeedULGaps                           |select;0:disabe;1:Enable;| 
                         Bit13        u32        u32      0    0..1      Bit13           |select;0:disabe;1:Enable;| 
                         Bit14        u32        u32      0    0..1      Bit14           |select;0:disabe;1:Enable;| 
                         Bit15        u32        u32      0    0..1      Bit15           |select;0:disabe;1:Enable;| 
                         Bit16        u32        u32      0    0..1      Bit16           |select;0:disabe;1:Enable;| 
                         Bit17        u32        u32      0    0..1      Bit17           |select;0:disabe;1:Enable;| 
                         Bit18        u32        u32      0    0..1      Bit18           |select;0:disabe;1:Enable;| 
                         Bit19        u32        u32      0    0..1      Bit19           |select;0:disabe;1:Enable;| 
                                                          0
                         Bit20        u32        u32      0    0..1      Bit20           |select;0:disabe;1:Enable;| 
                         Bit21        u32        u32      0    0..1      Bit21           |select;0:disabe;1:Enable;| 
                         Bit22        u32        u32      0    0..1      Bit22           |select;0:disabe;1:Enable;| 
                         Bit23        u32        u32      0    0..1      Bit23           |select;0:disabe;1:Enable;| 
                         Bit24        u32        u32      0    0..1      Bit24           |select;0:disabe;1:Enable;| 
                         Bit25        u32        u32      0    0..1      Bit25           |select;0:disabe;1:Enable;| 
                         Bit26        u32        u32      0    0..1      Bit26           |select;0:disabe;1:Enable;| 
                         Bit27        u32        u32      0    0..1      Bit27           |select;0:disabe;1:Enable;| 
                         Bit28        u32        u32      0    0..1      Bit28           |select;0:disabe;1:Enable;| 
                         Bit29        u32        u32      0    0..1      Bit29           |select;0:disabe;1:Enable;| 
                                                          0
                         Bit30        u32        u32      0    0..1      Bit30           |select;0:disabe;1:Enable;|
                         Bit31        u32        u32      0    0..1      Bit31           |select;0:disabe;1:Enable;|
                                                                   
                      R12_R13      bitgroup       end                    
                 
                 r12_r13_mac_params_and_meas_cap         struct      end             
             
             
             
              radioAccessCapability     struct     end
             
             
              // T_RadioAccessCapabilityLteNB       radioAccessCapability_NB;
              radioAccessCapability_NB    struct     begin
                    release                   u8       u8     0     0..7          release                   |select;0:rel-13;1:spare7;2:spare6;3:spare5;4:spare4;5:spare3;6:spare2;7:spare1;|
                    ueCategory                u8       u8     0     0..7          ueCategory                |select;0:nb1;1:spare7;2:spare6;3:spare5;4:spare4;5:spare3;6:spare2;7:spare1;|
                    multiDRBSupport           u8       u8     0     0..1          multiDRBSupport           |select;0:not_support;1:support;|
                    pdcpSupportROHC           u8       u8     0     0..1          pdcpSupportROHC           |select;0:not_support;1:support;|
                    pdcpMaxNumROHCSessions    u8       u8     0     0..0xFF       pdcpMaxNumROHCSessions    |input;|
             
                    //phyParameters
                    multiToneSupport          u8       u8     0     0..1          multiToneSupport           |select;0:not_support;1:support;|
                    multiCarrierSupport       u8       u8     0     0..1          multiCarrierSupport        |select;0:not_support;1:support;|
                    
                    //RF Para
                    supportBandNum    u8       u8     0     0..64         supportBandNum    |input;|
                    
                    
                    // T_SupportedBandNB   supportedBandEutra[10]; //???
                    supportedBandEutra[10]        struct       begin
                    
                         supportedBandEutra[0]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[0]        struct       end
                         
                         supportedBandEutra[1]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[1]        struct       end
                      
                         supportedBandEutra[2]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[2]        struct       end
                         
                         supportedBandEutra[3]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[3]        struct       end

                         supportedBandEutra[4]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[4]        struct       end
  
                         supportedBandEutra[5]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[5]        struct       end
                        
                         supportedBandEutra[6]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[6]        struct       end

                         supportedBandEutra[7]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[7]        struct       end
  
                         supportedBandEutra[8]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[8]        struct       end
  
                         supportedBandEutra[9]        struct       begin
                               freqBandIndicator            u16       u16     0     0..0xFFFF     freqBandIndicator           |input;|
                               powerClassNB20dbmSupport     u8        u8      0     0..1          powerClassNB20dbmSupport    |select;0:not_support;1:support;|
                               reserved                     u8        u8      0     0..0xFF       reserved                    |input;|     
                         supportedBandEutra[9]        struct       end

                    supportedBandEutra[10]        struct       end                    
                   
                    
                    multiNSPmaxSupport     u8        u8      0         0..1          multiNSPmaxSupport    |select;0:not_support;1:support;|
                    reserved[3]            array     u8      0x000000  0..255        reserved[3]           |multiedit;|
             
              radioAccessCapability_NB    struct     end
             
              // T_SecurityCapability               securityCapbility;
              securityCapbility         struct      begin
              
                  // u16   lteCipheringAlgorithmCap;   //default:0x0f
                  lteCipheringAlgorithmCap    bitgroup      begin    u16
                         bit0        u16      u16     1   0..1      EEA0       |select;0:disabe_EEA0;1:Enable_EEA0;|
                         bit1        u16      u16     1   0..1      EEA1       |select;0:disabe_EEA1;1:Enable_EEA1;|
                         bit2        u16      u16     1   0..1      EEA2       |select;0:disabe_EEA2;1:Enable_EEA2;|
                         bit3        u16      u16     1   0..1      EEA3       |select;0:disabe_EEA3;1:Enable_EEA3;|
                         
                         bit4        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit5        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit6        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit7        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit8        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit9        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit10       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit11       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit12       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit13       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit14       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit15       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                  lteCipheringAlgorithmCap    bitgroup      end
                  

              
                  // u16   lteIntegrityProtectionAlgorithmCap; //default: 0x0f
                  lteIntegrityProtectionAlgorithmCap    bitgroup      begin    u16
                         bit0        u16      u16     1   0..1      EIA0       |select;0:disabe_EIA0;1:Enable_EIA0;|
                         bit1        u16      u16     1   0..1      EIA1       |select;0:disabe_EIA1;1:Enable_EIA1;|
                         bit2        u16      u16     1   0..1      EIA2       |select;0:disabe_EIA2;1:Enable_EIA2;|
                         bit3        u16      u16     1   0..1      EIA3       |select;0:disabe_EIA3;1:Enable_EIA3;|
                         
                         bit4        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit5        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit6        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit7        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit8        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit9        u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit10       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit11       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit12       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit13       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit14       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                         bit15       u16      u16     0   0..1      reserved   |select;0:disabe;1:Enable;|
                  lteIntegrityProtectionAlgorithmCap    bitgroup      end
             
              securityCapbility         struct      end
             
          eUtranCapability     struct      end
          
          
          //T_freqlist_for_poweron_NB    freqlist_for_poweron_NB
          freqlist_for_poweron_NB      struct    begin
                freq_num          u8          u8       0x00       0..255      freq_num      |input;|
                reserved[3]       array       u8       0x000000   0..255      reserved[3]   |multiedit;|  
                
                //T_NvCarrierFreqNB     freq[MAX_POWER_ON_FREQ_LEN];
                freq[10]         struct     begin
                
                    freq[0]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[0]         struct     end
    
                    freq[1]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[1]         struct     end
       
                    freq[2]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[2]         struct     end
          
                    freq[3]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[3]         struct     end
                    
                    freq[4]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[4]         struct     end
                       
                    freq[5]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[5]         struct     end
                       
                    freq[6]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[6]         struct     end
   
                    freq[7]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[7]         struct     end
   
                    freq[8]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[8]         struct     end
   
                    freq[9]         struct     begin
                        earfcn      u32      u32     0x00       0..0xFFFFFFFF     NB-IoT_carrier_frequency(0~262143)   |input;|
                        offset      s8       s8      0x00       -20..18           NB-IoT_channel_number_offset         |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                        reserved[3] array    u8      0x000000   0..255            reserved[3]                          |select;|
                    freq[9]         struct     end

                freq[10]         struct     end
 
          freqlist_for_poweron_NB      struct    end
            
       nvmStaticPsCap	  struct     end
       
       
       // T_NVM_Static_Mtc        nvmStaticMTC; //the ie of mtc config
       nvmStaticMTC       struct     begin
       
              nvmStaticMTC      bitgroup    begin     u32
                    bit0         u32   u32   1    0..1    signallingPrioritySupport   |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit1         u32   u32   1    0..1    attachWithImsiSupport       |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit2         u32   u32   1    0..1    Timer_T3245_Support         |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit3         u32   u32   1    0..1    eabSupported                |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit4         u32   u32   1    0..1    FastFirstHiPriPLMNSearch    |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit5         u32   u32   1    0..1    cp_ciot_support             |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit6         u32   u32   1    0..1    up_ciot_support             |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit7         u32   u32   1    0..1    emmRegWithoutPdnSupport     |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit8         u32   u32   1    0..1    emmRegWithoutPdnSupportOnly |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit9         u32   u32   1    0..1    smsWithoutComAttSupport     |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit10        u32   u32   1    0..1    niddSupport                 |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit11        u32   u32   1    0..1    S1_U_DataTransferSupport    |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit12        u32   u32   1    0..1    cp_up_prefer_0              |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit13        u32   u32   1    0..1    cp_up_prefer_1              |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit14        u32   u32   1    0..1    ePCObit_support             |select;0:NOT_SUPPORT;1:SUPPORT;|
                    bit15        u32   u32   1    0..1    apnRatControl_support             |select;0:NOT_SUPPORT;1:SUPPORT;|
              nvmStaticMTC      bitgroup    end


              MinimumPeriodicSearchTimer     u8      u8    0    0..255        MinimumPeriodicSearchTimer   |input;|
              SM_RetryWaitTime               u8      u8    0    0..255        SM_RetryWaitTime             |input;|
              RequiredT3412ExtendValue       u8      u8    0    0..255        RequiredT3412ExtendValue     |input;|
              RequiredT3324Value             u8      u8    0    0..255        RequiredT3324Value           |input;|
              RequiredExtendedDrx            u8      u8    0    0..255        RequiredExtendedDrx          |input;|
              reserved[3]                    array   u8    0    0..255        reserved[3]                  |multiedit;|

       nvmStaticMTC       struct     end
       
       
       // T_NVM_Static_Eng        nvmStaticEng;
       nvmStaticEng       struct     begin
       
            versionControl       u8    u8     0   0..2         versionControl     |select;0;1;2;|
            sleepFlag            u8    u8     0   0..1         sleepFlag          |select;0;1;|
            comprehensFlag       u8    u8     0   0..1         comprehensFlag     |select;0;1;|
            securityUsedFlag     u8    u8     0   0..255       securityUsedFlag   |input;|

            //T_NVM_FlowCtrlPara    flowCtrlPara;
            flowCtrlPara         struct      begin
                lteDIFlowCtrlOpen     u8    u8   85    1..100      lteDIFlowCtrlOpen   |input;|
                lteDIFlowCtrlClose    u8    u8   60    1..100      lteDIFlowCtrlClose  |input;|
                reserve               u16   u16  0x00  00.0xFFFF   reserve             |input;|
            flowCtrlPara         struct      end
            
            lockLteCell     u16   u16    0   0..0xFFFF    lockLteCell   |input;|
            resetFlag       u8    u8     0   0..1         resetFlag     |select;0:debug_assert;1:release_reset;|
            tracePort       u8    u8     0   0..1         tracePort     |select;0;1;|


           // T_lteFrequencyBand    lteFrequencyBand;
           lteFrequencyBand      struct     begin           
                freqBandNum    u16     u16     0x00    0..0xFFFF     freqBandNum    |input;|
                freqBand       u16     u16     0x00    0..0xFFFF     freqBand       |input;|
           lteFrequencyBand      struct     end           
           
           
           // T_LocFrequencyinfo    lockLteFreqInfo;
           lockLteFreqInfo      struct     begin
           
                 freqNum    u16    u16    0   0..9    freqNum     |select;0;1;2;3;4;5;;6;7;8;9;|
                 
                 //   u16        freq[9];   //0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff
                 freq[9]     struct      begin
                      freq[0]     u16    u16      0xffff     0..0xFFFF  freq[0]    |input;|
                      freq[1]     u16    u16      0xffff     0..0xFFFF  freq[1]    |input;|
                      freq[2]     u16    u16      0xffff     0..0xFFFF  freq[2]    |input;|
                      freq[3]     u16    u16      0xffff     0..0xFFFF  freq[3]    |input;|
                      freq[4]     u16    u16      0xffff     0..0xFFFF  freq[4]    |input;|
                      freq[5]     u16    u16      0xffff     0..0xFFFF  freq[5]    |input;|
                      freq[6]     u16    u16      0xffff     0..0xFFFF  freq[6]    |input;|
                      freq[7]     u16    u16      0xffff     0..0xFFFF  freq[7]    |input;|
                      freq[8]     u16    u16      0xffff     0..0xFFFF  freq[8]    |input;|
                 freq[9]     struct      end                 
                 
           lockLteFreqInfo      struct     end           
           
           
           //T_LocFrequencyinfo_NB lockLteFreqInfo_NB;
           lockLteFreqInfo_NB      struct     begin
           
                 freqNum           u8      u8     0        0..9       freqNum         |select;0;1;2;3;4;5;6;7;8;9;|
                 reserved[3]      array    u8     0x00     0..0xFF    reserved[3]     |multiedit;|
                 
                 // T_NvCarrierFreqNB       freq[9]; 
                 freq[9]      struct      begin
                 
                     freq[0]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[0]      struct      end

                 
                     freq[1]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[1]      struct      end

                 
                     freq[2]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[2]      struct      end

                 
                     freq[3]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[3]      struct      end

             
                     freq[4]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[4]      struct      end

                 
                     freq[5]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[5]      struct      end

                 
                     freq[6]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[6]      struct      end

                                  
                     freq[7]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[7]      struct      end

                 
                     freq[8]      struct      begin
                           earfcn       u32    u32   0x00       0..0xFFFFFFFF    earfcn       |input;|
                           offset       s8     s8    0x00       -128..127        offset       |select;-20;-18;-16;-14;-12;-10;-8;-6;-4;-2;-1;0;2;4;6;8;10;12;14;16;18;|
                           reserved[3]  array  u8    0x000000   0..0xFF          reserved[3]  |multiedit;|
                     freq[8]      struct      end
                 
                 freq[9]      struct      end                 
           
           lockLteFreqInfo_NB      struct     end           
           
           
           // T_TraceConfig         traceConfig;
           traceConfig      struct     begin
                   
                // traCategoryControl     u32
                traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                traCategoryControl     bitgroup     end




                //lteTraModuleControl    u32
                lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                lteTraModuleControl     bitgroup     end                
                


                
                // ggeTraModuleControl    u32
                ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                ggeTraModuleControl     bitgroup     end                                
                
                
                
                // pubTraModuleControl    u32
                pubTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                pubTraModuleControl     bitgroup     end                                
                
                
                
                
                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end                                                
                
                // 2016-12-28 Add
                reserved[3]            array   u32    0x00     0..0xFFFFFFFF     reserved[3]            |multiedit;|

                // u32 phyMsgControl[32]
                phyMsgControl[32]     struct     begin
                
                     // phyMsgControl[0]    u32
                     phyMsgControl[0]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ISR_LTE_SUBFRAME_INT_FCP_IND              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_FCP_DATAPRO_START_IND                 |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_FCP_POSTL1_PERIOD_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     ISR_DATAPRO_DECODE_INT_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     ISR_POSTL1_IDDET_INT_IND                  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     ISR_POSTL1_MEASPWR_INT_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BG_IND            |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BHV_IND           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_L1C_POSTL1_RESYNC_CNF_IND             |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID    |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_FCP_DATAPRO_SR_REPT_IND               |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_ISR_RXINT_POSTL1_AGC_IND              |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_ISR_RXINT_DATAPRO_IND                 |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                          
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[0]     bitgroup     end                                                
                              
                     
                     
                     
                     // phyMsgControl[1]    u32
                     phyMsgControl[1]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTETDD_FCP_CURR_BHV_IND                   |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTETDD_FCP_NEXT_BHV_IND                   |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTETDD_FCP_CURR_EVENT_IND                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTETDD_FCP_NEXT_EVENT_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_EVENT_IND              |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_EVENT_IND              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_FCP_CTRL_PARA_UPDATE                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[1]     bitgroup     end                                                
                                                   
                     
                     
                     
                    
                     // phyMsgControl[2]    u32
                     phyMsgControl[2]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_FREQ_MEAS_BHV_PRIVATE_PARA           |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_MEAS_CB_PARA                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_GAP_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_FREQ_INFO                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_SERVERCELL_MEAS_INFO                 |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_CGI_BG_MEAS_INFO                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_IDL_CTRL_INFO                        |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DCH_MEAS_REQ                         |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[2]     bitgroup     end                        
                    
                    
                    
                    
                     // phyMsgControl[3]    u32
                     phyMsgControl[3]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_CTRL                         |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_ULDATAPRO_INFO                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEASDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_SYNCDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_IPUPDATEDATAPRO_CTRL                   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DECODE_OUT_INFO                        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_M_TO_P_DL_CTRL                         |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ULDATAPRO_PUSCH_SEND_INFO              |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_ULDATAPRO_POWER_CTRL                   |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ULDATAPRO_CSI_CTRL                     |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_ULDATAPRO_DL_HARQ_CTRL                 |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                            
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[3]     bitgroup     end                        
                    

                     // phyMsgControl[4]    u32
                     phyMsgControl[4]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_MEAS_REPORT_CTRL                      |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_CELL_GROUP_LIST                       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_CELL_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_CELL_SCHEDULE                    |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_MEAS_RESULT_RSP_IN                    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_ICS_PWR_SWEEP_CTRL                    |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_ICS_FREQ_MEAS_CTRL                    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ICS_CELL_SEARCH_CT                    |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_MEAS_RESULT_OUT                       |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ICS_RESYNC_CTRL                       |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_IDL_MEAS_IND                          |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DCH_MEAS_IND                          |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[4]     bitgroup     end                     
                    

                     // phyMsgControl[5]    u32
                     phyMsgControl[5]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RF_DRIVER_RX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RF_DRIVER_TX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RF_DRIVER_LTE_RX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RF_DRIVER_LTE_TX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_STOP                  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_DEL                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[5]     bitgroup     end
                     
                     
                     // phyMsgControl[6]    u32
                     phyMsgControl[6]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_OUT_PARA_IND                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_PDSCH_M_TO_P_CAL_PARA_REQ       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[6]     bitgroup     end                     
                     
                     
                     
                     // phyMsgControl[7]    u32
                     phyMsgControl[7]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_COM_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_DL_CAL_PARA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_MEAS_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_FREQ_MEAS_CAL_PARA_REQ          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_SYNC_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_AGC_MSG                         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     RX_INT_MASK_MSG                    |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[7]     bitgroup     end                     
                     
                     



                     // phyMsgControl[8]    u32
                     phyMsgControl[8]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[8]     bitgroup     end



                     // phyMsgControl[9]    u32
                     phyMsgControl[9]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_BG_CGI_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[9]     bitgroup     end         



                     // phyMsgControl[10]    u32
                     phyMsgControl[10]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_CAL_PARA_REQ              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_OUT_IRQ_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_OUT_PERIOD_IND            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_OUT_HANDLE_IND            |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     MEASPWR_FREQ_MEAS_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     MEASPWR_IP_UPDATE_REQ             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[10]     bitgroup     end



                     // phyMsgControl[11]    u32
                     phyMsgControl[11]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     IDDET_ICS_RESULT_OUT              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     IDDET_FREQMEAS_RESULT_OUT         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     IDDET_RESYNC_RESULT_OUT           |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     IDDET_PSS_COARSE_CAL              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     IDDET_PSS_FINE_CAL                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     IDDET_SSS_CAL                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     IDDET_FREQ_IDVALID_CAL            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     IDDET_RESYNC_NOFREQ_CAL           |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     IDDET_ICS_FREQ_SEARCH_CAL         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     IDDET_REG_UPDATA                  |select;0:disable;1:enable;|

                          bit10     u32     u32    1     0..1     IDDET_FINISH_INT                  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     IDDET_TXRX_SUSPEND_INT            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     IDDET_STOP_INT                    |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     IDDET_RSSI_INT                    |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[11]     bitgroup     end
                     



                     // phyMsgControl[12]    u32
                     phyMsgControl[12]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     AXIDMA_IDDET_QF              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     AXIDMA_IDDET_REQ             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     AXIDMA_IDDET_ACK             |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     AXIDMA_IDDET_DEBUG           |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                                                               
                          bit30     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                   
                     phyMsgControl[12]     bitgroup     end
                     


                     // phyMsgControl[13]    u32
                     phyMsgControl[13]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_PUSCH_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[13]     bitgroup     end


                     // phyMsgControl[14]    u32
                     phyMsgControl[14]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULDFT_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[14]     bitgroup     end



                     // phyMsgControl[15]    u32
                     phyMsgControl[15]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULPC_IP               |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[15]     bitgroup     end



                     // phyMsgControl[16]    u32
                     phyMsgControl[16]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_BM_APPEND_BHV               |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_BM_MODIFY_BHV               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_BM_DEL_ONE_BHV              |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_BM_DEL_ALL_BHV              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_BM_EXPIRED_BHV              |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[16]     bitgroup     end




                     // phyMsgControl[17]    u32
                     phyMsgControl[17]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_SF_COM_CTRL                  |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_DLDATAPRO_SF_MPDCCH_CTRL               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PDSCH_CTRL                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PBCH_CTRL                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_OUT              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDSCH_OUT             |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULDCI_OUT             |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DLDCI_OUT             |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT     |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT        |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA        |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL        |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO   |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_CTRL             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_COM_CTRL              |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_MPDCCH_CTRL           |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL            |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                        
                          bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                             
                          bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                   
                     phyMsgControl[17]     bitgroup     end


                     // phyMsgControl[18]    u32
                     phyMsgControl[18]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_DHI_UPDATE_CTRL        |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_COMM_PARA      |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_DED_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_SI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CTRL_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_COMM_PARA   |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_DED_PARA    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_SI_PARA     |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LDTC_CAL_SF_BASE_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LDTC_CAL_SF_PBCH_PARA           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LDTC_CAL_SF_MPDCCH_PARA         |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LDTC_CAL_SF_CHE_PARA            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LDTC_CAL_SF_PDSCH_PARA          |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LDTC_CAL_M_TO_P_BASE_PARA       |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LDTC_CAL_M_TO_P_MPDCCH_PARA     |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LDTC_CAL_M_TO_P_CHE_PARA        |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LDTC_CAL_M_TO_P_PDSCH_PARA      |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_UPDATE_CTRL  |select;0:disable;1:enable;|
                          bit18     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_COMM_PARA    |select;0:disable;1:enable;|
                          bit19     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_DED_PARA     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_SI_PARA      |select;0:disable;1:enable;|
                          bit21     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_BASE_PARA     |select;0:disable;1:enable;|
                          bit22     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PBCH_PARA     |select;0:disable;1:enable;|
                          bit23     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_MPDCCH_PARA   |select;0:disable;1:enable;|
                          bit24     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_CHE_PARA      |select;0:disable;1:enable;|
                          bit25     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PDSCH_PARA    |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                   
                     phyMsgControl[18]     bitgroup     end



                     // phyMsgControl[19]    u32
                     phyMsgControl[19]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_GET_DECODE_COMM_OUT       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_GET_DECODE_PBCH_OUT       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_GET_DECODE_MPDCCH_OUT     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_OUT      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_TB_OUT   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_GET_DECODE_PMI_OUT        |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[19]     bitgroup     end




                     // phyMsgControl[20]    u32
                     phyMsgControl[20]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RX_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_CAL_SF_COM_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_CAL_SF_DL_PARA         |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_CAL_SF_MEAS_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_CAL_SF_FREQ_MEAS_PARA  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_CAL_SF_SYNC_PARA       |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_CAL_AGC_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[20]     bitgroup     end


                     // phyMsgControl[21]    u32
                     phyMsgControl[21]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     DLFFT_CAL_SF_PARA            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     DLFFT_CAL_SF_DHI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     DLFFT_IP_UPDATE_DHI_PARA     |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     DLFFT_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[21]     bitgroup     end



                     // phyMsgControl[22]    u32
                     phyMsgControl[22]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_SF_SEVRER_CELL_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_SF_PARA             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_CAL_SF_BG_CGI_CELL_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[22]     bitgroup     end



                     // phyMsgControl[23]    u32
                     phyMsgControl[23]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_SYS_REG_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_DHI_REG_PARA       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_SF_REG_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_CTRL_PARA          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[23]     bitgroup     end

                     

                     // phyMsgControl[24]    u32
                     phyMsgControl[24]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TIMING_LTE_SUBFRAME_INT_FCP_IND            |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     TIMING_FCP_DATAPRO_START_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     TIMING_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND   |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     TIMING_FCP_POSTL1_PERIOD_IND               |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     TIMING_DATAPRO_DECODE_INT_IND              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     TIMING_POSTL1_IDDET_INT_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     TIMING_POSTL1_MEASPWR_INT_IND              |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BG_IND          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BHV_IND         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     TIMING_L1C_POSTL1_RESYNC_CNF_IND           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     TIMING_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     TIMING_FCP_DATAPRO_SR_REPT_IND             |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     TIMING_ISR_RXINT_POSTL1_AGC_IND            |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     TIMING_RF_MODULE_DEAL                      |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[24]     bitgroup     end


                     // phyMsgControl[25]    u32
                     phyMsgControl[25]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DEACTIVE_ALL_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     CELL_SEARCH_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     CELL_RESYNC_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     CALC_MEASPARA_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     CALC_MEASPARA_SEC_BHV_PRIVATE_PARA  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     READ_PAGING_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     SI_READ_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RA_BHV_PRIVATE_PARA                 |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     MSG4_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     UL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA   |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     UL_SR_BHV_PRIVATE_PARA              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     PERIODIC_CSI_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     DL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     UL_SRS_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     FREQ_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[25]     bitgroup     end



                     phyMsgControl[26]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[27]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[28]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[29]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     
                     phyMsgControl[30]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[31]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                phyMsgControl[32]     struct     end

                // reserved[40]                             
//                reserved[40]            array   u32    0x00     0..0xFFFFFFFF     reserved[3]            |multiedit;|
                
           traceConfig      struct     end           
  
       
        nvmStaticEng       struct     end
       
           
     param    stringArray     end
       
    true  OK
    false ERROR
    datalen 472
    packagesize 400
//    combinationflag 1
    HideFlag 1
    skipparams 4
</2.1 STATIC_NV_WRITE>




<2.2 DYNAMIC_NV_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1   0..1              Dynamic_NVM  |nochange;|
    operationType  s32     s32     1   0..2              NV_WRITE     |nochange;|
    offset         s32     s32     0   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     0   0..0xFFFFFFFF     length       |input;|
        
    // T_NVM_Dynamic
    param      stringArray     begin
    
        crcdata       u16       u16    0x00    0..0xFFFF      crcdata     |input;|
        len           u16       u16    0x00    0..0xFFFF      len         |input;|

        //   T_NVM_Dynamic_PS    nvmDynamicPs;
        nvmDynamicPs      struct    begin
          
              // T_Imsi          imsi
              imsi          struct    begin
                  length          u8        u8    0x00     0x00..0xFF    length        |input;|
                  //u8      imsiCon[MAX_IMSI_LEN-1];
                  imsiCon[8]      array     u8    0xFF     0..0xFF       imsiCon[8]    |multiedit;|
                  fillByte        u8        u8    0xFF     0..0xFF       fillByte      |input;|
                  reserved        u16       u16   0x00     0..0xFFFF     reserved      |multiedit;|
              imsi          struct    end
              
              // T_EquvPlmnList  mmcequvPlmn; 
              mmcequvPlmn   struct    begin           
                  rplmn[MAX_PLMN_LEN]   array     u8   0x00   0x00..0xFF    rplmn          |multiedit;|
                  
                  // u8   equvPlmnList[MAX_EQU_PLMNS_NUM* MAX_PLMN_LEN + 1]
                  equvPlmnList[61]      array     u8   0x00   0x00..0xFF    equvPlmnList   |multiedit;|
              mmcequvPlmn   struct    end
                                                  
              mmcprevUsedLteFreq[MAX_PREV_USED_LTE_FREQ_LEN]    array     u16   0x00   0x00..0xFFFF   mmcprevUsedLteFreq  |multiedit;|
              
              ltenetpar_NB[MAX_BAINFO_LEN]                      array     u8    0x00   0x00..0xFF     ltenetpar_NB        |multiedit;|
              
          nvmDynamicPs      struct    end
       
    param      stringArray     end 
   
    true  OK
    false ERROR
    HideFlag 1
    datalen 420
    packagesize 400
//    combinationflag 1   
</2.2 DYNAMIC_NV_WRITE>





<<3. TraceConfig READ>>


<3.1 TraceConfig_read>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      316      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      320      0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.1
</3.1 TraceConfig_read>



<3.2 traCategoryControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      316      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4      0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.2
</3.2 traCategoryControl>




<3.3 lteTraModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      320      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4      0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.3
</3.3 lteTraModuleControl>




<3.4 ggeTraModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      324      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4      0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.4
</3.4 ggeTraModuleControl>



<3.5 pubTraModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      328      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4      0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.5
</3.5 pubTraModuleControl>



<3.6 phyModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      332      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4      0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.6
</3.6 phyModuleControl>



/// u32 phyMsgControl[32],312+20
<3.7 phyMsgControl[0](L1CC_LTE_MSG_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      348      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.7
</3.7 phyMsgControl[0](L1CC_LTE_MSG_ID_BASE)>



<3.8 phyMsgControl[1](L1CC_LTE_FCP_MSG_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      352      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.8
</3.8 phyMsgControl[1](L1CC_LTE_FCP_MSG_ID_BASE)>




<3.9 phyMsgControl[2](L1CC_LTE_L1C_MSG_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      356      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.9
</3.9 phyMsgControl[2](L1CC_LTE_L1C_MSG_ID_BASE)>





<3.10 phyMsgControl[3](L1CC_LTE_DATAPRO_MSG_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      360      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.10
</3.10 phyMsgControl[3](L1CC_LTE_DATAPRO_MSG_ID_BASE)>



<3.11 phyMsgControl[4](L1CC_LTE_POSTL1_MSG_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      364      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.11
</3.11 phyMsgControl[4](L1CC_LTE_POSTL1_MSG_ID_BASE)>



<3.12 phyMsgControl[5](L1CC_LTE_RF_MSG_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      468      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.12
</3.12 phyMsgControl[5](L1CC_LTE_RF_MSG_ID_BASE)>



<3.13 phyMsgControl[6](ALGO_LTE_LDTC_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      372      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.13
</3.13 phyMsgControl[6](ALGO_LTE_LDTC_ID_BASE)>



<3.14 phyMsgControl[7](ALGO_LTE_TXRX_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      376      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.14
</3.14 phyMsgControl[7](ALGO_LTE_TXRX_ID_BASE)>




<3.15 phyMsgControl[8](ALGO_LTE_DLFFT_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      380      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.15
</3.15 phyMsgControl[8](ALGO_LTE_DLFFT_ID_BASE)>




<3.16 phyMsgControl[9](ALGO_LTE_COEFF_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      384      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.16
</3.16 phyMsgControl[9](ALGO_LTE_COEFF_ID_BASE)>





<3.17 phyMsgControl[10](ALGO_LTE_MEASPWR_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      388      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.17
</3.17 phyMsgControl[10](ALGO_LTE_MEASPWR_ID_BASE)>



<3.18 phyMsgControl[11](ALGO_LTE_IDDET_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      392      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.18
</3.18 phyMsgControl[11](ALGO_LTE_IDDET_ID_BASE)>




<3.19 phyMsgControl[12](ALGO_LTE_AXIDMA_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      396      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.19
</3.19 phyMsgControl[12](ALGO_LTE_AXIDMA_ID_BASE)>



<3.20 phyMsgControl[13](ALGO_LTE_PUSCH_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      400      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.20
</3.20 phyMsgControl[13](ALGO_LTE_PUSCH_ID_BASE)>



<3.21 phyMsgControl[14](ALGO_LTE_ULDFT_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      404      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.21
</3.21 phyMsgControl[14](ALGO_LTE_ULDFT_ID_BASE)>



<3.22 phyMsgControl[15](ALGO_LTE_ULPC_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      408      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.22
</3.22 phyMsgControl[15](ALGO_LTE_ULPC_ID_BASE)>




<3.23 phyMsgControl[16](L1CC_LTE_BM_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      412      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.23
</3.23 phyMsgControl[16](L1CC_LTE_BM_ID_BASE)>



<3.24 phyMsgControl[17](L1CC_LTE_DATAPRO_DL_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      416      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.24
</3.24 phyMsgControl[17](L1CC_LTE_DATAPRO_DL_ID_BASE)>



<3.25 phyMsgControl[18](ALGO_LTE_LDTC_IN_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      420      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.25
</3.25 phyMsgControl[18](ALGO_LTE_LDTC_IN_ID_BASE)>



<3.26 phyMsgControl[19](ALGO_LTE_LDTC_OUT_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      424      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.26
</3.26 phyMsgControl[19](ALGO_LTE_LDTC_OUT_ID_BASE)>




<3.27 phyMsgControl[20](ALGO_LTE_TXRX_RX_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      428      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.27
</3.27 phyMsgControl[20](ALGO_LTE_TXRX_RX_ID_BASE)>




<3.28 phyMsgControl[21](ALGO_LTE_DLFFT_CHA_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      432      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.28
</3.28 phyMsgControl[21](ALGO_LTE_DLFFT_CHA_ID_BASE)>


<3.29 phyMsgControl[22](ALGO_LTE_COEFF_CHA_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      436      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.29
</3.29 phyMsgControl[22](ALGO_LTE_COEFF_CHA_ID_BASE)>



<3.30 phyMsgControl[23](ALGO_LTE_MEASPWR_CHA_ID_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      440      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.30
</3.30 phyMsgControl[23](ALGO_LTE_MEASPWR_CHA_ID_BASE)>



<3.31 phyMsgControl[24](L1CC_LTE_TIMING_TRACE_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      444      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.31
</3.31 phyMsgControl[24](L1CC_LTE_TIMING_TRACE_BASE)>





<3.32 phyMsgControl[25](L1CC_LTE_BHV_PRIVATE_PARA_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      448      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.32
</3.32 phyMsgControl[25](L1CC_LTE_BHV_PRIVATE_PARA_BASE)>


<3.33 phyMsgControl[26](L1CC_LTE_PHY_STUB_PARA_BASE)>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      0        0..1              Static_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      452      0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      4        0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 4.33
</3.33 phyMsgControl[26](L1CC_LTE_PHY_STUB_PARA_BASE)>





<<4. TRACE_CONFIG_WRITE>>


<4.1 TraceConfig_write>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     316   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     320  0..0xFFFFFFFF      length       |input;|
       
    // T_NVM_Static
    param    stringArray     begin
 
           // T_TraceConfig         traceConfig;
           traceConfig      struct     begin
                   
                // traCategoryControl     u32
                traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                traCategoryControl     bitgroup     end




                //lteTraModuleControl    u32
                lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                lteTraModuleControl     bitgroup     end                
                


                
                // ggeTraModuleControl    u32
                ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                ggeTraModuleControl     bitgroup     end                                
                
                
                
                // pubTraModuleControl    u32
                pubTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                pubTraModuleControl     bitgroup     end                                
                
                
                
                
                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     FCP_CURR                |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     FCP_NEXT                |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     UIPRO                   |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     DIPRO                   |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     SYNCPRO                 |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     MEASPRO                 |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     IPUPDATE                |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     DECODE                  |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     DETECT                  |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     MEAS                    |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     MEAS_CTRL               |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     RF                      |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     LTDC                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     TXRX                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     DLFFT                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     COEFE                   |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     MEASPWR                 |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     IDDET                   |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     AXIDMA                  |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     PUSCH                   |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     ULDFT                   |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     ULPC                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end                                                
                

                // reserved[3]            array   u32    0x00     0..0xFFFFFFFF     reserved[3]            |multiedit;|
                reserved[3]     struct     begin
                     reserved0     u32     u32    0     0..0xFFFFFFFF     reserved0                |input;|
                     reserved1     u32     u32    0     0..0xFFFFFFFF     reserved1                |input;|
                     reserved2     u32     u32    0     0..0xFFFFFFFF     reserved2                |input;|
                reserved[3]     struct     end

                // u32 phyMsgControl[32]
                phyMsgControl[32]     struct     begin
                
                     // phyMsgControl[0]    u32
                     phyMsgControl[0]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ISR_LTE_SUBFRAME_INT_FCP_IND              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_FCP_DATAPRO_START_IND                 |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_FCP_POSTL1_PERIOD_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     ISR_DATAPRO_DECODE_INT_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     ISR_POSTL1_IDDET_INT_IND                  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     ISR_POSTL1_MEASPWR_INT_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BG_IND            |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_L1C_POSTL1_DEACTIVE_BHV_IND           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_L1C_POSTL1_RESYNC_CNF_IND             |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID    |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_FCP_DATAPRO_SR_REPT_IND               |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_ISR_RXINT_POSTL1_AGC_IND              |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_ISR_RXINT_DATAPRO_IND                 |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                          
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[0]     bitgroup     end                                                
                              
                     
                     
                     
                     // phyMsgControl[1]    u32
                     phyMsgControl[1]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTETDD_FCP_CURR_BHV_IND                   |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTETDD_FCP_NEXT_BHV_IND                   |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTETDD_FCP_CURR_EVENT_IND                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTETDD_FCP_NEXT_EVENT_IND                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_BHV_IND                |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_BHV_IND                |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTEFDD_FCP_CURR_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTEFDD_FCP_CURR_DL_EVENT_IND              |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTEFDD_FCP_NEXT_UL_EVENT_IND              |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTEFDD_FCP_NEXT_DL_EVENT_IND              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_FCP_CTRL_PARA_UPDATE                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[1]     bitgroup     end                                                
                                                   
                     
                     
                     
                    
                     // phyMsgControl[2]    u32
                     phyMsgControl[2]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_FREQ_MEAS_BHV_PRIVATE_PARA           |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_MEAS_CB_PARA                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_GAP_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_FREQ_INFO                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_SERVERCELL_MEAS_INFO                 |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_CGI_BG_MEAS_INFO                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_IDL_CTRL_INFO                        |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DCH_MEAS_REQ                         |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     reserved                                 |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[2]     bitgroup     end                        
                    
                    
                    
                    
                     // phyMsgControl[3]    u32
                     phyMsgControl[3]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_CTRL                         |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_ULDATAPRO_INFO                         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEASDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_SYNCDATAPRO_CTRL                       |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_IPUPDATEDATAPRO_CTRL                   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DECODE_OUT_INFO                        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_M_TO_P_DL_CTRL                         |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ULDATAPRO_PUSCH_SEND_INFO              |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_ULDATAPRO_POWER_CTRL                   |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ULDATAPRO_CSI_CTRL                     |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_ULDATAPRO_DL_HARQ_CTRL                 |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                            
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[3]     bitgroup     end                        
                    

                     // phyMsgControl[4]    u32
                     phyMsgControl[4]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_MEAS_REPORT_CTRL                      |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_CELL_GROUP_LIST                       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_MEAS_CELL_INFO                        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_MEAS_CELL_SCHEDULE                    |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_MEAS_RESULT_RSP_IN                    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_ICS_PWR_SWEEP_CTRL                    |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_ICS_FREQ_MEAS_CTRL                    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_ICS_CELL_SEARCH_CT                    |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_MEAS_RESULT_OUT                       |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_ICS_RESYNC_CTRL                       |select;0:disable;1:enable;|
                   
                          bit10     u32     u32    1     0..1     LTE_IDL_MEAS_IND                          |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DCH_MEAS_IND                          |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[4]     bitgroup     end                     
                    

                     // phyMsgControl[5]    u32
                     phyMsgControl[5]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RF_DRIVER_RX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RF_DRIVER_TX_EVENT_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RF_DRIVER_LTE_RX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RF_DRIVER_LTE_TX_DATA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_STOP                  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RF_DRIVER_LTE_EVENT_DEL                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                              
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[5]     bitgroup     end
                     
                     
                     // phyMsgControl[6]    u32
                     phyMsgControl[6]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_OUT_PARA_IND                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_PDSCH_M_TO_P_CAL_PARA_REQ       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                       
                          bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                   
                     phyMsgControl[6]     bitgroup     end                     
                     
                     
                     
                     // phyMsgControl[7]    u32
                     phyMsgControl[7]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_PARA_REQ                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_COM_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_DL_CAL_PARA_REQ                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_MEAS_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_FREQ_MEAS_CAL_PARA_REQ          |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_SYNC_CAL_PARA_REQ               |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_REQ                   |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_AGC_MSG                         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     RX_INT_MASK_MSG                    |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[7]     bitgroup     end                     
                     
                     



                     // phyMsgControl[8]    u32
                     phyMsgControl[8]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                           
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[8]     bitgroup     end



                     // phyMsgControl[9]    u32
                     phyMsgControl[9]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_PARA_REQ                |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_REQ               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_BG_CGI_CELL_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[9]     bitgroup     end         



                     // phyMsgControl[10]    u32
                     phyMsgControl[10]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_CAL_PARA_REQ              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_OUT_IRQ_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_OUT_PERIOD_IND            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_OUT_HANDLE_IND            |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     MEASPWR_FREQ_MEAS_CAL_PARA_REQ    |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     MEASPWR_IP_UPDATE_REQ             |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

                          bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                             
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[10]     bitgroup     end



                     // phyMsgControl[11]    u32
                     phyMsgControl[11]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     IDDET_ICS_RESULT_OUT              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     IDDET_FREQMEAS_RESULT_OUT         |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     IDDET_RESYNC_RESULT_OUT           |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     IDDET_PSS_COARSE_CAL              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     IDDET_PSS_FINE_CAL                |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     IDDET_SSS_CAL                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     IDDET_FREQ_IDVALID_CAL            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     IDDET_RESYNC_NOFREQ_CAL           |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     IDDET_ICS_FREQ_SEARCH_CAL         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     IDDET_REG_UPDATA                  |select;0:disable;1:enable;|

                          bit10     u32     u32    1     0..1     IDDET_FINISH_INT                  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     IDDET_TXRX_SUSPEND_INT            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     IDDET_STOP_INT                    |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     IDDET_RSSI_INT                    |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                
                          bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                                     
                          bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                   
                     phyMsgControl[11]     bitgroup     end
                     



                     // phyMsgControl[12]    u32
                     phyMsgControl[12]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     AXIDMA_IDDET_QF              |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     AXIDMA_IDDET_REQ             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     AXIDMA_IDDET_ACK             |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     AXIDMA_IDDET_DEBUG           |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                                                               
                          bit30     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                   
                     phyMsgControl[12]     bitgroup     end
                     


                     // phyMsgControl[13]    u32
                     phyMsgControl[13]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_PUSCH_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[13]     bitgroup     end


                     // phyMsgControl[14]    u32
                     phyMsgControl[14]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULDFT_IP              |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[14]     bitgroup     end



                     // phyMsgControl[15]    u32
                     phyMsgControl[15]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     ALGO_LTE_ULPC_IP               |select;0:disable;1:enable;|
                          bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[15]     bitgroup     end



                     // phyMsgControl[16]    u32
                     phyMsgControl[16]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_BM_APPEND_BHV               |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_BM_MODIFY_BHV               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_BM_DEL_ONE_BHV              |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_BM_DEL_ALL_BHV              |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_BM_EXPIRED_BHV              |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[16]     bitgroup     end




                     // phyMsgControl[17]    u32
                     phyMsgControl[17]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LTE_DLDATAPRO_SF_COM_CTRL                  |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LTE_DLDATAPRO_SF_MPDCCH_CTRL               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PDSCH_CTRL                |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LTE_DLDATAPRO_SF_PBCH_CTRL                 |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_OUT              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDSCH_OUT             |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULDCI_OUT             |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DLDCI_OUT             |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT     |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT        |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA        |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL        |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO   |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LTE_DLDATAPRO_DECODE_PBCH_CTRL             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_COM_CTRL              |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_MPDCCH_CTRL           |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL            |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                        
                          bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                             
                          bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                   
                     phyMsgControl[17]     bitgroup     end


                     // phyMsgControl[18]    u32
                     phyMsgControl[18]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_CAL_DHI_UPDATE_CTRL        |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_COMM_PARA      |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_DED_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_CAL_DHI_CAL_SI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CTRL_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_COMM_PARA   |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_DED_PARA    |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     LDTC_CAL_SF_DHI_CAL_SI_PARA     |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     LDTC_CAL_SF_BASE_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     LDTC_CAL_SF_PBCH_PARA           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     LDTC_CAL_SF_MPDCCH_PARA         |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     LDTC_CAL_SF_CHE_PARA            |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     LDTC_CAL_SF_PDSCH_PARA          |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     LDTC_CAL_M_TO_P_BASE_PARA       |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     LDTC_CAL_M_TO_P_MPDCCH_PARA     |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     LDTC_CAL_M_TO_P_CHE_PARA        |select;0:disable;1:enable;|
                          bit16     u32     u32    1     0..1     LDTC_CAL_M_TO_P_PDSCH_PARA      |select;0:disable;1:enable;|
                          bit17     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_UPDATE_CTRL  |select;0:disable;1:enable;|
                          bit18     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_COMM_PARA    |select;0:disable;1:enable;|
                          bit19     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_DED_PARA     |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    1     0..1     LDTC_IP_UPDATE_DHI_SI_PARA      |select;0:disable;1:enable;|
                          bit21     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_BASE_PARA     |select;0:disable;1:enable;|
                          bit22     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PBCH_PARA     |select;0:disable;1:enable;|
                          bit23     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_MPDCCH_PARA   |select;0:disable;1:enable;|
                          bit24     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_CHE_PARA      |select;0:disable;1:enable;|
                          bit25     u32     u32    1     0..1     LDTC_IP_UPDATE_SF_PDSCH_PARA    |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                   
                     phyMsgControl[18]     bitgroup     end



                     // phyMsgControl[19]    u32
                     phyMsgControl[19]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     LDTC_GET_DECODE_COMM_OUT       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     LDTC_GET_DECODE_PBCH_OUT       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     LDTC_GET_DECODE_MPDCCH_OUT     |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_OUT      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     LDTC_GET_DECODE_PDSCH_TB_OUT   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     LDTC_GET_DECODE_PMI_OUT        |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[19]     bitgroup     end




                     // phyMsgControl[20]    u32
                     phyMsgControl[20]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     RX_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     RX_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     RX_CAL_SF_COM_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     RX_CAL_SF_DL_PARA         |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     RX_CAL_SF_MEAS_PARA       |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     RX_CAL_SF_FREQ_MEAS_PARA  |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     RX_CAL_SF_SYNC_PARA       |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RX_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     RX_CAL_AGC_PARA           |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                  |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[20]     bitgroup     end


                     // phyMsgControl[21]    u32
                     phyMsgControl[21]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_COM       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     DLFFT_CAL_DHI_PARA_SI        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     DLFFT_CAL_SF_PARA            |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     DLFFT_CAL_SF_DHI_PARA        |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     DLFFT_IP_UPDATE_DHI_PARA     |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     DLFFT_IP_UPDATE_SF_PARA      |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[21]     bitgroup     end



                     // phyMsgControl[22]    u32
                     phyMsgControl[22]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     COEFF_CAL_SF_SEVRER_CELL_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     COEFF_IP_UPDATE_SF_PARA             |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     COEFF_CAL_SF_BG_CGI_CELL_PARA       |select;0:disable;1:enable;|
                          bit03     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[22]     bitgroup     end



                     // phyMsgControl[23]    u32
                     phyMsgControl[23]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MEASPWR_SYS_REG_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MEASPWR_DHI_REG_PARA       |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MEASPWR_SF_REG_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MEASPWR_CTRL_PARA          |select;0:disable;1:enable;|
                          bit04     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit05     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit06     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit07     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit08     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                          bit09     u32     u32    0     0..1     reserved                   |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[23]     bitgroup     end

                     

                     // phyMsgControl[24]    u32
                     phyMsgControl[24]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     TIMING_LTE_SUBFRAME_INT_FCP_IND            |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     TIMING_FCP_DATAPRO_START_IND               |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     TIMING_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND   |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     TIMING_FCP_POSTL1_PERIOD_IND               |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     TIMING_DATAPRO_DECODE_INT_IND              |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     TIMING_POSTL1_IDDET_INT_IND                |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     TIMING_POSTL1_MEASPWR_INT_IND              |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BG_IND          |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BHV_IND         |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     TIMING_L1C_POSTL1_RESYNC_CNF_IND           |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     TIMING_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID  |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     TIMING_FCP_DATAPRO_SR_REPT_IND             |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     TIMING_ISR_RXINT_POSTL1_AGC_IND            |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     TIMING_RF_MODULE_DEAL                      |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[24]     bitgroup     end


                     // phyMsgControl[25]    u32
                     phyMsgControl[25]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     DEACTIVE_ALL_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     CELL_SEARCH_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     CELL_RESYNC_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     CALC_MEASPARA_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     CALC_MEASPARA_SEC_BHV_PRIVATE_PARA  |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     READ_PAGING_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     SI_READ_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     RA_BHV_PRIVATE_PARA                 |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     MSG4_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     UL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                                                   
                          bit10     u32     u32    1     0..1     DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA   |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     UL_SR_BHV_PRIVATE_PARA              |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     PERIODIC_CSI_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     DL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                          bit14     u32     u32    1     0..1     UL_SRS_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
                          bit15     u32     u32    1     0..1     FREQ_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                         
                          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                                 
                          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                   
                     phyMsgControl[25]     bitgroup     end



                     phyMsgControl[26]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[27]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[28]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[29]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     
                     phyMsgControl[30]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                     phyMsgControl[31]    u32     u32    0x00     0..0xFFFFFFFF     phyMsgControl     |input;|
                phyMsgControl[32]     struct     end
                              
               // u32  reserved[40]
                reserved[40]     struct     begin
                     reserved0     u32     u32    0     0..0xFFFFFFFF     reserved0                |input;|
                     reserved1     u32     u32    0     0..0xFFFFFFFF     reserved1                |input;|
                     reserved2     u32     u32    0     0..0xFFFFFFFF     reserved2                |input;|
                     reserved3     u32     u32    0     0..0xFFFFFFFF     reserved3                |input;|
                     reserved4     u32     u32    0     0..0xFFFFFFFF     reserved4                |input;|
                     reserved5     u32     u32    0     0..0xFFFFFFFF     reserved5                |input;|
                     reserved6     u32     u32    0     0..0xFFFFFFFF     reserved6                |input;|
                     reserved7     u32     u32    0     0..0xFFFFFFFF     reserved7                |input;|
                     reserved8     u32     u32    0     0..0xFFFFFFFF     reserved8                |input;|
                     reserved9     u32     u32    0     0..0xFFFFFFFF     reserved9                |input;|

                     reserved10     u32     u32    0     0..0xFFFFFFFF     reserved10                |input;|
                     reserved11     u32     u32    0     0..0xFFFFFFFF     reserved11                |input;|
                     reserved12     u32     u32    0     0..0xFFFFFFFF     reserved12                |input;|
                     reserved13     u32     u32    0     0..0xFFFFFFFF     reserved13                |input;|
                     reserved14     u32     u32    0     0..0xFFFFFFFF     reserved14                |input;|
                     reserved15     u32     u32    0     0..0xFFFFFFFF     reserved15                |input;|
                     reserved16     u32     u32    0     0..0xFFFFFFFF     reserved16                |input;|
                     reserved17     u32     u32    0     0..0xFFFFFFFF     reserved17                |input;|
                     reserved18     u32     u32    0     0..0xFFFFFFFF     reserved18                |input;|
                     reserved19     u32     u32    0     0..0xFFFFFFFF     reserved19                |input;|

                     reserved20     u32     u32    0     0..0xFFFFFFFF     reserved20                |input;|
                     reserved21     u32     u32    0     0..0xFFFFFFFF     reserved21                |input;|
                     reserved22     u32     u32    0     0..0xFFFFFFFF     reserved22                |input;|
                     reserved23     u32     u32    0     0..0xFFFFFFFF     reserved23                |input;|
                     reserved24     u32     u32    0     0..0xFFFFFFFF     reserved24                |input;|
                     reserved25     u32     u32    0     0..0xFFFFFFFF     reserved25                |input;|
                     reserved26     u32     u32    0     0..0xFFFFFFFF     reserved26                |input;|
                     reserved27     u32     u32    0     0..0xFFFFFFFF     reserved27                |input;|
                     reserved28     u32     u32    0     0..0xFFFFFFFF     reserved28                |input;|
                     reserved29     u32     u32    0     0..0xFFFFFFFF     reserved29                |input;|

                     reserved30     u32     u32    0     0..0xFFFFFFFF     reserved30                |input;|
                     reserved31     u32     u32    0     0..0xFFFFFFFF     reserved31                |input;|
                     reserved32     u32     u32    0     0..0xFFFFFFFF     reserved32                |input;|
                     reserved33     u32     u32    0     0..0xFFFFFFFF     reserved33                |input;|
                     reserved34     u32     u32    0     0..0xFFFFFFFF     reserved34                |input;|
                     reserved35     u32     u32    0     0..0xFFFFFFFF     reserved35                |input;|
                     reserved36     u32     u32    0     0..0xFFFFFFFF     reserved36                |input;|
                     reserved37     u32     u32    0     0..0xFFFFFFFF     reserved37                |input;|
                     reserved38     u32     u32    0     0..0xFFFFFFFF     reserved38                |input;|
                     reserved39     u32     u32    0     0..0xFFFFFFFF     reserved39                |input;|
                        
                
                reserved[40]     struct     end


                
           traceConfig      struct     end           


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    

</4.1 TraceConfig_write>



<4.2 traCategoryControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     316   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
                // traCategoryControl     u32
                traCategoryControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     Trace_level_1           |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     Trace_level_2           |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     Debug_Trace_level_1     |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     Debug_Trace_level_2     |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     Debug_Trace_level_3     |select;0:disable;1:enable;|
                     bit05     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                traCategoryControl     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.2 traCategoryControl>




<4.3 lteTraModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     320   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

                //lteTraModuleControl    u32
                lteTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     EMAC                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     ERLC                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     EPDC                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     ERRC                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     EDT                     |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     EL3                     |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     EMEA                    |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                lteTraModuleControl     bitgroup     end                
                

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.3 lteTraModuleControl>



<4.4 ggeTraModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     324   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
                // ggeTraModuleControl    u32
                ggeTraModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     SXR                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     PAL                    |select;0:disable;1:enable;|
                     bit02     u32     u32    1     0..1     L1A                    |select;0:disable;1:enable;|
                     bit03     u32     u32    1     0..1     L1S                    |select;0:disable;1:enable;|
                     bit04     u32     u32    1     0..1     LAP                    |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     RLU                    |select;0:disable;1:enable;|
                     bit06     u32     u32    1     0..1     RLD                    |select;0:disable;1:enable;|
                     bit07     u32     u32    1     0..1     LLC                    |select;0:disable;1:enable;|
                     bit08     u32     u32    1     0..1     MM                     |select;0:disable;1:enable;|
                     bit09     u32     u32    1     0..1     CC                     |select;0:disable;1:enable;|

                     bit10     u32     u32    1     0..1     SS                     |select;0:disable;1:enable;|
                     bit11     u32     u32    1     0..1     SMS                    |select;0:disable;1:enable;|
                     bit12     u32     u32    1     0..1     SM                     |select;0:disable;1:enable;|
                     bit13     u32     u32    1     0..1     SND                    |select;0:disable;1:enable;|
                     bit14     u32     u32    1     0..1     API                    |select;0:disable;1:enable;|
                     bit15     u32     u32    1     0..1     MMI                    |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     SIM                    |select;0:disable;1:enable;|
                     bit17     u32     u32    1     0..1     AT                     |select;0:disable;1:enable;|
                     bit18     u32     u32    1     0..1     M2A/MSSC               |select;0:disable;1:enable;|
                     bit19     u32     u32    1     0..1     STT/RCO                |select;0:disable;1:enable;|

                     bit20     u32     u32    1     0..1     RRI                    |select;0:disable;1:enable;|
                     bit21     u32     u32    1     0..1     RRD                    |select;0:disable;1:enable;|
                     bit22     u32     u32    1     0..1     RLP                    |select;0:disable;1:enable;|
                     bit23     u32     u32    1     0..1     HAL                    |select;0:disable;1:enable;|
                     bit24     u32     u32    1     0..1     BCPU                   |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     CSW                    |select;0:disable;1:enable;|
                     bit26     u32     u32    1     0..1     EDRV                   |select;0:disable;1:enable;|
                     bit27     u32     u32    1     0..1     MCI                    |select;0:disable;1:enable;|
                     bit28     u32     u32    1     0..1     SVC1                   |select;0:disable;1:enable;|
                     bit29     u32     u32    1     0..1     SVC2                   |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

                ggeTraModuleControl     bitgroup     end                                
                

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.4 ggeTraModuleControl>





<4.5 pubTraModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     328   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

       // pubTraModuleControl    u32
       pubTraModuleControl     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     SYS                     |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     NAS                     |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     NASU                    |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     PA                      |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     USIM                    |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     ELSI                    |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     reserved                |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     ADP                     |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     HWDRV                   |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit10     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit20     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
            
             bit30     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                |select;0:disable;1:enable;|

       pubTraModuleControl     bitgroup     end                                
                
               
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.5 pubTraModuleControl>




<4.6 phyModuleControl>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     332   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

                // phyModuleControl       u32
                phyModuleControl     bitgroup     begin     u32
                     bit00     u32     u32    1     0..1     TRA_MPHY_MSG                    |select;0:disable;1:enable;|
                     bit01     u32     u32    1     0..1     TRA_MPHY_FCP_MSG                |select;0:disable;1:enable;|
                     bit02     u32     u32    0     0..1     TRA_MPHY_L1C_MSG                |select;0:disable;1:enable;|
                     bit03     u32     u32    0     0..1     TRA_MPHY_DATAPRO                |select;0:disable;1:enable;|
                     bit04     u32     u32    0     0..1     TRA_MPHY_POSTL1                 |select;0:disable;1:enable;|
                     bit05     u32     u32    1     0..1     TRA_MPHY_RF                     |select;0:disable;1:enable;|
                     bit06     u32     u32    0     0..1     TRA_MPHY_LDTC                   |select;0:disable;1:enable;|
                     bit07     u32     u32    0     0..1     TRA_MPHY_TXRX                   |select;0:disable;1:enable;|
                     bit08     u32     u32    0     0..1     TRA_MPHY_DLFFT                  |select;0:disable;1:enable;|
                     bit09     u32     u32    0     0..1     TRA_MPHY_COEFF                  |select;0:disable;1:enable;|
                                                               
                     bit10     u32     u32    0     0..1     TRA_MPHY_MEASPWR                |select;0:disable;1:enable;|
                     bit11     u32     u32    0     0..1     TRA_MPHY_IDDET                  |select;0:disable;1:enable;|
                     bit12     u32     u32    0     0..1     TRA_MPHY_AXIDMA                 |select;0:disable;1:enable;|
                     bit13     u32     u32    0     0..1     TRA_MPHY_PUSCH                  |select;0:disable;1:enable;|
                     bit14     u32     u32    0     0..1     TRA_MPHY_ULDFT                  |select;0:disable;1:enable;|
                     bit15     u32     u32    0     0..1     TRA_MPHY_ULPC                   |select;0:disable;1:enable;|
                     bit16     u32     u32    1     0..1     TRA_MPHY_BM                     |select;0:disable;1:enable;|
                     bit17     u32     u32    0     0..1     TRA_MPHY_DATAPRO_DL             |select;0:disable;1:enable;|
                     bit18     u32     u32    0     0..1     TRA_MPHY_LDTC_INPUT             |select;0:disable;1:enable;|
                     bit19     u32     u32    0     0..1     TRA_MPHY_LDTC_OUTPUT            |select;0:disable;1:enable;|
                                                               
                     bit20     u32     u32    0     0..1     TRA_MPHY_TXRX_RX_no_use         |select;0:disable;1:enable;|
                     bit21     u32     u32    0     0..1     TRA_MPHY_DLFFT_CHA_no_use       |select;0:disable;1:enable;|
                     bit22     u32     u32    0     0..1     TRA_MPHY_DYN                    |select;0:disable;1:enable;|
                     bit23     u32     u32    0     0..1     TRA_MPHY_MEASPWR_CHA            |select;0:disable;1:enable;|
                     bit24     u32     u32    0     0..1     TRA_MPHY_TIMING_TRACE           |select;0:disable;1:enable;|
                     bit25     u32     u32    1     0..1     TRA_MPHY_BHV_PRIVATE            |select;0:disable;1:enable;|
                     bit26     u32     u32    0     0..1     TRA_MPHY_STUB_PARA              |select;0:disable;1:enable;|
                     bit27     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                     bit28     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                     bit29     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|

                     bit30     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|
                     bit31     u32     u32    0     0..1     reserved                        |select;0:disable;1:enable;|

                phyModuleControl     bitgroup     end                                                
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.6 phyModuleControl>


/// phyMsgControl[32]
<4.7 phyMsgControl[0]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     348   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

                     // phyMsgControl[0]    u32
                     phyMsgControl[0]     bitgroup     begin     u32
                          bit00     u32     u32    1     0..1     MSG_ISR_LTE_SUBFRAME_INT_FCP_IND                 |select;0:disable;1:enable;|
                          bit01     u32     u32    1     0..1     MSG_LTE_FCP_DATAPRO_START_IND                    |select;0:disable;1:enable;|
                          bit02     u32     u32    1     0..1     MSG_LTE_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND        |select;0:disable;1:enable;|
                          bit03     u32     u32    1     0..1     MSG_LTE_FCP_POSTL1_PERIOD_IND                    |select;0:disable;1:enable;|
                          bit04     u32     u32    1     0..1     MSG_ISR_DATAPRO_DECODE_INT_IND                   |select;0:disable;1:enable;|
                          bit05     u32     u32    1     0..1     MSG_ISR_POSTL1_IDDET_INT_IND                     |select;0:disable;1:enable;|
                          bit06     u32     u32    1     0..1     MSG_ISR_POSTL1_MEASPWR_INT_IND                   |select;0:disable;1:enable;|
                          bit07     u32     u32    1     0..1     MSG_LTE_L1C_POSTL1_DEACTIVE_BG_IND               |select;0:disable;1:enable;|
                          bit08     u32     u32    1     0..1     MSG_LTE_L1C_POSTL1_DEACTIVE_BHV_IND              |select;0:disable;1:enable;|
                          bit09     u32     u32    1     0..1     MSG_LTE_L1C_POSTL1_RESYNC_CNF_IND                |select;0:disable;1:enable;|
                                                                                                                 
                          bit10     u32     u32    1     0..1     MSG_LTE_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID       |select;0:disable;1:enable;|
                          bit11     u32     u32    1     0..1     MSG_LTE_FCP_DATAPRO_SR_REPT_IND                  |select;0:disable;1:enable;|
                          bit12     u32     u32    1     0..1     MSG_LTE_ISR_RXINT_POSTL1_AGC_IND                 |select;0:disable;1:enable;|
                          bit13     u32     u32    1     0..1     MSG_LTE_ISR_RXINT_DATAPRO_IND                    |select;0:disable;1:enable;|
                          bit14     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit15     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit16     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit17     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit18     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit19     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                                                                                                                   
                          bit20     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit21     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit22     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit23     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit24     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit25     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit26     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit27     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit28     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit29     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                                                                                                                   
                          bit30     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                          bit31     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                   
                     phyMsgControl[0]     bitgroup     end 
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.7 phyMsgControl[0]>



<4.8 phyMsgControl[1]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     352   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

        // phyMsgControl[1]    u32
       phyMsgControl[1]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_LTETDD_FCP_CURR_BHV_IND             |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_LTETDD_FCP_NEXT_BHV_IND             |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_LTETDD_FCP_CURR_EVENT_IND           |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_LTETDD_FCP_NEXT_EVENT_IND           |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_UL_BHV_IND          |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_DL_BHV_IND          |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_UL_BHV_IND          |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_DL_BHV_IND          |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_UL_EVENT_IND        |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_LTEFDD_FCP_CURR_DL_EVENT_IND        |select;0:disable;1:enable;|
                                                                                              
            bit10     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_UL_EVENT_IND        |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_LTEFDD_FCP_NEXT_DL_EVENT_IND        |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_LTE_FCP_CTRL_PARA_UPDATE            |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_LTE_FCP_DATAPRO_IND                 |select;0:disable;1:enable;|
            bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                             
            bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                         
            bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
     
       phyMsgControl[1]     bitgroup     end      
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.8 phyMsgControl[1]>



<4.9 phyMsgControl[2]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     356   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

      // phyMsgControl[2]    u32
      phyMsgControl[2]     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     TRACE_LTE_FREQ_MEAS_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
           bit01     u32     u32    1     0..1     TRACE_LTE_MEAS_CB_PARA                    |select;0:disable;1:enable;|
           bit02     u32     u32    1     0..1     TRACE_LTE_MEAS_GAP_INFO                   |select;0:disable;1:enable;|
           bit03     u32     u32    1     0..1     TRACE_LTE_MEAS_FREQ_INFO                  |select;0:disable;1:enable;|
           bit04     u32     u32    1     0..1     TRACE_LTE_SERVERCELL_MEAS_INFO            |select;0:disable;1:enable;|
           bit05     u32     u32    1     0..1     TRACE_LTE_CGI_BG_MEAS_INFO                |select;0:disable;1:enable;|
           bit06     u32     u32    1     0..1     TRACE_LTE_IDL_CTRL_INFO                   |select;0:disable;1:enable;|
           bit07     u32     u32    1     0..1     TRACE_LTE_DCH_MEAS_REQ                    |select;0:disable;1:enable;|
           bit08     u32     u32    1     0..1     TRACE_LTE_SI_READ_REQ                     |select;0:disable;1:enable;|
           bit09     u32     u32    1     0..1     TRACE_LTE_PRACH_SEND_REQ                  |select;0:disable;1:enable;|
                                                                                             
           bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                              
           bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                        
           bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
    
      phyMsgControl[2]     bitgroup     end                        
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.9 phyMsgControl[2]>


<4.10 phyMsgControl[3]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     360   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[3]    u32
        phyMsgControl[3]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_CTRL                  |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_INFO                  |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_LTE_MEASDATAPRO_CTRL                |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     TRACE_LTE_SYNCDATAPRO_CTRL                |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     TRACE_LTE_IPUPDATEDATAPRO_CTRL            |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     TRACE_LTE_DECODE_OUT_INFO                 |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     TRACE_LTE_M_TO_P_DL_CTRL                  |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_PUSCH_SEND_INFO       |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_POWER_CTRL            |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_CSI_CTRL              |select;0:disable;1:enable;|
                                                                                               
             bit10     u32     u32    1     0..1     TRACE_LTE_ULDATAPRO_DL_HARQ_CTRL          |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     TRACE_LTE_RXINT_IPUPDATEDATAPRO_CTRL      |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               
             bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                          
             bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
      
        phyMsgControl[3]     bitgroup     end          
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.10 phyMsgControl[3]>



<4.11 phyMsgControl[4]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     364   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

           // phyMsgControl[4]    u32
          phyMsgControl[4]     bitgroup     begin     u32
               bit00     u32     u32    1     0..1     TRACE_LTE_MEAS_REPORT_CTRL                |select;0:disable;1:enable;|
               bit01     u32     u32    1     0..1     TRACE_LTE_CELL_GROUP_LIST                 |select;0:disable;1:enable;|
               bit02     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_INFO                  |select;0:disable;1:enable;|
               bit03     u32     u32    1     0..1     TRACE_LTE_MEAS_CELL_SCHEDULE              |select;0:disable;1:enable;|
               bit04     u32     u32    1     0..1     TRACE_LTE_MEAS_RESULT_RSP_IND             |select;0:disable;1:enable;|
               bit05     u32     u32    1     0..1     TRACE_LTE_ICS_PWR_SWEEP_CTRL              |select;0:disable;1:enable;|
               bit06     u32     u32    1     0..1     TRACE_LTE_ICS_FREQ_MEAS_CTRL              |select;0:disable;1:enable;|
               bit07     u32     u32    1     0..1     TRACE_LTE_ICS_CELL_SEARCH_CTRL            |select;0:disable;1:enable;|
               bit08     u32     u32    1     0..1     TRACE_LTE_MEAS_RESULT_OUT                 |select;0:disable;1:enable;|
               bit09     u32     u32    1     0..1     TRACE_LTE_ICS_RESYNC_CTRL                 |select;0:disable;1:enable;|
                                                                                       
               bit10     u32     u32    1     0..1     TRACE_LTE_IDL_MEAS_IND                    |select;0:disable;1:enable;|
               bit11     u32     u32    1     0..1     TRACE_LTE_DCH_MEAS_IND                    |select;0:disable;1:enable;|
               bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                   
               bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                            
               bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
        
          phyMsgControl[4]     bitgroup     end                     
                       
                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.11 phyMsgControl[4]>



<4.12 phyMsgControl[5]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     368   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

      // phyMsgControl[5]    u32
      phyMsgControl[5]     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     TRACE_RF_DRIVER_RX_EVENT_REQ              |select;0:disable;1:enable;|
           bit01     u32     u32    1     0..1     TRACE_RF_DRIVER_TX_EVENT_REQ              |select;0:disable;1:enable;|
           bit02     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_RX_DATA_REQ           |select;0:disable;1:enable;|
           bit03     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_TX_DATA_REQ           |select;0:disable;1:enable;|
           bit04     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_EVENT_STOP            |select;0:disable;1:enable;|
           bit05     u32     u32    1     0..1     TRACE_RF_DRIVER_LTE_EVENT_DEL             |select;0:disable;1:enable;|
           bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

           bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                               
           bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                        
           bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
    
      phyMsgControl[5]     bitgroup     end

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.12 phyMsgControl[5]>




<4.13 phyMsgControl[6]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     372   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[6]    u32
      phyMsgControl[6]     bitgroup     begin     u32
           bit00     u32     u32    1     0..1     TRACE_LDTC_CAL_PARA_REQ                   |select;0:disable;1:enable;|
           bit01     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit02     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit03     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit04     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit05     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit06     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit07     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit08     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit09     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|

           bit10     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit11     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit12     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit13     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit14     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit15     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                              
           bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                        
           bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
           bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
    
      phyMsgControl[6]     bitgroup     end

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.13 phyMsgControl[6]>





<4.14 phyMsgControl[7]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     376   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

        // phyMsgControl[7]    u32
        phyMsgControl[7]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_TX_CAL_PARA_REQ                  |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_RX_CAL_PARA_REQ                  |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_RX_COM_CAL_PARA_REQ              |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     TRACE_RX_DL_CAL_PARA_REQ               |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     TRACE_RX_MEAS_CAL_PARA_REQ             |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     TRACE_RX_FREQ_MEAS_CAL_PARA_REQ        |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     TRACE_RX_SYNC_CAL_PARA_REQ             |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_SF_PARA_REQ         |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     TRACE_RX_AGC_MSG                       |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     TRACE_RX_INT_MASK_MSG                  |select;0:disable;1:enable;|
                                                                                         
             bit10     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_RXPRE_CFG_PARA      |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     TRACE_RX_IP_UPDATE_RSSI_CFG_PARA       |select;0:disable;1:enable;|
             bit12     u32     u32    1     0..1     TRACE_TX_IP_UPDATE_SF_PARA             |select;0:disable;1:enable;|
             bit13     u32     u32    1     0..1     TRACE_RX_INT_OUT_PARA                  |select;0:disable;1:enable;|
             bit14     u32     u32    1     0..1     TRACE_RX_OFDMLEN_OFFSET_CAL_PARA_REQ   |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                            
             bit20     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                            
             bit30     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
      
        phyMsgControl[7]     bitgroup     end         

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.14 phyMsgControl[7]>




<4.15 phyMsgControl[8]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     380   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[8]    u32
       phyMsgControl[8]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_DLFFT_CAL_PARA_REQ          |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_SF_REQ      |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_DHI_REQ     |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_DLFFT_IP_UPDATE_TXPORT_REQ  |select;0:disable;1:enable;|
            bit04     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
            bit05     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     reserved                          |select;0:disable;1:enable;|

            bit10     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit11     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit12     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit13     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit14     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                             
            bit20     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
                                                                                       
            bit30     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                           |select;0:disable;1:enable;|
     
       phyMsgControl[8]     bitgroup     end      

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.15 phyMsgControl[8]>





<4.16 phyMsgControl[9]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     384   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin


        // phyMsgControl[9]    u32
        phyMsgControl[9]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_COEFF_CAL_PARA_REQ               |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_COEFF_IP_UPDATE_REQ              |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_COEFF_BG_CGI_CELL_CAL_PARA_REQ   |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|

             bit10     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                            
             bit20     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                            
             bit30     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
      
        phyMsgControl[9]     bitgroup     end       

                
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.16 phyMsgControl[9]>





<4.17 phyMsgControl[10]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     388   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin



         // phyMsgControl[10]    u32
         phyMsgControl[10]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_MEASPWR_CAL_PARA_REQ             |select;0:disable;1:enable;|
              bit01     u32     u32    1     0..1     TRACE_MEASPWR_OUT_IRQ_IND              |select;0:disable;1:enable;|
              bit02     u32     u32    1     0..1     TRACE_MEASPWR_OUT_PERIOD_IND           |select;0:disable;1:enable;|
              bit03     u32     u32    1     0..1     TRACE_MEASPWR_OUT_HANDLE_IND           |select;0:disable;1:enable;|
              bit04     u32     u32    1     0..1     TRACE_MEASPWR_FREQ_MEAS_CAL_PARA_REQ   |select;0:disable;1:enable;|
              bit05     u32     u32    1     0..1     TRACE_MEASPWR_IP_UPDATE_REQ            |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                               |select;0:disable;1:enable;|
                                                                                            
              bit10     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
              bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                              
              bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
       
         phyMsgControl[10]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.17 phyMsgControl[10]>




<4.18 phyMsgControl[11]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     392   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[11]    u32
       phyMsgControl[11]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_IDDET_ICS_RESULT_OUT              |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_IDDET_FREQMEAS_RESULT_OUT         |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_IDDET_RESYNC_RESULT_OUT           |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_IDDET_PSS_COARSE_CAL              |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_IDDET_PSS_FINE_CAL                |select;0:disable;1:enable;|
            bit05     u32     u32    1     0..1     TRACE_IDDET_SSS_CAL                     |select;0:disable;1:enable;|
            bit06     u32     u32    1     0..1     TRACE_IDDET_FREQ_IDVALID_CAL            |select;0:disable;1:enable;|
            bit07     u32     u32    1     0..1     TRACE_IDDET_RESYNC_NOFREQ_CAL           |select;0:disable;1:enable;|
            bit08     u32     u32    1     0..1     TRACE_IDDET_ICS_FREQ_SEARCH_CAL         |select;0:disable;1:enable;|
            bit09     u32     u32    1     0..1     TRACE_IDDET_REG_UPDATA                  |select;0:disable;1:enable;|
                                                                                      
            bit10     u32     u32    1     0..1     TRACE_IDDET_FINISH_INT                  |select;0:disable;1:enable;|
            bit11     u32     u32    1     0..1     TRACE_IDDET_TXRX_SUSPEND_INT            |select;0:disable;1:enable;|
            bit12     u32     u32    1     0..1     TRACE_IDDET_STOP_INT                    |select;0:disable;1:enable;|
            bit13     u32     u32    1     0..1     TRACE_IDDET_RSSI_INT                    |select;0:disable;1:enable;|
            bit14     u32     u32    1     0..1     TRACE_IDDET_LISR_INT                    |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit20     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
                                                                                            
            bit30     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                                |select;0:disable;1:enable;|
     
       phyMsgControl[11]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.18 phyMsgControl[11]>



<4.19 phyMsgControl[12]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     396   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

       // phyMsgControl[12]    u32
       phyMsgControl[12]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_AXIDMA_IDDET_QF        |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_AXIDMA_IDDET_REQ       |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_AXIDMA_IDDET_ACK       |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_AXIDMA_IDDET_DEBUG     |select;0:disable;1:enable;|
            bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                     
            bit10     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit11     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit12     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit13     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit14     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                           
            bit20     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                                                                 
            bit30     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
     
       phyMsgControl[12]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.19 phyMsgControl[12]>




<4.20 phyMsgControl[13]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     400   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[13]    u32
         phyMsgControl[13]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     ALGO_LTE_PUSCH_IP              |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                       
              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                             
              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
       
         phyMsgControl[13]     bitgroup     end
  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.20 phyMsgControl[13]>




<4.21 phyMsgControl[14]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     404   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[14]    u32
        phyMsgControl[14]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     ALGO_LTE_ULDFT_IP              |select;0:disable;1:enable;|
             bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                      
             bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                            
             bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                    
             bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
      
        phyMsgControl[14]     bitgroup     end

  

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.21 phyMsgControl[14]>




<4.22 phyMsgControl[15]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     408   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[15]    u32
         phyMsgControl[15]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     ALGO_LTE_ULPC_IP               |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                       
              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                             
              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
       
         phyMsgControl[15]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.22 phyMsgControl[15]>




<4.23 phyMsgControl[16]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     412   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin


     // phyMsgControl[16]    u32
     phyMsgControl[16]     bitgroup     begin     u32
          bit00     u32     u32    1     0..1     TRACE_LTE_BM_APPEND_BHV        |select;0:disable;1:enable;|
          bit01     u32     u32    1     0..1     TRACE_LTE_BM_MODIFY_BHV        |select;0:disable;1:enable;|
          bit02     u32     u32    1     0..1     TRACE_LTE_BM_DEL_ONE_BHV       |select;0:disable;1:enable;|
          bit03     u32     u32    1     0..1     TRACE_LTE_BM_DEL_ALL_BHV       |select;0:disable;1:enable;|
          bit04     u32     u32    1     0..1     TRACE_LTE_BM_EXPIRED_BHV       |select;0:disable;1:enable;|
          bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                   
          bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                         
          bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                 
          bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
          bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
   
     phyMsgControl[16]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.23 phyMsgControl[16]>





<4.24 phyMsgControl[17]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     416   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin


        // phyMsgControl[17]    u32
        phyMsgControl[17]     bitgroup     begin     u32
             bit00     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_COM_CTRL                  |select;0:disable;1:enable;|
             bit01     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_MPDCCH_CTRL               |select;0:disable;1:enable;|
             bit02     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_PDSCH_CTRL                |select;0:disable;1:enable;|
             bit03     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_SF_PBCH_CTRL                 |select;0:disable;1:enable;|
             bit04     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PBCH_OUT              |select;0:disable;1:enable;|
             bit05     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PDSCH_OUT             |select;0:disable;1:enable;|
             bit06     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_ULDCI_OUT             |select;0:disable;1:enable;|
             bit07     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DLDCI_OUT             |select;0:disable;1:enable;|
             bit08     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PDCCHORDERDCI_OUT     |select;0:disable;1:enable;|
             bit09     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_ULPOWERDCI_OUT        |select;0:disable;1:enable;|
                                                                                                     
             bit10     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DIRECTDCI_OUT         |select;0:disable;1:enable;|
             bit11     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_PARA        |select;0:disable;1:enable;|
             bit12     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_CTRL        |select;0:disable;1:enable;|
             bit13     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_HARQ_INFO   |select;0:disable;1:enable;|
             bit14     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_DCI_PDSCH_TIMING_INFO |select;0:disable;1:enable;|
             bit15     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_DECODE_PBCH_CTRL             |select;0:disable;1:enable;|
             bit16     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_COM_CTRL_M2           |select;0:disable;1:enable;|
             bit17     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL_M2         |select;0:disable;1:enable;|
             bit18     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_COM_CTRL_M3           |select;0:disable;1:enable;|
             bit19     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_M_TO_P_PDSCH_CTRL_M3         |select;0:disable;1:enable;|
                                                                                                                                    
             bit20     u32     u32    1     0..1     TRACE_LTE_DLDATAPRO_MPDCCH_OUT_INFO              |select;0:disable;1:enable;|
             bit21     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit22     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit23     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit24     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit25     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit26     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit27     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit28     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit29     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
                                                                                                      
             bit30     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
             bit31     u32     u32    0     0..1     reserved                                         |select;0:disable;1:enable;|
      
        phyMsgControl[17]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.24 phyMsgControl[17]>




<4.25 phyMsgControl[18]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     420   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[18]    u32
         phyMsgControl[18]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_LDTC_CAL_DHI_UPDATE_CTRL               |select;0:disable;1:enable;|
              bit01     u32     u32    1     0..1     TRACE_LDTC_CAL_DHI_CAL_COMM_PARA             |select;0:disable;1:enable;|
              bit02     u32     u32    1     0..1     TRACE_LDTC_CAL_DHI_CAL_DED_PARA              |select;0:disable;1:enable;|
              bit03     u32     u32    1     0..1     TRACE_LDTC_CAL_DHI_CAL_SI_PARA               |select;0:disable;1:enable;|
              bit04     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_DHI_CTRL_PARA              |select;0:disable;1:enable;|
              bit05     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_DHI_CAL_COMM_PARA          |select;0:disable;1:enable;|
              bit06     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_DHI_CAL_DED_PARA           |select;0:disable;1:enable;|
              bit07     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_DHI_CAL_SI_PARA            |select;0:disable;1:enable;|
              bit08     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_BASE_PARA                  |select;0:disable;1:enable;|
              bit09     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_PBCH_PARA                  |select;0:disable;1:enable;|                                       
                                                                                                 
              bit10     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_MPDCCH_PARA                |select;0:disable;1:enable;|
              bit11     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_CHE_PARA                   |select;0:disable;1:enable;|
              bit12     u32     u32    1     0..1     TRACE_LDTC_CAL_SF_PDSCH_PARA                 |select;0:disable;1:enable;|
              bit13     u32     u32    1     0..1     TRACE_LDTC_CAL_M_TO_P_BASE_PARA              |select;0:disable;1:enable;|
              bit14     u32     u32    1     0..1     TRACE_LDTC_CAL_M_TO_P_MPDCCH_PARA            |select;0:disable;1:enable;|
              bit15     u32     u32    1     0..1     TRACE_LDTC_CAL_M_TO_P_CHE_PARA               |select;0:disable;1:enable;|
              bit16     u32     u32    1     0..1     TRACE_LDTC_CAL_M_TO_P_PDSCH_PARA             |select;0:disable;1:enable;|
              bit17     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_UPDATE_CTRL         |select;0:disable;1:enable;|
              bit18     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_COMM_PARA           |select;0:disable;1:enable;|
              bit19     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_DED_PARA            |select;0:disable;1:enable;|                             
                                                                                                 
              bit20     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_DHI_SI_PARA             |select;0:disable;1:enable;|
              bit21     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_BASE_PARA            |select;0:disable;1:enable;|
              bit22     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_PBCH_PARA            |select;0:disable;1:enable;|
              bit23     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_MPDCCH_PARA          |select;0:disable;1:enable;|
              bit24     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_CHE_PARA             |select;0:disable;1:enable;|
              bit25     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_PDSCH_PARA           |select;0:disable;1:enable;|
              bit26     u32     u32    1     0..1     TRACE_LDTC_IP_UPDATE_SF_SI_PDSCH_PARA        |select;0:disable;1:enable;|
              bit27     u32     u32    1     0..1     TRACE_LDTC_IP_PDSCH_HARQ_BUFF_INFO_PARA      |select;0:disable;1:enable;|
              bit28     u32     u32    1     0..1     TRACE_LDTC_IP_RNTI_INFO_PARA                 |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                                     |select;0:disable;1:enable;|
       
         phyMsgControl[18]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.25 phyMsgControl[18]>




<4.26 phyMsgControl[19]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     424   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin

         // phyMsgControl[19]    u32
         phyMsgControl[19]     bitgroup     begin     u32
              bit00     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_COMM_OUT       |select;0:disable;1:enable;|
              bit01     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PBCH_OUT       |select;0:disable;1:enable;|
              bit02     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_MPDCCH_OUT     |select;0:disable;1:enable;|
              bit03     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PDSCH_OUT      |select;0:disable;1:enable;|
              bit04     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PDSCH_TB_OUT   |select;0:disable;1:enable;|
              bit05     u32     u32    1     0..1     TRACE_LDTC_GET_DECODE_PMI_OUT        |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit10     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit20     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
              bit30     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                             |select;0:disable;1:enable;|
                                                                                           
         phyMsgControl[19]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.26 phyMsgControl[19]>




<4.27 phyMsgControl[20]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     428   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
          // phyMsgControl[20]    u32
          phyMsgControl[20]     bitgroup     begin     u32
               bit00     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit01     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit02     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit03     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit04     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                        
               bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              
               bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                      
               bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
        
          phyMsgControl[20]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.27 phyMsgControl[20]>




<4.28 phyMsgControl[21]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     432   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
          // phyMsgControl[21]    u32
          phyMsgControl[21]     bitgroup     begin     u32
               bit00     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit01     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit02     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit03     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit04     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit05     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit06     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit07     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit08     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
               bit09     u32     u32    0     0..1     reserved                     |select;0:disable;1:enable;|
                                        
               bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                              
               bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                      
               bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
               bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
        
          phyMsgControl[21]     bitgroup     end
 

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.28 phyMsgControl[21]>




<4.29 phyMsgControl[22]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     436   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
         // phyMsgControl[22]    u32
         phyMsgControl[22]     bitgroup     begin     u32
              bit00     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit01     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit02     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit03     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit04     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
              bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                       
              bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                             
              bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                     
              bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
              bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
       
         phyMsgControl[22]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
   
</4.29 phyMsgControl[22]>



<4.30 phyMsgControl[23]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     440   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
       // phyMsgControl[23]    u32
       phyMsgControl[23]     bitgroup     begin     u32
            bit00     u32     u32    1     0..1     TRACE_MEASPWR_SYS_REG_PARA     |select;0:disable;1:enable;|
            bit01     u32     u32    1     0..1     TRACE_MEASPWR_DHI_REG_PARA     |select;0:disable;1:enable;|
            bit02     u32     u32    1     0..1     TRACE_MEASPWR_SF_REG_PARA      |select;0:disable;1:enable;|
            bit03     u32     u32    1     0..1     TRACE_MEASPWR_CTRL_PARA        |select;0:disable;1:enable;|
            bit04     u32     u32    1     0..1     TRACE_LTE_MEAS_SEVERCELL_PARA  |select;0:disable;1:enable;|
            bit05     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit06     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit07     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit08     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit09     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                     
            bit10     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit11     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit12     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit13     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit14     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit15     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit16     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit17     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit18     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit19     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                           
            bit20     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit21     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit22     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit23     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit24     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit25     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit26     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit27     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit28     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit29     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
                                                                                   
            bit30     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
            bit31     u32     u32    0     0..1     reserved                       |select;0:disable;1:enable;|
     
       phyMsgControl[23]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.30 phyMsgControl[23]>




<4.31 phyMsgControl[24]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     444   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[24]    u32
           phyMsgControl[24]     bitgroup     begin     u32
                bit00     u32     u32    1     0..1     TIMING_LTE_SUBFRAME_INT_FCP_IND            |select;0:disable;1:enable;|
                bit01     u32     u32    1     0..1     TIMING_FCP_DATAPRO_START_IND               |select;0:disable;1:enable;|
                bit02     u32     u32    1     0..1     TIMING_FCP_DATAPRO_MPDCCH_PDSCH_REPT_IND   |select;0:disable;1:enable;|
                bit03     u32     u32    1     0..1     TIMING_FCP_POSTL1_PERIOD_IND               |select;0:disable;1:enable;|
                bit04     u32     u32    1     0..1     TIMING_DATAPRO_DECODE_INT_IND              |select;0:disable;1:enable;|
                bit05     u32     u32    1     0..1     TIMING_POSTL1_IDDET_INT_IND                |select;0:disable;1:enable;|
                bit06     u32     u32    1     0..1     TIMING_POSTL1_MEASPWR_INT_IND              |select;0:disable;1:enable;|
                bit07     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BG_IND          |select;0:disable;1:enable;|
                bit08     u32     u32    1     0..1     TIMING_L1C_POSTL1_DEACTIVE_BHV_IND         |select;0:disable;1:enable;|
                bit09     u32     u32    1     0..1     TIMING_L1C_POSTL1_RESYNC_CNF_IND           |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    1     0..1     TIMING_DATAPRO_POSTL1_DEACTIVE_ALL_BHV_ID  |select;0:disable;1:enable;|
                bit11     u32     u32    1     0..1     TIMING_FCP_DATAPRO_SR_REPT_IND             |select;0:disable;1:enable;|
                bit12     u32     u32    1     0..1     TIMING_ISR_RXINT_POSTL1_AGC_IND            |select;0:disable;1:enable;|
                bit13     u32     u32    1     0..1     TIMING_RF_MODULE_DEAL                      |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                  
                bit20     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                                                                                                   
                bit30     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                   |select;0:disable;1:enable;|
         
           phyMsgControl[24]     bitgroup     end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.31 phyMsgControl[24]>




<4.32 phyMsgControl[25]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     448   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[25]    u32
           phyMsgControl[25]     bitgroup     begin     u32
                bit00     u32     u32    1     0..1     TRACE_DEACTIVE_ALL_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                bit01     u32     u32    1     0..1     TRACE_CELL_SEARCH_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                bit02     u32     u32    1     0..1     TRACE_CELL_RESYNC_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                bit03     u32     u32    1     0..1     TRACE_CALC_MEASPARA_BHV_PRIVATE_PARA      |select;0:disable;1:enable;|
                bit04     u32     u32    1     0..1     TRACE_CALC_MEASPARA_SEC_BHV_PRIVATE_PARA  |select;0:disable;1:enable;|
                bit05     u32     u32    1     0..1     TRACE_READ_PAGING_BHV_PRIVATE_PARA        |select;0:disable;1:enable;|
                bit06     u32     u32    1     0..1     TRACE_SI_READ_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                bit07     u32     u32    1     0..1     TRACE_RA_BHV_PRIVATE_PARA                 |select;0:disable;1:enable;|
                bit08     u32     u32    1     0..1     TRACE_MSG4_BHV_PRIVATE_PARA               |select;0:disable;1:enable;|
                bit09     u32     u32    1     0..1     TRACE_UL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                                                                                                 
                bit10     u32     u32    1     0..1     TRACE_DL_HARQ_FEEDBACK_BHV_PRIVATE_PARA   |select;0:disable;1:enable;|
                bit11     u32     u32    1     0..1     TRACE_UL_SR_BHV_PRIVATE_PARA              |select;0:disable;1:enable;|
                bit12     u32     u32    1     0..1     TRACE_PERIODIC_CSI_BHV_PRIVATE_PARA       |select;0:disable;1:enable;|
                bit13     u32     u32    1     0..1     TRACE_DL_CNNT_BHV_PRIVATE_PARA            |select;0:disable;1:enable;|
                bit14     u32     u32    1     0..1     TRACE_UL_SRS_BHV_PRIVATE_PARA             |select;0:disable;1:enable;|
                bit15     u32     u32    1     0..1     TRACE_FREQ_MEAS_BHV_PRIVATE_PARA          |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                  
                bit20     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                                                                                                  
                bit30     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                                  |select;0:disable;1:enable;|
         
           phyMsgControl[25]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.32 phyMsgControl[25]>

<4.33 phyMsgControl[26]>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0     0..1              Static_NVM   |nochange;|
    operationType  s32     s32     1     0..2              NV_WRITE     |nochange;|
    offset         s32     s32     452   0..0xFFFFFFFF     offset       |input;|
    length         s32     s32     4     0..0xFFFFFFFF      length       |input;|
    
    param    stringArray     begin
    
           // phyMsgControl[26]    u32
           phyMsgControl[26]     bitgroup     begin     u32
                bit00     u32     u32    1     0..1     TRACE_PHY_STUB_IP_INT_TRIG_PARA     |select;0:disable;1:enable;|
                bit01     u32     u32    1     0..1     TRACE_PHY_STUB_IP_CTRL_PARA         |select;0:disable;1:enable;|
                bit02     u32     u32    1     0..1     TRACE_PHY_STUB_IP_CFG_PARA_T1       |select;0:disable;1:enable;|
                bit03     u32     u32    1     0..1     TRACE_PHY_STUB_IP_CFG_PARA_T2       |select;0:disable;1:enable;|
                bit04     u32     u32    1     0..1     TRACE_PHY_STUB_IP_CFG_PARA_T3       |select;0:disable;1:enable;|
                bit05     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit06     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit07     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit08     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit09     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                         
                bit10     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit11     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit12     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit13     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit14     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit15     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit16     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit17     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit18     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit19     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                               
                bit20     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit21     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit22     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit23     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit24     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit25     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit26     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit27     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit28     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit29     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                                                                                       
                bit30     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
                bit31     u32     u32    0     0..1     reserved                            |select;0:disable;1:enable;|
         
           phyMsgControl[26]     bitgroup     end


    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    Full01Flag  1
    
</4.33 phyMsgControl[26]>




<<5. Write Flash>>

<5.1 STATIC_NV_WRITE_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     0   0..1       Static_NVM     |nochange;|
    operationType  s32     s32     2   0..2       WRITE_FLASH    |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</5.1 STATIC_NV_WRITE_TO_FLASH>




<5.2 DYNAMIC_NV_WRITE_TO_FLASH>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1   0..1       Dynamic_NVM     |nochange;|
    operationType  s32     s32     2   0..2       WRITE_FLASH     |nochange;|
          
    true  OK
    false ERROR
    SendFlag 1
</5.2 DYNAMIC_NV_WRITE_TO_FLASH>



<<6. Fetching the data>>


<6.1 RF_TX_to_SD_start>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     0   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.1 RF_TX_to_SD_start>




<6.2 RF_TX_to_SD_stop>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     1   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.2 RF_TX_to_SD_stop>



<6.3 RF_RX_to_SD_start>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     2   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.3 RF_RX_to_SD_start>




<6.4 RF_RX_to_SD_stop>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     1   0..1       param1     |nochange;|
    cmd        s32     s32     3   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.4 RF_RX_to_SD_stop>



<6.5 Active_ASSERT>
    cmd   AT^SSIT=
    id    1
    
    type       s32     s32     0   0..1       param1     |nochange;|
    cmd        s32     s32     2   0..3       param2     |nochange;|

    true  OK
    false ERROR
    SendFlag 1
</6.5 Active_ASSERT>






<<7. Phy l1cc control READ>>


<7.1 st_at_l1cc_lte_dl_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      420      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      8        0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.1
</7.1 st_at_l1cc_lte_dl_ctrl_para_READ>



<7.2 st_at_l1cc_lte_ul_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM    |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      428      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      12       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.2
</7.2 st_at_l1cc_lte_ul_ctrl_para_READ>


<7.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_READ>
     id    1
</7.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_READ>


<7.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM    |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      440      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.1
</7.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_READ>



<7.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM    |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      456      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.2
</7.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_READ>



<7.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      472      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.3
</7.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_READ>



<7.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      488      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.4
</7.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_READ>



<7.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      504      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.5
</7.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_READ>



<7.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      520      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.6
</7.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_READ>



<7.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      536      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.7
</7.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_READ>



<7.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      552      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.8
</7.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_READ>



<7.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      568      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.3.9
</7.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_READ>




<7.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_READ>
    id 1
</7.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_READ>


<7.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      584      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.1
</7.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_READ>




<7.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      712      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.2
</7.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_READ>




<7.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      840      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.3
</7.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_READ>



<7.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      968      0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.4
</7.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_READ>




<7.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1096     0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.5
</7.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_READ>




<7.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1224     0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.6
</7.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_READ>




<7.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1352     0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.7
</7.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_READ>




<7.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1480     0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.8
</7.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_READ>




<7.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_READ>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1608     0..0xFFFFFFFF     offset         |nochange;|
    length         s32     s32      128      0..0xFFFFFFFF     length         |nochange;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.4.9
</7.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_READ>




<7.5 st_at_l1cc_lte_sync_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1736     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.5
</7.5 st_at_l1cc_lte_sync_ctrl_para_READ>



<7.6 st_at_l1cc_lte_servercell_meas_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1752     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      32       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.6
</7.6 st_at_l1cc_lte_servercell_meas_ctrl_para_READ>



<7.7 st_at_l1cc_lte_targetcell_meas_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1784     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      24       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.7
</7.7 st_at_l1cc_lte_targetcell_meas_ctrl_para_READ>



<7.8 st_at_l1cc_lte_get_data_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1808     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.8
</7.8 st_at_l1cc_lte_get_data_ctrl_para_READ>



<7.9 st_at_l1cc_lte_test_line_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1824     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      40       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.9
</7.9 st_at_l1cc_lte_test_line_ctrl_para_READ




<7.10 st_at_l1cc_lte_reg_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1864     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      64       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.10
</7.10 st_at_l1cc_lte_reg_ctrl_para_READ



<7.11 st_at_l1cc_lte_rf_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1928     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.11
</7.11 st_at_l1cc_lte_rf_ctrl_para_READ




<7.12 st_at_l1cc_lte_platform_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1944     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      16       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.12
</7.12 st_at_l1cc_lte_platform_ctrl_para_READ



<7.13 st_at_l1cc_lte_pmi_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      1960     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      64       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.13
</7.13 st_at_l1cc_lte_pmi_ctrl_para_READ




<7.14 st_at_l1cc_lte_cqi_ctrl_para_READ>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32      1        0..1              Dynamic_NVM     |nochange;|
    operationType  s32     s32      0        0..2              NV_READ        |nochange;|
    offset         s32     s32      2024     0..0xFFFFFFFF     offset         |input;|
    length         s32     s32      64       0..0xFFFFFFFF     length         |input;|
    
    param      stringArray     begin  
       
    param      stringArray     end 
   
    skipparams 4
    
    true  OK
    false ERROR
    SendFlag 1
    ReturnAT 8.14
</7.14 st_at_l1cc_lte_cqi_ctrl_para_READ





<<8. Phy l1cc control WRITE>>

<8.1 st_at_l1cc_lte_dl_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              Dynamic_NVM  |nochange;|
    operationType  s32     s32     100   0..162            NV_WRITE     |nochange;|
    offset         s32     s32     420   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     8     0..0xFFFFFFFF     length       |nochange;|
    
    param    stringArray     begin

       u16_mib_ant_blind_start         u16   u16   0    0..0xFFFF     u16_mib_ant_blind_start          |select;0:1antenna;1:2antenna;2:4antenna;0xFFFF:Invalid;|
       u16_sib1_uldl_cfg_blind_start   u16   u16   0    0..0xFFFF     u16_sib1_uldl_cfg_blind_start    |select;0:1-5;1:0;2:6;0xFFFF:Invalid;|
       
       /// UINT16  u16_reseaved[2]
       u16_reseaved[2]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
       
       u16_reseaved[2]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.1 st_at_l1cc_lte_dl_ctrl_para_WRITE>



<8.2 st_at_l1cc_lte_ul_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1              Dynamic_NVM  |nochange;|
    operationType  s32     s32     101   0..162            NV_WRITE     |nochange;|
    offset         s32     s32     428    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     12     0..12             length       |nochange;|
    
    param    stringArray     begin

       u16_prach_preamble_id         u16   u16   0    0..63        u16_prach_preamble_id          |input;|
       u16_ul_apc                    u16   u16   0    0..69        u16_ul_apc                     |input;|
       u16_ul_ta                     u16   u16   0    0..20512     u16_ul_ta                      |input;|
       b_srs_mask_flag               u16   u16   0    0..20512     b_srs_mask_flag                |select;1:true;0:false;|
       
       /// UINT16  u16_reseaved[2]
       u16_reseaved[2]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|

        u16_reseaved[2]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.2 st_at_l1cc_lte_ul_ctrl_para_WRITE>



// st_at_l1cc_lte_freqmeas_freqpara_ctrl_t       st_at_l1cc_lte_freqmeas_ctrl_freq_para[9]        
<8.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_WRITE>
    id 1
    HideFlag 1       
</8.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_WRITE>



<8.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     102   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     440    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..576            length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[0]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|

                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
       
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[0]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
</8.3.1 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[0]_WRITE>



<8.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     103   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     456    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[1]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[1]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.2 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[1]_WRITE>




<8.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     104   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     472    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[2]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end      
       
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[2]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.3 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[2]_WRITE>




<8.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     105   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     488    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[3]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end      
       
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[3]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.4 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[3]_WRITE>





<8.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     106   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     504    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[4]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|

                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[4]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.5 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[4]_WRITE>




<8.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     107   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     520    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[5]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[5]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
               
</8.3.6 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[5]_WRITE>




<8.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     108   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     536    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[6]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[6]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.7 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[6]_WRITE>




<8.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     109   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     552    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[7]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[7]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.8 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[7]_WRITE>




<8.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     110   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     568    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

        st_at_l1cc_lte_freqmeas_ctrl_freq_para[8]      struct       begin

                u16_lte_freq         u16   u16   0    0..0xFFFF        u16_lte_freq          |input;|
                u16_meas_agc         u16   u16   0    0..95            u16_meas_agc          |input;|
                u16_meas_type        u16   u16   0    1..3             u16_meas_type         |select;0x1:measure;0x02:detection;0x3:measure+detection;|
                u16_meas_bw          u16   u16   0    0..100           u16_meas_bw           |select;6;15;25;50;75;100;|
                u16_meas_cell_num    u16   u16   0    0..16            u16_meas_cell_num     |select;0;1;2;3;4;5;6;7;8;9;10;11;12;13;14;15;16;|
                
                /// UINT16  u16_reseaved[3]
                u16_reseaved[3]    struct      begin       
                     u16_reseaved[0]       u16   u16   0    0..0xFFFF     u16_reseaved[0]       |input;|
                     u16_reseaved[1]       u16   u16   0    0..0xFFFF     u16_reseaved[1]       |input;|
                     u16_reseaved[2]       u16   u16   0    0..0xFFFF     u16_reseaved[2]       |input;|
                u16_reseaved[3]    struct      end
      
        st_at_l1cc_lte_freqmeas_ctrl_freq_para[8]      struct       end

    param    stringArray     end

    true  OK
    false ERROR
    HideFlag 1    
                
</8.3.9 st_at_l1cc_lte_freqmeas_ctrl_freq_para_[8]_WRITE>




<8.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_WRITE>
    id    1
    HideFlag 1        
</8.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_WRITE>



<8.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     111   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     584    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[0][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.1 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[0]_WRITE>




<8.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     112   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     712    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[1][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.2 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[1]_WRITE>





<8.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     113   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     840    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[2][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.3 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[2]_WRITE>




<8.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     114   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     968    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[3][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.4 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[3]_WRITE>




<8.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     115   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1096   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[4][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.5 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[4]_WRITE>




<8.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     116   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1224   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[5][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.6 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[5]_WRITE>





<8.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     117   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1352   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[6][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.7 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[6]_WRITE>




<8.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     118   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1480   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[7][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.8 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[7]_WRITE>




<8.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_WRITE>
    cmd   AT+NVPC=
    id    2
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     119   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1608   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     128    0..128            length       |nochange;|
    
    param    stringArray     begin

           st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][2]     struct      begin

              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][0]     struct      begin
       
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][0]     struct      end
       
       
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][1]     struct      begin
           
                    // st_at_meas_cell_cfg_t   st_meas_cell_cfg[8]
                    st_meas_cell_cfg[8]     struct       begin
                    
                         st_meas_cell_cfg[0]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[0]     struct       end

                         st_meas_cell_cfg[1]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[1]     struct       end

                         st_meas_cell_cfg[2]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[2]     struct       end

                         st_meas_cell_cfg[3]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[3]     struct       end

                         st_meas_cell_cfg[4]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[4]     struct       end

                         st_meas_cell_cfg[5]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[5]     struct       end

                         st_meas_cell_cfg[6]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[6]     struct       end

                         st_meas_cell_cfg[7]     struct       begin                    
                             u16_cell_id                   u16   u16   0    0..503       u16_cell_id                     |input;|
                             u16_cp_type                   u16   u16   0    0..1         u16_cp_type                     |select;0:conventional_CP;1:extended_CP;|
                             u32_sync_offset               u32   u32   0    0..307200    u32_sync_offset                 |input;|
                         st_meas_cell_cfg[7]     struct       end

                    st_meas_cell_cfg[8]     struct       end
                           
              st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][1]     struct      end
       
           st_at_l1cc_lte_freqmeas_ctrl_cell_para[8][2]    struct      end

    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.4.9 st_at_l1cc_lte_freqmeas_ctrl_cell_para_[8]_WRITE>





<8.5 st_at_l1cc_lte_sync_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     120   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1736   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..16             length       |nochange;|
    
    param    stringArray     begin

       b_cellsearch_blind_id_enalbe_flag         u16   u16   0    0..1        b_cellsearch_blind_id_enalbe_flag          |select;1:start;0:close;|
       b_cellsearch_fix_freq_enalbe_flag         u16   u16   0    0..1        b_cellsearch_fix_freq_enalbe_flag          |select;1:start;0:close;|
       u16_cellsearch_fix_freq                   u16   u16   0    0..20512    u16_cellsearch_fix_freq                    |input;|
       b_cellsearch_fix_cell_id_enalbe_flag      u16   u16   0    0..1        b_cellsearch_fix_cell_id_enalbe_flag       |select;1:start;0:close;|
       u16_cellsearch_fix_cell_id                u16   u16   0    0..503      u16_cellsearch_fix_cell_id                 |input;| 
       
       /// UINT16  u16_reseaved[3]
       u16_reseaved[3]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|

       u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.5 st_at_l1cc_lte_sync_ctrl_para_WRITE>



<8.6 st_at_l1cc_lte_servercell_meas_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     121   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1752   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     32     0..32             length       |nochange;|
    
    param    stringArray     begin

         u16_che_sinr             u16   u16   0    0..1000         u16_che_sinr            |input;|
         u16_trms_index           u16   u16   0    0..2            u16_trms_index          |select;0:EPA;1:EVA;2:ETU;|
         u16_dopple_index         u16   u16   0    0..2            u16_dopple_index        |select;0:5Hz;1:70Hz;2:300Hz;|
         u16_sigma_agc            u16   u16   0    0..95           u16_sigma_agc           |input;| 

         u32_sigma                u32   u32   0    0..0xFFFF       u32_sigma               |input;| 
         s32_irt_set              s32   s32   0    -30719..307200  s32_irt_set             |input;| 

         s16_aft_set              s16   s16   0    -3276..32767    s16_aft_set             |input;| 
         b_afc_update_flag        u16   u16   0    0..1            b_afc_update_flag       |select;1:start;0:close;|
         b_irt_update_flag        u16   u16   0    0..1            b_irt_update_flag       |select;1:start;0:close;|
         u16_agc                  u16   u16   0    0..95           u16_agc                 |input;|

         b_agc_update_flag        u16   u16   0    0..1            b_agc_update_flag       |select;1:start;0:close;|
         b_measpara_update_flag   u16   u16   0    0..1            b_measpara_update_flag  |select;1:start;0:close;|

       
        /// UINT16  u16_reseaved[2]
        u16_reseaved[2]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
 
        u16_reseaved[19]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.6 st_at_l1cc_lte_servercell_meas_ctrl_para_WRITE>



<8.7 st_at_l1cc_lte_targetcell_meas_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     122   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1784   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     24     0..64             length       |nochange;|
    
    param    stringArray     begin

       u16_che_sinr             u16   u16   0    0..1000         u16_che_sinr            |input;|
       u16_trms_index           u16   u16   0    0..2            u16_trms_index          |select;0:EPA;1:EVA;2:ETU;|
       u16_dopple_index         u16   u16   0    0..2            u16_dopple_index        |select;0:5Hz;1:70Hz;2:300Hz;|
       u16_sigma_agc            u16   u16   0    0..95           u16_sigma_agc           |input;| 

       u32_sigma                u32   u32   0    0..0xFFFF       u32_sigma               |input;| 

       u16_agc                  u16   u16   0    0..95           u16_agc                 |input;|
       b_agc_update_flag        u16   u16   0    0..1            b_agc_update_flag       |select;1:start;0:close;|
       b_measpara_update_flag   u16   u16   0    0..1            b_measpara_update_flag  |select;1:start;0:close;|

       /// UINT16  u16_reseaved[3]
       u16_reseaved[3]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|
 
        u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.7 st_at_l1cc_lte_targetcell_meas_ctrl_para_WRITE>




<8.8 st_at_l1cc_lte_get_data_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     123   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1808   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..64             length       |nochange;|
    
    param    stringArray     begin

       b_get_data_en_flag         u16   u16   0    0..1         b_get_data_en_flag        |select;1:start;0:close;|
       u16_get_data_type          u16   u16   0    0..2         u16_get_data_type         |select;0:rx;1:tx;2:rx&tx;|
       u16_get_data_state         u16   u16   0    0..1         u16_get_data_state        |select;1:open;0:close;|

       /// UINT16  u16_reseaved[5]
       u16_reseaved[5]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|
           u16_reseaved[3]         u16   u16   0    0..0xFFFF     u16_reseaved[3]          |input;|
           u16_reseaved[4]         u16   u16   0    0..0xFFFF     u16_reseaved[4]          |input;|
 
        u16_reseaved[5]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.8 st_at_l1cc_lte_get_data_ctrl_para_WRITE>




<8.9 st_at_l1cc_lte_test_line_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     124   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1824   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     40     0..64             length       |nochange;|
    
    param    stringArray     begin

       
       // st_at_monitor_cfg_t st_monitor_cfg[8];  /**/      
       st_monitor_cfg[8]       struct    begin
       
           st_monitor_cfg[0]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[0]       struct    end

           st_monitor_cfg[1]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[1]       struct    end

           st_monitor_cfg[2]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[2]       struct    end

           st_monitor_cfg[3]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[3]       struct    end

           st_monitor_cfg[4]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[4]       struct    end

           st_monitor_cfg[5]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[5]       struct    end

           st_monitor_cfg[6]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[6]       struct    end

           st_monitor_cfg[7]       struct    begin
              u16_monitor_mon_sel         u16   u16   0    0..32767         u16_monitor_mon_sel        |input;|
              u16_monitor_mon_con         u16   u16   0    0..32767         u16_monitor_mon_con        |input;|
           st_monitor_cfg[7]       struct    end

       st_monitor_cfg[8]       struct    end
       
        u16_monotor_enable         u16   u16   0    0..1         u16_monotor_enable        |select;1:start;0:close;|


       /// UINT16  u16_reseaved[3]
       u16_reseaved[3]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|
 
        u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.9 st_at_l1cc_lte_test_line_ctrl_para_WRITE>



<8.10 st_at_l1cc_lte_reg_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     125   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1864    0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     64     0..64             length       |nochange;|
    
    param    stringArray     begin

        // st_at_write_reg_t   st_write_reg[4];    /*mem*/
        st_write_reg[4]       struct       begin
        
           st_write_reg[0]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
               u32_reg_valu         u32   u32   0    0..0xFFFFFFFF     u32_reg_valu         |input;|
           st_write_reg[0]       struct       end

           st_write_reg[1]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
               u32_reg_valu         u32   u32   0    0..0xFFFFFFFF     u32_reg_valu         |input;|
           st_write_reg[1]       struct       end

           st_write_reg[2]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
               u32_reg_valu         u32   u32   0    0..0xFFFFFFFF     u32_reg_valu         |input;|
           st_write_reg[2]       struct       end

           st_write_reg[3]       struct       begin
               u32_reg_addr         u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
               u32_reg_valu         u32   u32   0    0..0xFFFFFFFF     u32_reg_valu         |input;|
           st_write_reg[3]       struct       end

        st_write_reg[4]       struct       end
        
        
        // st_at_read_reg_t    st_read_reg[4]; /*mem*/
        st_read_reg[4]        struct       begin
        
             st_read_reg[0]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
                u32_reg_len         u32   u32   0    0..0xFFFFFFFF     u32_reg_len         |input;|
             st_read_reg[0]        struct       end

             st_read_reg[1]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
                u32_reg_len         u32   u32   0    0..0xFFFFFFFF     u32_reg_len         |input;|
             st_read_reg[1]        struct       end

             st_read_reg[2]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
                u32_reg_len         u32   u32   0    0..0xFFFFFFFF     u32_reg_len         |input;|
             st_read_reg[2]        struct       end

             st_read_reg[3]        struct       begin  
                u32_reg_addr        u32   u32   0    0..0xFFFFFFFF     u32_reg_addr         |input;|
                u32_reg_len         u32   u32   0    0..0xFFFFFFFF     u32_reg_len         |input;|
             st_read_reg[3]        struct       end

        st_read_reg[4]        struct       end
 
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.10 st_at_l1cc_lte_reg_ctrl_para_WRITE>




<8.11 st_at_l1cc_lte_rf_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     126   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1928   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..64             length       |nochange;|
    
    param    stringArray     begin

       b_rf_iqbox_flag            u16   u16   0    0..1         b_rf_iqbox_flag           |select;1:IQBOX;0:RF;|
       b_rf_frame_extend_flag     u16   u16   0    0..2         b_rf_frame_extend_flag    |select;1:extend;0:not_extend;|
       u16_rf_frame_extend_len    u16   u16   0    0..1         u16_rf_frame_extend_len   |select;1;2;4;8;|
       b_rf_wideband_flag         u16   u16   0    0..1         u16_rf_frame_extend_len   |select;1:Broadband;0:Narrowband;|

       /// UINT16  u16_reseaved[4]
       u16_reseaved[4]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|
           u16_reseaved[3]         u16   u16   0    0..0xFFFF     u16_reseaved[3]          |input;|
 
       u16_reseaved[4]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.11 st_at_l1cc_lte_rf_ctrl_para_WRITE>




<8.12 st_at_l1cc_lte_platform_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     127   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1944   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     16     0..64             length       |nochange;|
    
    param    stringArray     begin

       /// UINT16  u16_reseaved[8]
       u16_reseaved[8]    struct      begin
       
           u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
           u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
           u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|
           u16_reseaved[3]         u16   u16   0    0..0xFFFF     u16_reseaved[3]          |input;|       
           u16_reseaved[4]         u16   u16   0    0..0xFFFF     u16_reseaved[4]          |input;|
           u16_reseaved[5]         u16   u16   0    0..0xFFFF     u16_reseaved[5]          |input;|
           u16_reseaved[6]         u16   u16   0    0..0xFFFF     u16_reseaved[6]          |input;|
           u16_reseaved[7]         u16   u16   0    0..0xFFFF     u16_reseaved[7]          |input;|
  
       u16_reseaved[8]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.12 st_at_l1cc_lte_platform_ctrl_para_WRITE>





<8.13 st_at_l1cc_lte_pmi_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     128   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     1960   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     64     0..64             length       |nochange;|
    
    param    stringArray     begin

         b_pmi_fix_report_flag         u16    u16    0    0..1        b_pmi_fix_report_flag     |select;0:;1:;|
         u16_pmi_report_type           u16    u16    0    0..1        u16_pmi_report_type       |select;0:;1:;2:;|
         u16_wideband_pmi              u16    u16    0    0..0xFFFF   u16_wideband_pmi          |input;|
         u16_mband_pmi                 u16    u16    0    0..0xFFFF   u16_mband_pmi             |input;|

         // UINT16  u16_subband_pmi[25];    /*pmi*/
         u16_subband_pmi[25]      struct     begin
         
            u16_subband_pmi[0]         u16   u16   0    0..0xFFFF     u16_subband_pmi[0]          |input;|
            u16_subband_pmi[1]         u16   u16   0    0..0xFFFF     u16_subband_pmi[1]          |input;|
            u16_subband_pmi[2]         u16   u16   0    0..0xFFFF     u16_subband_pmi[2]          |input;|
            u16_subband_pmi[3]         u16   u16   0    0..0xFFFF     u16_subband_pmi[3]          |input;|
            u16_subband_pmi[4]         u16   u16   0    0..0xFFFF     u16_subband_pmi[4]          |input;|
            u16_subband_pmi[5]         u16   u16   0    0..0xFFFF     u16_subband_pmi[5]          |input;|
            u16_subband_pmi[6]         u16   u16   0    0..0xFFFF     u16_subband_pmi[6]          |input;|
            u16_subband_pmi[7]         u16   u16   0    0..0xFFFF     u16_subband_pmi[7]          |input;|
            u16_subband_pmi[8]         u16   u16   0    0..0xFFFF     u16_subband_pmi[8]          |input;|
            u16_subband_pmi[9]         u16   u16   0    0..0xFFFF     u16_subband_pmi[9]          |input;|

            u16_subband_pmi[10]        u16   u16   0    0..0xFFFF     u16_subband_pmi[10]         |input;|
            u16_subband_pmi[11]        u16   u16   0    0..0xFFFF     u16_subband_pmi[11]         |input;|
            u16_subband_pmi[12]        u16   u16   0    0..0xFFFF     u16_subband_pmi[12]         |input;|
            u16_subband_pmi[13]        u16   u16   0    0..0xFFFF     u16_subband_pmi[13]         |input;|
            u16_subband_pmi[14]        u16   u16   0    0..0xFFFF     u16_subband_pmi[14]         |input;|
            u16_subband_pmi[15]        u16   u16   0    0..0xFFFF     u16_subband_pmi[15]         |input;|
            u16_subband_pmi[16]        u16   u16   0    0..0xFFFF     u16_subband_pmi[16]         |input;|
            u16_subband_pmi[17]        u16   u16   0    0..0xFFFF     u16_subband_pmi[17]         |input;|
            u16_subband_pmi[18]        u16   u16   0    0..0xFFFF     u16_subband_pmi[18]         |input;|
            u16_subband_pmi[19]        u16   u16   0    0..0xFFFF     u16_subband_pmi[19]         |input;|

            u16_subband_pmi[20]        u16   u16   0    0..0xFFFF     u16_subband_pmi[20]         |input;|
            u16_subband_pmi[21]        u16   u16   0    0..0xFFFF     u16_subband_pmi[21]         |input;|
            u16_subband_pmi[22]        u16   u16   0    0..0xFFFF     u16_subband_pmi[22]         |input;|
            u16_subband_pmi[23]        u16   u16   0    0..0xFFFF     u16_subband_pmi[23]         |input;|
            u16_subband_pmi[24]        u16   u16   0    0..0xFFFF     u16_subband_pmi[24]         |input;|
                              
         u16_subband_pmi[25]      struct     end
         
         
         // UINT16  u16_reseaved[3];    /**/
         u16_reseaved[3]    struct      begin       
            u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
            u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
            u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|
         u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.13 st_at_l1cc_lte_pmi_ctrl_para_WRITE>




<8.14 st_at_l1cc_lte_cqi_ctrl_para_WRITE>
    cmd   AT+NVPC=
    id    1
    
    dataType       s32     s32     1     0..1               Dynamic_NVM  |nochange;|
    operationType  s32     s32     129   0..162             NV_WRITE     |nochange;|
    offset         s32     s32     2024   0..0xFFFFFFFF     offset       |nochange;|
    length         s32     s32     64     0..64             length       |nochange;|
    
    param    stringArray     begin

         b_cqi_fix_report_flag         u16    u16    0    0..1        b_cqi_fix_report_flag     |select;0:;1:;|
         u16_cqi_report_type           u16    u16    0    0..1        u16_cqi_report_type       |select;0:;1:;2:;|
         u16_wideband_cqi              u16    u16    0    0..0xFFFF   u16_wideband_cqi          |input;|
         u16_mband_cqi                 u16    u16    0    0..0xFFFF   u16_mband_cqi             |input;|

         // UINT16  u16_subband_cqi[25];    /*pmi*/
         u16_subband_cqi[25]      struct     begin
         
            u16_subband_cqi[0]         u16   u16   0    0..0xFFFF     u16_subband_cqi[0]          |input;|
            u16_subband_cqi[1]         u16   u16   0    0..0xFFFF     u16_subband_cqi[1]          |input;|
            u16_subband_cqi[2]         u16   u16   0    0..0xFFFF     u16_subband_cqi[2]          |input;|
            u16_subband_cqi[3]         u16   u16   0    0..0xFFFF     u16_subband_cqi[3]          |input;|
            u16_subband_cqi[4]         u16   u16   0    0..0xFFFF     u16_subband_cqi[4]          |input;|
            u16_subband_cqi[5]         u16   u16   0    0..0xFFFF     u16_subband_cqi[5]          |input;|
            u16_subband_cqi[6]         u16   u16   0    0..0xFFFF     u16_subband_cqi[6]          |input;|
            u16_subband_cqi[7]         u16   u16   0    0..0xFFFF     u16_subband_cqi[7]          |input;|
            u16_subband_cqi[8]         u16   u16   0    0..0xFFFF     u16_subband_cqi[8]          |input;|
            u16_subband_cqi[9]         u16   u16   0    0..0xFFFF     u16_subband_cqi[9]          |input;|

            u16_subband_cqi[10]        u16   u16   0    0..0xFFFF     u16_subband_cqi[10]         |input;|
            u16_subband_cqi[11]        u16   u16   0    0..0xFFFF     u16_subband_cqi[11]         |input;|
            u16_subband_cqi[12]        u16   u16   0    0..0xFFFF     u16_subband_cqi[12]         |input;|
            u16_subband_cqi[13]        u16   u16   0    0..0xFFFF     u16_subband_cqi[13]         |input;|
            u16_subband_cqi[14]        u16   u16   0    0..0xFFFF     u16_subband_cqi[14]         |input;|
            u16_subband_cqi[15]        u16   u16   0    0..0xFFFF     u16_subband_cqi[15]         |input;|
            u16_subband_cqi[16]        u16   u16   0    0..0xFFFF     u16_subband_cqi[16]         |input;|
            u16_subband_cqi[17]        u16   u16   0    0..0xFFFF     u16_subband_cqi[17]         |input;|
            u16_subband_cqi[18]        u16   u16   0    0..0xFFFF     u16_subband_cqi[18]         |input;|
            u16_subband_cqi[19]        u16   u16   0    0..0xFFFF     u16_subband_cqi[19]         |input;|

            u16_subband_cqi[20]        u16   u16   0    0..0xFFFF     u16_subband_cqi[20]         |input;|
            u16_subband_cqi[21]        u16   u16   0    0..0xFFFF     u16_subband_cqi[21]         |input;|
            u16_subband_cqi[22]        u16   u16   0    0..0xFFFF     u16_subband_cqi[22]         |input;|
            u16_subband_cqi[23]        u16   u16   0    0..0xFFFF     u16_subband_cqi[23]         |input;|
            u16_subband_cqi[24]        u16   u16   0    0..0xFFFF     u16_subband_cqi[24]         |input;|
                              
         u16_subband_cqi[25]      struct     end
         
         
         // UINT16  u16_reseaved[3];    /**/
         u16_reseaved[3]    struct      begin       
            u16_reseaved[0]         u16   u16   0    0..0xFFFF     u16_reseaved[0]          |input;|
            u16_reseaved[1]         u16   u16   0    0..0xFFFF     u16_reseaved[1]          |input;|
            u16_reseaved[2]         u16   u16   0    0..0xFFFF     u16_reseaved[2]          |input;|
         u16_reseaved[3]    struct      end
       
    param    stringArray     end
    
    true  OK
    false ERROR
    HideFlag 1    
    
</8.14 st_at_l1cc_lte_cqi_ctrl_para_WRITE>





//AT
<999.999.1 atctst_aud_set_echo_off>

    cmd   ATE0
    id    1
           
    true  OK
    false ERROR
    HideFlag 2
    SendFlag 1

</999.999.1 atctst_aud_set_echo_off>

// AT
<999.999.2 atctst_aud_set_echo_on>

    cmd   ATE1
    id    1
           
    true  OK
    false ERROR
    HideFlag 2
    SendFlag 1

</999.999.2 atctst_aud_set_echo_on>


<999.999.3 NV_VERSION_SUPPORT>
    cmd   AT+NVGV=?
    id    1
     
    true  OK
    false ERROR
    SendFlag 1
    HideFlag 2
</999.999.3 NV_VERSION_SUPPORT>



<999.999.4 NV_GET_VERSION>
    cmd   AT+NVGV
    id    1
     
    true  OK
    false ERROR
    SendFlag 1
    HideFlag 2
    ReturnAT 999.999.5
</999.999.4 NV_GET_VERSION>




<999.999.5 NV_SET_VERSION>
    cmd   AT+NVGV=
    id    1
   
    param      stringArray     begin  
       nvmVersion     u32     u32      0x89100001      0..0xFFFFFFFF     nvmVersion         |input;|
    param      stringArray     end 
    
    true  OK
    false ERROR
    HideFlag  2
</999.999.5 NV_SET_VERSION>





