Verilator Tree Dump (format 0x3900) from <e20554> to <e29707>
     NETLIST 0x56499f778f80 <e1> {a0}
    1: MODULE 0x56499f796f10 <e14440> {c5}  mips_cpu_bus  L2
    1:2: VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2: VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2: VAR 0x56499f7a3390 <e27220#> {c9} @dt=0x56499f7a2ac0@(nw1)  active OUTPUT PORT
    1:2: VAR 0x56499f7b5070 <e27223#> {c10} @dt=0x56499f7b4bf0@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x56499f7b5ef0 <e27231#> {c13} @dt=0x56499f7b5a70@(nw32)  address OUTPUT PORT
    1:2: VAR 0x56499f7b6310 <e27239#> {c14} @dt=0x56499f7b6230@(nw1)  write OUTPUT PORT
    1:2: VAR 0x56499f7b6730 <e27242#> {c15} @dt=0x56499f7b6650@(nw1)  read OUTPUT PORT
    1:2: VAR 0x56499f7b6b50 <e27245#> {c16} @dt=0x56499f7b6a70@(nw1)  waitrequest INPUT PORT
    1:2: VAR 0x56499f7b79d0 <e27248#> {c17} @dt=0x56499f7b7550@(nw32)  writedata OUTPUT PORT
    1:2: VAR 0x56499f7b8850 <e27256#> {c19} @dt=0x56499f7b83d0@(nw4)  byteenable OUTPUT PORT
    1:2: VAR 0x56499f7b9930 <e27264#> {c20} @dt=0x56499f7b9430@(nw32)  readdata INPUT PORT
    1:2: VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2: VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2: VAR 0x56499f7bb330 <e27278#> {c27} @dt=0x56499f7bae70@(nw32)  program_counter_prime VAR
    1:2: VAR 0x56499f7bc4b0 <e27286#> {c28} @dt=0x56499f7bbff0@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x56499f7bd610 <e27294#> {c29} @dt=0x56499f7bd110@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x56499f7be730 <e27302#> {c30} @dt=0x56499f7be230@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x56499f7beb30 <e27310#> {c31} @dt=0x56499f7bea50@(nw1)  HALT_fetch VAR
    1:2: VAR 0x56499f7bef70 <e27313#> {c34} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode VAR
    1:2: VAR 0x56499f7bf3d0 <e27316#> {c35} @dt=0x56499f7bf2f0@(nw1)  register_write_decode VAR
    1:2: VAR 0x56499f7bf7d0 <e27319#> {c36} @dt=0x56499f7bf6f0@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x56499f7bfc30 <e27322#> {c37} @dt=0x56499f7bfb50@(nw1)  memory_write_decode VAR
    1:2: VAR 0x56499f7c0d70 <e27325#> {c38} @dt=0x56499f7c08b0@(nw2)  ALU_src_B_decode VAR
    1:2: VAR 0x56499f7c1ed0 <e27333#> {c39} @dt=0x56499f7c19d0@(nw2)  register_destination_decode VAR
    1:2: VAR 0x56499f7c22d0 <e27341#> {c40} @dt=0x56499f7c21f0@(nw1)  branch_decode VAR
    1:2: VAR 0x56499f7c26d0 <e27344#> {c41} @dt=0x56499f7c25f0@(nw1)  equal_decode VAR
    1:2: VAR 0x56499f7c3810 <e27347#> {c42} @dt=0x56499f7c3350@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x56499f7c3c50 <e27355#> {c43} @dt=0x56499f7c3b70@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x56499f7c40b0 <e27358#> {c44} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode VAR
    1:2: VAR 0x56499f7c4510 <e27361#> {c45} @dt=0x56499f7c4430@(nw1)  j_instruction_decode VAR
    1:2: VAR 0x56499f7c4910 <e27364#> {c46} @dt=0x56499f7c4830@(nw1)  HI_register_write_decode VAR
    1:2: VAR 0x56499f7c4d10 <e27367#> {c47} @dt=0x56499f7c4c30@(nw1)  LO_register_write_decode VAR
    1:2: VAR 0x56499f7c5110 <e27370#> {c48} @dt=0x56499f7c5030@(nw1)  HALT_decode VAR
    1:2: VAR 0x56499f7c6270 <e27373#> {c53} @dt=0x56499f7c5d70@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2: VAR 0x56499f7c8150 <e27389#> {c55} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x56499f7c90f0 <e27397#> {c57} @dt=0x56499f7c8c70@(nw6)  op VAR
    1:2: ASSIGNW 0x56499f7c9d70 <e27404#> {c58} @dt=0x56499f7c8c70@(nw6)
    1:2:1: SEL 0x56499fae5730 <e27426#> {c58} @dt=0x56499f88a400@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa76cd0 <e27417#> {c58} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae59c0 <e27445#> {c58} @dt=0x56499fab2600@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x56499fae54e0 <e27419#> {c58} @dt=0x56499fab9970@(G/wu32/3)  ?32?h6
    1:2:2: VARREF 0x56499fa76df0 <e27403#> {c58} @dt=0x56499f7c8c70@(nw6)  op [LV] => VAR 0x56499f7c90f0 <e27397#> {c57} @dt=0x56499f7c8c70@(nw6)  op VAR
    1:2: VAR 0x56499f7cacb0 <e27452#> {c59} @dt=0x56499f7ca7d0@(nw5)  read_address_1 VAR
    1:2: VAR 0x56499f7cb3b0 <e27460#> {c59} @dt=0x56499f7caeb0@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x56499f7cc170 <e27467#> {c60} @dt=0x56499f7ca7d0@(nw5)
    1:2:1: SEL 0x56499fae5f40 <e27489#> {c60} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa76f10 <e27480#> {c60} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae61d0 <e27508#> {c60} @dt=0x56499fab2600@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56499fae5cf0 <e27482#> {c60} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56499fa77030 <e27466#> {c60} @dt=0x56499f7ca7d0@(nw5)  read_address_1 [LV] => VAR 0x56499f7cacb0 <e27452#> {c59} @dt=0x56499f7ca7d0@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x56499f7ccea0 <e27514#> {c61} @dt=0x56499f7caeb0@(nw5)
    1:2:1: SEL 0x56499fae6750 <e27536#> {c61} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa77150 <e27527#> {c61} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae69e0 <e27555#> {c61} @dt=0x56499fab2600@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56499fae6500 <e27529#> {c61} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56499fa77270 <e27513#> {c61} @dt=0x56499f7caeb0@(nw5)  Rs_decode [LV] => VAR 0x56499f7cb3b0 <e27460#> {c59} @dt=0x56499f7caeb0@(nw5)  Rs_decode VAR
    1:2: VAR 0x56499f7cdf30 <e27562#> {c62} @dt=0x56499f7cda30@(nw5)  read_address_2 VAR
    1:2: VAR 0x56499f7ce660 <e27570#> {c62} @dt=0x56499f7ce160@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x56499f7cf480 <e27577#> {c63} @dt=0x56499f7cda30@(nw5)
    1:2:1: SEL 0x56499fae6f60 <e27599#> {c63} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa77390 <e27590#> {c63} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae71f0 <e27618#> {c63} @dt=0x56499fab2600@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56499fae6d10 <e27592#> {c63} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56499fa774b0 <e27576#> {c63} @dt=0x56499f7cda30@(nw5)  read_address_2 [LV] => VAR 0x56499f7cdf30 <e27562#> {c62} @dt=0x56499f7cda30@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x56499f7d01e0 <e27624#> {c64} @dt=0x56499f7ce160@(nw5)
    1:2:1: SEL 0x56499fae7770 <e27646#> {c64} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa775d0 <e27637#> {c64} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae7a00 <e27665#> {c64} @dt=0x56499fab2600@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56499fae7520 <e27639#> {c64} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56499fa776f0 <e27623#> {c64} @dt=0x56499f7ce160@(nw5)  Rt_decode [LV] => VAR 0x56499f7ce660 <e27570#> {c62} @dt=0x56499f7ce160@(nw5)  Rt_decode VAR
    1:2: VAR 0x56499f7d1270 <e27672#> {c65} @dt=0x56499f7d0d70@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x56499f7d2090 <e27679#> {c66} @dt=0x56499f7d0d70@(nw5)
    1:2:1: SEL 0x56499fae7f80 <e27701#> {c66} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa77810 <e27692#> {c66} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae8210 <e27720#> {c66} @dt=0x56499fab2600@(G/sw5)  5'hb
    1:2:1:3: CONST 0x56499fae7d30 <e27694#> {c66} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56499fa77930 <e27678#> {c66} @dt=0x56499f7d0d70@(nw5)  Rd_decode [LV] => VAR 0x56499f7d1270 <e27672#> {c65} @dt=0x56499f7d0d70@(nw5)  Rd_decode VAR
    1:2: VAR 0x56499f7d3120 <e27727#> {c67} @dt=0x56499f7d2c20@(nw16)  immediate VAR
    1:2: ASSIGNW 0x56499f7d3f40 <e27734#> {c68} @dt=0x56499f7d2c20@(nw16)
    1:2:1: SEL 0x56499fae8790 <e27755#> {c68} @dt=0x56499fae8860@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa77a50 <e27747#> {c68} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae8a20 <e27774#> {c68} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:1:3: CONST 0x56499fae8540 <e27749#> {c68} @dt=0x56499fab6270@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x56499fa77b70 <e27733#> {c68} @dt=0x56499f7d2c20@(nw16)  immediate [LV] => VAR 0x56499f7d3120 <e27727#> {c67} @dt=0x56499f7d2c20@(nw16)  immediate VAR
    1:2: VAR 0x56499f7d4fd0 <e27781#> {c69} @dt=0x56499f7d4ad0@(nw26)  j_offset VAR
    1:2: ASSIGNW 0x56499f7d5df0 <e27788#> {c70} @dt=0x56499f7d4ad0@(nw26)
    1:2:1: SEL 0x56499fae8fa0 <e27809#> {c70} @dt=0x56499fae9070@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa77c90 <e27801#> {c70} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x56499fae9230 <e27828#> {c70} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:1:3: CONST 0x56499fae8d50 <e27803#> {c70} @dt=0x56499fab6270@(G/wu32/5)  ?32?h1a
    1:2:2: VARREF 0x56499fa77db0 <e27787#> {c70} @dt=0x56499f7d4ad0@(nw26)  j_offset [LV] => VAR 0x56499f7d4fd0 <e27781#> {c69} @dt=0x56499f7d4ad0@(nw26)  j_offset VAR
    1:2: VAR 0x56499f7d6f10 <e27835#> {c72} @dt=0x56499f7d6a10@(nw32)  register_file_output_LO_decode VAR
    1:2: VAR 0x56499f7d80f0 <e27843#> {c73} @dt=0x56499f7d7bf0@(nw32)  register_file_output_HI_decode VAR
    1:2: VAR 0x56499f7d9260 <e27851#> {c74} @dt=0x56499f7d8da0@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x56499f7da480 <e27859#> {c75} @dt=0x56499f7d9f80@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x56499f7db660 <e27867#> {c76} @dt=0x56499f7db160@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x56499f7dc7b0 <e27875#> {c77} @dt=0x56499f7dc2b0@(nw32)  src_A_decode VAR
    1:2: VAR 0x56499f7dd900 <e27883#> {c78} @dt=0x56499f7dd400@(nw32)  src_B_decode VAR
    1:2: VAR 0x56499f7dea50 <e27891#> {c79} @dt=0x56499f7de550@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x56499f7dfba0 <e27899#> {c80} @dt=0x56499f7df6a0@(nw32)  comparator_1 VAR
    1:2: VAR 0x56499f7e0cf0 <e27907#> {c81} @dt=0x56499f7e07f0@(nw32)  comparator_2 VAR
    1:2: VAR 0x56499f7e1ed0 <e27915#> {c82} @dt=0x56499f7e19d0@(nw32)  j_program_counter_decode VAR
    1:2: VAR 0x56499f7e30f0 <e27923#> {c85} @dt=0x56499f7e2bf0@(nw2)  register_destination_execute VAR
    1:2: VAR 0x56499f7e35b0 <e27931#> {c86} @dt=0x56499f7e34d0@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x56499f7e3a40 <e27934#> {c87} @dt=0x56499f7e3960@(nw1)  memory_write_execute VAR
    1:2: VAR 0x56499f7e4bb0 <e27937#> {c88} @dt=0x56499f7e46f0@(nw5)  write_register_execute VAR
    1:2: VAR 0x56499f7e5d60 <e27945#> {c89} @dt=0x56499f7e58a0@(nw2)  ALU_src_B_execute VAR
    1:2: VAR 0x56499f7e6f10 <e27953#> {c90} @dt=0x56499f7e6a50@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x56499f7e7410 <e27961#> {c91} @dt=0x56499f7e7330@(nw1)  HI_register_write_execute VAR
    1:2: VAR 0x56499f7e78d0 <e27964#> {c92} @dt=0x56499f7e77f0@(nw1)  LO_register_write_execute VAR
    1:2: VAR 0x56499f7e7d60 <e27967#> {c93} @dt=0x56499f7e7c80@(nw1)  register_write_execute VAR
    1:2: VAR 0x56499f7e82a0 <e27970#> {c94} @dt=0x56499f7e81c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x56499f7e8730 <e27973#> {c95} @dt=0x56499f7e8650@(nw1)  j_instruction_execute VAR
    1:2: VAR 0x56499f7e8bc0 <e27976#> {c96} @dt=0x56499f7e8ae0@(nw1)  using_HI_LO_execute VAR
    1:2: VAR 0x56499f7e8ff0 <e27979#> {c97} @dt=0x56499f7e8f10@(nw1)  HALT_execute VAR
    1:2: VAR 0x56499f7ea180 <e27982#> {c100} @dt=0x56499f7e9c80@(nw32)  src_A_execute VAR
    1:2: VAR 0x56499f7eb2d0 <e27990#> {c101} @dt=0x56499f7eadd0@(nw32)  src_B_execute VAR
    1:2: VAR 0x56499f7ec440 <e27998#> {c102} @dt=0x56499f7ebf80@(nw32)  src_A_ALU_execute VAR
    1:2: VAR 0x56499f7ed5f0 <e28006#> {c103} @dt=0x56499f7ed130@(nw32)  src_B_ALU_execute VAR
    1:2: VAR 0x56499f7ee7a0 <e28014#> {c104} @dt=0x56499f7ee2e0@(nw32)  write_data_execute VAR
    1:2: VAR 0x56499f7ef950 <e28022#> {c105} @dt=0x56499f7ef490@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x56499f7f0b00 <e28030#> {c106} @dt=0x56499f7f0640@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x56499f7f1cb0 <e28038#> {c107} @dt=0x56499f7f17f0@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x56499f7f2e40 <e28046#> {c108} @dt=0x56499f7f2940@(nw5)  Rs_execute VAR
    1:2: VAR 0x56499f7f3f90 <e28054#> {c109} @dt=0x56499f7f3a90@(nw5)  Rt_execute VAR
    1:2: VAR 0x56499f7f50e0 <e28062#> {c110} @dt=0x56499f7f4be0@(nw5)  Rd_execute VAR
    1:2: VAR 0x56499f7f6250 <e28070#> {c111} @dt=0x56499f7f5d90@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x56499f7f7440 <e28078#> {c112} @dt=0x56499f7f6f40@(nw32)  program_counter_plus_eight_execute VAR
    1:2: VAR 0x56499f7f8620 <e28086#> {c113} @dt=0x56499f7f8120@(nw32)  program_counter_plus_four_execute VAR
    1:2: VAR 0x56499f7f9830 <e28094#> {c114} @dt=0x56499f7f9330@(nw32)  j_program_counter_execute VAR
    1:2: VAR 0x56499f7f9d00 <e28102#> {c117} @dt=0x56499f7f9c20@(nw1)  register_write_memory VAR
    1:2: VAR 0x56499f7fae70 <e28105#> {c118} @dt=0x56499f7fa9b0@(nw5)  write_register_memory VAR
    1:2: VAR 0x56499f7fb370 <e28113#> {c119} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x56499f7fb800 <e28116#> {c120} @dt=0x56499f7fb720@(nw1)  memory_write_memory VAR
    1:2: VAR 0x56499f7fbcc0 <e28119#> {c121} @dt=0x56499f7fbbe0@(nw1)  HI_register_write_memory VAR
    1:2: VAR 0x56499f7fc180 <e28122#> {c122} @dt=0x56499f7fc0a0@(nw1)  LO_register_write_memory VAR
    1:2: VAR 0x56499f7fc610 <e28125#> {c123} @dt=0x56499f7fc530@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x56499f7fcad0 <e28128#> {c124} @dt=0x56499f7fc9f0@(nw1)  j_instruction_memory VAR
    1:2: VAR 0x56499f7fcf00 <e28131#> {c125} @dt=0x56499f7fce20@(nw1)  HALT_memory VAR
    1:2: VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x56499f7ff260 <e28142#> {c129} @dt=0x56499f7feda0@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x56499f800410 <e28150#> {c130} @dt=0x56499f7fff50@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x56499f8015c0 <e28158#> {c131} @dt=0x56499f801100@(nw32)  read_data_memory VAR
    1:2: VAR 0x56499f802770 <e28166#> {c132} @dt=0x56499f8022b0@(nw32)  write_data_memory VAR
    1:2: VAR 0x56499f803990 <e28174#> {c133} @dt=0x56499f803490@(nw32)  ALU_output_memory_resolved VAR
    1:2: VAR 0x56499f804b70 <e28182#> {c134} @dt=0x56499f804670@(nw32)  j_program_counter_memory VAR
    1:2: VAR 0x56499f805070 <e28190#> {c138} @dt=0x56499f804f90@(nw1)  register_write_writeback VAR
    1:2: VAR 0x56499f805530 <e28193#> {c139} @dt=0x56499f805450@(nw1)  HI_register_write_writeback VAR
    1:2: VAR 0x56499f8059f0 <e28196#> {c140} @dt=0x56499f805910@(nw1)  LO_register_write_writeback VAR
    1:2: VAR 0x56499f805eb0 <e28199#> {c141} @dt=0x56499f805dd0@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x56499f8062e0 <e28202#> {c142} @dt=0x56499f806200@(nw1)  HALT_writeback VAR
    1:2: VAR 0x56499f807500 <e28205#> {c145} @dt=0x56499f807000@(nw5)  write_register_writeback VAR
    1:2: VAR 0x56499f808670 <e28213#> {c146} @dt=0x56499f8081b0@(nw32)  result_writeback VAR
    1:2: VAR 0x56499f809820 <e28221#> {c147} @dt=0x56499f809360@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x56499f80a9d0 <e28229#> {c148} @dt=0x56499f80a510@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x56499f80bb80 <e28237#> {c149} @dt=0x56499f80b6c0@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x56499f80cd30 <e28245#> {c150} @dt=0x56499f80c870@(nw32)  read_data_writeback VAR
    1:2: VAR 0x56499f80d1e0 <e28253#> {c153} @dt=0x56499f80d100@(nw1)  stall_fetch VAR
    1:2: VAR 0x56499f80d610 <e28256#> {c154} @dt=0x56499f80d530@(nw1)  stall_decode VAR
    1:2: VAR 0x56499f80daa0 <e28259#> {c155} @dt=0x56499f80d9c0@(nw1)  forward_A_decode VAR
    1:2: VAR 0x56499f80df30 <e28262#> {c156} @dt=0x56499f80de50@(nw1)  forward_B_decode VAR
    1:2: VAR 0x56499f80e3c0 <e28265#> {c157} @dt=0x56499f80e2e0@(nw1)  flush_execute_register VAR
    1:2: VAR 0x56499f80f530 <e28268#> {c158} @dt=0x56499f80f070@(nw3)  forward_A_execute VAR
    1:2: VAR 0x56499f8106e0 <e28276#> {c159} @dt=0x56499f810220@(nw3)  forward_B_execute VAR
    1:2: VAR 0x56499f8118b0 <e28284#> {c162} @dt=0x56499f8113b0@(nw32)  data_address VAR
    1:2: VAR 0x56499f811ce0 <e28292#> {c163} @dt=0x56499f811c00@(nw1)  data_write VAR
    1:2: VAR 0x56499f812110 <e28295#> {c164} @dt=0x56499f812030@(nw1)  data_read VAR
    1:2: VAR 0x56499f813260 <e28298#> {c165} @dt=0x56499f812d60@(nw32)  instr_address VAR
    1:2: ASSIGNW 0x56499f8137e0 <e28305#> {c169} @dt=0x56499f8113b0@(nw32)
    1:2:1: VARREF 0x56499fa77ed0 <e28306#> {c169} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory [RV] <- VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x56499fa77ff0 <e28304#> {c169} @dt=0x56499f8113b0@(nw32)  data_address [LV] => VAR 0x56499f8118b0 <e28284#> {c162} @dt=0x56499f8113b0@(nw32)  data_address VAR
    1:2: ASSIGNW 0x56499f813c40 <e28308#> {c170} @dt=0x56499f7b7550@(nw32)
    1:2:1: VARREF 0x56499fa78110 <e28309#> {c170} @dt=0x56499f8022b0@(nw32)  write_data_memory [RV] <- VAR 0x56499f802770 <e28166#> {c132} @dt=0x56499f8022b0@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x56499fa78230 <e28307#> {c170} @dt=0x56499f7b7550@(nw32)  writedata [LV] => VAR 0x56499f7b79d0 <e27248#> {c17} @dt=0x56499f7b7550@(nw32)  writedata OUTPUT PORT
    1:2: ASSIGNW 0x56499f8140a0 <e28311#> {c171} @dt=0x56499f811c00@(nw1)
    1:2:1: VARREF 0x56499fa78350 <e28312#> {c171} @dt=0x56499f7fb720@(nw1)  memory_write_memory [RV] <- VAR 0x56499f7fb800 <e28116#> {c120} @dt=0x56499f7fb720@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x56499fa78470 <e28310#> {c171} @dt=0x56499f811c00@(nw1)  data_write [LV] => VAR 0x56499f811ce0 <e28292#> {c163} @dt=0x56499f811c00@(nw1)  data_write VAR
    1:2: ASSIGNW 0x56499f814550 <e28314#> {c172} @dt=0x56499f812030@(nw1)
    1:2:1: VARREF 0x56499fa78590 <e28315#> {c172} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory [RV] <- VAR 0x56499f7fb370 <e28113#> {c119} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x56499fa786b0 <e28313#> {c172} @dt=0x56499f812030@(nw1)  data_read [LV] => VAR 0x56499f812110 <e28295#> {c164} @dt=0x56499f812030@(nw1)  data_read VAR
    1:2: ASSIGNW 0x56499f8149c0 <e28317#> {c175} @dt=0x56499f812d60@(nw32)
    1:2:1: VARREF 0x56499fa787d0 <e28318#> {c175} @dt=0x56499f7bbff0@(nw32)  program_counter_fetch [RV] <- VAR 0x56499f7bc4b0 <e27286#> {c28} @dt=0x56499f7bbff0@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x56499fa788f0 <e28316#> {c175} @dt=0x56499f812d60@(nw32)  instr_address [LV] => VAR 0x56499f813260 <e28298#> {c165} @dt=0x56499f812d60@(nw32)  instr_address VAR
    1:2: CELL 0x56499f7a28a0 <e2443> {c178}  register_file -> MODULE 0x56499f98d730 <e14463> {l2}  Register_File  L3
    1:2:1: PIN 0x56499f785ec0 <e2375> {c179}  clk -> VAR 0x56499f98dba0 <e22010#> {l3} @dt=0x56499f98dac0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56499fa78a10 <e28319#> {c179} @dt=0x56499f7b9cd0@(nw1)  internal_clk [RV] <- VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56499f815370 <e2385> {c179}  pipelined -> VAR 0x56499f98e0c0 <e22013#> {l4} @dt=0x56499f98dfe0@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x56499fae9640 <e28332#> {c179} @dt=0x56499f98dfe0@(nw1)  1'h1
    1:2:1: PIN 0x56499f8157c0 <e2389> {c180}  write_enable -> VAR 0x56499f98e5e0 <e22016#> {l5} @dt=0x56499f98e500@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x56499fa78b30 <e28333#> {c180} @dt=0x56499f804f90@(nw1)  register_write_writeback [RV] <- VAR 0x56499f805070 <e28190#> {c138} @dt=0x56499f804f90@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x56499f815be0 <e2393> {c181}  HI_write_enable -> VAR 0x56499f98e9a0 <e22019#> {l5} @dt=0x56499f98e8c0@(nw1)  HI_write_enable INPUT PORT
    1:2:1:1: VARREF 0x56499fa78c50 <e28334#> {c181} @dt=0x56499f805450@(nw1)  HI_register_write_writeback [RV] <- VAR 0x56499f805530 <e28193#> {c139} @dt=0x56499f805450@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x56499f816000 <e2397> {c182}  LO_write_enable -> VAR 0x56499f98ed60 <e22022#> {l5} @dt=0x56499f98ec80@(nw1)  LO_write_enable INPUT PORT
    1:2:1:1: VARREF 0x56499fa78d70 <e28335#> {c182} @dt=0x56499f805910@(nw1)  LO_register_write_writeback [RV] <- VAR 0x56499f8059f0 <e28196#> {c140} @dt=0x56499f805910@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x56499f816390 <e2401> {c183}  read_address_1 -> VAR 0x56499f98fee0 <e22025#> {l6} @dt=0x56499f98f9e0@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x56499fa78e90 <e28336#> {c183} @dt=0x56499f7ca7d0@(nw5)  read_address_1 [RV] <- VAR 0x56499f7cacb0 <e27452#> {c59} @dt=0x56499f7ca7d0@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x56499f816750 <e2405> {c184}  read_address_2 -> VAR 0x56499f9906c0 <e22033#> {l6} @dt=0x56499f9901c0@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x56499fa78fb0 <e28337#> {c184} @dt=0x56499f7cda30@(nw5)  read_address_2 [RV] <- VAR 0x56499f7cdf30 <e27562#> {c62} @dt=0x56499f7cda30@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x56499f816ba0 <e2409> {c185}  write_address -> VAR 0x56499f990ea0 <e22041#> {l6} @dt=0x56499f9909a0@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x56499fa790d0 <e28338#> {c185} @dt=0x56499f807000@(nw5)  write_register_writeback [RV] <- VAR 0x56499f807500 <e28205#> {c145} @dt=0x56499f807000@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x56499f816f90 <e2413> {c186}  write_data -> VAR 0x56499f9920e0 <e22049#> {l7} @dt=0x56499f991be0@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x56499fa791f0 <e28339#> {c186} @dt=0x56499f8081b0@(nw32)  result_writeback [RV] <- VAR 0x56499f808670 <e28213#> {c146} @dt=0x56499f8081b0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x56499f817390 <e2417> {c187}  HI_write_data -> VAR 0x56499f9928c0 <e22057#> {l7} @dt=0x56499f9923c0@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x56499fa79310 <e28340#> {c187} @dt=0x56499f809360@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x56499f809820 <e28221#> {c147} @dt=0x56499f809360@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56499f817790 <e2421> {c188}  LO_write_data -> VAR 0x56499f993060 <e22065#> {l7} @dt=0x56499f992ba0@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x56499fa79430 <e28341#> {c188} @dt=0x56499f80a510@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x56499f80a9d0 <e28229#> {c148} @dt=0x56499f80a510@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56499f817be0 <e2425> {c189}  read_data_1 -> VAR 0x56499f994240 <e22073#> {l8} @dt=0x56499f993d40@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa79550 <e28342#> {c189} @dt=0x56499f7d9f80@(nw32)  register_file_output_A_decode [LV] => VAR 0x56499f7da480 <e27859#> {c75} @dt=0x56499f7d9f80@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x56499f818000 <e2429> {c190}  read_data_2 -> VAR 0x56499f994a50 <e22081#> {l8} @dt=0x56499f994550@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa79670 <e28343#> {c190} @dt=0x56499f7db160@(nw32)  register_file_output_B_decode [LV] => VAR 0x56499f7db660 <e27867#> {c76} @dt=0x56499f7db160@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x56499f818390 <e2433> {c191}  read_register_2 -> VAR 0x56499f997740 <e22105#> {l10} @dt=0x56499f997240@(nw32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa79790 <e28344#> {c191} @dt=0x56499f7b4bf0@(nw32)  register_v0 [LV] => VAR 0x56499f7b5070 <e27223#> {c10} @dt=0x56499f7b4bf0@(nw32)  register_v0 OUTPUT PORT
    1:2:1: PIN 0x56499f8187e0 <e2437> {c192}  read_data_HI -> VAR 0x56499f9964d0 <e22097#> {l9} @dt=0x56499f995fd0@(nw32)  read_data_HI OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa798b0 <e28345#> {c192} @dt=0x56499f7d7bf0@(nw32)  register_file_output_HI_decode [LV] => VAR 0x56499f7d80f0 <e27843#> {c73} @dt=0x56499f7d7bf0@(nw32)  register_file_output_HI_decode VAR
    1:2:1: PIN 0x56499f818c00 <e2441> {c193}  read_data_LO -> VAR 0x56499f995cc0 <e22089#> {l9} @dt=0x56499f9957c0@(nw32)  read_data_LO OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa799d0 <e28346#> {c193} @dt=0x56499f7d6a10@(nw32)  register_file_output_LO_decode [LV] => VAR 0x56499f7d6f10 <e27835#> {c72} @dt=0x56499f7d6a10@(nw32)  register_file_output_LO_decode VAR
    1:2: CELL 0x56499f79aa30 <e2468> {c196}  pc -> MODULE 0x56499f982ce0 <e14462> {k1}  Program_Counter  L3
    1:2:1: PIN 0x56499f819130 <e2445> {c197}  clk -> VAR 0x56499f983150 <e22275#> {k2} @dt=0x56499f983070@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56499fa79af0 <e28347#> {c197} @dt=0x56499f7b9cd0@(nw1)  internal_clk [RV] <- VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56499f819530 <e2450> {c198}  address_input -> VAR 0x56499f9842b0 <e22278#> {k3} @dt=0x56499f983db0@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x56499fa79c10 <e28348#> {c198} @dt=0x56499f7bae70@(nw32)  program_counter_prime [RV] <- VAR 0x56499f7bb330 <e27278#> {c27} @dt=0x56499f7bae70@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x56499f8198f0 <e2454> {c199}  reset -> VAR 0x56499f984cf0 <e22289#> {k5} @dt=0x56499f984c10@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x56499fa79d30 <e28349#> {c199} @dt=0x56499f7a1af0@(nw1)  reset [RV] <- VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x56499f819cb0 <e2458> {c200}  enable -> VAR 0x56499f9847d0 <e22286#> {k4} @dt=0x56499f9846f0@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x56499fa79e50 <e28350#> {c200} @dt=0x56499f80d100@(nw1)  stall_fetch [RV] <- VAR 0x56499f80d1e0 <e28253#> {c153} @dt=0x56499f80d100@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x56499f81a0b0 <e2462> {c201}  address_output -> VAR 0x56499f986490 <e22295#> {k7} @dt=0x56499f985f90@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa79f70 <e28351#> {c201} @dt=0x56499f7bbff0@(nw32)  program_counter_fetch [LV] => VAR 0x56499f7bc4b0 <e27286#> {c28} @dt=0x56499f7bbff0@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x56499f81a470 <e2466> {c202}  halt -> VAR 0x56499f985210 <e22292#> {k6} @dt=0x56499f985130@(nw1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7a090 <e28352#> {c202} @dt=0x56499f7bea50@(nw1)  HALT_fetch [LV] => VAR 0x56499f7beb30 <e27310#> {c31} @dt=0x56499f7bea50@(nw1)  HALT_fetch VAR
    1:2: CELL 0x56499f81c770 <e2524> {c205}  plus_four_adder -> MODULE 0x56499f86a1f0 <e14455> {d1}  Adder  L3
    1:2:1: PIN 0x56499f81aa10 <e2470> {c206}  a -> VAR 0x56499f86b440 <e27180#> {d3} @dt=0x56499f86af60@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x56499fa7a1b0 <e28353#> {c206} @dt=0x56499f7bbff0@(nw32)  program_counter_fetch [RV] <- VAR 0x56499f7bc4b0 <e27286#> {c28} @dt=0x56499f7bbff0@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x56499f81c1c0 <e2518> {c207}  b -> VAR 0x56499f86bc20 <e27188#> {d3} @dt=0x56499f86b740@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x56499f81bd90 <e2517> {c207} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1: CONCAT 0x56499f81bb60 <e2509> {c207} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x56499f81b4e0 <e2496> {c207} @dt=0x56499f81b5a0@(G/w28)
    1:2:1:1:1:1:1: CONST 0x56499f81b1d0 <e2484> {c207} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x56499f81add0 <e2485> {c207} @dt=0x56499f7a5010@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x56499f81b840 <e2497> {c207} @dt=0x56499f81b9f0@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x56499f81be50 <e2510> {c207} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:1: PIN 0x56499f81c630 <e2522> {c208}  z -> VAR 0x56499f86ce60 <e27196#> {d4} @dt=0x56499f86c980@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7a2d0 <e28366#> {c208} @dt=0x56499f7bd110@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x56499f7bd610 <e27294#> {c29} @dt=0x56499f7bd110@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x56499f81e4e0 <e2551> {c211}  program_counter_multiplexer -> MODULE 0x56499fa8cbd0 <e20408> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56499f81d440 <e2533> {c212}  control -> VAR 0x56499fa8cd20 <e22559#> {i6} @dt=0x56499fa4c690@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56499fa7a3f0 <e28367#> {c212} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode [RV] <- VAR 0x56499f7bef70 <e27313#> {c34} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x56499f81d880 <e2538> {c213}  input_0 -> VAR 0x56499fa8cea0 <e22562#> {i7} @dt=0x56499fa8d020@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56499fa7a510 <e28368#> {c213} @dt=0x56499f7bd110@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x56499f7bd610 <e27294#> {c29} @dt=0x56499f7bd110@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x56499f81dcd0 <e2542> {c214}  input_1 -> VAR 0x56499fa8d640 <e22599#> {i8} @dt=0x56499fa8d7c0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56499fa7a630 <e28369#> {c214} @dt=0x56499f7c5d70@(nw32)  program_counter_branch_decode [RV] <- VAR 0x56499f7c6270 <e27373#> {c53} @dt=0x56499f7c5d70@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x56499f81e0f0 <e2546> {c215}  resolved -> VAR 0x56499fa8dea0 <e22636#> {i10} @dt=0x56499fa8e020@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7a750 <e28370#> {c215} @dt=0x56499f7be230@(nw32)  program_counter_mux_1_out [LV] => VAR 0x56499f7be730 <e27302#> {c30} @dt=0x56499f7be230@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x56499f8201e0 <e2579> {c218}  program_counter_multiplexer_two -> MODULE 0x56499fa8cbd0 <e20408> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56499f81f1b0 <e2561> {c219}  control -> VAR 0x56499fa8cd20 <e22559#> {i6} @dt=0x56499fa4c690@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56499fa7a870 <e28371#> {c219} @dt=0x56499f7fc530@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x56499f7fc610 <e28125#> {c123} @dt=0x56499f7fc530@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x56499f81f600 <e2566> {c220}  input_0 -> VAR 0x56499fa8cea0 <e22562#> {i7} @dt=0x56499fa8d020@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56499fa7a990 <e28372#> {c220} @dt=0x56499f7be230@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x56499f7be730 <e27302#> {c30} @dt=0x56499f7be230@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x56499f81fa20 <e2570> {c221}  input_1 -> VAR 0x56499fa8d640 <e22599#> {i8} @dt=0x56499fa8d7c0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56499fa7aab0 <e28373#> {c221} @dt=0x56499f803490@(nw32)  ALU_output_memory_resolved [RV] <- VAR 0x56499f803990 <e28174#> {c133} @dt=0x56499f803490@(nw32)  ALU_output_memory_resolved VAR
    1:2:1: PIN 0x56499f81fe10 <e2574> {c222}  resolved -> VAR 0x56499fa8dea0 <e22636#> {i10} @dt=0x56499fa8e020@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7abd0 <e28374#> {c222} @dt=0x56499f7bae70@(nw32)  program_counter_prime [LV] => VAR 0x56499f7bb330 <e27278#> {c27} @dt=0x56499f7bae70@(nw32)  program_counter_prime VAR
    1:2: CELL 0x56499f823510 <e2637> {c225}  fetch_decode_register -> MODULE 0x56499fa028b0 <e14466> {o1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x56499f820850 <e2581> {c226}  clk -> VAR 0x56499fa02d20 <e21023#> {o3} @dt=0x56499fa02c40@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56499fa7acf0 <e28375#> {c226} @dt=0x56499f7b9cd0@(nw1)  internal_clk [RV] <- VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56499f820c10 <e2586> {c227}  reset -> VAR 0x56499fa03c80 <e21032#> {o6} @dt=0x56499fa03ba0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x56499fa7ae10 <e28376#> {c227} @dt=0x56499f7a1af0@(nw1)  reset [RV] <- VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x56499f820fd0 <e2590> {c228}  enable -> VAR 0x56499fa03240 <e21026#> {o4} @dt=0x56499fa03160@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x56499fa7af30 <e28377#> {c228} @dt=0x56499f80d530@(nw1)  stall_decode [RV] <- VAR 0x56499f80d610 <e28256#> {c154} @dt=0x56499f80d530@(nw1)  stall_decode VAR
    1:2:1: PIN 0x56499f821420 <e2594> {c229}  clear -> VAR 0x56499fa03760 <e21029#> {o5} @dt=0x56499fa03680@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x56499fa7b050 <e28378#> {c229} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode [RV] <- VAR 0x56499f7bef70 <e27313#> {c34} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x56499f822060 <e2617> {c230}  instruction_fetch -> VAR 0x56499fa058c0 <e21041#> {o11} @dt=0x56499fa053c0@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: REPLICATE 0x56499f821e80 <e2616> {c230} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1: CONST 0x56499f821b70 <e2608> {c230} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:1:1:2: CONST 0x56499f821770 <e2609> {c230} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:1: PIN 0x56499f8224d0 <e2621> {c231}  program_counter_plus_four_fetch -> VAR 0x56499fa06b20 <e21049#> {o12} @dt=0x56499fa06620@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x56499fa7b170 <e28383#> {c231} @dt=0x56499f7bd110@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x56499f7bd610 <e27294#> {c29} @dt=0x56499f7bd110@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x56499f8227d0 <e2623> {c233}  instruction_decode -> VAR 0x56499fa07e20 <e21057#> {o14} @dt=0x56499fa07920@(nw32)  instruction_decode OUTPUT PORT
    1:2:1: PIN 0x56499f822c20 <e2627> {c234}  program_counter_plus_four_decode -> VAR 0x56499fa09150 <e21065#> {o15} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7b290 <e28384#> {c234} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x56499f7c8150 <e27389#> {c55} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x56499f823010 <e2631> {c235}  HALT_fetch -> VAR 0x56499fa041e0 <e21035#> {o8} @dt=0x56499fa04100@(nw1)  HALT_fetch INPUT PORT
    1:2:1:1: VARREF 0x56499fa7b3b0 <e28385#> {c235} @dt=0x56499f7bea50@(nw1)  HALT_fetch [RV] <- VAR 0x56499f7beb30 <e27310#> {c31} @dt=0x56499f7bea50@(nw1)  HALT_fetch VAR
    1:2:1: PIN 0x56499f8233d0 <e2635> {c236}  HALT_decode -> VAR 0x56499fa04700 <e21038#> {o9} @dt=0x56499fa04620@(nw1)  HALT_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7b4d0 <e28386#> {c236} @dt=0x56499f7c5030@(nw1)  HALT_decode [LV] => VAR 0x56499f7c5110 <e27370#> {c48} @dt=0x56499f7c5030@(nw1)  HALT_decode VAR
    1:2: CELL 0x56499f7a9d50 <e2690> {c239}  control_unit -> MODULE 0x56499f8af830 <e14457> {f1}  Control_Unit  L3
    1:2:1: PIN 0x56499f823b10 <e2639> {c240}  instruction -> VAR 0x56499f8bf990 <e23250#> {f3} @dt=0x56499f8bdce0@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x56499fa7b5f0 <e28387#> {c240} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [RV] <- VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x56499f823f10 <e2644> {c241}  register_write -> VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7b710 <e28388#> {c241} @dt=0x56499f7bf2f0@(nw1)  register_write_decode [LV] => VAR 0x56499f7bf3d0 <e27316#> {c35} @dt=0x56499f7bf2f0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x56499f8243a0 <e2648> {c242}  memory_to_register -> VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7b830 <e28389#> {c242} @dt=0x56499f7bf6f0@(nw1)  memory_to_register_decode [LV] => VAR 0x56499f7bf7d0 <e27319#> {c36} @dt=0x56499f7bf6f0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x56499f824770 <e2652> {c243}  memory_write -> VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7b950 <e28390#> {c243} @dt=0x56499f7bfb50@(nw1)  memory_write_decode [LV] => VAR 0x56499f7bfc30 <e27322#> {c37} @dt=0x56499f7bfb50@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x56499f824b70 <e2656> {c244}  ALU_src_B -> VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7ba70 <e28391#> {c244} @dt=0x56499f7c08b0@(nw2)  ALU_src_B_decode [LV] => VAR 0x56499f7c0d70 <e27325#> {c38} @dt=0x56499f7c08b0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x56499f825000 <e2660> {c245}  register_destination -> VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7bb90 <e28392#> {c245} @dt=0x56499f7c19d0@(nw2)  register_destination_decode [LV] => VAR 0x56499f7c1ed0 <e27333#> {c39} @dt=0x56499f7c19d0@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x56499f825390 <e2664> {c246}  branch -> VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7bcb0 <e28393#> {c246} @dt=0x56499f7c21f0@(nw1)  branch_decode [LV] => VAR 0x56499f7c22d0 <e27341#> {c40} @dt=0x56499f7c21f0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x56499f825820 <e2668> {c247}  HI_register_write -> VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7bdd0 <e28394#> {c247} @dt=0x56499f7c4830@(nw1)  HI_register_write_decode [LV] => VAR 0x56499f7c4910 <e27364#> {c46} @dt=0x56499f7c4830@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x56499f825c80 <e2672> {c248}  LO_register_write -> VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7bef0 <e28395#> {c248} @dt=0x56499f7c4c30@(nw1)  LO_register_write_decode [LV] => VAR 0x56499f7c4d10 <e27367#> {c47} @dt=0x56499f7c4c30@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x56499f826050 <e2676> {c249}  ALU_function -> VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7c010 <e28396#> {c249} @dt=0x56499f7c3350@(nw6)  ALU_function_decode [LV] => VAR 0x56499f7c3810 <e27347#> {c42} @dt=0x56499f7c3350@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x56499f7a7cf0 <e2680> {c250}  program_counter_multiplexer_jump -> VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7c130 <e28397#> {c250} @dt=0x56499f7c3b70@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x56499f7c3c50 <e27355#> {c43} @dt=0x56499f7c3b70@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x56499f7a85c0 <e2684> {c251}  j_instruction -> VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7c250 <e28398#> {c251} @dt=0x56499f7c4430@(nw1)  j_instruction_decode [LV] => VAR 0x56499f7c4510 <e27361#> {c45} @dt=0x56499f7c4430@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x56499f7a8fa0 <e2688> {c252}  using_HI_LO -> VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7c370 <e28399#> {c252} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode [LV] => VAR 0x56499f7c40b0 <e27358#> {c44} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode VAR
    1:2: ASSIGNW 0x56499f7abec0 <e28401#> {c256} @dt=0x56499f7df6a0@(nw32)
    1:2:1: COND 0x56499f7a9e90 <e28410#> {c256} @dt=0x56499f7df6a0@(nw32)
    1:2:1:1: VARREF 0x56499fa7c490 <e28402#> {c256} @dt=0x56499f80d9c0@(nw1)  forward_A_decode [RV] <- VAR 0x56499f80daa0 <e28259#> {c155} @dt=0x56499f80d9c0@(nw1)  forward_A_decode VAR
    1:2:1:2: VARREF 0x56499fa7c5b0 <e28403#> {c256} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory [RV] <- VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x56499fa7c6d0 <e28404#> {c256} @dt=0x56499f7d9f80@(nw32)  register_file_output_A_decode [RV] <- VAR 0x56499f7da480 <e27859#> {c75} @dt=0x56499f7d9f80@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x56499fa7c7f0 <e28400#> {c256} @dt=0x56499f7df6a0@(nw32)  comparator_1 [LV] => VAR 0x56499f7dfba0 <e27899#> {c80} @dt=0x56499f7df6a0@(nw32)  comparator_1 VAR
    1:2: ASSIGNW 0x56499f826570 <e28412#> {c257} @dt=0x56499f7e07f0@(nw32)
    1:2:1: COND 0x56499f8264b0 <e28421#> {c257} @dt=0x56499f7e07f0@(nw32)
    1:2:1:1: VARREF 0x56499fa7c910 <e28413#> {c257} @dt=0x56499f80de50@(nw1)  forward_B_decode [RV] <- VAR 0x56499f80df30 <e28262#> {c156} @dt=0x56499f80de50@(nw1)  forward_B_decode VAR
    1:2:1:2: VARREF 0x56499fa7ca30 <e28414#> {c257} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory [RV] <- VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x56499fa7cb50 <e28415#> {c257} @dt=0x56499f7db160@(nw32)  register_file_output_B_decode [RV] <- VAR 0x56499f7db660 <e27867#> {c76} @dt=0x56499f7db160@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x56499fa7cc70 <e28411#> {c257} @dt=0x56499f7e07f0@(nw32)  comparator_2 [LV] => VAR 0x56499f7e0cf0 <e27907#> {c81} @dt=0x56499f7e07f0@(nw32)  comparator_2 VAR
    1:2: ASSIGNW 0x56499f826a70 <e28423#> {c258} @dt=0x56499f7dc2b0@(nw32)
    1:2:1: COND 0x56499f8269b0 <e28432#> {c258} @dt=0x56499f7dc2b0@(nw32)
    1:2:1:1: VARREF 0x56499fa7cd90 <e28424#> {c258} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x56499f7c40b0 <e27358#> {c44} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x56499fa7ceb0 <e28425#> {c258} @dt=0x56499f7d6a10@(nw32)  register_file_output_LO_decode [RV] <- VAR 0x56499f7d6f10 <e27835#> {c72} @dt=0x56499f7d6a10@(nw32)  register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x56499fa7cfd0 <e28426#> {c258} @dt=0x56499f7d9f80@(nw32)  register_file_output_A_decode [RV] <- VAR 0x56499f7da480 <e27859#> {c75} @dt=0x56499f7d9f80@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x56499fa7d0f0 <e28422#> {c258} @dt=0x56499f7dc2b0@(nw32)  src_A_decode [LV] => VAR 0x56499f7dc7b0 <e27875#> {c77} @dt=0x56499f7dc2b0@(nw32)  src_A_decode VAR
    1:2: ASSIGNW 0x56499f826f70 <e28434#> {c259} @dt=0x56499f7dd400@(nw32)
    1:2:1: COND 0x56499f826eb0 <e28443#> {c259} @dt=0x56499f7dd400@(nw32)
    1:2:1:1: VARREF 0x56499fa7d210 <e28435#> {c259} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x56499f7c40b0 <e27358#> {c44} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x56499fa7d330 <e28436#> {c259} @dt=0x56499f7d7bf0@(nw32)  register_file_output_HI_decode [RV] <- VAR 0x56499f7d80f0 <e27843#> {c73} @dt=0x56499f7d7bf0@(nw32)  register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x56499fa7d450 <e28437#> {c259} @dt=0x56499f7db160@(nw32)  register_file_output_B_decode [RV] <- VAR 0x56499f7db660 <e27867#> {c76} @dt=0x56499f7db160@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x56499fa7d570 <e28433#> {c259} @dt=0x56499f7dd400@(nw32)  src_B_decode [LV] => VAR 0x56499f7dd900 <e27883#> {c78} @dt=0x56499f7dd400@(nw32)  src_B_decode VAR
    1:2: CELL 0x56499f827ed0 <e2759> {c262}  reg_output_comparator -> MODULE 0x56499f934a50 <e14458> {g1}  Comparator  L3
    1:2:1: PIN 0x56499f827110 <e2740> {c263}  op -> VAR 0x56499f935ba0 <e23011#> {g3} @dt=0x56499f935720@(nw6)  op INPUT PORT
    1:2:1:1: VARREF 0x56499fa7d690 <e28444#> {c263} @dt=0x56499f7c8c70@(nw6)  op [RV] <- VAR 0x56499f7c90f0 <e27397#> {c57} @dt=0x56499f7c8c70@(nw6)  op VAR
    1:2:1: PIN 0x56499f827370 <e2745> {c264}  rt -> VAR 0x56499f936dc0 <e23019#> {g4} @dt=0x56499f9368e0@(nw5)  rt INPUT PORT
    1:2:1:1: VARREF 0x56499fa7d7b0 <e28445#> {c264} @dt=0x56499f7ce160@(nw5)  Rt_decode [RV] <- VAR 0x56499f7ce660 <e27570#> {c62} @dt=0x56499f7ce160@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x56499f8276d0 <e2749> {c265}  a -> VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x56499fa7d8d0 <e28446#> {c265} @dt=0x56499f7df6a0@(nw32)  comparator_1 [RV] <- VAR 0x56499f7dfba0 <e27899#> {c80} @dt=0x56499f7df6a0@(nw32)  comparator_1 VAR
    1:2:1: PIN 0x56499f827a30 <e2753> {c266}  b -> VAR 0x56499f939240 <e23035#> {g6} @dt=0x56499f938d60@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x56499fa7d9f0 <e28447#> {c266} @dt=0x56499f7e07f0@(nw32)  comparator_2 [RV] <- VAR 0x56499f7e0cf0 <e27907#> {c81} @dt=0x56499f7e07f0@(nw32)  comparator_2 VAR
    1:2:1: PIN 0x56499f827d90 <e2757> {c267}  c -> VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7db10 <e28448#> {c267} @dt=0x56499f7c25f0@(nw1)  equal_decode [LV] => VAR 0x56499f7c26d0 <e27344#> {c41} @dt=0x56499f7c25f0@(nw1)  equal_decode VAR
    1:2: ASSIGNW 0x56499f8285b0 <e28450#> {c270} @dt=0x56499f7bee90@(nw1)
    1:2:1: AND 0x56499f8284f0 <e28458#> {c270} @dt=0x56499f7bee90@(nw1)
    1:2:1:1: VARREF 0x56499fa7dc30 <e28451#> {c270} @dt=0x56499f7c21f0@(nw1)  branch_decode [RV] <- VAR 0x56499f7c22d0 <e27341#> {c40} @dt=0x56499f7c21f0@(nw1)  branch_decode VAR
    1:2:1:2: VARREF 0x56499fa7dd50 <e28452#> {c270} @dt=0x56499f7c25f0@(nw1)  equal_decode [RV] <- VAR 0x56499f7c26d0 <e27344#> {c41} @dt=0x56499f7c25f0@(nw1)  equal_decode VAR
    1:2:2: VARREF 0x56499fa7de70 <e28449#> {c270} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode [LV] => VAR 0x56499f7bef70 <e27313#> {c34} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode VAR
    1:2: ASSIGNW 0x56499f829b80 <e28460#> {c271} @dt=0x56499f7de550@(nw32)
    1:2:1: REPLICATE 0x56499f829750 <e28513#> {c271} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1: CONCAT 0x56499f829650 <e28508#> {c271} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1: REPLICATE 0x56499f829310 <e28502#> {c271} @dt=0x56499fae8860@(G/w16)
    1:2:1:1:1:1: SEL 0x56499faea2c0 <e28481#> {c271} @dt=0x56499f81b380@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x56499fa7df90 <e28472#> {c271} @dt=0x56499f7d2c20@(nw16)  immediate [RV] <- VAR 0x56499f7d3120 <e27727#> {c67} @dt=0x56499f7d2c20@(nw16)  immediate VAR
    1:2:1:1:1:1:2: CONST 0x56499faea550 <e28497#> {c271} @dt=0x56499faea470@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x56499faea070 <e28474#> {c271} @dt=0x56499fadc5e0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x56499f8289a0 <e2789> {c271} @dt=0x56499f7a5010@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x56499fa7e0b0 <e28503#> {c271} @dt=0x56499f7d2c20@(nw16)  immediate [RV] <- VAR 0x56499f7d3120 <e27727#> {c67} @dt=0x56499f7d2c20@(nw16)  immediate VAR
    1:2:1:2: CONST 0x56499f829810 <e2806> {c271} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2: VARREF 0x56499fa7e1d0 <e28459#> {c271} @dt=0x56499f7de550@(nw32)  sign_imm_decode [LV] => VAR 0x56499f7dea50 <e27891#> {c79} @dt=0x56499f7de550@(nw32)  sign_imm_decode VAR
    1:2: ASSIGNW 0x56499f82a3a0 <e28515#> {c272} @dt=0x56499f7d8da0@(nw32)
    1:2:1: SHIFTL 0x56499f82a2e0 <e28523#> {c272} @dt=0x56499f7d8da0@(nw32)
    1:2:1:1: VARREF 0x56499fa7e2f0 <e28516#> {c272} @dt=0x56499f7de550@(nw32)  sign_imm_decode [RV] <- VAR 0x56499f7dea50 <e27891#> {c79} @dt=0x56499f7de550@(nw32)  sign_imm_decode VAR
    1:2:1:2: CONST 0x56499f82a090 <e2826> {c272} @dt=0x56499f7b7e50@(G/swu32/2)  ?32?sh2
    1:2:2: VARREF 0x56499fa7e410 <e28514#> {c272} @dt=0x56499f7d8da0@(nw32)  shifter_output_decode [LV] => VAR 0x56499f7d9260 <e27851#> {c74} @dt=0x56499f7d8da0@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x56499f82ad20 <e2843> {c274}  adder_decode -> MODULE 0x56499f86a1f0 <e14455> {d1}  Adder  L3
    1:2:1: PIN 0x56499f82a540 <e2832> {c275}  a -> VAR 0x56499f86b440 <e27180#> {d3} @dt=0x56499f86af60@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x56499fa7e530 <e28524#> {c275} @dt=0x56499f7d8da0@(nw32)  shifter_output_decode [RV] <- VAR 0x56499f7d9260 <e27851#> {c74} @dt=0x56499f7d8da0@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x56499f82a790 <e2837> {c276}  b -> VAR 0x56499f86bc20 <e27188#> {d3} @dt=0x56499f86b740@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x56499fa7e650 <e28525#> {c276} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x56499f7c8150 <e27389#> {c55} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x56499f82abe0 <e2841> {c277}  z -> VAR 0x56499f86ce60 <e27196#> {d4} @dt=0x56499f86c980@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7e770 <e28526#> {c277} @dt=0x56499f7c5d70@(nw32)  program_counter_branch_decode [LV] => VAR 0x56499f7c6270 <e27373#> {c53} @dt=0x56499f7c5d70@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x56499f836350 <e3016> {c280}  decode_execute_register -> MODULE 0x56499f9a65f0 <e14464> {m1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x56499f82b310 <e2845> {c281}  clk -> VAR 0x56499f9a8330 <e21501#> {m3} @dt=0x56499f9a8250@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56499fa7e890 <e28527#> {c281} @dt=0x56499f7b9cd0@(nw1)  internal_clk [RV] <- VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56499f82b6f0 <e2850> {c282}  clear -> VAR 0x56499f9a8750 <e21504#> {m4} @dt=0x56499f9a8670@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x56499fa7e9b0 <e28528#> {c282} @dt=0x56499f80e2e0@(nw1)  flush_execute_register [RV] <- VAR 0x56499f80e3c0 <e28265#> {c157} @dt=0x56499f80e2e0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x56499f82bab0 <e2854> {c283}  reset -> VAR 0x56499f9a8b70 <e21507#> {m5} @dt=0x56499f9a8a90@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x56499fa7ead0 <e28529#> {c283} @dt=0x56499f7a1af0@(nw1)  reset [RV] <- VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x56499f82bed0 <e2858> {c284}  register_write_decode -> VAR 0x56499f9a8f90 <e21510#> {m8} @dt=0x56499f9a8eb0@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7ebf0 <e28530#> {c284} @dt=0x56499f7bf2f0@(nw1)  register_write_decode [RV] <- VAR 0x56499f7bf3d0 <e27316#> {c35} @dt=0x56499f7bf2f0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x56499f82c350 <e2862> {c285}  memory_to_register_decode -> VAR 0x56499f9a93b0 <e21513#> {m9} @dt=0x56499f9a92d0@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7ed10 <e28531#> {c285} @dt=0x56499f7bf6f0@(nw1)  memory_to_register_decode [RV] <- VAR 0x56499f7bf7d0 <e27319#> {c36} @dt=0x56499f7bf6f0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x56499f82c790 <e2866> {c286}  memory_write_decode -> VAR 0x56499f9a97f0 <e21516#> {m10} @dt=0x56499f9a9710@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7ee30 <e28532#> {c286} @dt=0x56499f7bfb50@(nw1)  memory_write_decode [RV] <- VAR 0x56499f7bfc30 <e27322#> {c37} @dt=0x56499f7bfb50@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x56499f82cbd0 <e2870> {c287}  ALU_src_B_decode -> VAR 0x56499f9aaa70 <e21519#> {m11} @dt=0x56499f9aa570@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7ef50 <e28533#> {c287} @dt=0x56499f7c08b0@(nw2)  ALU_src_B_decode [RV] <- VAR 0x56499f7c0d70 <e27325#> {c38} @dt=0x56499f7c08b0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x56499f82d050 <e2874> {c288}  register_destination_decode -> VAR 0x56499f9abcd0 <e21527#> {m12} @dt=0x56499f9ab7d0@(nw2)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f070 <e28534#> {c288} @dt=0x56499f7c19d0@(nw2)  register_destination_decode [RV] <- VAR 0x56499f7c1ed0 <e27333#> {c39} @dt=0x56499f7c19d0@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x56499f82d4d0 <e2878> {c289}  HI_register_write_decode -> VAR 0x56499f9ac1f0 <e21535#> {m13} @dt=0x56499f9ac110@(nw1)  HI_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f190 <e28535#> {c289} @dt=0x56499f7c4830@(nw1)  HI_register_write_decode [RV] <- VAR 0x56499f7c4910 <e27364#> {c46} @dt=0x56499f7c4830@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x56499f82d950 <e2882> {c290}  LO_register_write_decode -> VAR 0x56499f9ac710 <e21538#> {m14} @dt=0x56499f9ac630@(nw1)  LO_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f2b0 <e28536#> {c290} @dt=0x56499f7c4c30@(nw1)  LO_register_write_decode [RV] <- VAR 0x56499f7c4d10 <e27367#> {c47} @dt=0x56499f7c4c30@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x56499f82dd90 <e2886> {c291}  ALU_function_decode -> VAR 0x56499f9ad9b0 <e21541#> {m15} @dt=0x56499f9ad4b0@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f3d0 <e28537#> {c291} @dt=0x56499f7c3350@(nw6)  ALU_function_decode [RV] <- VAR 0x56499f7c3810 <e27347#> {c42} @dt=0x56499f7c3350@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x56499f82e150 <e2890> {c292}  Rs_decode -> VAR 0x56499f9b6b50 <e21612#> {m34} @dt=0x56499f9b6650@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f4f0 <e28538#> {c292} @dt=0x56499f7caeb0@(nw5)  Rs_decode [RV] <- VAR 0x56499f7cb3b0 <e27460#> {c59} @dt=0x56499f7caeb0@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x56499f82e510 <e2894> {c293}  Rt_decode -> VAR 0x56499f9b7dc0 <e21620#> {m35} @dt=0x56499f9b78c0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f610 <e28539#> {c293} @dt=0x56499f7ce160@(nw5)  Rt_decode [RV] <- VAR 0x56499f7ce660 <e27570#> {c62} @dt=0x56499f7ce160@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x56499f82e8d0 <e2898> {c294}  Rd_decode -> VAR 0x56499f9b9030 <e21628#> {m36} @dt=0x56499f9b8b30@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f730 <e28540#> {c294} @dt=0x56499f7d0d70@(nw5)  Rd_decode [RV] <- VAR 0x56499f7d1270 <e27672#> {c65} @dt=0x56499f7d0d70@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x56499f82ec90 <e2902> {c295}  sign_imm_decode -> VAR 0x56499f9ba2a0 <e21636#> {m37} @dt=0x56499f9b9da0@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f850 <e28541#> {c295} @dt=0x56499f7de550@(nw32)  sign_imm_decode [RV] <- VAR 0x56499f7dea50 <e27891#> {c79} @dt=0x56499f7de550@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x56499f82f0e0 <e2906> {c296}  program_counter_multiplexer_jump_decode -> VAR 0x56499f9adf10 <e21549#> {m16} @dt=0x56499f9ade30@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7f970 <e28542#> {c296} @dt=0x56499f7c3b70@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499f7c3c50 <e27355#> {c43} @dt=0x56499f7c3b70@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x56499f82f550 <e2910> {c297}  j_instruction_decode -> VAR 0x56499f9ae470 <e21552#> {m17} @dt=0x56499f9ae390@(nw1)  j_instruction_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7fa90 <e28543#> {c297} @dt=0x56499f7c4430@(nw1)  j_instruction_decode [RV] <- VAR 0x56499f7c4510 <e27361#> {c45} @dt=0x56499f7c4430@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x56499f82f990 <e2914> {c298}  using_HI_LO_decode -> VAR 0x56499f9aea10 <e21555#> {m18} @dt=0x56499f9ae930@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7fbb0 <e28544#> {c298} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x56499f7c40b0 <e27358#> {c44} @dt=0x56499f7c3fd0@(nw1)  using_HI_LO_decode VAR
    1:2:1: PIN 0x56499f82fd50 <e2918> {c299}  HALT_decode -> VAR 0x56499f9aef70 <e21558#> {m19} @dt=0x56499f9aee90@(nw1)  HALT_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa7fcd0 <e28545#> {c299} @dt=0x56499f7c5030@(nw1)  HALT_decode [RV] <- VAR 0x56499f7c5110 <e27370#> {c48} @dt=0x56499f7c5030@(nw1)  HALT_decode VAR
    1:2:1: PIN 0x56499f830110 <e2922> {c300}  HALT_execute -> VAR 0x56499f9b5900 <e21609#> {m32} @dt=0x56499f9b5820@(nw1)  HALT_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7fdf0 <e28546#> {c300} @dt=0x56499f7e8f10@(nw1)  HALT_execute [LV] => VAR 0x56499f7e8ff0 <e27979#> {c97} @dt=0x56499f7e8f10@(nw1)  HALT_execute VAR
    1:2:1: PIN 0x56499f830590 <e2926> {c302}  register_write_execute -> VAR 0x56499f9af510 <e21561#> {m21} @dt=0x56499f9af430@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa7ff10 <e28547#> {c302} @dt=0x56499f7e7c80@(nw1)  register_write_execute [LV] => VAR 0x56499f7e7d60 <e27967#> {c93} @dt=0x56499f7e7c80@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x56499f830a10 <e2930> {c303}  memory_to_register_execute -> VAR 0x56499f9afa70 <e21564#> {m22} @dt=0x56499f9af990@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80030 <e28548#> {c303} @dt=0x56499f7e34d0@(nw1)  memory_to_register_execute [LV] => VAR 0x56499f7e35b0 <e27931#> {c86} @dt=0x56499f7e34d0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56499f830e50 <e2934> {c304}  memory_write_execute -> VAR 0x56499f9affd0 <e21567#> {m23} @dt=0x56499f9afef0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80150 <e28549#> {c304} @dt=0x56499f7e3960@(nw1)  memory_write_execute [LV] => VAR 0x56499f7e3a40 <e27934#> {c87} @dt=0x56499f7e3960@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x56499f831290 <e2938> {c305}  ALU_src_B_execute -> VAR 0x56499f9b1290 <e21570#> {m24} @dt=0x56499f9b0d90@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80270 <e28550#> {c305} @dt=0x56499f7e58a0@(nw2)  ALU_src_B_execute [LV] => VAR 0x56499f7e5d60 <e27945#> {c89} @dt=0x56499f7e58a0@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x56499f831710 <e2942> {c306}  register_destination_execute -> VAR 0x56499f9b24f0 <e21578#> {m25} @dt=0x56499f9b1ff0@(nw2)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80390 <e28551#> {c306} @dt=0x56499f7e2bf0@(nw2)  register_destination_execute [LV] => VAR 0x56499f7e30f0 <e27923#> {c85} @dt=0x56499f7e2bf0@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x56499f831b90 <e2946> {c307}  HI_register_write_execute -> VAR 0x56499f9b2aa0 <e21586#> {m26} @dt=0x56499f9b29c0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa804b0 <e28552#> {c307} @dt=0x56499f7e7330@(nw1)  HI_register_write_execute [LV] => VAR 0x56499f7e7410 <e27961#> {c91} @dt=0x56499f7e7330@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x56499f832010 <e2950> {c308}  LO_register_write_execute -> VAR 0x56499f9b30b0 <e21589#> {m27} @dt=0x56499f9b2fd0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa805d0 <e28553#> {c308} @dt=0x56499f7e77f0@(nw1)  LO_register_write_execute [LV] => VAR 0x56499f7e78d0 <e27964#> {c92} @dt=0x56499f7e77f0@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x56499f832450 <e2954> {c309}  ALU_function_execute -> VAR 0x56499f9b4330 <e21592#> {m28} @dt=0x56499f9b3eb0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa806f0 <e28554#> {c309} @dt=0x56499f7e6a50@(nw6)  ALU_function_execute [LV] => VAR 0x56499f7e6f10 <e27953#> {c90} @dt=0x56499f7e6a50@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x56499f832810 <e2958> {c310}  Rs_execute -> VAR 0x56499f9bb550 <e21644#> {m39} @dt=0x56499f9bb050@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80810 <e28555#> {c310} @dt=0x56499f7f2940@(nw5)  Rs_execute [LV] => VAR 0x56499f7f2e40 <e28046#> {c108} @dt=0x56499f7f2940@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x56499f832bd0 <e2962> {c311}  Rt_execute -> VAR 0x56499f9bc7c0 <e21652#> {m40} @dt=0x56499f9bc2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80930 <e28556#> {c311} @dt=0x56499f7f3a90@(nw5)  Rt_execute [LV] => VAR 0x56499f7f3f90 <e28054#> {c109} @dt=0x56499f7f3a90@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x56499f832f90 <e2966> {c312}  Rd_execute -> VAR 0x56499f9bda30 <e21660#> {m41} @dt=0x56499f9bd530@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80a50 <e28557#> {c312} @dt=0x56499f7f4be0@(nw5)  Rd_execute [LV] => VAR 0x56499f7f50e0 <e28062#> {c110} @dt=0x56499f7f4be0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x56499f8333d0 <e2970> {c313}  sign_imm_execute -> VAR 0x56499f9bed30 <e21668#> {m42} @dt=0x56499f9be830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80b70 <e28558#> {c313} @dt=0x56499f7f5d90@(nw32)  sign_imm_execute [LV] => VAR 0x56499f7f6250 <e28070#> {c111} @dt=0x56499f7f5d90@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x56499f833890 <e2974> {c314}  program_counter_multiplexer_jump_execute -> VAR 0x56499f9b47d0 <e21600#> {m29} @dt=0x56499f9b46f0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80c90 <e28559#> {c314} @dt=0x56499f7e81c0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x56499f7e82a0 <e27970#> {c94} @dt=0x56499f7e81c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x56499f833cd0 <e2978> {c315}  j_instruction_execute -> VAR 0x56499f9b4dd0 <e21603#> {m30} @dt=0x56499f9b4cf0@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80db0 <e28560#> {c315} @dt=0x56499f7e8650@(nw1)  j_instruction_execute [LV] => VAR 0x56499f7e8730 <e27973#> {c95} @dt=0x56499f7e8650@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x56499f834110 <e2982> {c316}  using_HI_LO_execute -> VAR 0x56499f9b53a0 <e21606#> {m31} @dt=0x56499f9b52c0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa80ed0 <e28561#> {c316} @dt=0x56499f7e8ae0@(nw1)  using_HI_LO_execute [LV] => VAR 0x56499f7e8bc0 <e27976#> {c96} @dt=0x56499f7e8ae0@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x56499f8344d0 <e2986> {c317}  src_A_decode -> VAR 0x56499f9bffd0 <e21676#> {m45} @dt=0x56499f9bfad0@(nw32)  src_A_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa80ff0 <e28562#> {c317} @dt=0x56499f7dc2b0@(nw32)  src_A_decode [RV] <- VAR 0x56499f7dc7b0 <e27875#> {c77} @dt=0x56499f7dc2b0@(nw32)  src_A_decode VAR
    1:2:1: PIN 0x56499f834890 <e2990> {c318}  src_B_decode -> VAR 0x56499f9c1240 <e21684#> {m46} @dt=0x56499f9c0d40@(nw32)  src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa81110 <e28563#> {c318} @dt=0x56499f7dd400@(nw32)  src_B_decode [RV] <- VAR 0x56499f7dd900 <e27883#> {c78} @dt=0x56499f7dd400@(nw32)  src_B_decode VAR
    1:2:1: PIN 0x56499f834ce0 <e2994> {c319}  program_counter_plus_four_decode -> VAR 0x56499f9c2540 <e21692#> {m47} @dt=0x56499f9c2040@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa81230 <e28564#> {c319} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x56499f7c8150 <e27389#> {c55} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x56499f835190 <e2998> {c320}  j_program_counter_decode -> VAR 0x56499f9c38a0 <e21700#> {m48} @dt=0x56499f9c33a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa81350 <e28565#> {c320} @dt=0x56499f7e19d0@(nw32)  j_program_counter_decode [RV] <- VAR 0x56499f7e1ed0 <e27915#> {c82} @dt=0x56499f7e19d0@(nw32)  j_program_counter_decode VAR
    1:2:1: PIN 0x56499f835550 <e3002> {c321}  src_A_execute -> VAR 0x56499f9c4b50 <e21708#> {m50} @dt=0x56499f9c4650@(nw32)  src_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa81470 <e28566#> {c321} @dt=0x56499f7e9c80@(nw32)  src_A_execute [LV] => VAR 0x56499f7ea180 <e27982#> {c100} @dt=0x56499f7e9c80@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x56499f835910 <e3006> {c322}  src_B_execute -> VAR 0x56499f9c5dc0 <e21716#> {m51} @dt=0x56499f9c58c0@(nw32)  src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa81590 <e28567#> {c322} @dt=0x56499f7eadd0@(nw32)  src_B_execute [LV] => VAR 0x56499f7eb2d0 <e27990#> {c101} @dt=0x56499f7eadd0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x56499f835d60 <e3010> {c323}  program_counter_plus_four_execute -> VAR 0x56499f9c70c0 <e21724#> {m52} @dt=0x56499f9c6bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa816b0 <e28568#> {c323} @dt=0x56499f7f8120@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x56499f7f8620 <e28086#> {c113} @dt=0x56499f7f8120@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x56499f836210 <e3014> {c324}  j_program_counter_execute -> VAR 0x56499f9c8460 <e21732#> {m53} @dt=0x56499f9c7f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa817d0 <e28569#> {c324} @dt=0x56499f7f9330@(nw32)  j_program_counter_execute [LV] => VAR 0x56499f7f9830 <e28094#> {c114} @dt=0x56499f7f9330@(nw32)  j_program_counter_execute VAR
    1:2: CELL 0x56499f837520 <e3034> {c327}  plus_four_adder_execute -> MODULE 0x56499f86a1f0 <e14455> {d1}  Adder  L3
    1:2:1: PIN 0x56499f836ba0 <e3023> {c328}  a -> VAR 0x56499f86b440 <e27180#> {d3} @dt=0x56499f86af60@(nw32)  a INPUT PORT
    1:2:1:1: CONST 0x56499f8368d0 <e3024> {c328} @dt=0x56499f81bc20@(G/w32)  32'h4
    1:2:1: PIN 0x56499f836fc0 <e3028> {c329}  b -> VAR 0x56499f86bc20 <e27188#> {d3} @dt=0x56499f86b740@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x56499fa818f0 <e28570#> {c329} @dt=0x56499f7f8120@(nw32)  program_counter_plus_four_execute [RV] <- VAR 0x56499f7f8620 <e28086#> {c113} @dt=0x56499f7f8120@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x56499f8373e0 <e3032> {c330}  z -> VAR 0x56499f86ce60 <e27196#> {d4} @dt=0x56499f86c980@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa81a10 <e28571#> {c330} @dt=0x56499f7f6f40@(nw32)  program_counter_plus_eight_execute [LV] => VAR 0x56499f7f7440 <e28078#> {c112} @dt=0x56499f7f6f40@(nw32)  program_counter_plus_eight_execute VAR
    1:2: CELL 0x56499f839dd0 <e3079> {c333}  write_register_execute_mux -> MODULE 0x56499fa8ef70 <e20421> {j1}  MUX_4INPUT__B5  L3
    1:2:1: PIN 0x56499f838230 <e3044> {c334}  control -> VAR 0x56499fa8f490 <e22349#> {j6} @dt=0x56499fa8f610@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x56499fa81b30 <e28572#> {c334} @dt=0x56499f7e2bf0@(nw2)  register_destination_execute [RV] <- VAR 0x56499f7e30f0 <e27923#> {c85} @dt=0x56499f7e2bf0@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x56499f8385c0 <e3049> {c335}  input_0 -> VAR 0x56499fa8fb10 <e22357#> {j7} @dt=0x56499fa8fc90@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56499fa81c50 <e28573#> {c335} @dt=0x56499f7f3a90@(nw5)  Rt_execute [RV] <- VAR 0x56499f7f3f90 <e28054#> {c109} @dt=0x56499f7f3a90@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x56499f838980 <e3053> {c336}  input_1 -> VAR 0x56499fa90370 <e22394#> {j8} @dt=0x56499fa904f0@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56499fa81d70 <e28574#> {c336} @dt=0x56499f7f4be0@(nw5)  Rd_execute [RV] <- VAR 0x56499f7f50e0 <e28062#> {c110} @dt=0x56499f7f4be0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x56499f838fb0 <e3061> {c337}  input_2 -> VAR 0x56499fa90bd0 <e22431#> {j9} @dt=0x56499fa90d50@(nw5)  input_2 INPUT PORT
    1:2:1:1: CONST 0x56499f838ce0 <e3060> {c337} @dt=0x56499f838e90@(G/w5)  5'h1f
    1:2:1: PIN 0x56499f8395e0 <e3070> {c338}  input_3 -> VAR 0x56499fa91430 <e22468#> {j10} @dt=0x56499fa915b0@(nw5)  input_3 INPUT PORT
    1:2:1:1: CONST 0x56499faeac00 <e28587#> {c338} @dt=0x56499fa915b0@(nw5)  5'h0
    1:2:1: PIN 0x56499f839a00 <e3074> {c339}  resolved -> VAR 0x56499fa91c90 <e22505#> {j12} @dt=0x56499fa91e10@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa81e90 <e28588#> {c339} @dt=0x56499f7e46f0@(nw5)  write_register_execute [LV] => VAR 0x56499f7e4bb0 <e27937#> {c88} @dt=0x56499f7e46f0@(nw5)  write_register_execute VAR
    1:2: CELL 0x56499f83e050 <e3140> {c342}  alu_input_mux -> MODULE 0x56499fa2f590 <e14468> {q1}  ALU_Input_Mux  L3
    1:2:1: PIN 0x56499f83a410 <e3081> {c343}  ALU_src_B_execute -> VAR 0x56499fa305a0 <e20557#> {q2} @dt=0x56499fa300a0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa81fb0 <e28589#> {c343} @dt=0x56499f7e58a0@(nw2)  ALU_src_B_execute [RV] <- VAR 0x56499f7e5d60 <e27945#> {c89} @dt=0x56499f7e58a0@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x56499f83a850 <e3086> {c344}  forward_one_execute -> VAR 0x56499fa31660 <e20565#> {q3} @dt=0x56499fa31160@(nw3)  forward_one_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa820d0 <e28590#> {c344} @dt=0x56499f80f070@(nw3)  forward_A_execute [RV] <- VAR 0x56499f80f530 <e28268#> {c158} @dt=0x56499f80f070@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x56499f83ac90 <e3090> {c345}  forward_two_execute -> VAR 0x56499fa32920 <e20573#> {q4} @dt=0x56499fa32420@(nw3)  forward_two_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa821f0 <e28591#> {c345} @dt=0x56499f810220@(nw3)  forward_B_execute [RV] <- VAR 0x56499f8106e0 <e28276#> {c159} @dt=0x56499f810220@(nw3)  forward_B_execute VAR
    1:2:1: PIN 0x56499f83b050 <e3094> {c347}  read_data_1_reg -> VAR 0x56499fa33bc0 <e20581#> {q6} @dt=0x56499fa336c0@(nw32)  read_data_1_reg INPUT PORT
    1:2:1:1: VARREF 0x56499fa82310 <e28592#> {c347} @dt=0x56499f7e9c80@(nw32)  src_A_execute [RV] <- VAR 0x56499f7ea180 <e27982#> {c100} @dt=0x56499f7e9c80@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x56499f83b490 <e3098> {c348}  result_writeback -> VAR 0x56499fa34e60 <e20589#> {q7} @dt=0x56499fa34960@(nw32)  result_writeback INPUT PORT
    1:2:1:1: VARREF 0x56499fa82430 <e28593#> {c348} @dt=0x56499f8081b0@(nw32)  result_writeback [RV] <- VAR 0x56499f808670 <e28213#> {c146} @dt=0x56499f8081b0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x56499f83b8d0 <e3102> {c349}  ALU_output_memory -> VAR 0x56499fa36120 <e20597#> {q8} @dt=0x56499fa35c20@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa82550 <e28594#> {c349} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory [RV] <- VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56499f83bd10 <e3106> {c350}  LO_result_writeback -> VAR 0x56499fa373e0 <e20605#> {q9} @dt=0x56499fa36ee0@(nw32)  LO_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x56499fa82670 <e28595#> {c350} @dt=0x56499f80a510@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x56499f80a9d0 <e28229#> {c148} @dt=0x56499f80a510@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56499f83c150 <e3110> {c351}  ALU_LO_output_memory -> VAR 0x56499fa385c0 <e20613#> {q10} @dt=0x56499fa38140@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa82790 <e28596#> {c351} @dt=0x56499f7fff50@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x56499f800410 <e28150#> {c130} @dt=0x56499f7fff50@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x56499f83c510 <e3114> {c352}  read_data_2_reg -> VAR 0x56499fa39820 <e20621#> {q11} @dt=0x56499fa39320@(nw32)  read_data_2_reg INPUT PORT
    1:2:1:1: VARREF 0x56499fa828b0 <e28597#> {c352} @dt=0x56499f7eadd0@(nw32)  src_B_execute [RV] <- VAR 0x56499f7eb2d0 <e27990#> {c101} @dt=0x56499f7eadd0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x56499f83c950 <e3118> {c353}  ALU_HI_output_memory -> VAR 0x56499fa3aac0 <e20629#> {q12} @dt=0x56499fa3a5c0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa829d0 <e28598#> {c353} @dt=0x56499f7feda0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x56499f7ff260 <e28142#> {c129} @dt=0x56499f7feda0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x56499f83cd90 <e3122> {c354}  HI_result_writeback -> VAR 0x56499fa3bd80 <e20637#> {q13} @dt=0x56499fa3b880@(nw32)  HI_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x56499fa82af0 <e28599#> {c354} @dt=0x56499f809360@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x56499f809820 <e28221#> {c147} @dt=0x56499f809360@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56499f83d1d0 <e3126> {c355}  sign_imm_execute -> VAR 0x56499fa3d040 <e20645#> {q14} @dt=0x56499fa3cb40@(nw32)  sign_imm_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa82c10 <e28600#> {c355} @dt=0x56499f7f5d90@(nw32)  sign_imm_execute [RV] <- VAR 0x56499f7f6250 <e28070#> {c111} @dt=0x56499f7f5d90@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x56499f83d620 <e3130> {c356}  program_counter_plus_eight_execute -> VAR 0x56499fa3e2a0 <e20653#> {q15} @dt=0x56499fa3dda0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa82d30 <e28601#> {c356} @dt=0x56499f7f6f40@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x56499f7f7440 <e28078#> {c112} @dt=0x56499f7f6f40@(nw32)  program_counter_plus_eight_execute VAR
    1:2:1: PIN 0x56499f83dad0 <e3134> {c358}  src_A_ALU_execute -> VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa82e50 <e28602#> {c358} @dt=0x56499f7ebf80@(nw32)  src_A_ALU_execute [LV] => VAR 0x56499f7ec440 <e27998#> {c102} @dt=0x56499f7ebf80@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x56499f83df10 <e3138> {c359}  src_B_ALU_execute -> VAR 0x56499fa40900 <e20669#> {q18} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa82f70 <e28603#> {c359} @dt=0x56499f7ed130@(nw32)  src_B_ALU_execute [LV] => VAR 0x56499f7ed5f0 <e28006#> {c103} @dt=0x56499f7ed130@(nw32)  src_B_ALU_execute VAR
    1:2: CELL 0x56499f83fb90 <e3165> {c362}  alu -> MODULE 0x56499f873b40 <e14456> {e2}  ALU  L3
    1:2:1: PIN 0x56499f83e610 <e3142> {c363}  ALU_operation -> VAR 0x56499f874af0 <e26071#> {e4} @dt=0x56499f8745f0@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x56499fa83090 <e28604#> {c363} @dt=0x56499f7e6a50@(nw6)  ALU_function_execute [RV] <- VAR 0x56499f7e6f10 <e27953#> {c90} @dt=0x56499f7e6a50@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x56499f83ea10 <e3147> {c364}  input_1 -> VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56499fa831b0 <e28605#> {c364} @dt=0x56499f7ebf80@(nw32)  src_A_ALU_execute [RV] <- VAR 0x56499f7ec440 <e27998#> {c102} @dt=0x56499f7ebf80@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x56499f83ee10 <e3151> {c365}  input_2 -> VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x56499fa832d0 <e28606#> {c365} @dt=0x56499f7ed130@(nw32)  src_B_ALU_execute [RV] <- VAR 0x56499f7ed5f0 <e28006#> {c103} @dt=0x56499f7ed130@(nw32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x56499f83f250 <e3155> {c367}  ALU_output -> VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa833f0 <e28607#> {c367} @dt=0x56499f7ef490@(nw32)  ALU_output_execute [LV] => VAR 0x56499f7ef950 <e28022#> {c105} @dt=0x56499f7ef490@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x56499f83f650 <e3159> {c368}  ALU_HI_output -> VAR 0x56499f879270 <e26103#> {e9} @dt=0x56499f878d70@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa83510 <e28608#> {c368} @dt=0x56499f7f0640@(nw32)  ALU_HI_output_execute [LV] => VAR 0x56499f7f0b00 <e28030#> {c106} @dt=0x56499f7f0640@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x56499f83fa50 <e3163> {c369}  ALU_LO_output -> VAR 0x56499f87a4f0 <e26111#> {e10} @dt=0x56499f87a010@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa83630 <e28609#> {c369} @dt=0x56499f7f17f0@(nw32)  ALU_LO_output_execute [LV] => VAR 0x56499f7f1cb0 <e28038#> {c107} @dt=0x56499f7f17f0@(nw32)  ALU_LO_output_execute VAR
    1:2: ASSIGNW 0x56499f841610 <e28611#> {c372} @dt=0x56499f7e19d0@(nw32)
    1:2:1: REPLICATE 0x56499f8411e0 <e28667#> {c372} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1: CONCAT 0x56499f8410e0 <e28662#> {c372} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1: CONCAT 0x56499f840c20 <e28657#> {c372} @dt=0x56499faeb580@(G/w30)
    1:2:1:1:1:1: SEL 0x56499faeb0a0 <e28633#> {c372} @dt=0x56499f81b9f0@(G/w4) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x56499fa83750 <e28624#> {c372} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x56499f7c8150 <e27389#> {c55} @dt=0x56499f7c7cd0@(nw32)  program_counter_plus_four_decode VAR
    1:2:1:1:1:1:2: CONST 0x56499faeb330 <e28652#> {c372} @dt=0x56499fab2600@(G/sw5)  5'h1c
    1:2:1:1:1:1:3: CONST 0x56499faeae50 <e28626#> {c372} @dt=0x56499fab9970@(G/wu32/3)  ?32?h4
    1:2:1:1:1:2: VARREF 0x56499fa83870 <e28653#> {c372} @dt=0x56499f7d4ad0@(nw26)  j_offset [RV] <- VAR 0x56499f7d4fd0 <e27781#> {c69} @dt=0x56499f7d4ad0@(nw26)  j_offset VAR
    1:2:1:1:2: CONST 0x56499f840e10 <e3195> {c372} @dt=0x56499f840fc0@(G/w2)  2'h0
    1:2:1:2: CONST 0x56499f8412a0 <e3204> {c372} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2: VARREF 0x56499fa83990 <e28610#> {c372} @dt=0x56499f7e19d0@(nw32)  j_program_counter_decode [LV] => VAR 0x56499f7e1ed0 <e27915#> {c82} @dt=0x56499f7e19d0@(nw32)  j_program_counter_decode VAR
    1:2: CELL 0x56499f849970 <e3334> {c374}  execute_memory_register -> MODULE 0x56499f9e07d0 <e14465> {n1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x56499f841b30 <e3215> {c375}  clk -> VAR 0x56499f9e0c40 <e21141#> {n3} @dt=0x56499f9e0b60@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56499fa83ab0 <e28668#> {c375} @dt=0x56499f7b9cd0@(nw1)  internal_clk [RV] <- VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56499f841ef0 <e3220> {c376}  reset -> VAR 0x56499f9e1060 <e21144#> {n4} @dt=0x56499f9e0f80@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x56499fa83bd0 <e28669#> {c376} @dt=0x56499f7a1af0@(nw1)  reset [RV] <- VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x56499f8422f0 <e3224> {c377}  register_write_execute -> VAR 0x56499f9e14a0 <e21147#> {n7} @dt=0x56499f9e13c0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa83cf0 <e28670#> {c377} @dt=0x56499f7e7c80@(nw1)  register_write_execute [RV] <- VAR 0x56499f7e7d60 <e27967#> {c93} @dt=0x56499f7e7c80@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x56499f842770 <e3228> {c378}  memory_to_register_execute -> VAR 0x56499f9e1900 <e21150#> {n8} @dt=0x56499f9e1820@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa83e10 <e28671#> {c378} @dt=0x56499f7e34d0@(nw1)  memory_to_register_execute [RV] <- VAR 0x56499f7e35b0 <e27931#> {c86} @dt=0x56499f7e34d0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56499f842bb0 <e3232> {c379}  memory_write_execute -> VAR 0x56499f9e1d60 <e21153#> {n9} @dt=0x56499f9e1c80@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa83f30 <e28672#> {c379} @dt=0x56499f7e3960@(nw1)  memory_write_execute [RV] <- VAR 0x56499f7e3a40 <e27934#> {c87} @dt=0x56499f7e3960@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x56499f843030 <e3236> {c380}  HI_register_write_execute -> VAR 0x56499f9e21c0 <e21156#> {n10} @dt=0x56499f9e20e0@(nw1)  HI_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa84050 <e28673#> {c380} @dt=0x56499f7e7330@(nw1)  HI_register_write_execute [RV] <- VAR 0x56499f7e7410 <e27961#> {c91} @dt=0x56499f7e7330@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x56499f8434b0 <e3240> {c381}  LO_register_write_execute -> VAR 0x56499f9e25e0 <e21159#> {n11} @dt=0x56499f9e2500@(nw1)  LO_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa84170 <e28674#> {c381} @dt=0x56499f7e77f0@(nw1)  LO_register_write_execute [RV] <- VAR 0x56499f7e78d0 <e27964#> {c92} @dt=0x56499f7e77f0@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x56499f843970 <e3244> {c382}  program_counter_multiplexer_jump_execute -> VAR 0x56499f9e2bc0 <e21162#> {n12} @dt=0x56499f9e2ae0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa84290 <e28675#> {c382} @dt=0x56499f7e81c0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499f7e82a0 <e27970#> {c94} @dt=0x56499f7e81c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x56499f843db0 <e3248> {c383}  j_instruction_execute -> VAR 0x56499f9e3160 <e21165#> {n13} @dt=0x56499f9e3080@(nw1)  j_instruction_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa843b0 <e28676#> {c383} @dt=0x56499f7e8650@(nw1)  j_instruction_execute [RV] <- VAR 0x56499f7e8730 <e27973#> {c95} @dt=0x56499f7e8650@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x56499f844170 <e3252> {c384}  HALT_execute -> VAR 0x56499f9e36c0 <e21168#> {n14} @dt=0x56499f9e35e0@(nw1)  HALT_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa844d0 <e28677#> {c384} @dt=0x56499f7e8f10@(nw1)  HALT_execute [RV] <- VAR 0x56499f7e8ff0 <e27979#> {c97} @dt=0x56499f7e8f10@(nw1)  HALT_execute VAR
    1:2:1: PIN 0x56499f8445f0 <e3256> {c386}  register_write_memory -> VAR 0x56499f9e3c60 <e21171#> {n16} @dt=0x56499f9e3b80@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa845f0 <e28678#> {c386} @dt=0x56499f7f9c20@(nw1)  register_write_memory [LV] => VAR 0x56499f7f9d00 <e28102#> {c117} @dt=0x56499f7f9c20@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x56499f844a70 <e3260> {c387}  memory_to_register_memory -> VAR 0x56499f9e4280 <e21174#> {n17} @dt=0x56499f9e41a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa84710 <e28679#> {c387} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory [LV] => VAR 0x56499f7fb370 <e28113#> {c119} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56499f844eb0 <e3264> {c388}  memory_write_memory -> VAR 0x56499f9e4840 <e21177#> {n18} @dt=0x56499f9e4760@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa84830 <e28680#> {c388} @dt=0x56499f7fb720@(nw1)  memory_write_memory [LV] => VAR 0x56499f7fb800 <e28116#> {c120} @dt=0x56499f7fb720@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x56499f845330 <e3268> {c389}  HI_register_write_memory -> VAR 0x56499f9e4e60 <e21180#> {n19} @dt=0x56499f9e4d80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa84950 <e28681#> {c389} @dt=0x56499f7fbbe0@(nw1)  HI_register_write_memory [LV] => VAR 0x56499f7fbcc0 <e28119#> {c121} @dt=0x56499f7fbbe0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x56499f8457b0 <e3272> {c390}  LO_register_write_memory -> VAR 0x56499f9e5470 <e21183#> {n20} @dt=0x56499f9e5390@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa84a70 <e28682#> {c390} @dt=0x56499f7fc0a0@(nw1)  LO_register_write_memory [LV] => VAR 0x56499f7fc180 <e28122#> {c122} @dt=0x56499f7fc0a0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x56499f845c00 <e3276> {c391}  program_counter_multiplexer_jump_memory -> VAR 0x56499f9e5a50 <e21186#> {n21} @dt=0x56499f9e5970@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa84b90 <e28683#> {c391} @dt=0x56499f7fc530@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x56499f7fc610 <e28125#> {c123} @dt=0x56499f7fc530@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x56499f846070 <e3280> {c392}  j_instruction_memory -> VAR 0x56499f9e6040 <e21189#> {n22} @dt=0x56499f9e5f60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa84cb0 <e28684#> {c392} @dt=0x56499f7fc9f0@(nw1)  j_instruction_memory [LV] => VAR 0x56499f7fcad0 <e28128#> {c124} @dt=0x56499f7fc9f0@(nw1)  j_instruction_memory VAR
    1:2:1: PIN 0x56499f846430 <e3284> {c393}  HALT_memory -> VAR 0x56499f9e65a0 <e21192#> {n23} @dt=0x56499f9e64c0@(nw1)  HALT_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa84dd0 <e28685#> {c393} @dt=0x56499f7fce20@(nw1)  HALT_memory [LV] => VAR 0x56499f7fcf00 <e28131#> {c125} @dt=0x56499f7fce20@(nw1)  HALT_memory VAR
    1:2:1: PIN 0x56499f8468b0 <e3288> {c395}  ALU_output_execute -> VAR 0x56499f9e78c0 <e21195#> {n26} @dt=0x56499f9e73c0@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa84ef0 <e28686#> {c395} @dt=0x56499f7ef490@(nw32)  ALU_output_execute [RV] <- VAR 0x56499f7ef950 <e28022#> {c105} @dt=0x56499f7ef490@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x56499f846cf0 <e3292> {c396}  ALU_HI_output_execute -> VAR 0x56499f9e8bb0 <e21203#> {n27} @dt=0x56499f9e86b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa85010 <e28687#> {c396} @dt=0x56499f7f0640@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x56499f7f0b00 <e28030#> {c106} @dt=0x56499f7f0640@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x56499f847130 <e3296> {c397}  ALU_LO_output_execute -> VAR 0x56499f9e9ea0 <e21211#> {n28} @dt=0x56499f9e99a0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa85130 <e28688#> {c397} @dt=0x56499f7f17f0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x56499f7f1cb0 <e28038#> {c107} @dt=0x56499f7f17f0@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x56499f847570 <e3300> {c398}  write_data_execute -> VAR 0x56499f9eb190 <e21219#> {n29} @dt=0x56499f9eac90@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa85250 <e28689#> {c398} @dt=0x56499f7ee2e0@(nw32)  write_data_execute [RV] <- VAR 0x56499f7ee7a0 <e28014#> {c104} @dt=0x56499f7ee2e0@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x56499f8479b0 <e3304> {c399}  write_register_execute -> VAR 0x56499f9ec480 <e21227#> {n30} @dt=0x56499f9ebf80@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa85370 <e28690#> {c399} @dt=0x56499f7e46f0@(nw5)  write_register_execute [RV] <- VAR 0x56499f7e4bb0 <e27937#> {c88} @dt=0x56499f7e46f0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x56499f847e30 <e3308> {c400}  j_program_counter_execute -> VAR 0x56499f9ed7a0 <e21235#> {n31} @dt=0x56499f9ed2a0@(nw32)  j_program_counter_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa85490 <e28691#> {c400} @dt=0x56499f7f9330@(nw32)  j_program_counter_execute [RV] <- VAR 0x56499f7f9830 <e28094#> {c114} @dt=0x56499f7f9330@(nw32)  j_program_counter_execute VAR
    1:2:1: PIN 0x56499f8482b0 <e3312> {c402}  ALU_output_memory -> VAR 0x56499f9eeae0 <e21243#> {n33} @dt=0x56499f9ee5e0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa855b0 <e28692#> {c402} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory [LV] => VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56499f8486f0 <e3316> {c403}  ALU_HI_output_memory -> VAR 0x56499f9efdd0 <e21251#> {n34} @dt=0x56499f9ef8d0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa856d0 <e28693#> {c403} @dt=0x56499f7feda0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x56499f7ff260 <e28142#> {c129} @dt=0x56499f7feda0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x56499f848b30 <e3320> {c404}  ALU_LO_output_memory -> VAR 0x56499f9f10c0 <e21259#> {n35} @dt=0x56499f9f0bc0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa857f0 <e28694#> {c404} @dt=0x56499f7fff50@(nw32)  ALU_LO_output_memory [LV] => VAR 0x56499f800410 <e28150#> {c130} @dt=0x56499f7fff50@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x56499f848f70 <e3324> {c405}  write_data_memory -> VAR 0x56499f9f23b0 <e21267#> {n36} @dt=0x56499f9f1eb0@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa85910 <e28695#> {c405} @dt=0x56499f8022b0@(nw32)  write_data_memory [LV] => VAR 0x56499f802770 <e28166#> {c132} @dt=0x56499f8022b0@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x56499f8493b0 <e3328> {c406}  write_register_memory -> VAR 0x56499f9f36a0 <e21275#> {n37} @dt=0x56499f9f31a0@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa85a30 <e28696#> {c406} @dt=0x56499f7fa9b0@(nw5)  write_register_memory [LV] => VAR 0x56499f7fae70 <e28105#> {c118} @dt=0x56499f7fa9b0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x56499f849830 <e3332> {c407}  j_program_counter_memory -> VAR 0x56499f9f4a00 <e21283#> {n38} @dt=0x56499f9f4500@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa85b50 <e28697#> {c407} @dt=0x56499f804670@(nw32)  j_program_counter_memory [LV] => VAR 0x56499f804b70 <e28182#> {c134} @dt=0x56499f804670@(nw32)  j_program_counter_memory VAR
    1:2: ASSIGNW 0x56499f84a430 <e28699#> {c410} @dt=0x56499f803490@(nw32)
    1:2:1: COND 0x56499f84a370 <e28708#> {c410} @dt=0x56499f803490@(nw32)
    1:2:1:1: VARREF 0x56499fa85c70 <e28700#> {c410} @dt=0x56499f7fc9f0@(nw1)  j_instruction_memory [RV] <- VAR 0x56499f7fcad0 <e28128#> {c124} @dt=0x56499f7fc9f0@(nw1)  j_instruction_memory VAR
    1:2:1:2: VARREF 0x56499fa85d90 <e28701#> {c410} @dt=0x56499f804670@(nw32)  j_program_counter_memory [RV] <- VAR 0x56499f804b70 <e28182#> {c134} @dt=0x56499f804670@(nw32)  j_program_counter_memory VAR
    1:2:1:3: VARREF 0x56499fa85eb0 <e28702#> {c410} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory [RV] <- VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x56499fa85fd0 <e28698#> {c410} @dt=0x56499f803490@(nw32)  ALU_output_memory_resolved [LV] => VAR 0x56499f803990 <e28174#> {c133} @dt=0x56499f803490@(nw32)  ALU_output_memory_resolved VAR
    1:2: CELL 0x56499f8504c0 <e3435> {c412}  memory_writeback_register -> MODULE 0x56499fa14240 <e14467> {p1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x56499f84a930 <e3348> {c413}  clk -> VAR 0x56499fa146b0 <e20756#> {p3} @dt=0x56499fa145d0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x56499fa860f0 <e28709#> {c413} @dt=0x56499f7b9cd0@(nw1)  internal_clk [RV] <- VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x56499f84acf0 <e3353> {c414}  reset -> VAR 0x56499fa14ad0 <e20759#> {p4} @dt=0x56499fa149f0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x56499fa86210 <e28710#> {c414} @dt=0x56499f7a1af0@(nw1)  reset [RV] <- VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x56499f84b110 <e3357> {c415}  register_write_memory -> VAR 0x56499fa14ef0 <e20762#> {p7} @dt=0x56499fa14e10@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa86330 <e28711#> {c415} @dt=0x56499f7f9c20@(nw1)  register_write_memory [RV] <- VAR 0x56499f7f9d00 <e28102#> {c117} @dt=0x56499f7f9c20@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x56499f84b590 <e3361> {c416}  memory_to_register_memory -> VAR 0x56499fa15310 <e20765#> {p8} @dt=0x56499fa15230@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa86450 <e28712#> {c416} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory [RV] <- VAR 0x56499f7fb370 <e28113#> {c119} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56499f84ba10 <e3365> {c417}  HI_register_write_memory -> VAR 0x56499fa15730 <e20768#> {p9} @dt=0x56499fa15650@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa86570 <e28713#> {c417} @dt=0x56499f7fbbe0@(nw1)  HI_register_write_memory [RV] <- VAR 0x56499f7fbcc0 <e28119#> {c121} @dt=0x56499f7fbbe0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x56499f84be90 <e3369> {c418}  LO_register_write_memory -> VAR 0x56499fa15cb0 <e20771#> {p10} @dt=0x56499fa15bd0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa86690 <e28714#> {c418} @dt=0x56499f7fc0a0@(nw1)  LO_register_write_memory [RV] <- VAR 0x56499f7fc180 <e28122#> {c122} @dt=0x56499f7fc0a0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x56499f84c310 <e3373> {c419}  register_write_writeback -> VAR 0x56499fa16850 <e20777#> {p13} @dt=0x56499fa16770@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa867b0 <e28715#> {c419} @dt=0x56499f804f90@(nw1)  register_write_writeback [LV] => VAR 0x56499f805070 <e28190#> {c138} @dt=0x56499f804f90@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x56499f84c790 <e3377> {c420}  memory_to_register_writeback -> VAR 0x56499fa16e60 <e20780#> {p14} @dt=0x56499fa16d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa868d0 <e28716#> {c420} @dt=0x56499f805dd0@(nw1)  memory_to_register_writeback [LV] => VAR 0x56499f805eb0 <e28199#> {c141} @dt=0x56499f805dd0@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x56499f84cc10 <e3381> {c421}  HI_register_write_writeback -> VAR 0x56499fa172f0 <e20783#> {p15} @dt=0x56499fa17210@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa869f0 <e28717#> {c421} @dt=0x56499f805450@(nw1)  HI_register_write_writeback [LV] => VAR 0x56499f805530 <e28193#> {c139} @dt=0x56499f805450@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x56499f84d090 <e3385> {c422}  LO_register_write_writeback -> VAR 0x56499fa17900 <e20786#> {p16} @dt=0x56499fa17820@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa86b10 <e28718#> {c422} @dt=0x56499f805910@(nw1)  LO_register_write_writeback [LV] => VAR 0x56499f8059f0 <e28196#> {c140} @dt=0x56499f805910@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x56499f84d450 <e3389> {c423}  HALT_memory -> VAR 0x56499fa16200 <e20774#> {p11} @dt=0x56499fa16120@(nw1)  HALT_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa86c30 <e28719#> {c423} @dt=0x56499f7fce20@(nw1)  HALT_memory [RV] <- VAR 0x56499f7fcf00 <e28131#> {c125} @dt=0x56499f7fce20@(nw1)  HALT_memory VAR
    1:2:1: PIN 0x56499f84d810 <e3393> {c424}  HALT_writeback -> VAR 0x56499fa17e50 <e20789#> {p17} @dt=0x56499fa17d70@(nw1)  HALT_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa86d50 <e28720#> {c424} @dt=0x56499f806200@(nw1)  HALT_writeback [LV] => VAR 0x56499f8062e0 <e28202#> {c142} @dt=0x56499f806200@(nw1)  HALT_writeback VAR
    1:2:1: PIN 0x56499f84dc90 <e3397> {c426}  ALU_output_memory -> VAR 0x56499fa19090 <e20792#> {p20} @dt=0x56499fa18b90@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa86e70 <e28721#> {c426} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory [RV] <- VAR 0x56499f7fe0b0 <e28134#> {c128} @dt=0x56499f7fdbf0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x56499f84e0d0 <e3401> {c427}  write_register_memory -> VAR 0x56499fa1a380 <e20800#> {p21} @dt=0x56499fa19e80@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa86f90 <e28722#> {c427} @dt=0x56499f7fa9b0@(nw5)  write_register_memory [RV] <- VAR 0x56499f7fae70 <e28105#> {c118} @dt=0x56499f7fa9b0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x56499f84e510 <e3405> {c428}  ALU_HI_output_memory -> VAR 0x56499fa1b670 <e20808#> {p22} @dt=0x56499fa1b170@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa870b0 <e28723#> {c428} @dt=0x56499f7feda0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x56499f7ff260 <e28142#> {c129} @dt=0x56499f7feda0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x56499f84e950 <e3409> {c429}  ALU_LO_output_memory -> VAR 0x56499fa1c960 <e20816#> {p23} @dt=0x56499fa1c460@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa871d0 <e28724#> {c429} @dt=0x56499f7fff50@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x56499f800410 <e28150#> {c130} @dt=0x56499f7fff50@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x56499f84ed90 <e3413> {c430}  read_data_memory -> VAR 0x56499fa1dc50 <e20824#> {p24} @dt=0x56499fa1d750@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa872f0 <e28725#> {c430} @dt=0x56499f801100@(nw32)  read_data_memory [RV] <- VAR 0x56499f8015c0 <e28158#> {c131} @dt=0x56499f801100@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x56499f84f1d0 <e3417> {c431}  ALU_output_writeback -> VAR 0x56499fa1ef40 <e20832#> {p26} @dt=0x56499fa1ea40@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa87410 <e28726#> {c431} @dt=0x56499f80b6c0@(nw32)  ALU_output_writeback [LV] => VAR 0x56499f80bb80 <e28237#> {c149} @dt=0x56499f80b6c0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x56499f84f650 <e3421> {c432}  write_register_writeback -> VAR 0x56499fa20260 <e20840#> {p27} @dt=0x56499fa1fd60@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa87530 <e28727#> {c432} @dt=0x56499f807000@(nw5)  write_register_writeback [LV] => VAR 0x56499f807500 <e28205#> {c145} @dt=0x56499f807000@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x56499f84fa90 <e3425> {c433}  ALU_HI_output_writeback -> VAR 0x56499fa21560 <e20848#> {p28} @dt=0x56499fa21060@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa87650 <e28728#> {c433} @dt=0x56499f809360@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x56499f809820 <e28221#> {c147} @dt=0x56499f809360@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x56499f84fed0 <e3429> {c434}  ALU_LO_output_writeback -> VAR 0x56499fa22850 <e20856#> {p29} @dt=0x56499fa22350@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa87770 <e28729#> {c434} @dt=0x56499f80a510@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x56499f80a9d0 <e28229#> {c148} @dt=0x56499f80a510@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x56499f850310 <e3433> {c435}  read_data_writeback -> VAR 0x56499fa23b40 <e20864#> {p30} @dt=0x56499fa23640@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa87890 <e28730#> {c435} @dt=0x56499f80c870@(nw32)  read_data_writeback [LV] => VAR 0x56499f80cd30 <e28245#> {c150} @dt=0x56499f80c870@(nw32)  read_data_writeback VAR
    1:2: CELL 0x56499f852180 <e3463> {c439}  writeback_mux -> MODULE 0x56499fa8cbd0 <e20408> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x56499f8511c0 <e3445> {c440}  control -> VAR 0x56499fa8cd20 <e22559#> {i6} @dt=0x56499fa4c690@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x56499fa879b0 <e28731#> {c440} @dt=0x56499f805dd0@(nw1)  memory_to_register_writeback [RV] <- VAR 0x56499f805eb0 <e28199#> {c141} @dt=0x56499f805dd0@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x56499f8515b0 <e3450> {c441}  input_0 -> VAR 0x56499fa8cea0 <e22562#> {i7} @dt=0x56499fa8d020@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x56499fa87ad0 <e28732#> {c441} @dt=0x56499f80b6c0@(nw32)  ALU_output_writeback [RV] <- VAR 0x56499f80bb80 <e28237#> {c149} @dt=0x56499f80b6c0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x56499f8519b0 <e3454> {c442}  input_1 -> VAR 0x56499fa8d640 <e22599#> {i8} @dt=0x56499fa8d7c0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x56499fa87bf0 <e28733#> {c442} @dt=0x56499f80c870@(nw32)  read_data_writeback [RV] <- VAR 0x56499f80cd30 <e28245#> {c150} @dt=0x56499f80c870@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x56499f851db0 <e3458> {c443}  resolved -> VAR 0x56499fa8dea0 <e22636#> {i10} @dt=0x56499fa8e020@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa87d10 <e28734#> {c443} @dt=0x56499f8081b0@(nw32)  result_writeback [LV] => VAR 0x56499f808670 <e28213#> {c146} @dt=0x56499f8081b0@(nw32)  result_writeback VAR
    1:2: CELL 0x56499f858460 <e3568> {c445}  hazard_unit -> MODULE 0x56499f94a190 <e14459> {h1}  Hazard_Unit  L3
    1:2:1: PIN 0x56499f8526a0 <e3465> {c446}  branch_decode -> VAR 0x56499f94a560 <e22684#> {h2} @dt=0x56499f94a480@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa87e30 <e28735#> {c446} @dt=0x56499f7c21f0@(nw1)  branch_decode [RV] <- VAR 0x56499f7c22d0 <e27341#> {c40} @dt=0x56499f7c21f0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x56499f7af5b0 <e3470> {c447}  Rs_decode -> VAR 0x56499f94b460 <e22687#> {h3} @dt=0x56499f94af80@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa87f50 <e28736#> {c447} @dt=0x56499f7caeb0@(nw5)  Rs_decode [RV] <- VAR 0x56499f7cb3b0 <e27460#> {c59} @dt=0x56499f7caeb0@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x56499f852920 <e3474> {c448}  Rt_decode -> VAR 0x56499f94c4a0 <e22695#> {h4} @dt=0x56499f94bfc0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x56499fa88070 <e28737#> {c448} @dt=0x56499f7ce160@(nw5)  Rt_decode [RV] <- VAR 0x56499f7ce660 <e27570#> {c62} @dt=0x56499f7ce160@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x56499f852bc0 <e3478> {c449}  Rs_execute -> VAR 0x56499f94d6e0 <e22703#> {h5} @dt=0x56499f94d200@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa88190 <e28738#> {c449} @dt=0x56499f7f2940@(nw5)  Rs_execute [RV] <- VAR 0x56499f7f2e40 <e28046#> {c108} @dt=0x56499f7f2940@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x56499f852f20 <e3482> {c450}  Rt_execute -> VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa882b0 <e28739#> {c450} @dt=0x56499f7f3a90@(nw5)  Rt_execute [RV] <- VAR 0x56499f7f3f90 <e28054#> {c109} @dt=0x56499f7f3a90@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x56499f853280 <e3486> {c451}  write_register_execute -> VAR 0x56499f94fbc0 <e22719#> {h7} @dt=0x56499f94f6c0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa883d0 <e28740#> {c451} @dt=0x56499f7e46f0@(nw5)  write_register_execute [RV] <- VAR 0x56499f7e4bb0 <e27937#> {c88} @dt=0x56499f7e46f0@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x56499f8535e0 <e3490> {c452}  memory_to_register_execute -> VAR 0x56499f950120 <e22727#> {h8} @dt=0x56499f950040@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa884f0 <e28741#> {c452} @dt=0x56499f7e34d0@(nw1)  memory_to_register_execute [RV] <- VAR 0x56499f7e35b0 <e27931#> {c86} @dt=0x56499f7e34d0@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x56499f853940 <e3494> {c453}  register_write_execute -> VAR 0x56499f950680 <e22730#> {h9} @dt=0x56499f9505a0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa88610 <e28742#> {c453} @dt=0x56499f7e7c80@(nw1)  register_write_execute [RV] <- VAR 0x56499f7e7d60 <e27967#> {c93} @dt=0x56499f7e7c80@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x56499f853ca0 <e3498> {c454}  write_register_memory -> VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa88730 <e28743#> {c454} @dt=0x56499f7fa9b0@(nw5)  write_register_memory [RV] <- VAR 0x56499f7fae70 <e28105#> {c118} @dt=0x56499f7fa9b0@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x56499f854000 <e3502> {c455}  HI_register_write_memory -> VAR 0x56499f954820 <e22761#> {h16} @dt=0x56499f954740@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa88850 <e28744#> {c455} @dt=0x56499f7fbbe0@(nw1)  HI_register_write_memory [RV] <- VAR 0x56499f7fbcc0 <e28119#> {c121} @dt=0x56499f7fbbe0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x56499f854360 <e3506> {c456}  LO_register_write_memory -> VAR 0x56499f954e30 <e22764#> {h17} @dt=0x56499f954d50@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa88970 <e28745#> {c456} @dt=0x56499f7fc0a0@(nw1)  LO_register_write_memory [RV] <- VAR 0x56499f7fc180 <e28122#> {c122} @dt=0x56499f7fc0a0@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x56499f854720 <e3510> {c457}  memory_to_register_memory -> VAR 0x56499f951da0 <e22741#> {h11} @dt=0x56499f951cc0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa88a90 <e28746#> {c457} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory [RV] <- VAR 0x56499f7fb370 <e28113#> {c119} @dt=0x56499f7fb290@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x56499f854ae0 <e3514> {c458}  register_write_memory -> VAR 0x56499f952300 <e22744#> {h12} @dt=0x56499f952220@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x56499fa88bb0 <e28747#> {c458} @dt=0x56499f7f9c20@(nw1)  register_write_memory [RV] <- VAR 0x56499f7f9d00 <e28102#> {c117} @dt=0x56499f7f9c20@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x56499f854f60 <e3518> {c459}  write_register_writeback -> VAR 0x56499f953590 <e22747#> {h13} @dt=0x56499f9530b0@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x56499fa88cd0 <e28748#> {c459} @dt=0x56499f807000@(nw5)  write_register_writeback [RV] <- VAR 0x56499f807500 <e28205#> {c145} @dt=0x56499f807000@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x56499f8553e0 <e3522> {c460}  HI_register_write_writeback -> VAR 0x56499f955a50 <e22770#> {h19} @dt=0x56499f955970@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x56499fa88df0 <e28749#> {c460} @dt=0x56499f805450@(nw1)  HI_register_write_writeback [RV] <- VAR 0x56499f805530 <e28193#> {c139} @dt=0x56499f805450@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x56499f855860 <e3526> {c461}  LO_register_write_writeback -> VAR 0x56499f955440 <e22767#> {h18} @dt=0x56499f955360@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x56499fa88f10 <e28750#> {c461} @dt=0x56499f805910@(nw1)  LO_register_write_writeback [RV] <- VAR 0x56499f8059f0 <e28196#> {c140} @dt=0x56499f805910@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x56499f855ce0 <e3530> {c462}  register_write_writeback -> VAR 0x56499f953bc0 <e22755#> {h14} @dt=0x56499f953ae0@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x56499fa89030 <e28751#> {c462} @dt=0x56499f804f90@(nw1)  register_write_writeback [RV] <- VAR 0x56499f805070 <e28190#> {c138} @dt=0x56499f804f90@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x56499f8561a0 <e3534> {c463}  program_counter_multiplexer_jump_execute -> VAR 0x56499f9541d0 <e22758#> {h15} @dt=0x56499f9540f0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa89150 <e28752#> {c463} @dt=0x56499f7e81c0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499f7e82a0 <e27970#> {c94} @dt=0x56499f7e81c0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x56499f8565c0 <e3538> {c464}  using_HI_LO_execute -> VAR 0x56499f956010 <e22773#> {h20} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:1:1: VARREF 0x56499fa89270 <e28753#> {c464} @dt=0x56499f7e8ae0@(nw1)  using_HI_LO_execute [RV] <- VAR 0x56499f7e8bc0 <e27976#> {c96} @dt=0x56499f7e8ae0@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x56499f856980 <e3542> {c465}  stall_fetch -> VAR 0x56499f9565b0 <e22776#> {h22} @dt=0x56499f9564d0@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa89390 <e28754#> {c465} @dt=0x56499f80d100@(nw1)  stall_fetch [LV] => VAR 0x56499f80d1e0 <e28253#> {c153} @dt=0x56499f80d100@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x56499f856d40 <e3546> {c466}  stall_decode -> VAR 0x56499f956b00 <e22779#> {h23} @dt=0x56499f956a20@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa894b0 <e28755#> {c466} @dt=0x56499f80d530@(nw1)  stall_decode [LV] => VAR 0x56499f80d610 <e28256#> {c154} @dt=0x56499f80d530@(nw1)  stall_decode VAR
    1:2:1: PIN 0x56499f857190 <e3550> {c467}  forward_register_file_output_A_decode -> VAR 0x56499f9570e0 <e22782#> {h24} @dt=0x56499f957000@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa895d0 <e28756#> {c467} @dt=0x56499f80d9c0@(nw1)  forward_A_decode [LV] => VAR 0x56499f80daa0 <e28259#> {c155} @dt=0x56499f80d9c0@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x56499f8575f0 <e3554> {c468}  forward_register_file_output_B_decode -> VAR 0x56499f9576f0 <e22785#> {h25} @dt=0x56499f957610@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa896f0 <e28757#> {c468} @dt=0x56499f80de50@(nw1)  forward_B_decode [LV] => VAR 0x56499f80df30 <e28262#> {c156} @dt=0x56499f80de50@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x56499f857a40 <e3558> {c469}  flush_execute_register -> VAR 0x56499f957ce0 <e22788#> {h26} @dt=0x56499f957c00@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa89810 <e28758#> {c469} @dt=0x56499f80e2e0@(nw1)  flush_execute_register [LV] => VAR 0x56499f80e3c0 <e28265#> {c157} @dt=0x56499f80e2e0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x56499f857e90 <e3562> {c470}  forward_register_file_output_A_execute -> VAR 0x56499f958fd0 <e22791#> {h27} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa89930 <e28759#> {c470} @dt=0x56499f80f070@(nw3)  forward_A_execute [LV] => VAR 0x56499f80f530 <e28268#> {c158} @dt=0x56499f80f070@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x56499f8582f0 <e3566> {c471}  forward_register_file_output_B_execute -> VAR 0x56499f95a300 <e22799#> {h28} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x56499fa89a50 <e28760#> {c471} @dt=0x56499f810220@(nw3)  forward_B_execute [LV] => VAR 0x56499f8106e0 <e28276#> {c159} @dt=0x56499f810220@(nw3)  forward_B_execute VAR
    1:2: ASSIGNW 0x56499f858b20 <e28762#> {c473} @dt=0x56499f7a2ac0@(nw1)
    1:2:1: LOGNOT 0x56499f858980 <e3578> {c473} @dt=0x56499f858a40@(G/nw1)
    1:2:1:1: VARREF 0x56499fa89b70 <e28763#> {c473} @dt=0x56499f806200@(nw1)  HALT_writeback [RV] <- VAR 0x56499f8062e0 <e28202#> {c142} @dt=0x56499f806200@(nw1)  HALT_writeback VAR
    1:2:2: VARREF 0x56499fa89c90 <e28761#> {c473} @dt=0x56499f7a2ac0@(nw1)  active [LV] => VAR 0x56499f7a3390 <e27220#> {c9} @dt=0x56499f7a2ac0@(nw1)  active OUTPUT PORT
    1:2: VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2: ALWAYS 0x56499f85a390 <e3606> {c477} [always_comb]
    1:2:2: BEGIN 0x56499f859180 <e3586> {c477} [UNNAMED]
    1:2:2:1: IF 0x56499f85a210 <e3603> {c478}
    1:2:2:1:1: LOGNOT 0x56499f859520 <e3604> {c478} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56499fa89db0 <e28773#> {c478} @dt=0x56499f858df0@(nw1)  data_read_write [RV] <- VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:2: BEGIN 0x56499f859660 <e3591> {c478} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x56499f859aa0 <e28768#> {c479} @dt=0x56499f7b5a70@(nw32)
    1:2:2:1:2:1:1: VARREF 0x56499fa89ed0 <e28769#> {c479} @dt=0x56499f812d60@(nw32)  instr_address [RV] <- VAR 0x56499f813260 <e28298#> {c165} @dt=0x56499f812d60@(nw32)  instr_address VAR
    1:2:2:1:2:1:2: VARREF 0x56499fa89ff0 <e28767#> {c479} @dt=0x56499f7b5a70@(nw32)  address [LV] => VAR 0x56499f7b5ef0 <e27231#> {c13} @dt=0x56499f7b5a70@(nw32)  address OUTPUT PORT
    1:2:2:1:3: BEGIN 0x56499f859c60 <e3597> {c481} [UNNAMED]
    1:2:2:1:3:1: ASSIGN 0x56499f85a0d0 <e28771#> {c482} @dt=0x56499f7b5a70@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499fa8a110 <e28772#> {c482} @dt=0x56499f8113b0@(nw32)  data_address [RV] <- VAR 0x56499f8118b0 <e28284#> {c162} @dt=0x56499f8113b0@(nw32)  data_address VAR
    1:2:2:1:3:1:2: VARREF 0x56499fa8a230 <e28770#> {c482} @dt=0x56499f7b5a70@(nw32)  address [LV] => VAR 0x56499f7b5ef0 <e27231#> {c13} @dt=0x56499f7b5a70@(nw32)  address OUTPUT PORT
    1:2: ALWAYS 0x56499f869530 <e3960> {c486} [always_ff]
    1:2:1: SENTREE 0x56499f85ac50 <e3618> {c486}
    1:2:1:1: SENITEM 0x56499f85a670 <e3608> {c486} [POS]
    1:2:1:1:1: VARREF 0x56499fa8a350 <e28774#> {c486} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x56499f85a900 <e3613> {c486} [NEG]
    1:2:1:1:1: VARREF 0x56499fa8a470 <e28775#> {c486} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x56499f85ab90 <e3617> {c486} [POS]
    1:2:1:1:1: VARREF 0x56499fa8a590 <e28776#> {c486} @dt=0x56499f7a1af0@(nw1)  reset [RV] <- VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x56499f85ad90 <e3619> {c486} [UNNAMED]
    1:2:2:1: IF 0x56499f8693b0 <e3957> {c487}
    1:2:2:1:1: VARREF 0x56499fa8a6b0 <e29101#> {c487} @dt=0x56499f7a1af0@(nw1)  reset [RV] <- VAR 0x56499f7a2030 <e27217#> {c8} @dt=0x56499f7a1af0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f85b170 <e3621> {c487} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499f85b5e0 <e28778#> {c488} @dt=0x56499f7b9cd0@(nw1)
    1:2:2:1:2:1:1: VARREF 0x56499fa8a7d0 <e28779#> {c488} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56499fa8a8f0 <e28777#> {c488} @dt=0x56499f7b9cd0@(nw1)  internal_clk [LV] => VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:2:1:2:1: ASSIGNDLY 0x56499f85bbf0 <e28781#> {c489} @dt=0x56499f7ba0d0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faeb9e0 <e28794#> {c489} @dt=0x56499f7ba0d0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499fa8aa10 <e28780#> {c489} @dt=0x56499f7ba0d0@(nw1)  STALL [LV] => VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:2:1: ASSIGNDLY 0x56499f85c240 <e28796#> {c490} @dt=0x56499f858df0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faebd10 <e28809#> {c490} @dt=0x56499f858df0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499fa8ab30 <e28795#> {c490} @dt=0x56499f858df0@(nw1)  data_read_write [LV] => VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:2:1: ASSIGNDLY 0x56499f85c890 <e28811#> {c491} @dt=0x56499f7b6650@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faec040 <e28824#> {c491} @dt=0x56499f7b6650@(nw1)  1'h1
    1:2:2:1:2:1:2: VARREF 0x56499fa8ac50 <e28810#> {c491} @dt=0x56499f7b6650@(nw1)  read [LV] => VAR 0x56499f7b6730 <e27242#> {c15} @dt=0x56499f7b6650@(nw1)  read OUTPUT PORT
    1:2:2:1:3: BEGIN 0x56499f85ca50 <e3660> {c492} [UNNAMED]
    1:2:2:1:3:1: IF 0x56499f862820 <e3798> {c493}
    1:2:2:1:3:1:1: LOGNOT 0x56499f85cdf0 <e3799> {c493} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:1:1: VARREF 0x56499fa8ad70 <e28960#> {c493} @dt=0x56499f7ba0d0@(nw1)  STALL [RV] <- VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:3:1:2: BEGIN 0x56499f85cf30 <e3665> {c493} [UNNAMED]
    1:2:2:1:3:1:2:1: ASSIGNDLY 0x56499f85d370 <e28826#> {c494} @dt=0x56499f7b9cd0@(nw1)
    1:2:2:1:3:1:2:1:1: VARREF 0x56499fa8ae90 <e28827#> {c494} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:3:1:2:1:2: VARREF 0x56499fa8afb0 <e28825#> {c494} @dt=0x56499f7b9cd0@(nw1)  internal_clk [LV] => VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:2:1:3:1:2:1: IF 0x56499f85e8e0 <e3704> {c495}
    1:2:2:1:3:1:2:1:1: LOGAND 0x56499f85d960 <e3703> {c495} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:1:1: VARREF 0x56499fa8b0d0 <e28858#> {c495} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:3:1:2:1:1:2: LOGNOT 0x56499f85d8a0 <e3678> {c495} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:1:2:1: VARREF 0x56499fa8b1f0 <e28859#> {c495} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode [RV] <- VAR 0x56499f7bef70 <e27313#> {c34} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode VAR
    1:2:2:1:3:1:2:1:2: BEGIN 0x56499f85daa0 <e3680> {c495} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1: ASSIGNDLY 0x56499f85e150 <e28829#> {c496} @dt=0x56499f7b6650@(nw1)
    1:2:2:1:3:1:2:1:2:1:1: CONST 0x56499faec370 <e28842#> {c496} @dt=0x56499f7b6650@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:2: VARREF 0x56499fa8b310 <e28828#> {c496} @dt=0x56499f7b6650@(nw1)  read [LV] => VAR 0x56499f7b6730 <e27242#> {c15} @dt=0x56499f7b6650@(nw1)  read OUTPUT PORT
    1:2:2:1:3:1:2:1:2:1: ASSIGNDLY 0x56499f85e7a0 <e28844#> {c497} @dt=0x56499f7ba0d0@(nw1)
    1:2:2:1:3:1:2:1:2:1:1: CONST 0x56499faec6a0 <e28857#> {c497} @dt=0x56499f7ba0d0@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:2: VARREF 0x56499fa8b430 <e28843#> {c497} @dt=0x56499f7ba0d0@(nw1)  STALL [LV] => VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:3:1:2:1: IF 0x56499f862710 <e3797> {c499}
    1:2:2:1:3:1:2:1:1: LOGAND 0x56499f85eda0 <e3796> {c499} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:1:1: VARREF 0x56499fa8b550 <e28958#> {c499} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:3:1:2:1:1:2: VARREF 0x56499fa8b670 <e28959#> {c499} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode [RV] <- VAR 0x56499f7bef70 <e27313#> {c34} @dt=0x56499f7bee90@(nw1)  program_counter_src_decode VAR
    1:2:2:1:3:1:2:1:2: BEGIN 0x56499f85ef40 <e3711> {c499} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1: ASSIGNDLY 0x56499f85f5d0 <e28861#> {c500} @dt=0x56499f7c6ef0@(nw32)
    1:2:2:1:3:1:2:1:2:1:1: CONST 0x56499f85f300 <e3720> {c500} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:2:1:2:1:2: VARREF 0x56499fa8b790 <e28860#> {c500} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [LV] => VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:2:1:3:1:2:1:2:1: IF 0x56499f862600 <e3794> {c501}
    1:2:2:1:3:1:2:1:2:1:1: VARREF 0x56499fa8b8b0 <e28957#> {c501} @dt=0x56499f812030@(nw1)  data_read [RV] <- VAR 0x56499f812110 <e28295#> {c164} @dt=0x56499f812030@(nw1)  data_read VAR
    1:2:2:1:3:1:2:1:2:1:2: BEGIN 0x56499f85f920 <e3723> {c501} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1:2:1: ASSIGNDLY 0x56499f860000 <e28867#> {c502} @dt=0x56499f7ba0d0@(nw1)
    1:2:2:1:3:1:2:1:2:1:2:1:1: CONST 0x56499faecab0 <e28880#> {c502} @dt=0x56499f7ba0d0@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:2:1:2: VARREF 0x56499fa8b9d0 <e28866#> {c502} @dt=0x56499f7ba0d0@(nw1)  STALL [LV] => VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:3:1:2:1:2:1:2:1: ASSIGNDLY 0x56499f860650 <e28882#> {c503} @dt=0x56499f858df0@(nw1)
    1:2:2:1:3:1:2:1:2:1:2:1:1: CONST 0x56499faecde0 <e28895#> {c503} @dt=0x56499f858df0@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:2:1:2: VARREF 0x56499fa8baf0 <e28881#> {c503} @dt=0x56499f858df0@(nw1)  data_read_write [LV] => VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:3:1:2:1:2:1:3: IF 0x56499f862530 <e3790> {c504}
    1:2:2:1:3:1:2:1:2:1:3:1: VARREF 0x56499fa8bc10 <e28956#> {c504} @dt=0x56499f811c00@(nw1)  data_write [RV] <- VAR 0x56499f811ce0 <e28292#> {c163} @dt=0x56499f811c00@(nw1)  data_write VAR
    1:2:2:1:3:1:2:1:2:1:3:2: BEGIN 0x56499f860a20 <e3746> {c504} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1:3:2:1: ASSIGNDLY 0x56499f861100 <e28897#> {c505} @dt=0x56499f7ba0d0@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:2:1:1: CONST 0x56499faed110 <e28910#> {c505} @dt=0x56499f7ba0d0@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:3:2:1:2: VARREF 0x56499fa8bd30 <e28896#> {c505} @dt=0x56499f7ba0d0@(nw1)  STALL [LV] => VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:3:1:2:1:2:1:3:2:1: ASSIGNDLY 0x56499f861750 <e28912#> {c506} @dt=0x56499f858df0@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:2:1:1: CONST 0x56499faed440 <e28925#> {c506} @dt=0x56499f858df0@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:3:2:1:2: VARREF 0x56499fa8be50 <e28911#> {c506} @dt=0x56499f858df0@(nw1)  data_read_write [LV] => VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:3:1:2:1:2:1:3:2:1: ASSIGNDLY 0x56499f861da0 <e28927#> {c507} @dt=0x56499f7b6230@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:2:1:1: CONST 0x56499faed770 <e28940#> {c507} @dt=0x56499f7b6230@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:3:2:1:2: VARREF 0x56499fa8bf70 <e28926#> {c507} @dt=0x56499f7b6230@(nw1)  write [LV] => VAR 0x56499f7b6310 <e27239#> {c14} @dt=0x56499f7b6230@(nw1)  write OUTPUT PORT
    1:2:2:1:3:1:2:1:2:1:3:2:1: ASSIGNDLY 0x56499f8623f0 <e28942#> {c508} @dt=0x56499f7b6650@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:2:1:1: CONST 0x56499faedaa0 <e28955#> {c508} @dt=0x56499f7b6650@(nw1)  1'h0
    1:2:2:1:3:1:2:1:2:1:3:2:1:2: VARREF 0x56499fa8c090 <e28941#> {c508} @dt=0x56499f7b6650@(nw1)  read [LV] => VAR 0x56499f7b6730 <e27242#> {c15} @dt=0x56499f7b6650@(nw1)  read OUTPUT PORT
    1:2:2:1:3:1: IF 0x56499f8692a0 <e3956> {c512}
    1:2:2:1:3:1:1: LOGAND 0x56499f862d50 <e3955> {c512} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:1:1: VARREF 0x56499fa8c1b0 <e29099#> {c512} @dt=0x56499f7ba0d0@(nw1)  STALL [RV] <- VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:3:1:1:2: LOGNOT 0x56499f862c90 <e3807> {c512} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x56499fa8c2d0 <e29100#> {c512} @dt=0x56499f7b6a70@(nw1)  waitrequest [RV] <- VAR 0x56499f7b6b50 <e27245#> {c16} @dt=0x56499f7b6a70@(nw1)  waitrequest INPUT PORT
    1:2:2:1:3:1:2: BEGIN 0x56499f862e90 <e3809> {c512} [UNNAMED]
    1:2:2:1:3:1:2:1: IF 0x56499f869190 <e3952> {c513}
    1:2:2:1:3:1:2:1:1: LOGAND 0x56499f863580 <e3953> {c513} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:1:1: LOGNOT 0x56499f863230 <e3819> {c513} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:1:1:1: VARREF 0x56499fa8c3f0 <e29097#> {c513} @dt=0x56499f858df0@(nw1)  data_read_write [RV] <- VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:3:1:2:1:1:2: LOGNOT 0x56499f8634c0 <e3820> {c513} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:1:2:1: VARREF 0x56499fa8c510 <e29098#> {c513} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:3:1:2:1:2: BEGIN 0x56499f863750 <e3822> {c513} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1: ASSIGNDLY 0x56499f863be0 <e28962#> {c514} @dt=0x56499f7c6ef0@(nw32)
    1:2:2:1:3:1:2:1:2:1:1: VARREF 0x56499fa8c630 <e28963#> {c514} @dt=0x56499f7b9430@(nw32)  readdata [RV] <- VAR 0x56499f7b9930 <e27264#> {c20} @dt=0x56499f7b9430@(nw32)  readdata INPUT PORT
    1:2:2:1:3:1:2:1:2:1:2: VARREF 0x56499fa8c750 <e28961#> {c514} @dt=0x56499f7c6ef0@(nw32)  instruction_decode [LV] => VAR 0x56499f7c7370 <e27381#> {c54} @dt=0x56499f7c6ef0@(nw32)  instruction_decode VAR
    1:2:2:1:3:1:2:1:2:1: IF 0x56499f866cc0 <e3895> {c515}
    1:2:2:1:3:1:2:1:2:1:1: VARREF 0x56499fa8c870 <e29043#> {c515} @dt=0x56499f812030@(nw1)  data_read [RV] <- VAR 0x56499f812110 <e28295#> {c164} @dt=0x56499f812030@(nw1)  data_read VAR
    1:2:2:1:3:1:2:1:2:1:2: BEGIN 0x56499f863f30 <e3829> {c515} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1:2:1: ASSIGNDLY 0x56499f864640 <e28965#> {c516} @dt=0x56499f858df0@(nw1)
    1:2:2:1:3:1:2:1:2:1:2:1:1: CONST 0x56499faeddd0 <e28978#> {c516} @dt=0x56499f858df0@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:2:1:2: VARREF 0x56499fa67820 <e28964#> {c516} @dt=0x56499f858df0@(nw1)  data_read_write [LV] => VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:3:1:2:1:2:1:3: IF 0x56499f866bf0 <e3891> {c517}
    1:2:2:1:3:1:2:1:2:1:3:1: VARREF 0x56499fa67940 <e29042#> {c517} @dt=0x56499f811c00@(nw1)  data_write [RV] <- VAR 0x56499f811ce0 <e28292#> {c163} @dt=0x56499f811c00@(nw1)  data_write VAR
    1:2:2:1:3:1:2:1:2:1:3:2: BEGIN 0x56499f864a10 <e3841> {c517} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1:3:2:1: ASSIGNDLY 0x56499f865140 <e28980#> {c518} @dt=0x56499f858df0@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:2:1:1: CONST 0x56499faee100 <e28993#> {c518} @dt=0x56499f858df0@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:3:2:1:2: VARREF 0x56499fa67a60 <e28979#> {c518} @dt=0x56499f858df0@(nw1)  data_read_write [LV] => VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:3:1:2:1:2:1:3:2:1: ASSIGNDLY 0x56499f865790 <e28995#> {c519} @dt=0x56499f7b6230@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:2:1:1: CONST 0x56499faee430 <e29008#> {c519} @dt=0x56499f7b6230@(nw1)  1'h1
    1:2:2:1:3:1:2:1:2:1:3:2:1:2: VARREF 0x56499fa67b80 <e28994#> {c519} @dt=0x56499f7b6230@(nw1)  write [LV] => VAR 0x56499f7b6310 <e27239#> {c14} @dt=0x56499f7b6230@(nw1)  write OUTPUT PORT
    1:2:2:1:3:1:2:1:2:1:3:2:1: ASSIGNDLY 0x56499f865de0 <e29010#> {c520} @dt=0x56499f7b6650@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:2:1:1: CONST 0x56499faee760 <e29023#> {c520} @dt=0x56499f7b6650@(nw1)  1'h0
    1:2:2:1:3:1:2:1:2:1:3:2:1:2: VARREF 0x56499fa67ca0 <e29009#> {c520} @dt=0x56499f7b6650@(nw1)  read [LV] => VAR 0x56499f7b6730 <e27242#> {c15} @dt=0x56499f7b6650@(nw1)  read OUTPUT PORT
    1:2:2:1:3:1:2:1:2:1:3:3: BEGIN 0x56499f865fa0 <e3874> {c521} [UNNAMED]
    1:2:2:1:3:1:2:1:2:1:3:3:1: ASSIGNDLY 0x56499f8666d0 <e29025#> {c522} @dt=0x56499f7ba0d0@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:3:1:1: CONST 0x56499faeea90 <e29038#> {c522} @dt=0x56499f7ba0d0@(nw1)  1'h0
    1:2:2:1:3:1:2:1:2:1:3:3:1:2: VARREF 0x56499fa67dc0 <e29024#> {c522} @dt=0x56499f7ba0d0@(nw1)  STALL [LV] => VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:3:1:2:1:2:1:3:3:1: ASSIGNDLY 0x56499f866ab0 <e29040#> {c523} @dt=0x56499f7b9cd0@(nw1)
    1:2:2:1:3:1:2:1:2:1:3:3:1:1: VARREF 0x56499fa67ee0 <e29041#> {c523} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:3:1:2:1:2:1:3:3:1:2: VARREF 0x56499fa68000 <e29039#> {c523} @dt=0x56499f7b9cd0@(nw1)  internal_clk [LV] => VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:2:1:3:1:2:1:3: IF 0x56499f8690c0 <e3950> {c526}
    1:2:2:1:3:1:2:1:3:1: LOGAND 0x56499f867270 <e3951> {c526} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:3:1:1: VARREF 0x56499fa68120 <e29095#> {c526} @dt=0x56499f858df0@(nw1)  data_read_write [RV] <- VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1:2:2:1:3:1:2:1:3:1:2: LOGNOT 0x56499f8671b0 <e3903> {c526} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:2:1:3:1:2:1: VARREF 0x56499fa68240 <e29096#> {c526} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:3:1:2:1:3:2: BEGIN 0x56499f867440 <e3905> {c526} [UNNAMED]
    1:2:2:1:3:1:2:1:3:2:1: ASSIGNDLY 0x56499f8678d0 <e29045#> {c527} @dt=0x56499f801100@(nw32)
    1:2:2:1:3:1:2:1:3:2:1:1: VARREF 0x56499fa68360 <e29046#> {c527} @dt=0x56499f7b9430@(nw32)  readdata [RV] <- VAR 0x56499f7b9930 <e27264#> {c20} @dt=0x56499f7b9430@(nw32)  readdata INPUT PORT
    1:2:2:1:3:1:2:1:3:2:1:2: VARREF 0x56499fa68480 <e29044#> {c527} @dt=0x56499f801100@(nw32)  read_data_memory [LV] => VAR 0x56499f8015c0 <e28158#> {c131} @dt=0x56499f801100@(nw32)  read_data_memory VAR
    1:2:2:1:3:1:2:1:3:2:1: ASSIGNDLY 0x56499f867f00 <e29048#> {c528} @dt=0x56499f7ba0d0@(nw1)
    1:2:2:1:3:1:2:1:3:2:1:1: CONST 0x56499faeedc0 <e29061#> {c528} @dt=0x56499f7ba0d0@(nw1)  1'h0
    1:2:2:1:3:1:2:1:3:2:1:2: VARREF 0x56499fa685c0 <e29047#> {c528} @dt=0x56499f7ba0d0@(nw1)  STALL [LV] => VAR 0x56499f7ba1b0 <e27275#> {c24} @dt=0x56499f7ba0d0@(nw1)  STALL VAR
    1:2:2:1:3:1:2:1:3:2:1: ASSIGNDLY 0x56499f8682e0 <e29063#> {c529} @dt=0x56499f7b9cd0@(nw1)
    1:2:2:1:3:1:2:1:3:2:1:1: VARREF 0x56499fa686e0 <e29064#> {c529} @dt=0x56499f78d110@(nw1)  clk [RV] <- VAR 0x56499f78da20 <e27214#> {c7} @dt=0x56499f78d110@(nw1)  clk INPUT PORT
    1:2:2:1:3:1:2:1:3:2:1:2: VARREF 0x56499fa68800 <e29062#> {c529} @dt=0x56499f7b9cd0@(nw1)  internal_clk [LV] => VAR 0x56499f7b9db0 <e27272#> {c23} @dt=0x56499f7b9cd0@(nw1)  internal_clk VAR
    1:2:2:1:3:1:2:1:3:2:1: ASSIGNDLY 0x56499f868930 <e29066#> {c530} @dt=0x56499f7b6650@(nw1)
    1:2:2:1:3:1:2:1:3:2:1:1: CONST 0x56499faef0f0 <e29079#> {c530} @dt=0x56499f7b6650@(nw1)  1'h1
    1:2:2:1:3:1:2:1:3:2:1:2: VARREF 0x56499fa68920 <e29065#> {c530} @dt=0x56499f7b6650@(nw1)  read [LV] => VAR 0x56499f7b6730 <e27242#> {c15} @dt=0x56499f7b6650@(nw1)  read OUTPUT PORT
    1:2:2:1:3:1:2:1:3:2:1: ASSIGNDLY 0x56499f868f80 <e29081#> {c531} @dt=0x56499f858df0@(nw1)
    1:2:2:1:3:1:2:1:3:2:1:1: CONST 0x56499faef420 <e29094#> {c531} @dt=0x56499f858df0@(nw1)  1'h0
    1:2:2:1:3:1:2:1:3:2:1:2: VARREF 0x56499fa68a40 <e29080#> {c531} @dt=0x56499f858df0@(nw1)  data_read_write [LV] => VAR 0x56499f858ed0 <e28766#> {c475} @dt=0x56499f858df0@(nw1)  data_read_write VAR
    1: MODULE 0x56499f86a1f0 <e14455> {d1}  Adder  L3
    1:2: VAR 0x56499f86b440 <e27180#> {d3} @dt=0x56499f86af60@(nw32)  a INPUT PORT
    1:2: VAR 0x56499f86bc20 <e27188#> {d3} @dt=0x56499f86b740@(nw32)  b INPUT PORT
    1:2: VAR 0x56499f86ce60 <e27196#> {d4} @dt=0x56499f86c980@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x56499f86d5c0 <e27203#> {d7} @dt=0x56499f86c980@(nw32)
    1:2:1: ADD 0x56499f86d500 <e27211#> {d7} @dt=0x56499f86c980@(nw32)
    1:2:1:1: VARREF 0x56499fa76970 <e27204#> {d7} @dt=0x56499f86af60@(nw32)  a [RV] <- VAR 0x56499f86b440 <e27180#> {d3} @dt=0x56499f86af60@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x56499fa76a90 <e27205#> {d7} @dt=0x56499f86b740@(nw32)  b [RV] <- VAR 0x56499f86bc20 <e27188#> {d3} @dt=0x56499f86b740@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x56499fa76bb0 <e27202#> {d7} @dt=0x56499f86c980@(nw32)  z [LV] => VAR 0x56499f86ce60 <e27196#> {d4} @dt=0x56499f86c980@(nw32)  z OUTPUT PORT
    1: MODULE 0x56499f873b40 <e14456> {e2}  ALU  L3
    1:2: VAR 0x56499f874af0 <e26071#> {e4} @dt=0x56499f8745f0@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x56499f879270 <e26103#> {e9} @dt=0x56499f878d70@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x56499f87a4f0 <e26111#> {e10} @dt=0x56499f87a010@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x56499f87b690 <e26119#> {e14} @dt=0x56499f87b190@(nw5)  shift_amount VAR
    1:2: VAR 0x56499f87c7d0 <e26127#> {e15} @dt=0x56499f87c310@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x56499f87d950 <e26135#> {e16} @dt=0x56499f87d490@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x56499f87ead0 <e26143#> {e17} @dt=0x56499f87e610@(nw64)  extended_input_1 VAR
    1:2: VAR 0x56499f87fc50 <e26151#> {e18} @dt=0x56499f87f790@(nw64)  extended_input_2 VAR
    1:2: VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x56499f881b90 <e26166#> {e21} @dt=0x56499f87b190@(nw5)
    1:2:1: SEL 0x56499f92a5d0 <e26188#> {e21} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56499fa6eff0 <e26179#> {e21} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x56499fadc140 <e26207#> {e21} @dt=0x56499fab2600@(G/sw5)  5'h6
    1:2:1:3: CONST 0x56499fadbd30 <e26181#> {e21} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x56499fa6f110 <e26165#> {e21} @dt=0x56499f87b190@(nw5)  shift_amount [LV] => VAR 0x56499f87b690 <e26119#> {e14} @dt=0x56499f87b190@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x56499f883ac0 <e26213#> {e22} @dt=0x56499f87c310@(nw64)
    1:2:1: REPLICATE 0x56499f883690 <e26305#> {e22} @dt=0x56499f889c90@(G/w64)
    1:2:1:1: CONCAT 0x56499f883590 <e26300#> {e22} @dt=0x56499f889c90@(G/w64)
    1:2:1:1:1: REPLICATE 0x56499f882950 <e26255#> {e22} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1:1: SEL 0x56499fadc6c0 <e26233#> {e22} @dt=0x56499f81b380@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x56499fa6f230 <e26224#> {e22} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x56499fadc950 <e26250#> {e22} @dt=0x56499fab2600@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x56499fadc470 <e26226#> {e22} @dt=0x56499fadc5e0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x56499f881fe0 <e4396> {e22} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x56499fadced0 <e26276#> {e22} @dt=0x56499f81bc20@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x56499fa6f350 <e26267#> {e22} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x56499fadd160 <e26295#> {e22} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x56499fadcc80 <e26269#> {e22} @dt=0x56499fadcdf0@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x56499f883750 <e4430> {e22} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2: VARREF 0x56499fa6f470 <e26212#> {e22} @dt=0x56499f87c310@(nw64)  sign_extened_input_1 [LV] => VAR 0x56499f87c7d0 <e26127#> {e15} @dt=0x56499f87c310@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x56499f8859f0 <e26307#> {e23} @dt=0x56499f87d490@(nw64)
    1:2:1: REPLICATE 0x56499f8855c0 <e26401#> {e23} @dt=0x56499f889c90@(G/w64)
    1:2:1:1: CONCAT 0x56499f8854c0 <e26396#> {e23} @dt=0x56499f889c90@(G/w64)
    1:2:1:1:1: REPLICATE 0x56499f884880 <e26350#> {e23} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1:1: SEL 0x56499fadd7c0 <e26328#> {e23} @dt=0x56499f81b380@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x56499fa6f590 <e26319#> {e23} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x56499fadda50 <e26345#> {e23} @dt=0x56499fab2600@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x56499fadd570 <e26321#> {e23} @dt=0x56499fadc5e0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x56499f883f10 <e4459> {e23} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x56499faddfd0 <e26372#> {e23} @dt=0x56499f81bc20@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x56499fa6f6b0 <e26363#> {e23} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x56499fade260 <e26391#> {e23} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x56499faddd80 <e26365#> {e23} @dt=0x56499fadcdf0@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x56499f885680 <e4493> {e23} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2: VARREF 0x56499fa6f7d0 <e26306#> {e23} @dt=0x56499f87d490@(nw64)  sign_extened_input_2 [LV] => VAR 0x56499f87d950 <e26135#> {e16} @dt=0x56499f87d490@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x56499f886dc0 <e26403#> {e24} @dt=0x56499f87e610@(nw64)
    1:2:1: REPLICATE 0x56499f886990 <e26418#> {e24} @dt=0x56499f889c90@(G/w64)
    1:2:1:1: CONCAT 0x56499f886890 <e26413#> {e24} @dt=0x56499f889c90@(G/w64)
    1:2:1:1:1: REPLICATE 0x56499f886550 <e4526> {e24} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1:1: CONST 0x56499f886240 <e4517> {e24} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x56499f885e40 <e4518> {e24} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x56499fa6f8f0 <e26408#> {e24} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x56499f886a50 <e4536> {e24} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2: VARREF 0x56499fa6fa10 <e26402#> {e24} @dt=0x56499f87e610@(nw64)  extended_input_1 [LV] => VAR 0x56499f87ead0 <e26143#> {e17} @dt=0x56499f87e610@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x56499f888190 <e26420#> {e25} @dt=0x56499f87f790@(nw64)
    1:2:1: REPLICATE 0x56499f887d60 <e26435#> {e25} @dt=0x56499f889c90@(G/w64)
    1:2:1:1: CONCAT 0x56499f887c60 <e26430#> {e25} @dt=0x56499f889c90@(G/w64)
    1:2:1:1:1: REPLICATE 0x56499f887920 <e4569> {e25} @dt=0x56499f81bc20@(G/w32)
    1:2:1:1:1:1: CONST 0x56499f887610 <e4560> {e25} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x56499f887210 <e4561> {e25} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x56499fa6fb30 <e26425#> {e25} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x56499f887e20 <e4579> {e25} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2: VARREF 0x56499fa6fc50 <e26419#> {e25} @dt=0x56499f87f790@(nw64)  extended_input_2 [LV] => VAR 0x56499f87fc50 <e26151#> {e18} @dt=0x56499f87f790@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x56499f8adf60 <e5653> {e29} [always_comb]
    1:2:2: BEGIN 0x56499f8883a0 <e4589> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x56499f889090 <e26437#> {e30} @dt=0x56499f877b30@(nw32)
    1:2:2:1:1: REPLICATE 0x56499f888eb0 <e4612> {e30} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:1:1: CONST 0x56499f888ba0 <e4604> {e30} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x56499f8887a0 <e4605> {e30} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x56499fa6fd70 <e26436#> {e30} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f889db0 <e26443#> {e31} @dt=0x56499f880910@(nw64)
    1:2:2:1:1: REPLICATE 0x56499f889bd0 <e4634> {e31} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:1:1: CONST 0x56499f8898c0 <e4627> {e31} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x56499f8894c0 <e4628> {e31} @dt=0x56499f889670@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x56499fa6fe90 <e26442#> {e31} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x56499f88a050 <e5607> {e32}
    1:2:2:1:1: VARREF 0x56499fa6ffb0 <e26448#> {e32} @dt=0x56499f8745f0@(nw6)  ALU_operation [RV] <- VAR 0x56499f874af0 <e26071#> {e4} @dt=0x56499f8745f0@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f88ab50 <e4654> {e33}
    1:2:2:1:2:1: CONST 0x56499f88a250 <e4644> {e33} @dt=0x56499f88a400@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x56499f88aa90 <e26450#> {e33} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x56499f88a9d0 <e26459#> {e33} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa700d0 <e26451#> {e33} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa701f0 <e26452#> {e33} @dt=0x56499f87b190@(nw5)  shift_amount [RV] <- VAR 0x56499f87b690 <e26119#> {e14} @dt=0x56499f87b190@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x56499fa70310 <e26449#> {e33} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f88b3f0 <e4671> {e34}
    1:2:2:1:2:1: CONST 0x56499f88ad40 <e4660> {e34} @dt=0x56499f88a400@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x56499f88b330 <e26461#> {e34} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56499f88b270 <e26470#> {e34} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa70430 <e26462#> {e34} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa70550 <e26463#> {e34} @dt=0x56499f87b190@(nw5)  shift_amount [RV] <- VAR 0x56499f87b690 <e26119#> {e14} @dt=0x56499f87b190@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x56499fa70670 <e26460#> {e34} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f88bde0 <e4688> {e35}
    1:2:2:1:2:1: CONST 0x56499f88b560 <e4677> {e35} @dt=0x56499f88a400@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x56499f88bd20 <e26472#> {e35} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56499fadf010 <e26489#> {e35} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa70790 <e26485#> {e35} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa708b0 <e26486#> {e35} @dt=0x56499f87b190@(nw5)  shift_amount [RV] <- VAR 0x56499f87b690 <e26119#> {e14} @dt=0x56499f87b190@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x56499fa709d0 <e26471#> {e35} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f88d1b0 <e4721> {e36}
    1:2:2:1:2:1: CONST 0x56499f88bfb0 <e4694> {e36} @dt=0x56499f88a400@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x56499f88d0f0 <e26491#> {e36} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x56499f88d030 <e26540#> {e36} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa70af0 <e26492#> {e36} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x56499fadf320 <e26514#> {e36} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x56499fa70c10 <e26505#> {e36} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x56499fadf5b0 <e26533#> {e36} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x56499fadf0d0 <e26507#> {e36} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x56499fa70d30 <e26490#> {e36} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f88e5a0 <e4754> {e37}
    1:2:2:1:2:1: CONST 0x56499f88d3a0 <e4727> {e37} @dt=0x56499f88a400@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x56499f88e4e0 <e26542#> {e37} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56499f88e420 <e26591#> {e37} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa70e50 <e26543#> {e37} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x56499fadfb30 <e26565#> {e37} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x56499fa70f70 <e26556#> {e37} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x56499fadfdc0 <e26584#> {e37} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x56499fadf8e0 <e26558#> {e37} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x56499fa71090 <e26541#> {e37} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f88f990 <e4787> {e38}
    1:2:2:1:2:1: CONST 0x56499f88e790 <e4760> {e38} @dt=0x56499f88a400@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x56499f88f8d0 <e26593#> {e38} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x56499fae0900 <e26650#> {e38} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa711b0 <e26646#> {e38} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x56499fae0340 <e26647#> {e38} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x56499fa712d0 <e26607#> {e38} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x56499fae05d0 <e26635#> {e38} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x56499fae00f0 <e26609#> {e38} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x56499fa713f0 <e26592#> {e38} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f890230 <e4800> {e39}
    1:2:2:1:2:1: CONST 0x56499f88fb80 <e4793> {e39} @dt=0x56499f88a400@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x56499f890170 <e26652#> {e39} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa71510 <e26653#> {e39} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa71630 <e26651#> {e39} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f890ad0 <e4813> {e40}
    1:2:2:1:2:1: CONST 0x56499f890420 <e4806> {e40} @dt=0x56499f88a400@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x56499f890a10 <e26655#> {e40} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa71750 <e26656#> {e40} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa71870 <e26654#> {e40} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8914b0 <e4826> {e41}
    1:2:2:1:2:1: CONST 0x56499f890cc0 <e4819> {e41} @dt=0x56499f88a400@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x56499f8913f0 <e26658#> {e41} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa71990 <e26659#> {e41} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa71ab0 <e26657#> {e41} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f891d50 <e4839> {e42}
    1:2:2:1:2:1: CONST 0x56499f8916a0 <e4832> {e42} @dt=0x56499f88a400@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x56499f891c90 <e26661#> {e42} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa71bd0 <e26662#> {e42} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa71cf0 <e26660#> {e42} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8925f0 <e4852> {e43}
    1:2:2:1:2:1: CONST 0x56499f891f40 <e4845> {e43} @dt=0x56499f88a400@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x56499f892530 <e26664#> {e43} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa71e10 <e26665#> {e43} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa71f30 <e26663#> {e43} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f892e90 <e4865> {e44}
    1:2:2:1:2:1: CONST 0x56499f8927e0 <e4858> {e44} @dt=0x56499f88a400@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x56499f892dd0 <e26667#> {e44} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa72050 <e26668#> {e44} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa72170 <e26666#> {e44} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f893d90 <e4886> {e45}
    1:2:2:1:2:1: CONST 0x56499f893080 <e4871> {e45} @dt=0x56499f88a400@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x56499f893cd0 <e26670#> {e45} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1: MULS 0x56499fae0d40 <e26698#> {e45} @dt=0x56499fae09c0@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa72290 <e29105#> {e45} @dt=0x56499fae09c0@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x56499f87c7d0 <e26127#> {e15} @dt=0x56499f87c310@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x56499fa723b0 <e29109#> {e45} @dt=0x56499fae09c0@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x56499f87d950 <e26135#> {e16} @dt=0x56499f87d490@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x56499fa724d0 <e26669#> {e45} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56499f894940 <e4903> {e46}
    1:2:2:1:2:1: CONST 0x56499f893f60 <e4892> {e46} @dt=0x56499f88a400@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x56499f894880 <e26700#> {e46} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1: MUL 0x56499f8947c0 <e26708#> {e46} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa725f0 <e26701#> {e46} @dt=0x56499f87e610@(nw64)  extended_input_1 [RV] <- VAR 0x56499f87ead0 <e26143#> {e17} @dt=0x56499f87e610@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x56499fa72710 <e26702#> {e46} @dt=0x56499f87f790@(nw64)  extended_input_2 [RV] <- VAR 0x56499f87fc50 <e26151#> {e18} @dt=0x56499f87f790@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x56499fa72830 <e26699#> {e46} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56499f898560 <e5017> {e47}
    1:2:2:1:2:1: CONST 0x56499f894b10 <e4909> {e47} @dt=0x56499f88a400@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x56499f894ef0 <e4910> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f896760 <e26710#> {e48} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x56499f896330 <e26749#> {e48} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x56499f896230 <e26744#> {e48} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x56499fae1180 <e26735#> {e48} @dt=0x56499faa32d0@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x56499fa72950 <e29113#> {e48} @dt=0x56499faa32d0@(G/sw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x56499fa72a70 <e29117#> {e48} @dt=0x56499faa32d0@(G/sw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x56499f896050 <e4943> {e48} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x56499f895d40 <e4934> {e48} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x56499f895940 <e4935> {e48} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x56499f8963f0 <e4952> {e48} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa72b90 <e26709#> {e48} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x56499f898330 <e26751#> {e49} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x56499f898270 <e26797#> {e49} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa72cb0 <e26752#> {e49} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x56499f897e40 <e26791#> {e49} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x56499f897d40 <e26786#> {e49} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x56499f8974b0 <e4993> {e49} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x56499f8971a0 <e4976> {e49} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x56499f896da0 <e4977> {e49} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x56499fae1860 <e26781#> {e49} @dt=0x56499faa32d0@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x56499fa72dd0 <e29121#> {e49} @dt=0x56499faa32d0@(G/sw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x56499fa72ef0 <e29125#> {e49} @dt=0x56499faa32d0@(G/sw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f897f00 <e5003> {e49} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa73010 <e26750#> {e49} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56499f89bb40 <e5123> {e51}
    1:2:2:1:2:1: CONST 0x56499f898620 <e5023> {e51} @dt=0x56499f88a400@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x56499f898a30 <e5024> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f89a040 <e26799#> {e52} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x56499f899c10 <e26820#> {e52} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x56499f899b10 <e26815#> {e52} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x56499f899010 <e26806#> {e52} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x56499fa73130 <e26800#> {e52} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x56499fa73250 <e26801#> {e52} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x56499f899930 <e5053> {e52} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x56499f899620 <e5044> {e52} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x56499f899220 <e5045> {e52} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x56499f899cd0 <e5062> {e52} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa73370 <e26798#> {e52} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x56499f89b910 <e26822#> {e53} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x56499f89b850 <e26850#> {e53} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa73490 <e26823#> {e53} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x56499f89b420 <e26844#> {e53} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x56499f89b320 <e26839#> {e53} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x56499f89ad90 <e5099> {e53} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x56499f89aa80 <e5086> {e53} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x56499f89a680 <e5087> {e53} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x56499f89b260 <e26834#> {e53} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x56499fa735b0 <e26828#> {e53} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x56499fa736d0 <e26829#> {e53} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f89b4e0 <e5109> {e53} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa737f0 <e26821#> {e53} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56499f89c800 <e5144> {e55}
    1:2:2:1:2:1: CONST 0x56499f89bc00 <e5129> {e55} @dt=0x56499f88a400@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x56499f89c740 <e26852#> {e55} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: ADD 0x56499f89c680 <e26869#> {e55} @dt=0x56499faa32d0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa73910 <e29129#> {e55} @dt=0x56499faa32d0@(G/sw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa73a30 <e29133#> {e55} @dt=0x56499faa32d0@(G/sw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa73b50 <e26851#> {e55} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f89d2f0 <e5161> {e56}
    1:2:2:1:2:1: CONST 0x56499f89c9f0 <e5150> {e56} @dt=0x56499f88a400@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x56499f89d230 <e26875#> {e56} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: ADD 0x56499f89d170 <e26883#> {e56} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa73c70 <e26876#> {e56} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa73d90 <e26877#> {e56} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa73eb0 <e26874#> {e56} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f89e0e0 <e5182> {e57}
    1:2:2:1:2:1: CONST 0x56499f89d4e0 <e5167> {e57} @dt=0x56499f88a400@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x56499f89e020 <e26885#> {e57} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SUB 0x56499f89df60 <e26902#> {e57} @dt=0x56499faa32d0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa73fd0 <e29137#> {e57} @dt=0x56499faa32d0@(G/sw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa740f0 <e29141#> {e57} @dt=0x56499faa32d0@(G/sw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa74210 <e26884#> {e57} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f89ebd0 <e5199> {e58}
    1:2:2:1:2:1: CONST 0x56499f89e2d0 <e5188> {e58} @dt=0x56499f88a400@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x56499f89eb10 <e26908#> {e58} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: SUB 0x56499f89ea50 <e26916#> {e58} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa74330 <e26909#> {e58} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa74450 <e26910#> {e58} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa74570 <e26907#> {e58} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f89f6c0 <e5216> {e59}
    1:2:2:1:2:1: CONST 0x56499f89edc0 <e5205> {e59} @dt=0x56499f88a400@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x56499f89f600 <e26918#> {e59} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: AND 0x56499f89f540 <e26926#> {e59} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa74690 <e26919#> {e59} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa747b0 <e26920#> {e59} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa748d0 <e26917#> {e59} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8a01b0 <e5233> {e60}
    1:2:2:1:2:1: CONST 0x56499f89f8b0 <e5222> {e60} @dt=0x56499f88a400@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x56499f8a00f0 <e26928#> {e60} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: OR 0x56499f8a0030 <e26936#> {e60} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa749f0 <e26929#> {e60} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa74b10 <e26930#> {e60} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa74c30 <e26927#> {e60} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8a0ca0 <e5250> {e61}
    1:2:2:1:2:1: CONST 0x56499f8a03a0 <e5239> {e61} @dt=0x56499f88a400@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x56499f8a0be0 <e26938#> {e61} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: XNOR 0x56499f8a0b20 <e26946#> {e61} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa74d50 <e26939#> {e61} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa74e70 <e26940#> {e61} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa74f90 <e26937#> {e61} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8a1910 <e5269> {e62}
    1:2:2:1:2:1: CONST 0x56499f8a0e90 <e5256> {e62} @dt=0x56499f88a400@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x56499f8a1850 <e26948#> {e62} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: NOT 0x56499f8a1790 <e26957#> {e62} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: OR 0x56499f8a1690 <e26958#> {e62} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa750b0 <e26949#> {e62} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56499fa751d0 <e26950#> {e62} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa752f0 <e26947#> {e62} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8a47a0 <e5363> {e63}
    1:2:2:1:2:1: CONST 0x56499f8a1b00 <e5275> {e63} @dt=0x56499f88a400@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x56499f8a46e0 <e26960#> {e63} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: COND 0x56499f8a4620 <e27005#> {e63} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x56499fae31a0 <e26980#> {e63} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa75410 <e29145#> {e63} @dt=0x56499faa32d0@(G/sw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56499fa75530 <e29149#> {e63} @dt=0x56499faa32d0@(G/sw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x56499f8a3790 <e5356> {e63} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x56499f8a35b0 <e5327> {e63} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x56499f8a2f80 <e5313> {e63} @dt=0x56499f8a3040@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x56499f8a2c70 <e5300> {e63} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x56499f8a2870 <e5301> {e63} @dt=0x56499f7a5010@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x56499f8a32e0 <e5314> {e63} @dt=0x56499f81b380@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x56499f8a3850 <e5328> {e63} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x56499f8a4440 <e5357> {e63} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x56499f8a4130 <e5347> {e63} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x56499f8a3d30 <e5348> {e63} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x56499fa75650 <e26959#> {e63} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8a72e0 <e5454> {e64}
    1:2:2:1:2:1: CONST 0x56499f8a4990 <e5369> {e64} @dt=0x56499f88a400@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x56499f8a7220 <e27007#> {e64} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: COND 0x56499f8a7160 <e27034#> {e64} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1:1: LT 0x56499f8a5150 <e5446> {e64} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa75770 <e27008#> {e64} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56499fa75890 <e27009#> {e64} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x56499f8a62d0 <e5447> {e64} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x56499f8a60f0 <e5418> {e64} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x56499f8a5b10 <e5404> {e64} @dt=0x56499f8a3040@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x56499f8a5800 <e5390> {e64} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x56499f8a5400 <e5391> {e64} @dt=0x56499f7a5010@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x56499f8a5e20 <e5405> {e64} @dt=0x56499f81b380@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x56499f8a6390 <e5419> {e64} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x56499f8a6f80 <e5448> {e64} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x56499f8a6c70 <e5438> {e64} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x56499f8a6870 <e5439> {e64} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x56499fa759b0 <e27006#> {e64} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8a8b90 <e5504> {e65}
    1:2:2:1:2:1: CONST 0x56499f8a74d0 <e5460> {e65} @dt=0x56499f88a400@(G/w6)  6'h3c
    1:2:2:1:2:2: ASSIGN 0x56499f8a8ad0 <e27036#> {e65} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1: REPLICATE 0x56499f8a86a0 <e27051#> {e65} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x56499f8a85a0 <e27046#> {e65} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:1: REPLICATE 0x56499f8a8260 <e5484> {e65} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:1:1: CONST 0x56499f8a7f50 <e5475> {e65} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2: CONST 0x56499f8a7b50 <e5476> {e65} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: VARREF 0x56499fa75ad0 <e27041#> {e65} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x56499f8a8760 <e5494> {e65} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:2: VARREF 0x56499fa75bf0 <e27035#> {e65} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56499f8aa440 <e5554> {e66}
    1:2:2:1:2:1: CONST 0x56499f8a8d80 <e5510> {e66} @dt=0x56499f88a400@(G/w6)  6'h3d
    1:2:2:1:2:2: ASSIGN 0x56499f8aa380 <e27053#> {e66} @dt=0x56499f880910@(nw64)
    1:2:2:1:2:2:1: REPLICATE 0x56499f8a9f50 <e27068#> {e66} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x56499f8a9e50 <e27063#> {e66} @dt=0x56499f889c90@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa75d10 <e27054#> {e66} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: REPLICATE 0x56499f8a9c70 <e5535> {e66} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1:2:1: CONST 0x56499f8a9960 <e5526> {e66} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f8a9560 <e5527> {e66} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:2: CONST 0x56499f8aa010 <e5544> {e66} @dt=0x56499f81bc20@(G/w32)  32'h1
    1:2:2:1:2:2:2: VARREF 0x56499fa75e30 <e27052#> {e66} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [LV] => VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x56499f8aace0 <e5567> {e67}
    1:2:2:1:2:1: CONST 0x56499f8aa630 <e5560> {e67} @dt=0x56499f88a400@(G/w6)  6'h3e
    1:2:2:1:2:2: ASSIGN 0x56499f8aac20 <e27070#> {e67} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa75f50 <e27071#> {e67} @dt=0x56499f875670@(nw32)  input_1 [RV] <- VAR 0x56499f875b70 <e26079#> {e5} @dt=0x56499f875670@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa76070 <e27069#> {e67} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8ab580 <e5580> {e68}
    1:2:2:1:2:1: CONST 0x56499f8aaed0 <e5573> {e68} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x56499f8ab4c0 <e27073#> {e68} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa76190 <e27074#> {e68} @dt=0x56499f8768b0@(nw32)  input_2 [RV] <- VAR 0x56499f876db0 <e26087#> {e6} @dt=0x56499f8768b0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa762b0 <e27072#> {e68} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8ac370 <e5606> {e69}
    1:2:2:1:2:2: ASSIGN 0x56499f8ac2b0 <e27076#> {e69} @dt=0x56499f877b30@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x56499f8ac0d0 <e5603> {e69} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x56499f8abdc0 <e5595> {e69} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x56499f8ab9c0 <e5596> {e69} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x56499fa763d0 <e27075#> {e69} @dt=0x56499f877b30@(nw32)  ALU_output [LV] => VAR 0x56499f878030 <e26095#> {e8} @dt=0x56499f877b30@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f8ad100 <e27086#> {e71} @dt=0x56499f878d70@(nw32)
    1:2:2:1:1: SEL 0x56499fae4630 <e27108#> {e71} @dt=0x56499f81bc20@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x56499fa764f0 <e27099#> {e71} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x56499fae48c0 <e27126#> {e71} @dt=0x56499fae47e0@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x56499fae43e0 <e27101#> {e71} @dt=0x56499fadcdf0@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x56499fa76610 <e27085#> {e71} @dt=0x56499f878d70@(nw32)  ALU_HI_output [LV] => VAR 0x56499f879270 <e26103#> {e9} @dt=0x56499f878d70@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f8ade20 <e27132#> {e72} @dt=0x56499f87a010@(nw32)
    1:2:2:1:1: SEL 0x56499fae4e40 <e27154#> {e72} @dt=0x56499f81bc20@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x56499fa76730 <e27145#> {e72} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x56499f880dd0 <e26159#> {e19} @dt=0x56499f880910@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x56499fae50d0 <e27173#> {e72} @dt=0x56499fae47e0@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x56499fae4bf0 <e27147#> {e72} @dt=0x56499fadcdf0@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x56499fa76850 <e27131#> {e72} @dt=0x56499f87a010@(nw32)  ALU_LO_output [LV] => VAR 0x56499f87a4f0 <e26111#> {e10} @dt=0x56499f87a010@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x56499f8af830 <e14457> {f1}  Control_Unit  L3
    1:2: VAR 0x56499f8bf990 <e23250#> {f3} @dt=0x56499f8bdce0@(nw32)  instruction INPUT PORT
    1:2: VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2: VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2: VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2: VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2: VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2: VAR 0x56499f8ca1a0 <e23309#> {f19} @dt=0x56499f8c9ca0@(nw6)  op VAR
    1:2: VAR 0x56499f8cb2c0 <e23317#> {f20} @dt=0x56499f8cadc0@(nw5)  rt VAR
    1:2: VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2: ALWAYS 0x56499f932260 <e8669> {f23} [always_comb]
    1:2:2: BEGIN 0x56499f8cc620 <e5926> {f23} [UNNAMED]
    1:2:2:1: ASSIGN 0x56499f8cd1d0 <e23332#> {f24} @dt=0x56499f8c9ca0@(nw6)
    1:2:2:1:1: SEL 0x56499f910240 <e23353#> {f24} @dt=0x56499f88a400@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x56499fa5ba00 <e23344#> {f24} @dt=0x56499f8bdce0@(nw32)  instruction [RV] <- VAR 0x56499f8bf990 <e23250#> {f3} @dt=0x56499f8bdce0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x56499fab9c10 <e23372#> {f24} @dt=0x56499fab2600@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x56499fab9800 <e23346#> {f24} @dt=0x56499fab9970@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x56499fa5bb20 <e23331#> {f24} @dt=0x56499f8c9ca0@(nw6)  op [LV] => VAR 0x56499f8ca1a0 <e23309#> {f19} @dt=0x56499f8c9ca0@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x56499f8cdb10 <e23378#> {f25} @dt=0x56499f8cadc0@(nw5)
    1:2:2:1:1: SEL 0x56499fa01a00 <e23400#> {f25} @dt=0x56499f838e90@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x56499fa5bc40 <e23391#> {f25} @dt=0x56499f8bdce0@(nw32)  instruction [RV] <- VAR 0x56499f8bf990 <e23250#> {f3} @dt=0x56499f8bdce0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x56499faba350 <e23419#> {f25} @dt=0x56499fab2600@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x56499fab9f40 <e23393#> {f25} @dt=0x56499fab9970@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x56499fa5bd60 <e23377#> {f25} @dt=0x56499f8cadc0@(nw5)  rt [LV] => VAR 0x56499f8cb2c0 <e23317#> {f20} @dt=0x56499f8cadc0@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x56499f8ce5d0 <e23425#> {f26} @dt=0x56499f8cbee0@(nw6)
    1:2:2:1:1: SEL 0x56499f92df30 <e23447#> {f26} @dt=0x56499f88a400@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x56499fa5be80 <e23438#> {f26} @dt=0x56499f8bdce0@(nw32)  instruction [RV] <- VAR 0x56499f8bf990 <e23250#> {f3} @dt=0x56499f8bdce0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x56499fabaa90 <e23466#> {f26} @dt=0x56499fab2600@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x56499faba680 <e23440#> {f26} @dt=0x56499fab9970@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x56499fa5bfa0 <e23424#> {f26} @dt=0x56499f8cbee0@(nw6)  funct [LV] => VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1: CASE 0x56499f8b5b60 <e8667> {f27}
    1:2:2:1:1: VARREF 0x56499fa5c0c0 <e23471#> {f27} @dt=0x56499f8c9ca0@(nw6)  op [RV] <- VAR 0x56499f8ca1a0 <e23309#> {f19} @dt=0x56499f8c9ca0@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x56499f8db520 <e6379> {f28}
    1:2:2:1:2:1: CONST 0x56499f8ce960 <e6000> {f28} @dt=0x56499f88a400@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x56499f8cec70 <e6001> {f28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8cf200 <e23473#> {f29} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabaea0 <e23486#> {f29} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5c1e0 <e23472#> {f29} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8cf7a0 <e23488#> {f30} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabb1d0 <e23501#> {f30} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5c300 <e23487#> {f30} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8cfd40 <e23503#> {f31} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabb500 <e23516#> {f31} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5c420 <e23502#> {f31} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8d02e0 <e23518#> {f32} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fabb830 <e23531#> {f32} @dt=0x56499f8c4de0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5c540 <e23517#> {f32} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8d0880 <e23533#> {f33} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fabbb60 <e23546#> {f33} @dt=0x56499f8c5c60@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5c660 <e23532#> {f33} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8d0e20 <e23548#> {f34} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabbe90 <e23561#> {f34} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5c780 <e23547#> {f34} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8d2fe0 <e23563#> {f35} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x56499f8d2ee0 <e6140> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x56499f8d2880 <e6136> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x56499f8d2220 <e6121> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: LOGOR 0x56499f8d1bc0 <e6106> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x56499f8d1560 <e6091> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: VARREF 0x56499fa5c8a0 <e23564#> {f35} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:1:2: CONST 0x56499f8d12d0 <e6077> {f35} @dt=0x56499f88a400@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x56499f8d1b00 <e6092> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: VARREF 0x56499fa5c9c0 <e23569#> {f35} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2:2: CONST 0x56499f8d1870 <e6088> {f35} @dt=0x56499f88a400@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x56499f8d2160 <e6107> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x56499fa5cae0 <e23574#> {f35} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x56499f8d1ed0 <e6103> {f35} @dt=0x56499f88a400@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:2: EQ 0x56499f8d27c0 <e6122> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x56499fa5cc00 <e23579#> {f35} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x56499f8d2530 <e6118> {f35} @dt=0x56499f88a400@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:2: EQ 0x56499f8d2e20 <e6137> {f35} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x56499fa5cd20 <e23584#> {f35} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f8d2b90 <e6133> {f35} @dt=0x56499f88a400@(G/w6)  6'h11
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5ce40 <e23562#> {f35} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8d51a0 <e23590#> {f36} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x56499f8d50a0 <e6216> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x56499f8d4a40 <e6212> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x56499f8d43e0 <e6197> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: LOGOR 0x56499f8d3d80 <e6182> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x56499f8d3720 <e6167> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: VARREF 0x56499fa5cf60 <e23591#> {f36} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:1:2: CONST 0x56499f8d3490 <e6153> {f36} @dt=0x56499f88a400@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x56499f8d3cc0 <e6168> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: VARREF 0x56499fa5d080 <e23596#> {f36} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2:2: CONST 0x56499f8d3a30 <e6164> {f36} @dt=0x56499f88a400@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x56499f8d4320 <e6183> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x56499fa5d1a0 <e23601#> {f36} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x56499f8d4090 <e6179> {f36} @dt=0x56499f88a400@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:2: EQ 0x56499f8d4980 <e6198> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x56499fa5d2c0 <e23606#> {f36} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x56499f8d46f0 <e6194> {f36} @dt=0x56499f88a400@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:2: EQ 0x56499f8d4fe0 <e6213> {f36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x56499fa5d3e0 <e23611#> {f36} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f8d4d50 <e6209> {f36} @dt=0x56499f88a400@(G/w6)  6'h13
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5d500 <e23589#> {f36} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: CASE 0x56499f8d5440 <e6305> {f37}
    1:2:2:1:2:2:1:1: VARREF 0x56499fa5d620 <e23616#> {f37} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: CASEITEM 0x56499f8d6090 <e6239> {f38}
    1:2:2:1:2:2:1:2:1: CONST 0x56499f8d5600 <e6227> {f38} @dt=0x56499f88a400@(G/w6)  6'h11
    1:2:2:1:2:2:1:2:2: BEGIN 0x56499f8d5910 <e6228> {f38} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x56499f8d5ea0 <e23618#> {f39} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x56499f8d5c10 <e6237> {f39} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x56499fa5d740 <e23617#> {f39} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x56499f8d6c80 <e6258> {f41}
    1:2:2:1:2:2:1:2:1: CONST 0x56499f8d6150 <e6245> {f41} @dt=0x56499f88a400@(G/w6)  6'h13
    1:2:2:1:2:2:1:2:2: BEGIN 0x56499f8d6460 <e6246> {f41} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x56499f8d6a90 <e23620#> {f42} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x56499f8d6800 <e6255> {f42} @dt=0x56499f88a400@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x56499fa5d860 <e23619#> {f42} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x56499f8d78d0 <e6277> {f44}
    1:2:2:1:2:2:1:2:1: CONST 0x56499f8d6d40 <e6264> {f44} @dt=0x56499f88a400@(G/w6)  6'h10
    1:2:2:1:2:2:1:2:2: BEGIN 0x56499f8d7050 <e6265> {f44} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x56499f8d76a0 <e23622#> {f45} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x56499f8d73f0 <e6274> {f45} @dt=0x56499f88a400@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x56499fa5d980 <e23621#> {f45} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x56499f8d84d0 <e6296> {f47}
    1:2:2:1:2:2:1:2:1: CONST 0x56499f8d7990 <e6283> {f47} @dt=0x56499f88a400@(G/w6)  6'h12
    1:2:2:1:2:2:1:2:2: BEGIN 0x56499f8d7ce0 <e6284> {f47} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x56499f8d8390 <e23624#> {f48} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x56499f8d80c0 <e6293> {f48} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x56499fa5daa0 <e23623#> {f48} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x56499f8d8bf0 <e6304> {f50}
    1:2:2:1:2:2:1:2:2: BEGIN 0x56499f8d8650 <e6297> {f50} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x56499f8d8ab0 <e23626#> {f51} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: VARREF 0x56499fa5dbc0 <e23627#> {f51} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x56499fa5dce0 <e23625#> {f51} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8d9c70 <e23633#> {f54} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x56499f8d9b70 <e6334> {f54} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x56499f8d9460 <e6330> {f54} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x56499fa5de00 <e23634#> {f54} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x56499f8d9190 <e6316> {f54} @dt=0x56499f88a400@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x56499f8d9ab0 <e6331> {f54} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x56499fa5df20 <e23639#> {f54} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f8d97e0 <e6327> {f54} @dt=0x56499f88a400@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5e040 <e23632#> {f54} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8da2c0 <e23645#> {f55} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabcd20 <e23658#> {f55} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5e160 <e23644#> {f55} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8db2f0 <e23660#> {f56} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x56499f8db1f0 <e6376> {f56} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x56499f8daae0 <e6372> {f56} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x56499fa5e280 <e23661#> {f56} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x56499f8da810 <e6358> {f56} @dt=0x56499f88a400@(G/w6)  6'h10
    1:2:2:1:2:2:1:1:2: EQ 0x56499f8db130 <e6373> {f56} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x56499fa5e3a0 <e23666#> {f56} @dt=0x56499f8cbee0@(nw6)  funct [RV] <- VAR 0x56499f8cc3e0 <e23325#> {f21} @dt=0x56499f8cbee0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f8dae60 <e6369> {f56} @dt=0x56499f88a400@(G/w6)  6'h12
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5e4c0 <e23659#> {f56} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8e1180 <e6534> {f59}
    1:2:2:1:2:1: CONST 0x56499f8db5e0 <e6385> {f59} @dt=0x56499f88a400@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x56499f8db930 <e6386> {f59} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8dc9f0 <e23672#> {f60} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x56499f8dc8f0 <e6415> {f60} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x56499f8dc1e0 <e6411> {f60} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x56499fa5e5e0 <e23673#> {f60} @dt=0x56499f8cadc0@(nw5)  rt [RV] <- VAR 0x56499f8cb2c0 <e23317#> {f20} @dt=0x56499f8cadc0@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x56499f8dbf10 <e6397> {f60} @dt=0x56499f838e90@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:2: EQ 0x56499f8dc830 <e6412> {f60} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x56499fa5e700 <e23678#> {f60} @dt=0x56499f8cadc0@(nw5)  rt [RV] <- VAR 0x56499f8cb2c0 <e23317#> {f20} @dt=0x56499f8cadc0@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f8dc560 <e6408> {f60} @dt=0x56499f838e90@(G/w5)  5'h10
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5e820 <e23671#> {f60} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8dd080 <e23684#> {f61} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabd3d0 <e23697#> {f61} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5e940 <e23683#> {f61} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8dd6d0 <e23699#> {f62} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabd700 <e23712#> {f62} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5ea60 <e23698#> {f62} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ddd20 <e23714#> {f63} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f8dda50 <e6447> {f63} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5eb80 <e23713#> {f63} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8de3b0 <e23716#> {f64} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f8de0e0 <e6458> {f64} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5eca0 <e23715#> {f64} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8dea00 <e23718#> {f65} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabda30 <e23731#> {f65} @dt=0x56499f8c6420@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5edc0 <e23717#> {f65} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8df090 <e23733#> {f66} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabdd60 <e23746#> {f66} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5eee0 <e23732#> {f66} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8df510 <e23748#> {f67} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa5f000 <e23749#> {f67} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f120 <e23747#> {f67} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8dfb40 <e23751#> {f68} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f8df870 <e6497> {f68} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f240 <e23750#> {f68} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e0240 <e23753#> {f69} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabe090 <e23766#> {f69} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f360 <e23752#> {f69} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e0890 <e23768#> {f70} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabe3c0 <e23781#> {f70} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f480 <e23767#> {f70} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e0ee0 <e23783#> {f71} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabe6f0 <e23796#> {f71} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f5a0 <e23782#> {f71} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8e6360 <e6669> {f75}
    1:2:2:1:2:1: CONST 0x56499f8e1240 <e6540> {f75} @dt=0x56499f88a400@(G/w6)  6'h2
    1:2:2:1:2:2: BEGIN 0x56499f8e1590 <e6541> {f75} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e1c40 <e23798#> {f76} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabea20 <e23811#> {f76} @dt=0x56499f8c0aa0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f6c0 <e23797#> {f76} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e22d0 <e23813#> {f77} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabed50 <e23826#> {f77} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f7e0 <e23812#> {f77} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e2920 <e23828#> {f78} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabf080 <e23841#> {f78} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5f900 <e23827#> {f78} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e2f70 <e23843#> {f79} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f8e2ca0 <e6582> {f79} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5fa20 <e23842#> {f79} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e3600 <e23845#> {f80} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f8e3330 <e6593> {f80} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5fb40 <e23844#> {f80} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e3c50 <e23847#> {f81} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabf3b0 <e23860#> {f81} @dt=0x56499f8c6420@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5fc60 <e23846#> {f81} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e42e0 <e23862#> {f82} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabf6e0 <e23875#> {f82} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5fd80 <e23861#> {f82} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e4760 <e23877#> {f83} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa5fea0 <e23878#> {f83} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5ffc0 <e23876#> {f83} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e4d90 <e23880#> {f84} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f8e4ac0 <e6632> {f84} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa600e0 <e23879#> {f84} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e5490 <e23882#> {f85} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabfa10 <e23895#> {f85} @dt=0x56499f8c79a0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60200 <e23881#> {f85} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e5ae0 <e23897#> {f86} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fabfd40 <e23910#> {f86} @dt=0x56499f8c7ec0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60320 <e23896#> {f86} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e6130 <e23912#> {f87} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac0070 <e23925#> {f87} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60440 <e23911#> {f87} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8eb570 <e6804> {f89}
    1:2:2:1:2:1: CONST 0x56499f8e6420 <e6675> {f89} @dt=0x56499f88a400@(G/w6)  6'h3
    1:2:2:1:2:2: BEGIN 0x56499f8e6770 <e6676> {f89} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e6e50 <e23927#> {f90} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac03a0 <e23940#> {f90} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60560 <e23926#> {f90} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e74e0 <e23942#> {f91} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac06d0 <e23955#> {f91} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60680 <e23941#> {f91} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e7b30 <e23957#> {f92} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac0a00 <e23970#> {f92} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa607a0 <e23956#> {f92} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e8180 <e23972#> {f93} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f8e7eb0 <e6717> {f93} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x56499fa608c0 <e23971#> {f93} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e8810 <e23974#> {f94} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f8e8540 <e6728> {f94} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x56499fa609e0 <e23973#> {f94} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e8e60 <e23976#> {f95} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac0d30 <e23989#> {f95} @dt=0x56499f8c6420@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60b00 <e23975#> {f95} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e94f0 <e23991#> {f96} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac1060 <e24004#> {f96} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60c20 <e23990#> {f96} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e9970 <e24006#> {f97} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa60d40 <e24007#> {f97} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60e60 <e24005#> {f97} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8e9fa0 <e24009#> {f98} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f8e9cd0 <e6767> {f98} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa60f80 <e24008#> {f98} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ea6a0 <e24011#> {f99} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac1390 <e24024#> {f99} @dt=0x56499f8c79a0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa610a0 <e24010#> {f99} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8eacf0 <e24026#> {f100} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac16c0 <e24039#> {f100} @dt=0x56499f8c7ec0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa611c0 <e24025#> {f100} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8eb340 <e24041#> {f101} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac19f0 <e24054#> {f101} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa612e0 <e24040#> {f101} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8f0780 <e6939> {f103}
    1:2:2:1:2:1: CONST 0x56499f8eb630 <e6810> {f103} @dt=0x56499f88a400@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x56499f8eb980 <e6811> {f103} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ec060 <e24056#> {f104} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac1d20 <e24069#> {f104} @dt=0x56499f8c0aa0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61400 <e24055#> {f104} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ec6f0 <e24071#> {f105} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac2050 <e24084#> {f105} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61520 <e24070#> {f105} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ecd40 <e24086#> {f106} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac2380 <e24099#> {f106} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61640 <e24085#> {f106} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ed390 <e24101#> {f107} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac26b0 <e24114#> {f107} @dt=0x56499f8c4de0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61760 <e24100#> {f107} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8eda20 <e24116#> {f108} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac29e0 <e24129#> {f108} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61880 <e24115#> {f108} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ee070 <e24131#> {f109} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac2d10 <e24144#> {f109} @dt=0x56499f8c6420@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa619a0 <e24130#> {f109} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ee700 <e24146#> {f110} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac3040 <e24159#> {f110} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61ac0 <e24145#> {f110} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8eeb80 <e24161#> {f111} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa61be0 <e24162#> {f111} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61d00 <e24160#> {f111} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ef1b0 <e24164#> {f112} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f8eeee0 <e6902> {f112} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61e20 <e24163#> {f112} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ef8b0 <e24166#> {f113} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac3370 <e24179#> {f113} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa61f40 <e24165#> {f113} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8eff00 <e24181#> {f114} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac36a0 <e24194#> {f114} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62060 <e24180#> {f114} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f0550 <e24196#> {f115} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac39d0 <e24209#> {f115} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62180 <e24195#> {f115} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8f5990 <e7074> {f118}
    1:2:2:1:2:1: CONST 0x56499f8f0840 <e6945> {f118} @dt=0x56499f88a400@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x56499f8f0b90 <e6946> {f118} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f1270 <e24211#> {f119} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac3d00 <e24224#> {f119} @dt=0x56499f8c0aa0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa622a0 <e24210#> {f119} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f1900 <e24226#> {f120} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac4030 <e24239#> {f120} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa623c0 <e24225#> {f120} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f1f50 <e24241#> {f121} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac4360 <e24254#> {f121} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa624e0 <e24240#> {f121} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f25a0 <e24256#> {f122} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac4690 <e24269#> {f122} @dt=0x56499f8c4de0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62600 <e24255#> {f122} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f2c30 <e24271#> {f123} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac49c0 <e24284#> {f123} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62720 <e24270#> {f123} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f3280 <e24286#> {f124} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac4cf0 <e24299#> {f124} @dt=0x56499f8c6420@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62840 <e24285#> {f124} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f3910 <e24301#> {f125} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac5020 <e24314#> {f125} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62960 <e24300#> {f125} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f3d90 <e24316#> {f126} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa62a80 <e24317#> {f126} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62ba0 <e24315#> {f126} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f43c0 <e24319#> {f127} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f8f40f0 <e7037> {f127} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62cc0 <e24318#> {f127} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f4ac0 <e24321#> {f128} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac5350 <e24334#> {f128} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62de0 <e24320#> {f128} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f5110 <e24336#> {f129} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac5680 <e24349#> {f129} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa62f00 <e24335#> {f129} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f5760 <e24351#> {f130} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac59b0 <e24364#> {f130} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63020 <e24350#> {f130} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8faba0 <e7209> {f134}
    1:2:2:1:2:1: CONST 0x56499f8f5a50 <e7080> {f134} @dt=0x56499f88a400@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x56499f8f5da0 <e7081> {f134} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f6480 <e24366#> {f135} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac5ce0 <e24379#> {f135} @dt=0x56499f8c0aa0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63140 <e24365#> {f135} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f6b10 <e24381#> {f136} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac6010 <e24394#> {f136} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63260 <e24380#> {f136} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f7160 <e24396#> {f137} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac6340 <e24409#> {f137} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63380 <e24395#> {f137} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f77b0 <e24411#> {f138} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac6670 <e24424#> {f138} @dt=0x56499f8c4de0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa634a0 <e24410#> {f138} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f7e40 <e24426#> {f139} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac69a0 <e24439#> {f139} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa635c0 <e24425#> {f139} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f8490 <e24441#> {f140} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac6cd0 <e24454#> {f140} @dt=0x56499f8c6420@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa636e0 <e24440#> {f140} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f8b20 <e24456#> {f141} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac7000 <e24469#> {f141} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63800 <e24455#> {f141} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f8fa0 <e24471#> {f142} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa63920 <e24472#> {f142} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63a40 <e24470#> {f142} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f95d0 <e24474#> {f143} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f8f9300 <e7172> {f143} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63b60 <e24473#> {f143} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8f9cd0 <e24476#> {f144} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac7330 <e24489#> {f144} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63c80 <e24475#> {f144} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fa320 <e24491#> {f145} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac7660 <e24504#> {f145} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63da0 <e24490#> {f145} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fa970 <e24506#> {f146} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac7990 <e24519#> {f146} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63ec0 <e24505#> {f146} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f8ffdb0 <e7344> {f148}
    1:2:2:1:2:1: CONST 0x56499f8fac60 <e7215> {f148} @dt=0x56499f88a400@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x56499f8fafb0 <e7216> {f148} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fb690 <e24521#> {f149} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac7cc0 <e24534#> {f149} @dt=0x56499f8c0aa0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa63fe0 <e24520#> {f149} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fbd20 <e24536#> {f150} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac7ff0 <e24549#> {f150} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64100 <e24535#> {f150} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fc370 <e24551#> {f151} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac8320 <e24564#> {f151} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64220 <e24550#> {f151} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fc9c0 <e24566#> {f152} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac8650 <e24579#> {f152} @dt=0x56499f8c4de0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64340 <e24565#> {f152} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fd050 <e24581#> {f153} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fac8980 <e24594#> {f153} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64460 <e24580#> {f153} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fd6a0 <e24596#> {f154} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac8cb0 <e24609#> {f154} @dt=0x56499f8c6420@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64580 <e24595#> {f154} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fdd30 <e24611#> {f155} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac8fe0 <e24624#> {f155} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa646a0 <e24610#> {f155} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fe1b0 <e24626#> {f156} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa647c0 <e24627#> {f156} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa648e0 <e24625#> {f156} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8fe7e0 <e24629#> {f157} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f8fe510 <e7307> {f157} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64a00 <e24628#> {f157} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8feee0 <e24631#> {f158} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac9310 <e24644#> {f158} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64b20 <e24630#> {f158} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ff530 <e24646#> {f159} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac9640 <e24659#> {f159} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64c40 <e24645#> {f159} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f8ffb80 <e24661#> {f160} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac9970 <e24674#> {f160} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64d60 <e24660#> {f160} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f904fc0 <e7479> {f163}
    1:2:2:1:2:1: CONST 0x56499f8ffe70 <e7350> {f163} @dt=0x56499f88a400@(G/w6)  6'h8
    1:2:2:1:2:2: BEGIN 0x56499f9001c0 <e7351> {f163} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f9008a0 <e24676#> {f164} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac9ca0 <e24689#> {f164} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64e80 <e24675#> {f164} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f900f30 <e24691#> {f165} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fac9fd0 <e24704#> {f165} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa64fa0 <e24690#> {f165} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f901580 <e24706#> {f166} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499faca300 <e24719#> {f166} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa650c0 <e24705#> {f166} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f901bd0 <e24721#> {f167} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499faca630 <e24734#> {f167} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa651e0 <e24720#> {f167} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f902260 <e24736#> {f168} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499faca960 <e24749#> {f168} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65300 <e24735#> {f168} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9028b0 <e24751#> {f169} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facac90 <e24764#> {f169} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65420 <e24750#> {f169} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f902f40 <e24766#> {f170} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facafc0 <e24779#> {f170} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65540 <e24765#> {f170} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9033c0 <e24781#> {f171} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa65660 <e24782#> {f171} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65780 <e24780#> {f171} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9039f0 <e24784#> {f172} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f903720 <e7442> {f172} @dt=0x56499f88a400@(G/w6)  6'h20
    1:2:2:1:2:2:1:2: VARREF 0x56499fa658a0 <e24783#> {f172} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9040f0 <e24786#> {f173} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facb2f0 <e24799#> {f173} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa659c0 <e24785#> {f173} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f904740 <e24801#> {f174} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facb620 <e24814#> {f174} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65ae0 <e24800#> {f174} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f904d90 <e24816#> {f175} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facb950 <e24829#> {f175} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65c00 <e24815#> {f175} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f90a1d0 <e7614> {f178}
    1:2:2:1:2:1: CONST 0x56499f905080 <e7485> {f178} @dt=0x56499f88a400@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x56499f9053d0 <e7486> {f178} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f905ab0 <e24831#> {f179} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facbc80 <e24844#> {f179} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65d20 <e24830#> {f179} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f906140 <e24846#> {f180} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facbfb0 <e24859#> {f180} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65e40 <e24845#> {f180} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f906790 <e24861#> {f181} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facc2e0 <e24874#> {f181} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa65f60 <e24860#> {f181} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f906de0 <e24876#> {f182} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499facc610 <e24889#> {f182} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66080 <e24875#> {f182} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f907470 <e24891#> {f183} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499facc940 <e24904#> {f183} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa661a0 <e24890#> {f183} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f907ac0 <e24906#> {f184} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499faccc70 <e24919#> {f184} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa662c0 <e24905#> {f184} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f908150 <e24921#> {f185} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499faccfa0 <e24934#> {f185} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa663e0 <e24920#> {f185} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9085d0 <e24936#> {f186} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa66500 <e24937#> {f186} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66620 <e24935#> {f186} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f908c00 <e24939#> {f187} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f908930 <e7577> {f187} @dt=0x56499f88a400@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66740 <e24938#> {f187} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f909300 <e24941#> {f188} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facd2d0 <e24954#> {f188} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66860 <e24940#> {f188} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f909950 <e24956#> {f189} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facd600 <e24969#> {f189} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66980 <e24955#> {f189} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f909fa0 <e24971#> {f190} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facd930 <e24984#> {f190} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66aa0 <e24970#> {f190} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f90f490 <e7749> {f193}
    1:2:2:1:2:1: CONST 0x56499f90a290 <e7620> {f193} @dt=0x56499f88a400@(G/w6)  6'ha
    1:2:2:1:2:2: BEGIN 0x56499f90a5e0 <e7621> {f193} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f90acc0 <e24986#> {f194} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facdc60 <e24999#> {f194} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66bc0 <e24985#> {f194} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90b350 <e25001#> {f195} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499face7a0 <e25014#> {f195} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66ce0 <e25000#> {f195} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90b9a0 <e25016#> {f196} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facead0 <e25029#> {f196} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66e00 <e25015#> {f196} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90bff0 <e25031#> {f197} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499facee00 <e25044#> {f197} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa66f20 <e25030#> {f197} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90c680 <e25046#> {f198} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499facf130 <e25059#> {f198} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa67040 <e25045#> {f198} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90ccd0 <e25061#> {f199} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facf460 <e25074#> {f199} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa67160 <e25060#> {f199} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90d360 <e25076#> {f200} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facf790 <e25089#> {f200} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa67280 <e25075#> {f200} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90d7e0 <e25091#> {f201} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa673a0 <e25092#> {f201} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa674c0 <e25090#> {f201} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90de10 <e25094#> {f202} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f90db40 <e7712> {f202} @dt=0x56499f88a400@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x56499fa675e0 <e25093#> {f202} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90e510 <e25096#> {f203} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facfac0 <e25109#> {f203} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa67700 <e25095#> {f203} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90eb60 <e25111#> {f204} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499facfdf0 <e25124#> {f204} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa54ff0 <e25110#> {f204} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f90f1b0 <e25126#> {f205} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad0120 <e25139#> {f205} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55110 <e25125#> {f205} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f914670 <e7884> {f222}
    1:2:2:1:2:1: CONST 0x56499f90f550 <e7755> {f222} @dt=0x56499f88a400@(G/w6)  6'hc
    1:2:2:1:2:2: BEGIN 0x56499f90f8a0 <e7756> {f222} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f90ff50 <e25141#> {f223} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad0450 <e25154#> {f223} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55230 <e25140#> {f223} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9105e0 <e25156#> {f224} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad0780 <e25169#> {f224} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55350 <e25155#> {f224} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f910c30 <e25171#> {f225} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad0ab0 <e25184#> {f225} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55490 <e25170#> {f225} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f911280 <e25186#> {f226} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad0de0 <e25199#> {f226} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa555b0 <e25185#> {f226} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f911910 <e25201#> {f227} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad1110 <e25214#> {f227} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa556d0 <e25200#> {f227} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f911f60 <e25216#> {f228} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad1440 <e25229#> {f228} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55810 <e25215#> {f228} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9125f0 <e25231#> {f229} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad1770 <e25244#> {f229} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55930 <e25230#> {f229} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f912a70 <e25246#> {f230} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa55a70 <e25247#> {f230} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55bb0 <e25245#> {f230} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9130a0 <e25249#> {f231} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f912dd0 <e7847> {f231} @dt=0x56499f88a400@(G/w6)  6'h24
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55cf0 <e25248#> {f231} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9137a0 <e25251#> {f232} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad1aa0 <e25264#> {f232} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa55e10 <e25250#> {f232} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f913df0 <e25266#> {f233} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad1dd0 <e25279#> {f233} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa69830 <e25265#> {f233} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f914440 <e25281#> {f234} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad2100 <e25294#> {f234} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa69950 <e25280#> {f234} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f919880 <e8019> {f236}
    1:2:2:1:2:1: CONST 0x56499f914730 <e7890> {f236} @dt=0x56499f88a400@(G/w6)  6'hd
    1:2:2:1:2:2: BEGIN 0x56499f914a80 <e7891> {f236} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f915160 <e25296#> {f237} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad2430 <e25309#> {f237} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa69a70 <e25295#> {f237} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9157f0 <e25311#> {f238} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad2760 <e25324#> {f238} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa69b90 <e25310#> {f238} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f915e40 <e25326#> {f239} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad2a90 <e25339#> {f239} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa69cb0 <e25325#> {f239} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f916490 <e25341#> {f240} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad2dc0 <e25354#> {f240} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa69dd0 <e25340#> {f240} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f916b20 <e25356#> {f241} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad30f0 <e25369#> {f241} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa69ef0 <e25355#> {f241} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f917170 <e25371#> {f242} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad3420 <e25384#> {f242} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a010 <e25370#> {f242} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f917800 <e25386#> {f243} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad3750 <e25399#> {f243} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a130 <e25385#> {f243} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f917c80 <e25401#> {f244} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa6a250 <e25402#> {f244} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a370 <e25400#> {f244} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9182b0 <e25404#> {f245} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f917fe0 <e7982> {f245} @dt=0x56499f88a400@(G/w6)  6'h25
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a490 <e25403#> {f245} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9189b0 <e25406#> {f246} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad3a80 <e25419#> {f246} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a5b0 <e25405#> {f246} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f919000 <e25421#> {f247} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad3db0 <e25434#> {f247} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a6d0 <e25420#> {f247} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f919650 <e25436#> {f248} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad40e0 <e25449#> {f248} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a7f0 <e25435#> {f248} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f91ea90 <e8154> {f250}
    1:2:2:1:2:1: CONST 0x56499f919940 <e8025> {f250} @dt=0x56499f88a400@(G/w6)  6'he
    1:2:2:1:2:2: BEGIN 0x56499f919c90 <e8026> {f250} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f91a370 <e25451#> {f251} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad4410 <e25464#> {f251} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6a910 <e25450#> {f251} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91aa00 <e25466#> {f252} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad4740 <e25479#> {f252} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6aa30 <e25465#> {f252} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91b050 <e25481#> {f253} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad4a70 <e25494#> {f253} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6ab50 <e25480#> {f253} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91b6a0 <e25496#> {f254} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad4da0 <e25509#> {f254} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6ac70 <e25495#> {f254} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91bd30 <e25511#> {f255} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad50d0 <e25524#> {f255} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6ad90 <e25510#> {f255} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91c380 <e25526#> {f256} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad5400 <e25539#> {f256} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6aeb0 <e25525#> {f256} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91ca10 <e25541#> {f257} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad5730 <e25554#> {f257} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6afd0 <e25540#> {f257} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91ce90 <e25556#> {f258} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa6b0f0 <e25557#> {f258} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b210 <e25555#> {f258} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91d4c0 <e25559#> {f259} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f91d1f0 <e8117> {f259} @dt=0x56499f88a400@(G/w6)  6'h26
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b330 <e25558#> {f259} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91dbc0 <e25561#> {f260} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad5a60 <e25574#> {f260} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b450 <e25560#> {f260} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91e210 <e25576#> {f261} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad5d90 <e25589#> {f261} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b570 <e25575#> {f261} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91e860 <e25591#> {f262} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad60c0 <e25604#> {f262} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b690 <e25590#> {f262} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f923f60 <e8289> {f264}
    1:2:2:1:2:1: CONST 0x56499f91eb50 <e8160> {f264} @dt=0x56499f88a400@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x56499f91eea0 <e8161> {f264} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f91f790 <e25606#> {f265} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad63f0 <e25619#> {f265} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b7b0 <e25605#> {f265} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f91fe20 <e25621#> {f266} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad6720 <e25634#> {f266} @dt=0x56499f8c1ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b8d0 <e25620#> {f266} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f920470 <e25636#> {f267} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad6a50 <e25649#> {f267} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6b9f0 <e25635#> {f267} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f920ac0 <e25651#> {f268} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad6d80 <e25664#> {f268} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6bb10 <e25650#> {f268} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f921150 <e25666#> {f269} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad70b0 <e25679#> {f269} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6bc30 <e25665#> {f269} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9217a0 <e25681#> {f270} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad73e0 <e25694#> {f270} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6bd50 <e25680#> {f270} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f921e30 <e25696#> {f271} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad7710 <e25709#> {f271} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6be70 <e25695#> {f271} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9222b0 <e25711#> {f272} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa6bf90 <e25712#> {f272} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c0b0 <e25710#> {f272} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9228e0 <e25714#> {f273} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f922610 <e8252> {f273} @dt=0x56499f88a400@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c1d0 <e25713#> {f273} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f922fe0 <e25716#> {f274} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad7a40 <e25729#> {f274} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c2f0 <e25715#> {f274} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f923630 <e25731#> {f275} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad7d70 <e25744#> {f275} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c410 <e25730#> {f275} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f923c80 <e25746#> {f276} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad80a0 <e25759#> {f276} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c530 <e25745#> {f276} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f928650 <e8402> {f283}
    1:2:2:1:2:1: CONST 0x56499f924020 <e8295> {f283} @dt=0x56499f88a400@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x56499f924370 <e8296> {f283} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f924a20 <e25761#> {f284} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad83d0 <e25774#> {f284} @dt=0x56499f8c0aa0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c650 <e25760#> {f284} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9250b0 <e25776#> {f285} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad8700 <e25789#> {f285} @dt=0x56499f8c1ec0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c770 <e25775#> {f285} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f925700 <e25791#> {f286} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad8a30 <e25804#> {f286} @dt=0x56499f8c4300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c890 <e25790#> {f286} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f925d50 <e25806#> {f287} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad8d60 <e25819#> {f287} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6c9b0 <e25805#> {f287} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9263e0 <e25821#> {f288} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fad9090 <e25834#> {f288} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6cad0 <e25820#> {f288} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f926a30 <e25836#> {f289} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad93c0 <e25849#> {f289} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6cbf0 <e25835#> {f289} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9270c0 <e25851#> {f290} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad96f0 <e25864#> {f290} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6cd10 <e25850#> {f290} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f927540 <e25866#> {f291} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa6ce30 <e25867#> {f291} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6cf50 <e25865#> {f291} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f927b70 <e25869#> {f292} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f9278a0 <e8387> {f292} @dt=0x56499f88a400@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d070 <e25868#> {f292} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f928480 <e25871#> {f293} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad9a20 <e25884#> {f293} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d190 <e25870#> {f293} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f92d440 <e8537> {f301}
    1:2:2:1:2:1: CONST 0x56499f928710 <e8408> {f301} @dt=0x56499f88a400@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x56499f9289e0 <e8409> {f301} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f929070 <e25886#> {f302} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fad9d50 <e25899#> {f302} @dt=0x56499f8c0aa0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d2b0 <e25885#> {f302} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9296d0 <e25901#> {f303} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fada080 <e25914#> {f303} @dt=0x56499f8c1ec0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d3d0 <e25900#> {f303} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f929cf0 <e25916#> {f304} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fada3b0 <e25929#> {f304} @dt=0x56499f8c4300@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d4f0 <e25915#> {f304} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92a310 <e25931#> {f305} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fada6e0 <e25944#> {f305} @dt=0x56499f8c4de0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d610 <e25930#> {f305} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92a970 <e25946#> {f306} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499fadaa10 <e25959#> {f306} @dt=0x56499f8c5c60@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d730 <e25945#> {f306} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92af90 <e25961#> {f307} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fadad40 <e25974#> {f307} @dt=0x56499f8c6420@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d850 <e25960#> {f307} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92b5f0 <e25976#> {f308} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fadb070 <e25989#> {f308} @dt=0x56499f8c89e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6d970 <e25975#> {f308} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92ba10 <e25991#> {f309} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa6da90 <e25992#> {f309} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6dbb0 <e25990#> {f309} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92c010 <e25994#> {f310} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f92bd40 <e8500> {f310} @dt=0x56499f88a400@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6dcd0 <e25993#> {f310} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92c680 <e25996#> {f311} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fadb3a0 <e26009#> {f311} @dt=0x56499f8c79a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6ddf0 <e25995#> {f311} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92cca0 <e26011#> {f312} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fadb6d0 <e26024#> {f312} @dt=0x56499f8c7ec0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6df10 <e26010#> {f312} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92d2c0 <e26026#> {f313} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fadba00 <e26039#> {f313} @dt=0x56499f8c8f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e030 <e26025#> {f313} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f932120 <e8666> {f318}
    1:2:2:1:2:2: BEGIN 0x56499f92d5c0 <e8538> {f318} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f92dc70 <e26041#> {f319} @dt=0x56499f8c0aa0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f92d9a0 <e8547> {f319} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e150 <e26040#> {f319} @dt=0x56499f8c0aa0@(nw1)  register_write [LV] => VAR 0x56499f8c1440 <e23258#> {f5} @dt=0x56499f8c0aa0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92e2d0 <e26043#> {f320} @dt=0x56499f8c1ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f92e000 <e8557> {f320} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e270 <e26042#> {f320} @dt=0x56499f8c1ec0@(nw1)  memory_to_register [LV] => VAR 0x56499f8c3fc0 <e23261#> {f6} @dt=0x56499f8c1ec0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92e8f0 <e26045#> {f321} @dt=0x56499f8c4300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f92e620 <e8568> {f321} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e390 <e26044#> {f321} @dt=0x56499f8c4300@(nw1)  memory_write [LV] => VAR 0x56499f8c43e0 <e23264#> {f7} @dt=0x56499f8c4300@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92ef10 <e26047#> {f322} @dt=0x56499f8c4de0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f92ec40 <e8579> {f322} @dt=0x56499f840fc0@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e4b0 <e26046#> {f322} @dt=0x56499f8c4de0@(nw2)  ALU_src_B [LV] => VAR 0x56499f8c5260 <e23267#> {f8} @dt=0x56499f8c4de0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92f570 <e26049#> {f323} @dt=0x56499f8c5c60@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x56499f92f2a0 <e8590> {f323} @dt=0x56499f840fc0@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e5d0 <e26048#> {f323} @dt=0x56499f8c5c60@(nw2)  register_destination [LV] => VAR 0x56499f8c60e0 <e23275#> {f9} @dt=0x56499f8c5c60@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f92fb90 <e26051#> {f324} @dt=0x56499f8c6420@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f92f8c0 <e8601> {f324} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e6f0 <e26050#> {f324} @dt=0x56499f8c6420@(nw1)  branch [LV] => VAR 0x56499f8c6500 <e23283#> {f10} @dt=0x56499f8c6420@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f9301f0 <e26053#> {f325} @dt=0x56499f8c89e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f92ff20 <e8612> {f325} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6e810 <e26052#> {f325} @dt=0x56499f8c89e0@(nw1)  HI_register_write [LV] => VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f930610 <e26055#> {f326} @dt=0x56499f8c8440@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x56499fa6e930 <e26056#> {f326} @dt=0x56499f8c89e0@(nw1)  HI_register_write [RV] <- VAR 0x56499f8c8ac0 <e23303#> {f15} @dt=0x56499f8c89e0@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6ea50 <e26054#> {f326} @dt=0x56499f8c8440@(nw1)  LO_register_write [LV] => VAR 0x56499f8c8520 <e23300#> {f14} @dt=0x56499f8c8440@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f930c40 <e26058#> {f327} @dt=0x56499f8c7060@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x56499f930970 <e8629> {f327} @dt=0x56499f88a400@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6eb70 <e26057#> {f327} @dt=0x56499f8c7060@(nw6)  ALU_function [LV] => VAR 0x56499f8c7560 <e23286#> {f11} @dt=0x56499f8c7060@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f931340 <e26060#> {f328} @dt=0x56499f8c79a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f931070 <e8640> {f328} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6ec90 <e26059#> {f328} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x56499f8c7a80 <e23294#> {f12} @dt=0x56499f8c79a0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f931990 <e26062#> {f329} @dt=0x56499f8c7ec0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f9316c0 <e8651> {f329} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6edb0 <e26061#> {f329} @dt=0x56499f8c7ec0@(nw1)  j_instruction [LV] => VAR 0x56499f8c7fa0 <e23297#> {f13} @dt=0x56499f8c7ec0@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x56499f931fe0 <e26064#> {f330} @dt=0x56499f8c8f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499f931d10 <e8662> {f330} @dt=0x56499f81b380@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x56499fa6eed0 <e26063#> {f330} @dt=0x56499f8c8f40@(nw1)  using_HI_LO [LV] => VAR 0x56499f8c9020 <e23306#> {f16} @dt=0x56499f8c8f40@(nw1)  using_HI_LO OUTPUT PORT
    1: MODULE 0x56499f934a50 <e14458> {g1}  Comparator  L3
    1:2: VAR 0x56499f935ba0 <e23011#> {g3} @dt=0x56499f935720@(nw6)  op INPUT PORT
    1:2: VAR 0x56499f936dc0 <e23019#> {g4} @dt=0x56499f9368e0@(nw5)  rt INPUT PORT
    1:2: VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2: VAR 0x56499f939240 <e23035#> {g6} @dt=0x56499f938d60@(nw32)  b INPUT PORT
    1:2: VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2: ALWAYS 0x56499f942960 <e9018> {g9} [always_comb]
    1:2:2: BEGIN 0x56499f939a00 <e8798> {g9} [UNNAMED]
    1:2:2:1: CASE 0x56499f939d80 <e8800> {g10}
    1:2:2:1:1: VARREF 0x56499fa5a380 <e23044#> {g10} @dt=0x56499f935720@(nw6)  op [RV] <- VAR 0x56499f935ba0 <e23011#> {g3} @dt=0x56499f935720@(nw6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f93dde0 <e8907> {g11}
    1:2:2:1:2:1: CONST 0x56499f939f60 <e8807> {g11} @dt=0x56499f88a400@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x56499f93a2d0 <e8808> {g11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x56499f93dc00 <e8905> {g12}
    1:2:2:1:2:2:1:1: LOGOR 0x56499f93b130 <e8906> {g12} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x56499f93aa50 <e8832> {g12} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x56499fa5a4a0 <e23129#> {g12} @dt=0x56499f9368e0@(nw5)  rt [RV] <- VAR 0x56499f936dc0 <e23019#> {g4} @dt=0x56499f9368e0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x56499f93a760 <e8818> {g12} @dt=0x56499f838e90@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x56499f93b070 <e8833> {g12} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x56499fa5a5c0 <e23134#> {g12} @dt=0x56499f9368e0@(nw5)  rt [RV] <- VAR 0x56499f936dc0 <e23019#> {g4} @dt=0x56499f9368e0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x56499f93ad80 <e8829> {g12} @dt=0x56499f838e90@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x56499f93b270 <e8835> {g12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x56499f93be90 <e23046#> {g13} @dt=0x56499f9396a0@(nw1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x56499fab7870 <e23065#> {g13} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x56499fa5a6e0 <e29153#> {g13} @dt=0x56499faa32d0@(G/sw32)  a [RV] <- VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x56499f93b9e0 <e29157#> {g13} @dt=0x56499faa32d0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x56499fa5a800 <e23045#> {g13} @dt=0x56499f9396a0@(nw1)  c [LV] => VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x56499f93db30 <e8903> {g15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x56499f93cc90 <e8904> {g15} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x56499f93c5b0 <e8879> {g15} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x56499fa5a920 <e23119#> {g15} @dt=0x56499f9368e0@(nw5)  rt [RV] <- VAR 0x56499f936dc0 <e23019#> {g4} @dt=0x56499f9368e0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x56499f93c2c0 <e8865> {g15} @dt=0x56499f838e90@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x56499f93cbd0 <e8880> {g15} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x56499fa5aa40 <e23124#> {g15} @dt=0x56499f9368e0@(nw5)  rt [RV] <- VAR 0x56499f936dc0 <e23019#> {g4} @dt=0x56499f9368e0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x56499f93c8e0 <e8876> {g15} @dt=0x56499f838e90@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x56499f93cdd0 <e8882> {g15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x56499f93d9f0 <e23083#> {g16} @dt=0x56499f9396a0@(nw1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x56499fab7e70 <e23102#> {g16} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x56499fa5ab60 <e29161#> {g16} @dt=0x56499faa32d0@(G/sw32)  a [RV] <- VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x56499f93d540 <e29165#> {g16} @dt=0x56499faa32d0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x56499fa5ac80 <e23082#> {g16} @dt=0x56499f9396a0@(nw1)  c [LV] => VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f93ebb0 <e8926> {g19}
    1:2:2:1:2:1: CONST 0x56499f93dea0 <e8913> {g19} @dt=0x56499f88a400@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x56499f93e240 <e8914> {g19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f93e9a0 <e23140#> {g20} @dt=0x56499f9396a0@(nw1)
    1:2:2:1:2:2:1:1: EQ 0x56499f93e8a0 <e8923> {g20} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa5ada0 <e23141#> {g20} @dt=0x56499f937b20@(nw32)  a [RV] <- VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56499fa5aec0 <e23142#> {g20} @dt=0x56499f938d60@(nw32)  b [RV] <- VAR 0x56499f939240 <e23035#> {g6} @dt=0x56499f938d60@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5afe0 <e23139#> {g20} @dt=0x56499f9396a0@(nw1)  c [LV] => VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f93f980 <e8945> {g22}
    1:2:2:1:2:1: CONST 0x56499f93ec70 <e8932> {g22} @dt=0x56499f88a400@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x56499f93f010 <e8933> {g22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f93f770 <e23148#> {g23} @dt=0x56499f9396a0@(nw1)
    1:2:2:1:2:2:1:1: NEQ 0x56499f93f670 <e8942> {g23} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa5b100 <e23149#> {g23} @dt=0x56499f937b20@(nw32)  a [RV] <- VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x56499fa5b220 <e23150#> {g23} @dt=0x56499f938d60@(nw32)  b [RV] <- VAR 0x56499f939240 <e23035#> {g6} @dt=0x56499f938d60@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5b340 <e23147#> {g23} @dt=0x56499f9396a0@(nw1)  c [LV] => VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f940c40 <e8974> {g25}
    1:2:2:1:2:1: CONST 0x56499f93fa40 <e8951> {g25} @dt=0x56499f88a400@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x56499f93fde0 <e8952> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f940a30 <e23156#> {g26} @dt=0x56499f9396a0@(nw1)
    1:2:2:1:2:2:1:1: LTES 0x56499fab89b0 <e23175#> {g26} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa5b460 <e29169#> {g26} @dt=0x56499faa32d0@(G/sw32)  a [RV] <- VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x56499f940580 <e29173#> {g26} @dt=0x56499faa32d0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5b580 <e23155#> {g26} @dt=0x56499f9396a0@(nw1)  c [LV] => VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f941e30 <e9003> {g28}
    1:2:2:1:2:1: CONST 0x56499f940d00 <e8980> {g28} @dt=0x56499f88a400@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x56499f9410a0 <e8981> {g28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f941cf0 <e23193#> {g29} @dt=0x56499f9396a0@(nw1)
    1:2:2:1:2:2:1:1: GTS 0x56499fab8fb0 <e23212#> {g29} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x56499fa5b6a0 <e29177#> {g29} @dt=0x56499faa32d0@(G/sw32)  a [RV] <- VAR 0x56499f938000 <e23027#> {g5} @dt=0x56499f937b20@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x56499f941840 <e29181#> {g29} @dt=0x56499faa32d0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5b7c0 <e23192#> {g29} @dt=0x56499f9396a0@(nw1)  c [LV] => VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f942820 <e9016> {g31}
    1:2:2:1:2:2: BEGIN 0x56499f941fe0 <e9004> {g31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x56499f9426e0 <e23230#> {g32} @dt=0x56499f9396a0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x56499fab94d0 <e23243#> {g32} @dt=0x56499f9396a0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x56499fa5b8e0 <e23229#> {g32} @dt=0x56499f9396a0@(nw1)  c [LV] => VAR 0x56499f939780 <e23043#> {g7} @dt=0x56499f9396a0@(nw1)  c OUTPUT PORT
    1: MODULE 0x56499f94a190 <e14459> {h1}  Hazard_Unit  L3
    1:2: VAR 0x56499f94a560 <e22684#> {h2} @dt=0x56499f94a480@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x56499f94b460 <e22687#> {h3} @dt=0x56499f94af80@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x56499f94c4a0 <e22695#> {h4} @dt=0x56499f94bfc0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x56499f94d6e0 <e22703#> {h5} @dt=0x56499f94d200@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x56499f94fbc0 <e22719#> {h7} @dt=0x56499f94f6c0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x56499f950120 <e22727#> {h8} @dt=0x56499f950040@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x56499f950680 <e22730#> {h9} @dt=0x56499f9505a0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x56499f951da0 <e22741#> {h11} @dt=0x56499f951cc0@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x56499f952300 <e22744#> {h12} @dt=0x56499f952220@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x56499f953590 <e22747#> {h13} @dt=0x56499f9530b0@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x56499f953bc0 <e22755#> {h14} @dt=0x56499f953ae0@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x56499f9541d0 <e22758#> {h15} @dt=0x56499f9540f0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x56499f954820 <e22761#> {h16} @dt=0x56499f954740@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x56499f954e30 <e22764#> {h17} @dt=0x56499f954d50@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x56499f955440 <e22767#> {h18} @dt=0x56499f955360@(nw1)  LO_register_write_writeback INPUT PORT
    1:2: VAR 0x56499f955a50 <e22770#> {h19} @dt=0x56499f955970@(nw1)  HI_register_write_writeback INPUT PORT
    1:2: VAR 0x56499f956010 <e22773#> {h20} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2: VAR 0x56499f9565b0 <e22776#> {h22} @dt=0x56499f9564d0@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x56499f956b00 <e22779#> {h23} @dt=0x56499f956a20@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x56499f9570e0 <e22782#> {h24} @dt=0x56499f957000@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2: VAR 0x56499f9576f0 <e22785#> {h25} @dt=0x56499f957610@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2: VAR 0x56499f957ce0 <e22788#> {h26} @dt=0x56499f957c00@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x56499f958fd0 <e22791#> {h27} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2: VAR 0x56499f95a300 <e22799#> {h28} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2: VAR 0x56499f95a800 <e22807#> {h31} @dt=0x56499f95a720@(nw1)  lwstall VAR
    1:2: VAR 0x56499f95ac30 <e22810#> {h32} @dt=0x56499f95ab50@(nw1)  branchstall VAR
    1:2: ALWAYS 0x56499f96d470 <e9884> {h34} [always_comb]
    1:2:2: BEGIN 0x56499f95aee0 <e9436> {h34} [UNNAMED]
    1:2:2:1: IF 0x56499f960d00 <e9561> {h36}
    1:2:2:1:1: LOGAND 0x56499f95beb0 <e9562> {h36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56499f95bc20 <e9460> {h36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56499f95b650 <e9455> {h36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56499fab65d0 <e22852#> {h36} @dt=0x56499fab6270@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56499fa54810 <e22850#> {h36} @dt=0x56499f94d200@(nw5)  Rs_execute [RV] <- VAR 0x56499f94d6e0 <e22703#> {h5} @dt=0x56499f94d200@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56499f95b360 <e9446> {h36} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56499f95bb20 <e9456> {h36} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fa54930 <e22853#> {h36} @dt=0x56499f94d200@(nw5)  Rs_execute [RV] <- VAR 0x56499f94d6e0 <e22703#> {h5} @dt=0x56499f94d200@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56499fa54a50 <e22854#> {h36} @dt=0x56499f951340@(nw5)  write_register_memory [RV] <- VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56499fa54b70 <e22859#> {h36} @dt=0x56499f952220@(nw1)  register_write_memory [RV] <- VAR 0x56499f952300 <e22744#> {h12} @dt=0x56499f952220@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f95c080 <e9463> {h36} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x56499f95c730 <e22812#> {h37} @dt=0x56499f958af0@(nw3)
    1:2:2:1:2:1:1: CONST 0x56499f95c440 <e9471> {h37} @dt=0x56499f95c5f0@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x56499fa54c90 <e22811#> {h37} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x56499f958fd0 <e22791#> {h27} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3: IF 0x56499f960c30 <e9559> {h38}
    1:2:2:1:3:1: LOGAND 0x56499f95cce0 <e9560> {h38} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa54db0 <e22840#> {h38} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x56499f956010 <e22773#> {h20} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa54ed0 <e22841#> {h38} @dt=0x56499f954d50@(nw1)  LO_register_write_memory [RV] <- VAR 0x56499f954e30 <e22764#> {h17} @dt=0x56499f954d50@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x56499f95ce80 <e9479> {h38} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x56499f95d530 <e22814#> {h39} @dt=0x56499f958af0@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x56499f95d240 <e9488> {h39} @dt=0x56499f95c5f0@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x56499f790770 <e22813#> {h39} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x56499f958fd0 <e22791#> {h27} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x56499f960b60 <e9557> {h40}
    1:2:2:1:3:3:1: LOGAND 0x56499f95e560 <e9558> {h40} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x56499f95e2b0 <e9513> {h40} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x56499f95dc90 <e9508> {h40} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x56499fab6350 <e22832#> {h40} @dt=0x56499fab6270@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x56499f790890 <e22830#> {h40} @dt=0x56499f94d200@(nw5)  Rs_execute [RV] <- VAR 0x56499f94d6e0 <e22703#> {h5} @dt=0x56499f94d200@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x56499f95d9a0 <e9499> {h40} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x56499f95e1b0 <e9509> {h40} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x56499f7909b0 <e22833#> {h40} @dt=0x56499f94d200@(nw5)  Rs_execute [RV] <- VAR 0x56499f94d6e0 <e22703#> {h5} @dt=0x56499f94d200@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x56499f790ad0 <e22834#> {h40} @dt=0x56499f9530b0@(nw5)  write_register_writeback [RV] <- VAR 0x56499f953590 <e22747#> {h13} @dt=0x56499f9530b0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x56499f790bf0 <e22839#> {h40} @dt=0x56499f953ae0@(nw1)  register_write_writeback [RV] <- VAR 0x56499f953bc0 <e22755#> {h14} @dt=0x56499f953ae0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x56499f95e700 <e9516> {h40} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x56499f95f1c0 <e22816#> {h41} @dt=0x56499f958af0@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x56499f95eed0 <e9525> {h41} @dt=0x56499f95c5f0@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x56499f790d10 <e22815#> {h41} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x56499f958fd0 <e22791#> {h27} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x56499f960a90 <e9555> {h42}
    1:2:2:1:3:3:3:1: LOGAND 0x56499f95f770 <e9556> {h42} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x56499f790e30 <e22821#> {h42} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x56499f956010 <e22773#> {h20} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x56499fa56000 <e22822#> {h42} @dt=0x56499f955360@(nw1)  LO_register_write_writeback [RV] <- VAR 0x56499f955440 <e22767#> {h18} @dt=0x56499f955360@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x56499f95f910 <e9533> {h42} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x56499f95ffc0 <e22818#> {h43} @dt=0x56499f958af0@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x56499f95fcd0 <e9542> {h43} @dt=0x56499f95c5f0@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x56499fa56120 <e22817#> {h43} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x56499f958fd0 <e22791#> {h27} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x56499f960260 <e9544> {h44} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x56499f960910 <e22820#> {h45} @dt=0x56499f958af0@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x56499f960620 <e9553> {h45} @dt=0x56499f95c5f0@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x56499fa56240 <e22819#> {h45} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x56499f958fd0 <e22791#> {h27} @dt=0x56499f958af0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1: IF 0x56499f966790 <e9690> {h48}
    1:2:2:1:1: LOGAND 0x56499f961c10 <e9689> {h48} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56499f961980 <e9586> {h48} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56499f9613b0 <e9581> {h48} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56499fab6ad0 <e22902#> {h48} @dt=0x56499fab6270@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56499fa56360 <e22900#> {h48} @dt=0x56499f94e440@(nw5)  Rt_execute [RV] <- VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56499f9610c0 <e9572> {h48} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56499f961880 <e9582> {h48} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fa56480 <e22903#> {h48} @dt=0x56499f94e440@(nw5)  Rt_execute [RV] <- VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56499fa565a0 <e22904#> {h48} @dt=0x56499f951340@(nw5)  write_register_memory [RV] <- VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56499fa566c0 <e22909#> {h48} @dt=0x56499f952220@(nw1)  register_write_memory [RV] <- VAR 0x56499f952300 <e22744#> {h12} @dt=0x56499f952220@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f961e30 <e9589> {h48} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x56499f9624e0 <e22861#> {h49} @dt=0x56499f959e20@(nw3)
    1:2:2:1:2:1:1: CONST 0x56499f9621f0 <e9598> {h49} @dt=0x56499f95c5f0@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x56499fa567e0 <e22860#> {h49} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x56499f95a300 <e22799#> {h28} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3: IF 0x56499f9666c0 <e9686> {h50}
    1:2:2:1:3:1: LOGAND 0x56499f962a90 <e9687> {h50} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa56900 <e22890#> {h50} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x56499f956010 <e22773#> {h20} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa56a20 <e22891#> {h50} @dt=0x56499f954740@(nw1)  HI_register_write_memory [RV] <- VAR 0x56499f954820 <e22761#> {h16} @dt=0x56499f954740@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x56499f962c80 <e9606> {h50} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x56499f963330 <e22863#> {h51} @dt=0x56499f959e20@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x56499f963040 <e9615> {h51} @dt=0x56499f95c5f0@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x56499fa56b40 <e22862#> {h51} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x56499f95a300 <e22799#> {h28} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x56499f9665f0 <e9684> {h52}
    1:2:2:1:3:3:1: LOGAND 0x56499f964360 <e9685> {h52} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x56499f9640b0 <e9640> {h52} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x56499f963a90 <e9635> {h52} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x56499fab6850 <e22882#> {h52} @dt=0x56499fab6270@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x56499fa56c60 <e22880#> {h52} @dt=0x56499f94e440@(nw5)  Rt_execute [RV] <- VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x56499f9637a0 <e9626> {h52} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x56499f963fb0 <e9636> {h52} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x56499fa56d80 <e22883#> {h52} @dt=0x56499f94e440@(nw5)  Rt_execute [RV] <- VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x56499fa56ea0 <e22884#> {h52} @dt=0x56499f9530b0@(nw5)  write_register_writeback [RV] <- VAR 0x56499f953590 <e22747#> {h13} @dt=0x56499f9530b0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x56499fa56fc0 <e22889#> {h52} @dt=0x56499f953ae0@(nw1)  register_write_writeback [RV] <- VAR 0x56499f953bc0 <e22755#> {h14} @dt=0x56499f953ae0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x56499f964550 <e9643> {h52} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x56499f964c00 <e22865#> {h53} @dt=0x56499f959e20@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x56499f964910 <e9652> {h53} @dt=0x56499f95c5f0@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x56499fa570e0 <e22864#> {h53} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x56499f95a300 <e22799#> {h28} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x56499f966520 <e9682> {h54}
    1:2:2:1:3:3:3:1: LOGAND 0x56499f9651b0 <e9683> {h54} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x56499fa57200 <e22870#> {h54} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute [RV] <- VAR 0x56499f956010 <e22773#> {h20} @dt=0x56499f955f30@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x56499fa57320 <e22871#> {h54} @dt=0x56499f955970@(nw1)  HI_register_write_writeback [RV] <- VAR 0x56499f955a50 <e22770#> {h19} @dt=0x56499f955970@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x56499f9653a0 <e9660> {h54} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x56499f965a50 <e22867#> {h55} @dt=0x56499f959e20@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x56499f965760 <e9669> {h55} @dt=0x56499f95c5f0@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x56499fa57440 <e22866#> {h55} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x56499f95a300 <e22799#> {h28} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x56499f965cf0 <e9671> {h56} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x56499f9663a0 <e22869#> {h57} @dt=0x56499f959e20@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x56499f9660b0 <e9680> {h57} @dt=0x56499f95c5f0@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x56499fa57560 <e22868#> {h57} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x56499f95a300 <e22799#> {h28} @dt=0x56499f959e20@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f967690 <e22911#> {h62} @dt=0x56499f95a720@(nw1)
    1:2:2:1:1: LOGAND 0x56499f9675d0 <e9714> {h62} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x56499f967280 <e9710> {h62} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x56499f966d20 <e9705> {h62} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x56499fa57680 <e22912#> {h62} @dt=0x56499f94af80@(nw5)  Rs_decode [RV] <- VAR 0x56499f94b460 <e22687#> {h3} @dt=0x56499f94af80@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x56499fa577a0 <e22913#> {h62} @dt=0x56499f94e440@(nw5)  Rt_execute [RV] <- VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x56499f967180 <e9706> {h62} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fa578c0 <e22918#> {h62} @dt=0x56499f94bfc0@(nw5)  Rt_decode [RV] <- VAR 0x56499f94c4a0 <e22695#> {h4} @dt=0x56499f94bfc0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56499fa579e0 <e22919#> {h62} @dt=0x56499f94e440@(nw5)  Rt_execute [RV] <- VAR 0x56499f94e920 <e22711#> {h6} @dt=0x56499f94e440@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x56499fa57b00 <e22924#> {h62} @dt=0x56499f950040@(nw1)  memory_to_register_execute [RV] <- VAR 0x56499f950120 <e22727#> {h8} @dt=0x56499f950040@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56499fa57c20 <e22910#> {h62} @dt=0x56499f95a720@(nw1)  lwstall [LV] => VAR 0x56499f95a800 <e22807#> {h31} @dt=0x56499f95a720@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x56499f9688a0 <e22926#> {h67} @dt=0x56499f957000@(nw1)
    1:2:2:1:1: LOGAND 0x56499f9687e0 <e9745> {h67} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56499f968550 <e9741> {h67} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56499f967f80 <e9736> {h67} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56499fab6f10 <e22937#> {h67} @dt=0x56499fab6270@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56499fa57d40 <e22935#> {h67} @dt=0x56499f94af80@(nw5)  Rs_decode [RV] <- VAR 0x56499f94b460 <e22687#> {h3} @dt=0x56499f94af80@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56499f967c90 <e9727> {h67} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56499f968450 <e9737> {h67} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fa57e60 <e22938#> {h67} @dt=0x56499f94af80@(nw5)  Rs_decode [RV] <- VAR 0x56499f94b460 <e22687#> {h3} @dt=0x56499f94af80@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56499fa57f80 <e22939#> {h67} @dt=0x56499f951340@(nw5)  write_register_memory [RV] <- VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56499fa580a0 <e22944#> {h67} @dt=0x56499f952220@(nw1)  register_write_memory [RV] <- VAR 0x56499f952300 <e22744#> {h12} @dt=0x56499f952220@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56499fa581c0 <e22925#> {h67} @dt=0x56499f957000@(nw1)  forward_register_file_output_A_decode [LV] => VAR 0x56499f9570e0 <e22782#> {h24} @dt=0x56499f957000@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f969a10 <e22946#> {h68} @dt=0x56499f957610@(nw1)
    1:2:2:1:1: LOGAND 0x56499f969950 <e9776> {h68} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56499f9696c0 <e9772> {h68} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x56499f9690f0 <e9767> {h68} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x56499fab7190 <e22957#> {h68} @dt=0x56499fab6270@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x56499fa582e0 <e22955#> {h68} @dt=0x56499f94bfc0@(nw5)  Rt_decode [RV] <- VAR 0x56499f94c4a0 <e22695#> {h4} @dt=0x56499f94bfc0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x56499f968e00 <e9758> {h68} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x56499f9695c0 <e9768> {h68} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fa58400 <e22958#> {h68} @dt=0x56499f94bfc0@(nw5)  Rt_decode [RV] <- VAR 0x56499f94c4a0 <e22695#> {h4} @dt=0x56499f94bfc0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x56499fa58520 <e22959#> {h68} @dt=0x56499f951340@(nw5)  write_register_memory [RV] <- VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x56499fa58640 <e22964#> {h68} @dt=0x56499f952220@(nw1)  register_write_memory [RV] <- VAR 0x56499f952300 <e22744#> {h12} @dt=0x56499f952220@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x56499fa58760 <e22945#> {h68} @dt=0x56499f957610@(nw1)  forward_register_file_output_B_decode [LV] => VAR 0x56499f9576f0 <e22785#> {h25} @dt=0x56499f957610@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f96ba10 <e22966#> {h70} @dt=0x56499f95ab50@(nw1)
    1:2:2:1:1: LOGOR 0x56499f96b950 <e9837> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56499f96aa10 <e9833> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x56499f96a000 <e9803> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x56499fa58880 <e22967#> {h70} @dt=0x56499f94a480@(nw1)  branch_decode [RV] <- VAR 0x56499f94a560 <e22684#> {h2} @dt=0x56499f94a480@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x56499fa589a0 <e22968#> {h70} @dt=0x56499f9505a0@(nw1)  register_write_execute [RV] <- VAR 0x56499f950680 <e22730#> {h9} @dt=0x56499f9505a0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x56499f96a910 <e9804> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x56499f96a430 <e9799> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x56499fa58ac0 <e22969#> {h70} @dt=0x56499f94f6c0@(nw5)  write_register_execute [RV] <- VAR 0x56499f94fbc0 <e22719#> {h7} @dt=0x56499f94f6c0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x56499fa58be0 <e22970#> {h70} @dt=0x56499f94af80@(nw5)  Rs_decode [RV] <- VAR 0x56499f94b460 <e22687#> {h3} @dt=0x56499f94af80@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x56499f96a850 <e9800> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x56499fa58d00 <e22975#> {h70} @dt=0x56499f94f6c0@(nw5)  write_register_execute [RV] <- VAR 0x56499f94fbc0 <e22719#> {h7} @dt=0x56499f94f6c0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x56499fa58e20 <e22976#> {h70} @dt=0x56499f94bfc0@(nw5)  Rt_decode [RV] <- VAR 0x56499f94c4a0 <e22695#> {h4} @dt=0x56499f94bfc0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x56499f96b890 <e9834> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x56499f96aeb0 <e9829> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x56499fa58f40 <e22981#> {h70} @dt=0x56499f94a480@(nw1)  branch_decode [RV] <- VAR 0x56499f94a560 <e22684#> {h2} @dt=0x56499f94a480@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x56499fa59060 <e22982#> {h70} @dt=0x56499f951cc0@(nw1)  memory_to_register_memory [RV] <- VAR 0x56499f951da0 <e22741#> {h11} @dt=0x56499f951cc0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x56499f96b790 <e9830> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x56499f96b2b0 <e9825> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x56499fa59180 <e22983#> {h70} @dt=0x56499f951340@(nw5)  write_register_memory [RV] <- VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x56499fa592a0 <e22984#> {h70} @dt=0x56499f94af80@(nw5)  Rs_decode [RV] <- VAR 0x56499f94b460 <e22687#> {h3} @dt=0x56499f94af80@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x56499f96b6d0 <e9826> {h70} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x56499fa593c0 <e22989#> {h70} @dt=0x56499f951340@(nw5)  write_register_memory [RV] <- VAR 0x56499f951840 <e22733#> {h10} @dt=0x56499f951340@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x56499fa594e0 <e22990#> {h70} @dt=0x56499f94bfc0@(nw5)  Rt_decode [RV] <- VAR 0x56499f94c4a0 <e22695#> {h4} @dt=0x56499f94bfc0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x56499fa59600 <e22965#> {h70} @dt=0x56499f95ab50@(nw1)  branchstall [LV] => VAR 0x56499f95ac30 <e22810#> {h32} @dt=0x56499f95ab50@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x56499f96c390 <e22996#> {h73} @dt=0x56499f9564d0@(nw1)
    1:2:2:1:1: LOGOR 0x56499f96c2d0 <e9853> {h73} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x56499f96bfc0 <e9849> {h73} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x56499fa59720 <e22997#> {h73} @dt=0x56499f95ab50@(nw1)  branchstall [RV] <- VAR 0x56499f95ac30 <e22810#> {h32} @dt=0x56499f95ab50@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x56499fa59840 <e22998#> {h73} @dt=0x56499f95a720@(nw1)  lwstall [RV] <- VAR 0x56499f95a800 <e22807#> {h31} @dt=0x56499f95a720@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x56499fa59960 <e22999#> {h73} @dt=0x56499f9540f0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499f9541d0 <e22758#> {h15} @dt=0x56499f9540f0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56499fa59a80 <e22995#> {h73} @dt=0x56499f9564d0@(nw1)  stall_fetch [LV] => VAR 0x56499f9565b0 <e22776#> {h22} @dt=0x56499f9564d0@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f96cc90 <e23001#> {h74} @dt=0x56499f956a20@(nw1)
    1:2:2:1:1: LOGOR 0x56499f96cbd0 <e9869> {h74} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x56499f96c8c0 <e9865> {h74} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x56499fa59ba0 <e23002#> {h74} @dt=0x56499f95ab50@(nw1)  branchstall [RV] <- VAR 0x56499f95ac30 <e22810#> {h32} @dt=0x56499f95ab50@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x56499fa59cc0 <e23003#> {h74} @dt=0x56499f95a720@(nw1)  lwstall [RV] <- VAR 0x56499f95a800 <e22807#> {h31} @dt=0x56499f95a720@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x56499fa59de0 <e23004#> {h74} @dt=0x56499f9540f0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499f9541d0 <e22758#> {h15} @dt=0x56499f9540f0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x56499fa59f00 <e23000#> {h74} @dt=0x56499f956a20@(nw1)  stall_decode [LV] => VAR 0x56499f956b00 <e22779#> {h23} @dt=0x56499f956a20@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x56499f96d2c0 <e23006#> {h75} @dt=0x56499f957c00@(nw1)
    1:2:2:1:1: LOGOR 0x56499f96d200 <e9880> {h75} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56499fa5a020 <e23007#> {h75} @dt=0x56499f95ab50@(nw1)  branchstall [RV] <- VAR 0x56499f95ac30 <e22810#> {h32} @dt=0x56499f95ab50@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x56499fa5a140 <e23008#> {h75} @dt=0x56499f95a720@(nw1)  lwstall [RV] <- VAR 0x56499f95a800 <e22807#> {h31} @dt=0x56499f95a720@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x56499fa5a260 <e23005#> {h75} @dt=0x56499f957c00@(nw1)  flush_execute_register [LV] => VAR 0x56499f957ce0 <e22788#> {h26} @dt=0x56499f957c00@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x56499fa8cbd0 <e20408> {i1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x56499fa4d3a0 <e20441> {i3} @dt=0x56499f81cdf0@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56499fa8eda0 <e20412> {c211} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x56499fa8cd20 <e22559#> {i6} @dt=0x56499fa4c690@(nw1)  control INPUT PORT
    1:2: VAR 0x56499fa8cea0 <e22562#> {i7} @dt=0x56499fa8d020@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x56499fa8d640 <e22599#> {i8} @dt=0x56499fa8d7c0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x56499fa8dea0 <e22636#> {i10} @dt=0x56499fa8e020@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x56499fa8e700 <e22672#> {i13} @dt=0x56499fa8e020@(nw32)
    1:2:1: COND 0x56499fa8e7c0 <e22681#> {i13} @dt=0x56499fa8e020@(nw32)
    1:2:1:1: VARREF 0x56499fa8e880 <e22673#> {i13} @dt=0x56499fa4c690@(nw1)  control [RV] <- VAR 0x56499fa8cd20 <e22559#> {i6} @dt=0x56499fa4c690@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x56499fa8e9a0 <e22674#> {i13} @dt=0x56499fa8d7c0@(nw32)  input_1 [RV] <- VAR 0x56499fa8d640 <e22599#> {i8} @dt=0x56499fa8d7c0@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x56499fa8eac0 <e22675#> {i13} @dt=0x56499fa8d020@(nw32)  input_0 [RV] <- VAR 0x56499fa8cea0 <e22562#> {i7} @dt=0x56499fa8d020@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x56499fa8ebe0 <e22671#> {i13} @dt=0x56499fa8e020@(nw32)  resolved [LV] => VAR 0x56499fa8dea0 <e22636#> {i10} @dt=0x56499fa8e020@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x56499fa8ef70 <e20421> {j1}  MUX_4INPUT__B5  L3
    1:2: VAR 0x56499fa8f0a0 <e20449> {j3} @dt=0x56499f7c2c90@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x56499fa990b0 <e20425> {c333} @dt=0x56499f7c2c90@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x56499fa8f490 <e22349#> {j6} @dt=0x56499fa8f610@(nw2)  control INPUT PORT
    1:2: VAR 0x56499fa8fb10 <e22357#> {j7} @dt=0x56499fa8fc90@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x56499fa90370 <e22394#> {j8} @dt=0x56499fa904f0@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x56499fa90bd0 <e22431#> {j9} @dt=0x56499fa90d50@(nw5)  input_2 INPUT PORT
    1:2: VAR 0x56499fa91430 <e22468#> {j10} @dt=0x56499fa915b0@(nw5)  input_3 INPUT PORT
    1:2: VAR 0x56499fa91c90 <e22505#> {j12} @dt=0x56499fa91e10@(nw5)  resolved OUTPUT PORT
    1:2: ALWAYS 0x56499fa924f0 <e10291> {j15} [always_comb]
    1:2:2: BEGIN 0x56499f8b2c30 <e10234> {j15} [UNNAMED]
    1:2:2:1: CASE 0x56499f911570 <e10236> {j16}
    1:2:2:1:1: VARREF 0x56499fa925b0 <e22540#> {j16} @dt=0x56499fa8f610@(nw2)  control [RV] <- VAR 0x56499fa8f490 <e22349#> {j6} @dt=0x56499fa8f610@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa926d0 <e10249> {j17}
    1:2:2:1:2:1: CONST 0x56499fa98070 <e10243> {j17} @dt=0x56499f840fc0@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x56499fa92790 <e22542#> {j17} @dt=0x56499fa91e10@(nw5)
    1:2:2:1:2:2:1: VARREF 0x56499fa981e0 <e22543#> {j17} @dt=0x56499fa8fc90@(nw5)  input_0 [RV] <- VAR 0x56499fa8fb10 <e22357#> {j7} @dt=0x56499fa8fc90@(nw5)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa98300 <e22541#> {j17} @dt=0x56499fa91e10@(nw5)  resolved [LV] => VAR 0x56499fa91c90 <e22505#> {j12} @dt=0x56499fa91e10@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa4d050 <e10262> {j18}
    1:2:2:1:2:1: CONST 0x56499fa98420 <e10255> {j18} @dt=0x56499f840fc0@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x56499fa4da30 <e22545#> {j18} @dt=0x56499fa91e10@(nw5)
    1:2:2:1:2:2:1: VARREF 0x56499fa98590 <e22546#> {j18} @dt=0x56499fa904f0@(nw5)  input_1 [RV] <- VAR 0x56499fa90370 <e22394#> {j8} @dt=0x56499fa904f0@(nw5)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa986b0 <e22544#> {j18} @dt=0x56499fa91e10@(nw5)  resolved [LV] => VAR 0x56499fa91c90 <e22505#> {j12} @dt=0x56499fa91e10@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499f98b2e0 <e10275> {j19}
    1:2:2:1:2:1: CONST 0x56499fa987d0 <e10268> {j19} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x56499fa4d520 <e22548#> {j19} @dt=0x56499fa91e10@(nw5)
    1:2:2:1:2:2:1: VARREF 0x56499fa98940 <e22549#> {j19} @dt=0x56499fa90d50@(nw5)  input_2 [RV] <- VAR 0x56499fa90bd0 <e22431#> {j9} @dt=0x56499fa90d50@(nw5)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa98a60 <e22547#> {j19} @dt=0x56499fa91e10@(nw5)  resolved [LV] => VAR 0x56499fa91c90 <e22505#> {j12} @dt=0x56499fa91e10@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa98b80 <e10288> {j20}
    1:2:2:1:2:1: CONST 0x56499fa98c40 <e10281> {j20} @dt=0x56499f840fc0@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x56499fa98db0 <e22551#> {j20} @dt=0x56499fa91e10@(nw5)
    1:2:2:1:2:2:1: VARREF 0x56499fa98e70 <e22552#> {j20} @dt=0x56499fa915b0@(nw5)  input_3 [RV] <- VAR 0x56499fa91430 <e22468#> {j10} @dt=0x56499fa915b0@(nw5)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa98f90 <e22550#> {j20} @dt=0x56499fa91e10@(nw5)  resolved [LV] => VAR 0x56499fa91c90 <e22505#> {j12} @dt=0x56499fa91e10@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x56499f982ce0 <e14462> {k1}  Program_Counter  L3
    1:2: VAR 0x56499f983150 <e22275#> {k2} @dt=0x56499f983070@(nw1)  clk INPUT PORT
    1:2: VAR 0x56499f9842b0 <e22278#> {k3} @dt=0x56499f983db0@(nw32)  address_input INPUT PORT
    1:2: VAR 0x56499f9847d0 <e22286#> {k4} @dt=0x56499f9846f0@(nw1)  enable INPUT PORT
    1:2: VAR 0x56499f984cf0 <e22289#> {k5} @dt=0x56499f984c10@(nw1)  reset INPUT PORT
    1:2: VAR 0x56499f985210 <e22292#> {k6} @dt=0x56499f985130@(nw1)  halt OUTPUT PORT
    1:2: VAR 0x56499f986490 <e22295#> {k7} @dt=0x56499f985f90@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x56499f98a2a0 <e10474> {k11} [always_ff]
    1:2:1: SENTREE 0x56499f986c10 <e10392> {k11}
    1:2:1:1: SENITEM 0x56499f9868f0 <e10386> {k11} [POS]
    1:2:1:1:1: VARREF 0x56499fa522f0 <e22301#> {k11} @dt=0x56499f983070@(nw1)  clk [RV] <- VAR 0x56499f983150 <e22275#> {k2} @dt=0x56499f983070@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x56499f986b50 <e10391> {k11} [POS]
    1:2:1:1:1: VARREF 0x56499fa52410 <e22302#> {k11} @dt=0x56499f984c10@(nw1)  reset [RV] <- VAR 0x56499f984cf0 <e22289#> {k5} @dt=0x56499f984c10@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x56499f986d50 <e10393> {k11} [UNNAMED]
    1:2:2:1: IF 0x56499f988010 <e10417> {k12}
    1:2:2:1:1: VARREF 0x56499fa52530 <e22320#> {k12} @dt=0x56499f984c10@(nw1)  reset [RV] <- VAR 0x56499f984cf0 <e22289#> {k5} @dt=0x56499f984c10@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f987150 <e10395> {k12} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499f987880 <e22304#> {k13} @dt=0x56499f985f90@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499f9875b0 <e10404> {k13} @dt=0x56499f81bc20@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x56499fa52650 <e22303#> {k13} @dt=0x56499f985f90@(nw32)  address_output [LV] => VAR 0x56499f986490 <e22295#> {k7} @dt=0x56499f985f90@(nw32)  address_output OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f987ed0 <e22306#> {k14} @dt=0x56499f985130@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499fab2e50 <e22319#> {k14} @dt=0x56499f985130@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499fa52770 <e22305#> {k14} @dt=0x56499f985130@(nw1)  halt [LV] => VAR 0x56499f985210 <e22292#> {k6} @dt=0x56499f985130@(nw1)  halt OUTPUT PORT
    1:2:2:1: IF 0x56499f98a120 <e10472> {k16}
    1:2:2:1:1: LOGAND 0x56499f988990 <e10471> {k16} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x56499f988640 <e10436> {k16} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1: LOGNOT 0x56499f9882f0 <e10428> {k16} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x56499fa52890 <e22344#> {k16} @dt=0x56499f9846f0@(nw1)  enable [RV] <- VAR 0x56499f9847d0 <e22286#> {k4} @dt=0x56499f9846f0@(nw1)  enable INPUT PORT
    1:2:2:1:1:1:2: LOGNOT 0x56499f988580 <e10429> {k16} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x56499fa529b0 <e22345#> {k16} @dt=0x56499f984c10@(nw1)  reset [RV] <- VAR 0x56499f984cf0 <e22289#> {k5} @dt=0x56499f984c10@(nw1)  reset INPUT PORT
    1:2:2:1:1:2: LOGNOT 0x56499f9888d0 <e10437> {k16} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:2:1: VARREF 0x56499fa52ad0 <e22346#> {k16} @dt=0x56499f985130@(nw1)  halt [RV] <- VAR 0x56499f985210 <e22292#> {k6} @dt=0x56499f985130@(nw1)  halt OUTPUT PORT
    1:2:2:1:2: BEGIN 0x56499f988ad0 <e10439> {k16} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499f988f90 <e22322#> {k17} @dt=0x56499f985f90@(nw32)
    1:2:2:1:2:1:1: VARREF 0x56499fa52bf0 <e22323#> {k17} @dt=0x56499f983db0@(nw32)  address_input [RV] <- VAR 0x56499f9842b0 <e22278#> {k3} @dt=0x56499f983db0@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56499fa52d10 <e22321#> {k17} @dt=0x56499f985f90@(nw32)  address_output [LV] => VAR 0x56499f986490 <e22295#> {k7} @dt=0x56499f985f90@(nw32)  address_output OUTPUT PORT
    1:2:2:1:2:1: IF 0x56499f98a010 <e10469> {k18}
    1:2:2:1:2:1:1: EQ 0x56499f989660 <e10468> {k18} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:2:1:1:1: VARREF 0x56499fa52e30 <e22339#> {k18} @dt=0x56499f983db0@(nw32)  address_input [RV] <- VAR 0x56499f9842b0 <e22278#> {k3} @dt=0x56499f983db0@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:1:2: CONST 0x56499f989390 <e10454> {k18} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: BEGIN 0x56499f9897a0 <e10456> {k18} [UNNAMED]
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x56499f989ed0 <e22325#> {k19} @dt=0x56499f985130@(nw1)
    1:2:2:1:2:1:2:1:1: CONST 0x56499fab3180 <e22338#> {k19} @dt=0x56499f985130@(nw1)  1'h1
    1:2:2:1:2:1:2:1:2: VARREF 0x56499fa52f50 <e22324#> {k19} @dt=0x56499f985130@(nw1)  halt [LV] => VAR 0x56499f985210 <e22292#> {k6} @dt=0x56499f985130@(nw1)  halt OUTPUT PORT
    1: MODULE 0x56499f98d730 <e14463> {l2}  Register_File  L3
    1:2: VAR 0x56499f98dba0 <e22010#> {l3} @dt=0x56499f98dac0@(nw1)  clk INPUT PORT
    1:2: VAR 0x56499f98e0c0 <e22013#> {l4} @dt=0x56499f98dfe0@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x56499f98e5e0 <e22016#> {l5} @dt=0x56499f98e500@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x56499f98e9a0 <e22019#> {l5} @dt=0x56499f98e8c0@(nw1)  HI_write_enable INPUT PORT
    1:2: VAR 0x56499f98ed60 <e22022#> {l5} @dt=0x56499f98ec80@(nw1)  LO_write_enable INPUT PORT
    1:2: VAR 0x56499f98fee0 <e22025#> {l6} @dt=0x56499f98f9e0@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x56499f9906c0 <e22033#> {l6} @dt=0x56499f9901c0@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x56499f990ea0 <e22041#> {l6} @dt=0x56499f9909a0@(nw5)  write_address INPUT PORT
    1:2: VAR 0x56499f9920e0 <e22049#> {l7} @dt=0x56499f991be0@(nw32)  write_data INPUT PORT
    1:2: VAR 0x56499f9928c0 <e22057#> {l7} @dt=0x56499f9923c0@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x56499f993060 <e22065#> {l7} @dt=0x56499f992ba0@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x56499f994240 <e22073#> {l8} @dt=0x56499f993d40@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x56499f994a50 <e22081#> {l8} @dt=0x56499f994550@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x56499f995cc0 <e22089#> {l9} @dt=0x56499f9957c0@(nw32)  read_data_LO OUTPUT PORT
    1:2: VAR 0x56499f9964d0 <e22097#> {l9} @dt=0x56499f995fd0@(nw32)  read_data_HI OUTPUT PORT
    1:2: VAR 0x56499f997740 <e22105#> {l10} @dt=0x56499f997240@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x56499f9992b0 <e22113#> {l13} @dt=0x56499f9991d0@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x56499f99a400 <e22124#> {l14} @dt=0x56499f999f00@(nw32)  HI_reg VAR
    1:2: VAR 0x56499f99ab30 <e22132#> {l14} @dt=0x56499f99a630@(nw32)  LO_reg VAR
    1:2: ASSIGNW 0x56499f99b2e0 <e22139#> {l19} @dt=0x56499f993d40@(nw32)
    1:2:1: ARRAYSEL 0x56499fab2040 <e22150#> {l19} @dt=0x56499f998cd0@(nw32)
    1:2:1:1: VARREF 0x56499fa505b0 <e22146#> {l19} @dt=0x56499f9991d0@(nw32)u[31:0]  registers [RV] <- VAR 0x56499f9992b0 <e22113#> {l13} @dt=0x56499f9991d0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x56499fa506d0 <e22147#> {l19} @dt=0x56499f98f9e0@(nw5)  read_address_1 [RV] <- VAR 0x56499f98fee0 <e22025#> {l6} @dt=0x56499f98f9e0@(nw5)  read_address_1 INPUT PORT
    1:2:2: VARREF 0x56499fa507f0 <e22138#> {l19} @dt=0x56499f993d40@(nw32)  read_data_1 [LV] => VAR 0x56499f994240 <e22073#> {l8} @dt=0x56499f993d40@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x56499f99b990 <e22163#> {l20} @dt=0x56499f994550@(nw32)
    1:2:1: ARRAYSEL 0x56499fab22c0 <e22174#> {l20} @dt=0x56499f998cd0@(nw32)
    1:2:1:1: VARREF 0x56499fa50910 <e22170#> {l20} @dt=0x56499f9991d0@(nw32)u[31:0]  registers [RV] <- VAR 0x56499f9992b0 <e22113#> {l13} @dt=0x56499f9991d0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x56499fa50a30 <e22171#> {l20} @dt=0x56499f9901c0@(nw5)  read_address_2 [RV] <- VAR 0x56499f9906c0 <e22033#> {l6} @dt=0x56499f9901c0@(nw5)  read_address_2 INPUT PORT
    1:2:2: VARREF 0x56499fa50b50 <e22162#> {l20} @dt=0x56499f994550@(nw32)  read_data_2 [LV] => VAR 0x56499f994a50 <e22081#> {l8} @dt=0x56499f994550@(nw32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x56499f99bdb0 <e22188#> {l21} @dt=0x56499f9957c0@(nw32)
    1:2:1: VARREF 0x56499fa50c70 <e22189#> {l21} @dt=0x56499f99a630@(nw32)  LO_reg [RV] <- VAR 0x56499f99ab30 <e22132#> {l14} @dt=0x56499f99a630@(nw32)  LO_reg VAR
    1:2:2: VARREF 0x56499fa50d90 <e22187#> {l21} @dt=0x56499f9957c0@(nw32)  read_data_LO [LV] => VAR 0x56499f995cc0 <e22089#> {l9} @dt=0x56499f9957c0@(nw32)  read_data_LO OUTPUT PORT
    1:2: ASSIGNW 0x56499f99c1d0 <e22191#> {l22} @dt=0x56499f995fd0@(nw32)
    1:2:1: VARREF 0x56499fa50eb0 <e22192#> {l22} @dt=0x56499f999f00@(nw32)  HI_reg [RV] <- VAR 0x56499f99a400 <e22124#> {l14} @dt=0x56499f999f00@(nw32)  HI_reg VAR
    1:2:2: VARREF 0x56499fa50fd0 <e22190#> {l22} @dt=0x56499f995fd0@(nw32)  read_data_HI [LV] => VAR 0x56499f9964d0 <e22097#> {l9} @dt=0x56499f995fd0@(nw32)  read_data_HI OUTPUT PORT
    1:2: ASSIGNW 0x56499f99caf0 <e22194#> {l23} @dt=0x56499f997240@(nw32)
    1:2:1: ARRAYSEL 0x56499fab2540 <e22204#> {l23} @dt=0x56499f998cd0@(nw32)
    1:2:1:1: VARREF 0x56499fa510f0 <e22200#> {l23} @dt=0x56499f9991d0@(nw32)u[31:0]  registers [RV] <- VAR 0x56499f9992b0 <e22113#> {l13} @dt=0x56499f9991d0@(nw32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x56499fab26e0 <e22220#> {l23} @dt=0x56499fab2600@(G/sw5)  5'h2
    1:2:2: VARREF 0x56499fa51210 <e22193#> {l23} @dt=0x56499f997240@(nw32)  read_register_2 [LV] => VAR 0x56499f997740 <e22105#> {l10} @dt=0x56499f997240@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x56499f99cec0 <e22227#> {l28} @dt=0x56499f99cde0@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x56499f99d650 <e22229#> {l29} @dt=0x56499f99cde0@(nw1)
    1:2:1: XOR 0x56499f99d590 <e22237#> {l29} @dt=0x56499f99cde0@(nw1)
    1:2:1:1: VARREF 0x56499fa51330 <e22230#> {l29} @dt=0x56499f98dac0@(nw1)  clk [RV] <- VAR 0x56499f98dba0 <e22010#> {l3} @dt=0x56499f98dac0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x56499fa51450 <e22231#> {l29} @dt=0x56499f98dfe0@(nw1)  pipelined [RV] <- VAR 0x56499f98e0c0 <e22013#> {l4} @dt=0x56499f98dfe0@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x56499fa51570 <e22228#> {l29} @dt=0x56499f99cde0@(nw1)  modified_write_clk [LV] => VAR 0x56499f99cec0 <e22227#> {l28} @dt=0x56499f99cde0@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x56499f99f8a0 <e10855> {l30} [always_ff]
    1:2:1: SENTREE 0x56499f99daa0 <e10820> {l30}
    1:2:1:1: SENITEM 0x56499f99d9e0 <e10818> {l30} [POS]
    1:2:1:1:1: VARREF 0x56499fa51690 <e22238#> {l30} @dt=0x56499f99cde0@(nw1)  modified_write_clk [RV] <- VAR 0x56499f99cec0 <e22227#> {l28} @dt=0x56499f99cde0@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x56499f99dbe0 <e10821> {l30} [UNNAMED]
    1:2:2:1: IF 0x56499f99e5f0 <e10832> {l31}
    1:2:2:1:1: VARREF 0x56499fa517b0 <e22264#> {l31} @dt=0x56499f98e500@(nw1)  write_enable [RV] <- VAR 0x56499f98e5e0 <e22016#> {l5} @dt=0x56499f98e500@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x56499f99e4f0 <e22262#> {l31} @dt=0x56499f998cd0@(nw32)
    1:2:2:1:2:1: VARREF 0x56499fa518d0 <e22263#> {l31} @dt=0x56499f991be0@(nw32)  write_data [RV] <- VAR 0x56499f9920e0 <e22049#> {l7} @dt=0x56499f991be0@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x56499fab2af0 <e22249#> {l31} @dt=0x56499f998cd0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa519f0 <e22245#> {l31} @dt=0x56499f9991d0@(nw32)u[31:0]  registers [LV] => VAR 0x56499f9992b0 <e22113#> {l13} @dt=0x56499f9991d0@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x56499fa51b10 <e22246#> {l31} @dt=0x56499f9909a0@(nw5)  write_address [RV] <- VAR 0x56499f990ea0 <e22041#> {l6} @dt=0x56499f9909a0@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x56499f99eec0 <e10843> {l32}
    1:2:2:1:1: VARREF 0x56499fa51c30 <e22268#> {l32} @dt=0x56499f98e8c0@(nw1)  HI_write_enable [RV] <- VAR 0x56499f98e9a0 <e22019#> {l5} @dt=0x56499f98e8c0@(nw1)  HI_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f99e910 <e10835> {l32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499f99ed80 <e22266#> {l33} @dt=0x56499f999f00@(nw32)
    1:2:2:1:2:1:1: VARREF 0x56499fa51d50 <e22267#> {l33} @dt=0x56499f9923c0@(nw32)  HI_write_data [RV] <- VAR 0x56499f9928c0 <e22057#> {l7} @dt=0x56499f9923c0@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56499fa51e70 <e22265#> {l33} @dt=0x56499f999f00@(nw32)  HI_reg [LV] => VAR 0x56499f99a400 <e22124#> {l14} @dt=0x56499f999f00@(nw32)  HI_reg VAR
    1:2:2:1: IF 0x56499f99f790 <e10853> {l35}
    1:2:2:1:1: VARREF 0x56499fa51f90 <e22272#> {l35} @dt=0x56499f98ec80@(nw1)  LO_write_enable [RV] <- VAR 0x56499f98ed60 <e22022#> {l5} @dt=0x56499f98ec80@(nw1)  LO_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f99f1e0 <e10845> {l35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499f99f650 <e22270#> {l36} @dt=0x56499f99a630@(nw32)
    1:2:2:1:2:1:1: VARREF 0x56499fa520b0 <e22271#> {l36} @dt=0x56499f992ba0@(nw32)  LO_write_data [RV] <- VAR 0x56499f993060 <e22065#> {l7} @dt=0x56499f992ba0@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x56499fa521d0 <e22269#> {l36} @dt=0x56499f99a630@(nw32)  LO_reg [LV] => VAR 0x56499f99ab30 <e22132#> {l14} @dt=0x56499f99a630@(nw32)  LO_reg VAR
    1: MODULE 0x56499f9a65f0 <e14464> {m1}  Decode_Execute_Register  L3
    1:2: VAR 0x56499f9a8330 <e21501#> {m3} @dt=0x56499f9a8250@(nw1)  clk INPUT PORT
    1:2: VAR 0x56499f9a8750 <e21504#> {m4} @dt=0x56499f9a8670@(nw1)  clear INPUT PORT
    1:2: VAR 0x56499f9a8b70 <e21507#> {m5} @dt=0x56499f9a8a90@(nw1)  reset INPUT PORT
    1:2: VAR 0x56499f9a8f90 <e21510#> {m8} @dt=0x56499f9a8eb0@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x56499f9a93b0 <e21513#> {m9} @dt=0x56499f9a92d0@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x56499f9a97f0 <e21516#> {m10} @dt=0x56499f9a9710@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x56499f9aaa70 <e21519#> {m11} @dt=0x56499f9aa570@(nw2)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x56499f9abcd0 <e21527#> {m12} @dt=0x56499f9ab7d0@(nw2)  register_destination_decode INPUT PORT
    1:2: VAR 0x56499f9ac1f0 <e21535#> {m13} @dt=0x56499f9ac110@(nw1)  HI_register_write_decode INPUT PORT
    1:2: VAR 0x56499f9ac710 <e21538#> {m14} @dt=0x56499f9ac630@(nw1)  LO_register_write_decode INPUT PORT
    1:2: VAR 0x56499f9ad9b0 <e21541#> {m15} @dt=0x56499f9ad4b0@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x56499f9adf10 <e21549#> {m16} @dt=0x56499f9ade30@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x56499f9ae470 <e21552#> {m17} @dt=0x56499f9ae390@(nw1)  j_instruction_decode INPUT PORT
    1:2: VAR 0x56499f9aea10 <e21555#> {m18} @dt=0x56499f9ae930@(nw1)  using_HI_LO_decode INPUT PORT
    1:2: VAR 0x56499f9aef70 <e21558#> {m19} @dt=0x56499f9aee90@(nw1)  HALT_decode INPUT PORT
    1:2: VAR 0x56499f9af510 <e21561#> {m21} @dt=0x56499f9af430@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x56499f9afa70 <e21564#> {m22} @dt=0x56499f9af990@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x56499f9affd0 <e21567#> {m23} @dt=0x56499f9afef0@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x56499f9b1290 <e21570#> {m24} @dt=0x56499f9b0d90@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x56499f9b24f0 <e21578#> {m25} @dt=0x56499f9b1ff0@(nw2)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x56499f9b2aa0 <e21586#> {m26} @dt=0x56499f9b29c0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2: VAR 0x56499f9b30b0 <e21589#> {m27} @dt=0x56499f9b2fd0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2: VAR 0x56499f9b4330 <e21592#> {m28} @dt=0x56499f9b3eb0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x56499f9b47d0 <e21600#> {m29} @dt=0x56499f9b46f0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x56499f9b4dd0 <e21603#> {m30} @dt=0x56499f9b4cf0@(nw1)  j_instruction_execute OUTPUT PORT
    1:2: VAR 0x56499f9b53a0 <e21606#> {m31} @dt=0x56499f9b52c0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2: VAR 0x56499f9b5900 <e21609#> {m32} @dt=0x56499f9b5820@(nw1)  HALT_execute OUTPUT PORT
    1:2: VAR 0x56499f9b6b50 <e21612#> {m34} @dt=0x56499f9b6650@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x56499f9b7dc0 <e21620#> {m35} @dt=0x56499f9b78c0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x56499f9b9030 <e21628#> {m36} @dt=0x56499f9b8b30@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x56499f9ba2a0 <e21636#> {m37} @dt=0x56499f9b9da0@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x56499f9bb550 <e21644#> {m39} @dt=0x56499f9bb050@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x56499f9bc7c0 <e21652#> {m40} @dt=0x56499f9bc2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x56499f9bda30 <e21660#> {m41} @dt=0x56499f9bd530@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x56499f9bed30 <e21668#> {m42} @dt=0x56499f9be830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x56499f9bffd0 <e21676#> {m45} @dt=0x56499f9bfad0@(nw32)  src_A_decode INPUT PORT
    1:2: VAR 0x56499f9c1240 <e21684#> {m46} @dt=0x56499f9c0d40@(nw32)  src_B_decode INPUT PORT
    1:2: VAR 0x56499f9c2540 <e21692#> {m47} @dt=0x56499f9c2040@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2: VAR 0x56499f9c38a0 <e21700#> {m48} @dt=0x56499f9c33a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2: VAR 0x56499f9c4b50 <e21708#> {m50} @dt=0x56499f9c4650@(nw32)  src_A_execute OUTPUT PORT
    1:2: VAR 0x56499f9c5dc0 <e21716#> {m51} @dt=0x56499f9c58c0@(nw32)  src_B_execute OUTPUT PORT
    1:2: VAR 0x56499f9c70c0 <e21724#> {m52} @dt=0x56499f9c6bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2: VAR 0x56499f9c8460 <e21732#> {m53} @dt=0x56499f9c7f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2: ALWAYS 0x56499f9dab80 <e12149> {m58} [always_ff]
    1:2:1: SENTREE 0x56499f9c8c40 <e11672> {m58}
    1:2:1:1: SENITEM 0x56499f9c88f0 <e11666> {m58} [POS]
    1:2:1:1:1: VARREF 0x56499f790530 <e21738#> {m58} @dt=0x56499f9a8250@(nw1)  clk [RV] <- VAR 0x56499f9a8330 <e21501#> {m3} @dt=0x56499f9a8250@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x56499f9c8b80 <e11671> {m58} [POS]
    1:2:1:1:1: VARREF 0x56499f790650 <e21739#> {m58} @dt=0x56499f9a8a90@(nw1)  reset [RV] <- VAR 0x56499f9a8b70 <e21507#> {m5} @dt=0x56499f9a8a90@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x56499f9c8d80 <e11673> {m58} [UNNAMED]
    1:2:2:1: IF 0x56499f9daa30 <e12146> {m59}
    1:2:2:1:1: LOGOR 0x56499f9c9270 <e12147> {m59} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:1:1: VARREF 0x56499f790f80 <e22006#> {m59} @dt=0x56499f9a8670@(nw1)  clear [RV] <- VAR 0x56499f9a8750 <e21504#> {m4} @dt=0x56499f9a8670@(nw1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x56499f7910a0 <e22007#> {m59} @dt=0x56499f9a8a90@(nw1)  reset [RV] <- VAR 0x56499f9a8b70 <e21507#> {m5} @dt=0x56499f9a8a90@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f9c9470 <e11680> {m59} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9c9b00 <e21741#> {m60} @dt=0x56499f9af430@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faaf960 <e21754#> {m60} @dt=0x56499f9af430@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7911c0 <e21740#> {m60} @dt=0x56499f9af430@(nw1)  register_write_execute [LV] => VAR 0x56499f9af510 <e21561#> {m21} @dt=0x56499f9af430@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9ca1e0 <e21756#> {m61} @dt=0x56499f9af990@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faafc90 <e21769#> {m61} @dt=0x56499f9af990@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7912e0 <e21755#> {m61} @dt=0x56499f9af990@(nw1)  memory_to_register_execute [LV] => VAR 0x56499f9afa70 <e21564#> {m22} @dt=0x56499f9af990@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9ca840 <e21771#> {m62} @dt=0x56499f9afef0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faaffc0 <e21784#> {m62} @dt=0x56499f9afef0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f791400 <e21770#> {m62} @dt=0x56499f9afef0@(nw1)  memory_write_execute [LV] => VAR 0x56499f9affd0 <e21567#> {m23} @dt=0x56499f9afef0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9caed0 <e21786#> {m63} @dt=0x56499f9b0d90@(nw2)
    1:2:2:1:2:1:1: CONST 0x56499fab02f0 <e21799#> {m63} @dt=0x56499f9b0d90@(nw2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x56499f791520 <e21785#> {m63} @dt=0x56499f9b0d90@(nw2)  ALU_src_B_execute [LV] => VAR 0x56499f9b1290 <e21570#> {m24} @dt=0x56499f9b0d90@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9cb5b0 <e21801#> {m64} @dt=0x56499f9b1ff0@(nw2)
    1:2:2:1:2:1:1: CONST 0x56499f9cb2e0 <e11732> {m64} @dt=0x56499f840fc0@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x56499f791640 <e21800#> {m64} @dt=0x56499f9b1ff0@(nw2)  register_destination_execute [LV] => VAR 0x56499f9b24f0 <e21578#> {m25} @dt=0x56499f9b1ff0@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9cbc60 <e21803#> {m65} @dt=0x56499f9b29c0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499fab0620 <e21816#> {m65} @dt=0x56499f9b29c0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f791760 <e21802#> {m65} @dt=0x56499f9b29c0@(nw1)  HI_register_write_execute [LV] => VAR 0x56499f9b2aa0 <e21586#> {m26} @dt=0x56499f9b29c0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9cc310 <e21818#> {m66} @dt=0x56499f9b2fd0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499fab0950 <e21831#> {m66} @dt=0x56499f9b2fd0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f791880 <e21817#> {m66} @dt=0x56499f9b2fd0@(nw1)  LO_register_write_execute [LV] => VAR 0x56499f9b30b0 <e21589#> {m27} @dt=0x56499f9b2fd0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9ccfd0 <e21833#> {m67} @dt=0x56499f9b3eb0@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9ccdf0 <e11779> {m67} @dt=0x56499f88a400@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x56499f9ccae0 <e11771> {m67} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9cc6e0 <e11772> {m67} @dt=0x56499f7c2c90@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x56499f7919a0 <e21832#> {m67} @dt=0x56499f9b3eb0@(nw6)  ALU_function_execute [LV] => VAR 0x56499f9b4330 <e21592#> {m28} @dt=0x56499f9b3eb0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9cdc50 <e21839#> {m68} @dt=0x56499f9bc2c0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9cda70 <e11804> {m68} @dt=0x56499f838e90@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x56499f9cd760 <e11796> {m68} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9cd360 <e11797> {m68} @dt=0x56499f7c2c90@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x56499f791ac0 <e21838#> {m68} @dt=0x56499f9bc2c0@(nw5)  Rt_execute [LV] => VAR 0x56499f9bc7c0 <e21652#> {m40} @dt=0x56499f9bc2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9ce900 <e21845#> {m69} @dt=0x56499f9bd530@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9ce720 <e11829> {m69} @dt=0x56499f838e90@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x56499f9ce410 <e11821> {m69} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9ce010 <e11822> {m69} @dt=0x56499f7c2c90@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x56499f791be0 <e21844#> {m69} @dt=0x56499f9bd530@(nw5)  Rd_execute [LV] => VAR 0x56499f9bda30 <e21660#> {m41} @dt=0x56499f9bd530@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9cf5b0 <e21851#> {m70} @dt=0x56499f9bb050@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9cf3d0 <e11854> {m70} @dt=0x56499f838e90@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x56499f9cf0c0 <e11846> {m70} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9cecc0 <e11847> {m70} @dt=0x56499f7c2c90@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x56499f791d00 <e21850#> {m70} @dt=0x56499f9bb050@(nw5)  Rs_execute [LV] => VAR 0x56499f9bb550 <e21644#> {m39} @dt=0x56499f9bb050@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d02d0 <e21857#> {m71} @dt=0x56499f9be830@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9d00f0 <e11879> {m71} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56499f9cfde0 <e11871> {m71} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9cf9e0 <e11872> {m71} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56499f791e20 <e21856#> {m71} @dt=0x56499f9be830@(nw32)  sign_imm_execute [LV] => VAR 0x56499f9bed30 <e21668#> {m42} @dt=0x56499f9be830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d0970 <e21863#> {m72} @dt=0x56499f9b46f0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499fab10e0 <e21876#> {m72} @dt=0x56499f9b46f0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f791f40 <e21862#> {m72} @dt=0x56499f9b46f0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x56499f9b47d0 <e21600#> {m29} @dt=0x56499f9b46f0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d1030 <e21878#> {m73} @dt=0x56499f9b4cf0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499fab1410 <e21891#> {m73} @dt=0x56499f9b4cf0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f792060 <e21877#> {m73} @dt=0x56499f9b4cf0@(nw1)  j_instruction_execute [LV] => VAR 0x56499f9b4dd0 <e21603#> {m30} @dt=0x56499f9b4cf0@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d16c0 <e21893#> {m74} @dt=0x56499f9b52c0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499fab1740 <e21906#> {m74} @dt=0x56499f9b52c0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f792180 <e21892#> {m74} @dt=0x56499f9b52c0@(nw1)  using_HI_LO_execute [LV] => VAR 0x56499f9b53a0 <e21606#> {m31} @dt=0x56499f9b52c0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d2410 <e21908#> {m76} @dt=0x56499f9c6bc0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9d2230 <e11937> {m76} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56499f9d1f20 <e11929> {m76} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9d1b20 <e11930> {m76} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56499f7922a0 <e21907#> {m76} @dt=0x56499f9c6bc0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x56499f9c70c0 <e21724#> {m52} @dt=0x56499f9c6bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d3150 <e21914#> {m77} @dt=0x56499f9c7f60@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9d2f70 <e11962> {m77} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56499f9d2c60 <e11954> {m77} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9d2860 <e11955> {m77} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56499f7923c0 <e21913#> {m77} @dt=0x56499f9c7f60@(nw32)  j_program_counter_execute [LV] => VAR 0x56499f9c8460 <e21732#> {m53} @dt=0x56499f9c7f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d3dd0 <e21920#> {m78} @dt=0x56499f9c4650@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9d3bf0 <e11987> {m78} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56499f9d38e0 <e11979> {m78} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9d34e0 <e11980> {m78} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56499f7924e0 <e21919#> {m78} @dt=0x56499f9c4650@(nw32)  src_A_execute [LV] => VAR 0x56499f9c4b50 <e21708#> {m50} @dt=0x56499f9c4650@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d4a50 <e21926#> {m79} @dt=0x56499f9c58c0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56499f9d4870 <e12012> {m79} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56499f9d4560 <e12004> {m79} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499f9d4160 <e12005> {m79} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56499f792600 <e21925#> {m79} @dt=0x56499f9c58c0@(nw32)  src_B_execute [LV] => VAR 0x56499f9c5dc0 <e21716#> {m51} @dt=0x56499f9c58c0@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9d50a0 <e21932#> {m81} @dt=0x56499f9b5820@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499fab1df0 <e21945#> {m81} @dt=0x56499f9b5820@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f792720 <e21931#> {m81} @dt=0x56499f9b5820@(nw1)  HALT_execute [LV] => VAR 0x56499f9b5900 <e21609#> {m32} @dt=0x56499f9b5820@(nw1)  HALT_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x56499f9d52a0 <e12026> {m82} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d5720 <e21947#> {m83} @dt=0x56499f9af430@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f792840 <e21948#> {m83} @dt=0x56499f9a8eb0@(nw1)  register_write_decode [RV] <- VAR 0x56499f9a8f90 <e21510#> {m8} @dt=0x56499f9a8eb0@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f792960 <e21946#> {m83} @dt=0x56499f9af430@(nw1)  register_write_execute [LV] => VAR 0x56499f9af510 <e21561#> {m21} @dt=0x56499f9af430@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d5bf0 <e21950#> {m84} @dt=0x56499f9af990@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f792a80 <e21951#> {m84} @dt=0x56499f9a92d0@(nw1)  memory_to_register_decode [RV] <- VAR 0x56499f9a93b0 <e21513#> {m9} @dt=0x56499f9a92d0@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f792ba0 <e21949#> {m84} @dt=0x56499f9af990@(nw1)  memory_to_register_execute [LV] => VAR 0x56499f9afa70 <e21564#> {m22} @dt=0x56499f9af990@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d6020 <e21953#> {m85} @dt=0x56499f9afef0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f792cc0 <e21954#> {m85} @dt=0x56499f9a9710@(nw1)  memory_write_decode [RV] <- VAR 0x56499f9a97f0 <e21516#> {m10} @dt=0x56499f9a9710@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f792de0 <e21952#> {m85} @dt=0x56499f9afef0@(nw1)  memory_write_execute [LV] => VAR 0x56499f9affd0 <e21567#> {m23} @dt=0x56499f9afef0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d6480 <e21956#> {m86} @dt=0x56499f9b0d90@(nw2)
    1:2:2:1:3:1:1: VARREF 0x56499f792f00 <e21957#> {m86} @dt=0x56499f9aa570@(nw2)  ALU_src_B_decode [RV] <- VAR 0x56499f9aaa70 <e21519#> {m11} @dt=0x56499f9aa570@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f793020 <e21955#> {m86} @dt=0x56499f9b0d90@(nw2)  ALU_src_B_execute [LV] => VAR 0x56499f9b1290 <e21570#> {m24} @dt=0x56499f9b0d90@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d6950 <e21959#> {m87} @dt=0x56499f9b1ff0@(nw2)
    1:2:2:1:3:1:1: VARREF 0x56499f793140 <e21960#> {m87} @dt=0x56499f9ab7d0@(nw2)  register_destination_decode [RV] <- VAR 0x56499f9abcd0 <e21527#> {m12} @dt=0x56499f9ab7d0@(nw2)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4e2d0 <e21958#> {m87} @dt=0x56499f9b1ff0@(nw2)  register_destination_execute [LV] => VAR 0x56499f9b24f0 <e21578#> {m25} @dt=0x56499f9b1ff0@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d6df0 <e21962#> {m88} @dt=0x56499f9b29c0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa4e3f0 <e21963#> {m88} @dt=0x56499f9ac110@(nw1)  HI_register_write_decode [RV] <- VAR 0x56499f9ac1f0 <e21535#> {m13} @dt=0x56499f9ac110@(nw1)  HI_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4e510 <e21961#> {m88} @dt=0x56499f9b29c0@(nw1)  HI_register_write_execute [LV] => VAR 0x56499f9b2aa0 <e21586#> {m26} @dt=0x56499f9b29c0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d7290 <e21965#> {m89} @dt=0x56499f9b2fd0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa4e630 <e21966#> {m89} @dt=0x56499f9ac630@(nw1)  LO_register_write_decode [RV] <- VAR 0x56499f9ac710 <e21538#> {m14} @dt=0x56499f9ac630@(nw1)  LO_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4e750 <e21964#> {m89} @dt=0x56499f9b2fd0@(nw1)  LO_register_write_execute [LV] => VAR 0x56499f9b30b0 <e21589#> {m27} @dt=0x56499f9b2fd0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d76c0 <e21968#> {m90} @dt=0x56499f9b3eb0@(nw6)
    1:2:2:1:3:1:1: VARREF 0x56499fa4e870 <e21969#> {m90} @dt=0x56499f9ad4b0@(nw6)  ALU_function_decode [RV] <- VAR 0x56499f9ad9b0 <e21541#> {m15} @dt=0x56499f9ad4b0@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4e990 <e21967#> {m90} @dt=0x56499f9b3eb0@(nw6)  ALU_function_execute [LV] => VAR 0x56499f9b4330 <e21592#> {m28} @dt=0x56499f9b3eb0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d7a70 <e21971#> {m91} @dt=0x56499f9bb050@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56499fa4eab0 <e21972#> {m91} @dt=0x56499f9b6650@(nw5)  Rs_decode [RV] <- VAR 0x56499f9b6b50 <e21612#> {m34} @dt=0x56499f9b6650@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4ebd0 <e21970#> {m91} @dt=0x56499f9bb050@(nw5)  Rs_execute [LV] => VAR 0x56499f9bb550 <e21644#> {m39} @dt=0x56499f9bb050@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d7e50 <e21974#> {m92} @dt=0x56499f9bc2c0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56499fa4ecf0 <e21975#> {m92} @dt=0x56499f9b78c0@(nw5)  Rt_decode [RV] <- VAR 0x56499f9b7dc0 <e21620#> {m35} @dt=0x56499f9b78c0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4ee10 <e21973#> {m92} @dt=0x56499f9bc2c0@(nw5)  Rt_execute [LV] => VAR 0x56499f9bc7c0 <e21652#> {m40} @dt=0x56499f9bc2c0@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d8230 <e21977#> {m93} @dt=0x56499f9bd530@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56499fa4ef30 <e21978#> {m93} @dt=0x56499f9b8b30@(nw5)  Rd_decode [RV] <- VAR 0x56499f9b9030 <e21628#> {m36} @dt=0x56499f9b8b30@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4f050 <e21976#> {m93} @dt=0x56499f9bd530@(nw5)  Rd_execute [LV] => VAR 0x56499f9bda30 <e21660#> {m41} @dt=0x56499f9bd530@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d8650 <e21980#> {m94} @dt=0x56499f9be830@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499fa4f170 <e21981#> {m94} @dt=0x56499f9b9da0@(nw32)  sign_imm_decode [RV] <- VAR 0x56499f9ba2a0 <e21636#> {m37} @dt=0x56499f9b9da0@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4f290 <e21979#> {m94} @dt=0x56499f9be830@(nw32)  sign_imm_execute [LV] => VAR 0x56499f9bed30 <e21668#> {m42} @dt=0x56499f9be830@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d8b40 <e21983#> {m95} @dt=0x56499f9b46f0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa4f3b0 <e21984#> {m95} @dt=0x56499f9ade30@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x56499f9adf10 <e21549#> {m16} @dt=0x56499f9ade30@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4f4d0 <e21982#> {m95} @dt=0x56499f9b46f0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x56499f9b47d0 <e21600#> {m29} @dt=0x56499f9b46f0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d8fa0 <e21986#> {m96} @dt=0x56499f9b4cf0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa4f5f0 <e21987#> {m96} @dt=0x56499f9ae390@(nw1)  j_instruction_decode [RV] <- VAR 0x56499f9ae470 <e21552#> {m17} @dt=0x56499f9ae390@(nw1)  j_instruction_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4f710 <e21985#> {m96} @dt=0x56499f9b4cf0@(nw1)  j_instruction_execute [LV] => VAR 0x56499f9b4dd0 <e21603#> {m30} @dt=0x56499f9b4cf0@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d9400 <e21989#> {m97} @dt=0x56499f9b52c0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa4f830 <e21990#> {m97} @dt=0x56499f9ae930@(nw1)  using_HI_LO_decode [RV] <- VAR 0x56499f9aea10 <e21555#> {m18} @dt=0x56499f9ae930@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4f950 <e21988#> {m97} @dt=0x56499f9b52c0@(nw1)  using_HI_LO_execute [LV] => VAR 0x56499f9b53a0 <e21606#> {m31} @dt=0x56499f9b52c0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d98a0 <e21992#> {m99} @dt=0x56499f9c6bc0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499fa4fa70 <e21993#> {m99} @dt=0x56499f9c2040@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x56499f9c2540 <e21692#> {m47} @dt=0x56499f9c2040@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4fb90 <e21991#> {m99} @dt=0x56499f9c6bc0@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x56499f9c70c0 <e21724#> {m52} @dt=0x56499f9c6bc0@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9d9d70 <e21995#> {m100} @dt=0x56499f9c7f60@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499fa4fcb0 <e21996#> {m100} @dt=0x56499f9c33a0@(nw32)  j_program_counter_decode [RV] <- VAR 0x56499f9c38a0 <e21700#> {m48} @dt=0x56499f9c33a0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa4fdd0 <e21994#> {m100} @dt=0x56499f9c7f60@(nw32)  j_program_counter_execute [LV] => VAR 0x56499f9c8460 <e21732#> {m53} @dt=0x56499f9c7f60@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9da0f0 <e21998#> {m101} @dt=0x56499f9c4650@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499fa4fef0 <e21999#> {m101} @dt=0x56499f9bfad0@(nw32)  src_A_decode [RV] <- VAR 0x56499f9bffd0 <e21676#> {m45} @dt=0x56499f9bfad0@(nw32)  src_A_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa50010 <e21997#> {m101} @dt=0x56499f9c4650@(nw32)  src_A_execute [LV] => VAR 0x56499f9c4b50 <e21708#> {m50} @dt=0x56499f9c4650@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9da4d0 <e22001#> {m102} @dt=0x56499f9c58c0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499fa50130 <e22002#> {m102} @dt=0x56499f9c0d40@(nw32)  src_B_decode [RV] <- VAR 0x56499f9c1240 <e21684#> {m46} @dt=0x56499f9c0d40@(nw32)  src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa50250 <e22000#> {m102} @dt=0x56499f9c58c0@(nw32)  src_B_execute [LV] => VAR 0x56499f9c5dc0 <e21716#> {m51} @dt=0x56499f9c58c0@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9da8f0 <e22004#> {m104} @dt=0x56499f9b5820@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499fa50370 <e22005#> {m104} @dt=0x56499f9aee90@(nw1)  HALT_decode [RV] <- VAR 0x56499f9aef70 <e21558#> {m19} @dt=0x56499f9aee90@(nw1)  HALT_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499fa50490 <e22003#> {m104} @dt=0x56499f9b5820@(nw1)  HALT_execute [LV] => VAR 0x56499f9b5900 <e21609#> {m32} @dt=0x56499f9b5820@(nw1)  HALT_execute OUTPUT PORT
    1: MODULE 0x56499f9e07d0 <e14465> {n1}  Execute_Memory_Register  L3
    1:2: VAR 0x56499f9e0c40 <e21141#> {n3} @dt=0x56499f9e0b60@(nw1)  clk INPUT PORT
    1:2: VAR 0x56499f9e1060 <e21144#> {n4} @dt=0x56499f9e0f80@(nw1)  reset INPUT PORT
    1:2: VAR 0x56499f9e14a0 <e21147#> {n7} @dt=0x56499f9e13c0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x56499f9e1900 <e21150#> {n8} @dt=0x56499f9e1820@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x56499f9e1d60 <e21153#> {n9} @dt=0x56499f9e1c80@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x56499f9e21c0 <e21156#> {n10} @dt=0x56499f9e20e0@(nw1)  HI_register_write_execute INPUT PORT
    1:2: VAR 0x56499f9e25e0 <e21159#> {n11} @dt=0x56499f9e2500@(nw1)  LO_register_write_execute INPUT PORT
    1:2: VAR 0x56499f9e2bc0 <e21162#> {n12} @dt=0x56499f9e2ae0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x56499f9e3160 <e21165#> {n13} @dt=0x56499f9e3080@(nw1)  j_instruction_execute INPUT PORT
    1:2: VAR 0x56499f9e36c0 <e21168#> {n14} @dt=0x56499f9e35e0@(nw1)  HALT_execute INPUT PORT
    1:2: VAR 0x56499f9e3c60 <e21171#> {n16} @dt=0x56499f9e3b80@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x56499f9e4280 <e21174#> {n17} @dt=0x56499f9e41a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x56499f9e4840 <e21177#> {n18} @dt=0x56499f9e4760@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x56499f9e4e60 <e21180#> {n19} @dt=0x56499f9e4d80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2: VAR 0x56499f9e5470 <e21183#> {n20} @dt=0x56499f9e5390@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2: VAR 0x56499f9e5a50 <e21186#> {n21} @dt=0x56499f9e5970@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x56499f9e6040 <e21189#> {n22} @dt=0x56499f9e5f60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2: VAR 0x56499f9e65a0 <e21192#> {n23} @dt=0x56499f9e64c0@(nw1)  HALT_memory OUTPUT PORT
    1:2: VAR 0x56499f9e78c0 <e21195#> {n26} @dt=0x56499f9e73c0@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x56499f9e8bb0 <e21203#> {n27} @dt=0x56499f9e86b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x56499f9e9ea0 <e21211#> {n28} @dt=0x56499f9e99a0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x56499f9eb190 <e21219#> {n29} @dt=0x56499f9eac90@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x56499f9ec480 <e21227#> {n30} @dt=0x56499f9ebf80@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x56499f9ed7a0 <e21235#> {n31} @dt=0x56499f9ed2a0@(nw32)  j_program_counter_execute INPUT PORT
    1:2: VAR 0x56499f9eeae0 <e21243#> {n33} @dt=0x56499f9ee5e0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x56499f9efdd0 <e21251#> {n34} @dt=0x56499f9ef8d0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x56499f9f10c0 <e21259#> {n35} @dt=0x56499f9f0bc0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x56499f9f23b0 <e21267#> {n36} @dt=0x56499f9f1eb0@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x56499f9f36a0 <e21275#> {n37} @dt=0x56499f9f31a0@(nw5)  write_register_memory OUTPUT PORT
    1:2: VAR 0x56499f9f4a00 <e21283#> {n38} @dt=0x56499f9f4500@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2: ALWAYS 0x56499f9ff5f0 <e12900> {n42} [always_ff]
    1:2:1: SENTREE 0x56499f9f51e0 <e12656> {n42}
    1:2:1:1: SENITEM 0x56499f9f4e90 <e12650> {n42} [POS]
    1:2:1:1:1: VARREF 0x56499f7b3c90 <e21289#> {n42} @dt=0x56499f9e0b60@(nw1)  clk [RV] <- VAR 0x56499f9e0c40 <e21141#> {n3} @dt=0x56499f9e0b60@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x56499f9f5120 <e12655> {n42} [POS]
    1:2:1:1:1: VARREF 0x56499f7b3db0 <e21290#> {n42} @dt=0x56499f9e0f80@(nw1)  reset [RV] <- VAR 0x56499f9e1060 <e21144#> {n4} @dt=0x56499f9e0f80@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x56499f9f5320 <e12657> {n42} [UNNAMED]
    1:2:2:1: IF 0x56499f9ff4a0 <e12897> {n43}
    1:2:2:1:1: VARREF 0x56499f7b3ed0 <e21498#> {n43} @dt=0x56499f9e0f80@(nw1)  reset [RV] <- VAR 0x56499f9e1060 <e21144#> {n4} @dt=0x56499f9e0f80@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x56499f9f57c0 <e12659> {n43} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f5e50 <e21292#> {n44} @dt=0x56499f9e3b80@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faad850 <e21305#> {n44} @dt=0x56499f9e3b80@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b3ff0 <e21291#> {n44} @dt=0x56499f9e3b80@(nw1)  register_write_memory [LV] => VAR 0x56499f9e3c60 <e21171#> {n16} @dt=0x56499f9e3b80@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f63c0 <e21307#> {n45} @dt=0x56499f9e41a0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faadb80 <e21320#> {n45} @dt=0x56499f9e41a0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b4110 <e21306#> {n45} @dt=0x56499f9e41a0@(nw1)  memory_to_register_memory [LV] => VAR 0x56499f9e4280 <e21174#> {n17} @dt=0x56499f9e41a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f69e0 <e21322#> {n46} @dt=0x56499f9e4760@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faadeb0 <e21335#> {n46} @dt=0x56499f9e4760@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b4230 <e21321#> {n46} @dt=0x56499f9e4760@(nw1)  memory_write_memory [LV] => VAR 0x56499f9e4840 <e21177#> {n18} @dt=0x56499f9e4760@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f7090 <e21337#> {n47} @dt=0x56499f9e4d80@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faae1e0 <e21350#> {n47} @dt=0x56499f9e4d80@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b4350 <e21336#> {n47} @dt=0x56499f9e4d80@(nw1)  HI_register_write_memory [LV] => VAR 0x56499f9e4e60 <e21180#> {n19} @dt=0x56499f9e4d80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f7740 <e21352#> {n48} @dt=0x56499f9e5390@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faae510 <e21365#> {n48} @dt=0x56499f9e5390@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b4470 <e21351#> {n48} @dt=0x56499f9e5390@(nw1)  LO_register_write_memory [LV] => VAR 0x56499f9e5470 <e21183#> {n20} @dt=0x56499f9e5390@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f7dc0 <e21367#> {n49} @dt=0x56499f9e5970@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faae840 <e21380#> {n49} @dt=0x56499f9e5970@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b4590 <e21366#> {n49} @dt=0x56499f9e5970@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x56499f9e5a50 <e21186#> {n21} @dt=0x56499f9e5970@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f8450 <e21382#> {n50} @dt=0x56499f9ee5e0@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499f9f8180 <e12733> {n50} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f7b46b0 <e21381#> {n50} @dt=0x56499f9ee5e0@(nw32)  ALU_output_memory [LV] => VAR 0x56499f9eeae0 <e21243#> {n33} @dt=0x56499f9ee5e0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f8ae0 <e21388#> {n51} @dt=0x56499f9ef8d0@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499f9f8810 <e12744> {n51} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f7b07f0 <e21387#> {n51} @dt=0x56499f9ef8d0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x56499f9efdd0 <e21251#> {n34} @dt=0x56499f9ef8d0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f9170 <e21394#> {n52} @dt=0x56499f9f0bc0@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499f9f8ea0 <e12755> {n52} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f7b0910 <e21393#> {n52} @dt=0x56499f9f0bc0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x56499f9f10c0 <e21259#> {n35} @dt=0x56499f9f0bc0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f9800 <e21400#> {n53} @dt=0x56499f9f1eb0@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499f9f9530 <e12766> {n53} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f7b0a30 <e21399#> {n53} @dt=0x56499f9f1eb0@(nw32)  write_data_memory [LV] => VAR 0x56499f9f23b0 <e21267#> {n36} @dt=0x56499f9f1eb0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9f9fd0 <e21406#> {n54} @dt=0x56499f9f31a0@(nw5)
    1:2:2:1:2:1:1: CONST 0x56499faaeef0 <e21419#> {n54} @dt=0x56499f9f31a0@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b0b50 <e21405#> {n54} @dt=0x56499f9f31a0@(nw5)  write_register_memory [LV] => VAR 0x56499f9f36a0 <e21275#> {n37} @dt=0x56499f9f31a0@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9fa660 <e21421#> {n55} @dt=0x56499f9e5f60@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faaf220 <e21434#> {n55} @dt=0x56499f9e5f60@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b0c70 <e21420#> {n55} @dt=0x56499f9e5f60@(nw1)  j_instruction_memory [LV] => VAR 0x56499f9e6040 <e21189#> {n22} @dt=0x56499f9e5f60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9fad40 <e21436#> {n56} @dt=0x56499f9f4500@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499f9faa70 <e12799> {n56} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f7b0d90 <e21435#> {n56} @dt=0x56499f9f4500@(nw32)  j_program_counter_memory [LV] => VAR 0x56499f9f4a00 <e21283#> {n38} @dt=0x56499f9f4500@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499f9fb360 <e21442#> {n57} @dt=0x56499f9e64c0@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faaf630 <e21455#> {n57} @dt=0x56499f9e64c0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f7b0eb0 <e21441#> {n57} @dt=0x56499f9e64c0@(nw1)  HALT_memory [LV] => VAR 0x56499f9e65a0 <e21192#> {n23} @dt=0x56499f9e64c0@(nw1)  HALT_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x56499f9fb5b0 <e12813> {n59} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fb990 <e21457#> {n60} @dt=0x56499f9e3b80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f7b0fd0 <e21458#> {n60} @dt=0x56499f9e13c0@(nw1)  register_write_execute [RV] <- VAR 0x56499f9e14a0 <e21147#> {n7} @dt=0x56499f9e13c0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f7b10f0 <e21456#> {n60} @dt=0x56499f9e3b80@(nw1)  register_write_memory [LV] => VAR 0x56499f9e3c60 <e21171#> {n16} @dt=0x56499f9e3b80@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fbe60 <e21460#> {n61} @dt=0x56499f9e41a0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f7b1210 <e21461#> {n61} @dt=0x56499f9e1820@(nw1)  memory_to_register_execute [RV] <- VAR 0x56499f9e1900 <e21150#> {n8} @dt=0x56499f9e1820@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f7b1330 <e21459#> {n61} @dt=0x56499f9e41a0@(nw1)  memory_to_register_memory [LV] => VAR 0x56499f9e4280 <e21174#> {n17} @dt=0x56499f9e41a0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fc290 <e21463#> {n62} @dt=0x56499f9e4760@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f7b1450 <e21464#> {n62} @dt=0x56499f9e1c80@(nw1)  memory_write_execute [RV] <- VAR 0x56499f9e1d60 <e21153#> {n9} @dt=0x56499f9e1c80@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f7b1570 <e21462#> {n62} @dt=0x56499f9e4760@(nw1)  memory_write_memory [LV] => VAR 0x56499f9e4840 <e21177#> {n18} @dt=0x56499f9e4760@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fc760 <e21466#> {n63} @dt=0x56499f9e4d80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f7b1690 <e21467#> {n63} @dt=0x56499f9e20e0@(nw1)  HI_register_write_execute [RV] <- VAR 0x56499f9e21c0 <e21156#> {n10} @dt=0x56499f9e20e0@(nw1)  HI_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78ed90 <e21465#> {n63} @dt=0x56499f9e4d80@(nw1)  HI_register_write_memory [LV] => VAR 0x56499f9e4e60 <e21180#> {n19} @dt=0x56499f9e4d80@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fcc00 <e21469#> {n64} @dt=0x56499f9e5390@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f78eeb0 <e21470#> {n64} @dt=0x56499f9e2500@(nw1)  LO_register_write_execute [RV] <- VAR 0x56499f9e25e0 <e21159#> {n11} @dt=0x56499f9e2500@(nw1)  LO_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78efd0 <e21468#> {n64} @dt=0x56499f9e5390@(nw1)  LO_register_write_memory [LV] => VAR 0x56499f9e5470 <e21183#> {n20} @dt=0x56499f9e5390@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fd0a0 <e21472#> {n65} @dt=0x56499f9e5970@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f78f0f0 <e21473#> {n65} @dt=0x56499f9e2ae0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x56499f9e2bc0 <e21162#> {n12} @dt=0x56499f9e2ae0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78f210 <e21471#> {n65} @dt=0x56499f9e5970@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x56499f9e5a50 <e21186#> {n21} @dt=0x56499f9e5970@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fd4f0 <e21475#> {n66} @dt=0x56499f9e5f60@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f78f330 <e21476#> {n66} @dt=0x56499f9e3080@(nw1)  j_instruction_execute [RV] <- VAR 0x56499f9e3160 <e21165#> {n13} @dt=0x56499f9e3080@(nw1)  j_instruction_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78f450 <e21474#> {n66} @dt=0x56499f9e5f60@(nw1)  j_instruction_memory [LV] => VAR 0x56499f9e6040 <e21189#> {n22} @dt=0x56499f9e5f60@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fd950 <e21478#> {n67} @dt=0x56499f9ee5e0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f78f570 <e21479#> {n67} @dt=0x56499f9e73c0@(nw32)  ALU_output_execute [RV] <- VAR 0x56499f9e78c0 <e21195#> {n26} @dt=0x56499f9e73c0@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78f690 <e21477#> {n67} @dt=0x56499f9ee5e0@(nw32)  ALU_output_memory [LV] => VAR 0x56499f9eeae0 <e21243#> {n33} @dt=0x56499f9ee5e0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fddb0 <e21481#> {n68} @dt=0x56499f9ef8d0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f78f7b0 <e21482#> {n68} @dt=0x56499f9e86b0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x56499f9e8bb0 <e21203#> {n27} @dt=0x56499f9e86b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78f8d0 <e21480#> {n68} @dt=0x56499f9ef8d0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x56499f9efdd0 <e21251#> {n34} @dt=0x56499f9ef8d0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fe210 <e21484#> {n69} @dt=0x56499f9f0bc0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f78f9f0 <e21485#> {n69} @dt=0x56499f9e99a0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x56499f9e9ea0 <e21211#> {n28} @dt=0x56499f9e99a0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78fb10 <e21483#> {n69} @dt=0x56499f9f0bc0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x56499f9f10c0 <e21259#> {n35} @dt=0x56499f9f0bc0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fe670 <e21487#> {n70} @dt=0x56499f9f1eb0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f78fc30 <e21488#> {n70} @dt=0x56499f9eac90@(nw32)  write_data_execute [RV] <- VAR 0x56499f9eb190 <e21219#> {n29} @dt=0x56499f9eac90@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78fd50 <e21486#> {n70} @dt=0x56499f9f1eb0@(nw32)  write_data_memory [LV] => VAR 0x56499f9f23b0 <e21267#> {n36} @dt=0x56499f9f1eb0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fead0 <e21490#> {n71} @dt=0x56499f9f31a0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56499f78fe70 <e21491#> {n71} @dt=0x56499f9ebf80@(nw5)  write_register_execute [RV] <- VAR 0x56499f9ec480 <e21227#> {n30} @dt=0x56499f9ebf80@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f78ff90 <e21489#> {n71} @dt=0x56499f9f31a0@(nw5)  write_register_memory [LV] => VAR 0x56499f9f36a0 <e21275#> {n37} @dt=0x56499f9f31a0@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9fefa0 <e21493#> {n72} @dt=0x56499f9f4500@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f7900b0 <e21494#> {n72} @dt=0x56499f9ed2a0@(nw32)  j_program_counter_execute [RV] <- VAR 0x56499f9ed7a0 <e21235#> {n31} @dt=0x56499f9ed2a0@(nw32)  j_program_counter_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f7901d0 <e21492#> {n72} @dt=0x56499f9f4500@(nw32)  j_program_counter_memory [LV] => VAR 0x56499f9f4a00 <e21283#> {n38} @dt=0x56499f9f4500@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499f9ff320 <e21496#> {n73} @dt=0x56499f9e64c0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f7902f0 <e21497#> {n73} @dt=0x56499f9e35e0@(nw1)  HALT_execute [RV] <- VAR 0x56499f9e36c0 <e21168#> {n14} @dt=0x56499f9e35e0@(nw1)  HALT_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f790410 <e21495#> {n73} @dt=0x56499f9e64c0@(nw1)  HALT_memory [LV] => VAR 0x56499f9e65a0 <e21192#> {n23} @dt=0x56499f9e64c0@(nw1)  HALT_memory OUTPUT PORT
    1: MODULE 0x56499fa028b0 <e14466> {o1}  Fetch_Decode_Register  L3
    1:2: VAR 0x56499fa02d20 <e21023#> {o3} @dt=0x56499fa02c40@(nw1)  clk INPUT PORT
    1:2: VAR 0x56499fa03240 <e21026#> {o4} @dt=0x56499fa03160@(nw1)  enable INPUT PORT
    1:2: VAR 0x56499fa03760 <e21029#> {o5} @dt=0x56499fa03680@(nw1)  clear INPUT PORT
    1:2: VAR 0x56499fa03c80 <e21032#> {o6} @dt=0x56499fa03ba0@(nw1)  reset INPUT PORT
    1:2: VAR 0x56499fa041e0 <e21035#> {o8} @dt=0x56499fa04100@(nw1)  HALT_fetch INPUT PORT
    1:2: VAR 0x56499fa04700 <e21038#> {o9} @dt=0x56499fa04620@(nw1)  HALT_decode OUTPUT PORT
    1:2: VAR 0x56499fa058c0 <e21041#> {o11} @dt=0x56499fa053c0@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x56499fa06b20 <e21049#> {o12} @dt=0x56499fa06620@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x56499fa07e20 <e21057#> {o14} @dt=0x56499fa07920@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x56499fa09150 <e21065#> {o15} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x56499fa0efb0 <e13203> {o19} [always_ff]
    1:2:1: SENTREE 0x56499fa09960 <e13075> {o19}
    1:2:1:1: SENITEM 0x56499fa09610 <e13069> {o19} [POS]
    1:2:1:1:1: VARREF 0x56499f9447c0 <e21071#> {o19} @dt=0x56499fa02c40@(nw1)  clk [RV] <- VAR 0x56499fa02d20 <e21023#> {o3} @dt=0x56499fa02c40@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x56499fa098a0 <e13074> {o19} [POS]
    1:2:1:1:1: VARREF 0x56499f9a0b90 <e21072#> {o19} @dt=0x56499fa03ba0@(nw1)  reset [RV] <- VAR 0x56499fa03c80 <e21032#> {o6} @dt=0x56499fa03ba0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x56499fa09aa0 <e13076> {o19} [UNNAMED]
    1:2:2:1: IF 0x56499fa0eea0 <e13200> {o20}
    1:2:2:1:1: VARREF 0x56499f9a0cb0 <e21138#> {o20} @dt=0x56499fa03ba0@(nw1)  reset [RV] <- VAR 0x56499fa03c80 <e21032#> {o6} @dt=0x56499fa03ba0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x56499fa09f40 <e13078> {o20} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa0a5d0 <e21074#> {o21} @dt=0x56499fa07920@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499fa0a300 <e13087> {o21} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f9a0dd0 <e21073#> {o21} @dt=0x56499fa07920@(nw32)  instruction_decode [LV] => VAR 0x56499fa07e20 <e21057#> {o14} @dt=0x56499fa07920@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa0b2e0 <e21080#> {o22} @dt=0x56499fa08c50@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x56499fa0b100 <e13111> {o22} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x56499fa0adf0 <e13103> {o22} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x56499fa0a9f0 <e13104> {o22} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x56499f9a0ef0 <e21079#> {o22} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x56499fa09150 <e21065#> {o15} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa0b900 <e21086#> {o23} @dt=0x56499fa04620@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faad030 <e21099#> {o23} @dt=0x56499fa04620@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f9a1010 <e21085#> {o23} @dt=0x56499fa04620@(nw1)  HALT_decode [LV] => VAR 0x56499fa04700 <e21038#> {o9} @dt=0x56499fa04620@(nw1)  HALT_decode OUTPUT PORT
    1:2:2:1:3: IF 0x56499fa0edd0 <e13198> {o25}
    1:2:2:1:3:1: LOGNOT 0x56499fa0bc90 <e13199> {o25} @dt=0x56499f858a40@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f9a1130 <e21137#> {o25} @dt=0x56499fa03160@(nw1)  enable [RV] <- VAR 0x56499fa03240 <e21026#> {o4} @dt=0x56499fa03160@(nw1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x56499fa0bdd0 <e13129> {o25} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x56499fa0ecc0 <e13196> {o26}
    1:2:2:1:3:2:1:1: VARREF 0x56499f9a1250 <e21136#> {o26} @dt=0x56499fa03680@(nw1)  clear [RV] <- VAR 0x56499fa03760 <e21029#> {o5} @dt=0x56499fa03680@(nw1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x56499fa0c270 <e13131> {o26} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x56499fa0c900 <e21101#> {o27} @dt=0x56499fa07920@(nw32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x56499fa0c630 <e13140> {o27} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x56499f9a1370 <e21100#> {o27} @dt=0x56499fa07920@(nw32)  instruction_decode [LV] => VAR 0x56499fa07e20 <e21057#> {o14} @dt=0x56499fa07920@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x56499fa0d610 <e21107#> {o28} @dt=0x56499fa08c50@(nw32)
    1:2:2:1:3:2:1:2:1:1: REPLICATE 0x56499fa0d430 <e13164> {o28} @dt=0x56499f81bc20@(G/w32)
    1:2:2:1:3:2:1:2:1:1:1: CONST 0x56499fa0d120 <e13156> {o28} @dt=0x56499f81b380@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:1:2: CONST 0x56499fa0cd20 <e13157> {o28} @dt=0x56499f81cdf0@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2:1:2: VARREF 0x56499f9a1490 <e21106#> {o28} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x56499fa09150 <e21065#> {o15} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x56499fa0dc30 <e21113#> {o29} @dt=0x56499fa04620@(nw1)
    1:2:2:1:3:2:1:2:1:1: CONST 0x56499faad520 <e21126#> {o29} @dt=0x56499fa04620@(nw1)  1'h0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x56499f9a15b0 <e21112#> {o29} @dt=0x56499fa04620@(nw1)  HALT_decode [LV] => VAR 0x56499fa04700 <e21038#> {o9} @dt=0x56499fa04620@(nw1)  HALT_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x56499fa0deb0 <e13178> {o30} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x56499fa0e330 <e21128#> {o31} @dt=0x56499fa07920@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x56499f9a16d0 <e21129#> {o31} @dt=0x56499fa053c0@(nw32)  instruction_fetch [RV] <- VAR 0x56499fa058c0 <e21041#> {o11} @dt=0x56499fa053c0@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x56499f9a17f0 <e21127#> {o31} @dt=0x56499fa07920@(nw32)  instruction_decode [LV] => VAR 0x56499fa07e20 <e21057#> {o14} @dt=0x56499fa07920@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x56499fa0e7d0 <e21131#> {o32} @dt=0x56499fa08c50@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x56499f7b3810 <e21132#> {o32} @dt=0x56499fa06620@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x56499fa06b20 <e21049#> {o12} @dt=0x56499fa06620@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x56499f7b3930 <e21130#> {o32} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x56499fa09150 <e21065#> {o15} @dt=0x56499fa08c50@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x56499fa0eb80 <e21134#> {o33} @dt=0x56499fa04620@(nw1)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x56499f7b3a50 <e21135#> {o33} @dt=0x56499fa04100@(nw1)  HALT_fetch [RV] <- VAR 0x56499fa041e0 <e21035#> {o8} @dt=0x56499fa04100@(nw1)  HALT_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x56499f7b3b70 <e21133#> {o33} @dt=0x56499fa04620@(nw1)  HALT_decode [LV] => VAR 0x56499fa04700 <e21038#> {o9} @dt=0x56499fa04620@(nw1)  HALT_decode OUTPUT PORT
    1: MODULE 0x56499fa14240 <e14467> {p1}  Memory_Writeback_Register  L3
    1:2: VAR 0x56499fa146b0 <e20756#> {p3} @dt=0x56499fa145d0@(nw1)  clk INPUT PORT
    1:2: VAR 0x56499fa14ad0 <e20759#> {p4} @dt=0x56499fa149f0@(nw1)  reset INPUT PORT
    1:2: VAR 0x56499fa14ef0 <e20762#> {p7} @dt=0x56499fa14e10@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x56499fa15310 <e20765#> {p8} @dt=0x56499fa15230@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x56499fa15730 <e20768#> {p9} @dt=0x56499fa15650@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x56499fa15cb0 <e20771#> {p10} @dt=0x56499fa15bd0@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x56499fa16200 <e20774#> {p11} @dt=0x56499fa16120@(nw1)  HALT_memory INPUT PORT
    1:2: VAR 0x56499fa16850 <e20777#> {p13} @dt=0x56499fa16770@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x56499fa16e60 <e20780#> {p14} @dt=0x56499fa16d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x56499fa172f0 <e20783#> {p15} @dt=0x56499fa17210@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2: VAR 0x56499fa17900 <e20786#> {p16} @dt=0x56499fa17820@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2: VAR 0x56499fa17e50 <e20789#> {p17} @dt=0x56499fa17d70@(nw1)  HALT_writeback OUTPUT PORT
    1:2: VAR 0x56499fa19090 <e20792#> {p20} @dt=0x56499fa18b90@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x56499fa1a380 <e20800#> {p21} @dt=0x56499fa19e80@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x56499fa1b670 <e20808#> {p22} @dt=0x56499fa1b170@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x56499fa1c960 <e20816#> {p23} @dt=0x56499fa1c460@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x56499fa1dc50 <e20824#> {p24} @dt=0x56499fa1d750@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x56499fa1ef40 <e20832#> {p26} @dt=0x56499fa1ea40@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x56499fa20260 <e20840#> {p27} @dt=0x56499fa1fd60@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x56499fa21560 <e20848#> {p28} @dt=0x56499fa21060@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x56499fa22850 <e20856#> {p29} @dt=0x56499fa22350@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x56499fa23b40 <e20864#> {p30} @dt=0x56499fa23640@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x56499fa2bcc0 <e13776> {p33} [always_ff]
    1:2:1: SENTREE 0x56499fa24330 <e13600> {p33}
    1:2:1:1: SENITEM 0x56499fa23fe0 <e13594> {p33} [POS]
    1:2:1:1:1: VARREF 0x56499f9dc1b0 <e20870#> {p33} @dt=0x56499fa145d0@(nw1)  clk [RV] <- VAR 0x56499fa146b0 <e20756#> {p3} @dt=0x56499fa145d0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x56499fa24270 <e13599> {p33} [POS]
    1:2:1:1:1: VARREF 0x56499f9dc2d0 <e20871#> {p33} @dt=0x56499fa149f0@(nw1)  reset [RV] <- VAR 0x56499fa14ad0 <e20759#> {p4} @dt=0x56499fa149f0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x56499fa24470 <e13601> {p33} [UNNAMED]
    1:2:2:1: IF 0x56499fa2bb70 <e13773> {p34}
    1:2:2:1:1: VARREF 0x56499f8b2210 <e21016#> {p34} @dt=0x56499fa149f0@(nw1)  reset [RV] <- VAR 0x56499fa14ad0 <e20759#> {p4} @dt=0x56499fa149f0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x56499fa24940 <e13603> {p34} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa24fd0 <e20873#> {p35} @dt=0x56499fa16770@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faa38f0 <e20886#> {p35} @dt=0x56499fa16770@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f8b2330 <e20872#> {p35} @dt=0x56499fa16770@(nw1)  register_write_writeback [LV] => VAR 0x56499fa16850 <e20777#> {p13} @dt=0x56499fa16770@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa25680 <e20888#> {p36} @dt=0x56499fa16d80@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faa3c20 <e20901#> {p36} @dt=0x56499fa16d80@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f8b2450 <e20887#> {p36} @dt=0x56499fa16d80@(nw1)  memory_to_register_writeback [LV] => VAR 0x56499fa16e60 <e20780#> {p14} @dt=0x56499fa16d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa25d30 <e20903#> {p37} @dt=0x56499fa17210@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faa3f70 <e20916#> {p37} @dt=0x56499fa17210@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f8b2570 <e20902#> {p37} @dt=0x56499fa17210@(nw1)  HI_register_write_writeback [LV] => VAR 0x56499fa172f0 <e20783#> {p15} @dt=0x56499fa17210@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa263e0 <e20918#> {p38} @dt=0x56499fa17820@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faac080 <e20931#> {p38} @dt=0x56499fa17820@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f8b2690 <e20917#> {p38} @dt=0x56499fa17820@(nw1)  LO_register_write_writeback [LV] => VAR 0x56499fa17900 <e20786#> {p16} @dt=0x56499fa17820@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa26a40 <e20933#> {p39} @dt=0x56499fa1ea40@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499fa26770 <e13655> {p39} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f8b27b0 <e20932#> {p39} @dt=0x56499fa1ea40@(nw32)  ALU_output_writeback [LV] => VAR 0x56499fa1ef40 <e20832#> {p26} @dt=0x56499fa1ea40@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa27120 <e20939#> {p40} @dt=0x56499fa1fd60@(nw5)
    1:2:2:1:2:1:1: CONST 0x56499faac490 <e20952#> {p40} @dt=0x56499fa1fd60@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x56499f8b28d0 <e20938#> {p40} @dt=0x56499fa1fd60@(nw5)  write_register_writeback [LV] => VAR 0x56499fa20260 <e20840#> {p27} @dt=0x56499fa1fd60@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa27780 <e20954#> {p41} @dt=0x56499fa21060@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499fa274b0 <e13677> {p41} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f8b29f0 <e20953#> {p41} @dt=0x56499fa21060@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x56499fa21560 <e20848#> {p28} @dt=0x56499fa21060@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa27e10 <e20960#> {p42} @dt=0x56499fa22350@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499fa27b40 <e13688> {p42} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f8b2b10 <e20959#> {p42} @dt=0x56499fa22350@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x56499fa22850 <e20856#> {p29} @dt=0x56499fa22350@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa284a0 <e20966#> {p43} @dt=0x56499fa23640@(nw32)
    1:2:2:1:2:1:1: CONST 0x56499fa281d0 <e13699> {p43} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x56499f86e6d0 <e20965#> {p43} @dt=0x56499fa23640@(nw32)  read_data_writeback [LV] => VAR 0x56499fa23b40 <e20864#> {p30} @dt=0x56499fa23640@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x56499fa28ac0 <e20972#> {p44} @dt=0x56499fa17d70@(nw1)
    1:2:2:1:2:1:1: CONST 0x56499faaca60 <e20985#> {p44} @dt=0x56499fa17d70@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x56499f86e7f0 <e20971#> {p44} @dt=0x56499fa17d70@(nw1)  HALT_writeback [LV] => VAR 0x56499fa17e50 <e20789#> {p17} @dt=0x56499fa17d70@(nw1)  HALT_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x56499fa28d70 <e13713> {p46} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa291e0 <e20987#> {p47} @dt=0x56499fa16770@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f86e910 <e20988#> {p47} @dt=0x56499fa14e10@(nw1)  register_write_memory [RV] <- VAR 0x56499fa14ef0 <e20762#> {p7} @dt=0x56499fa14e10@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f86ea30 <e20986#> {p47} @dt=0x56499fa16770@(nw1)  register_write_writeback [LV] => VAR 0x56499fa16850 <e20777#> {p13} @dt=0x56499fa16770@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa296b0 <e20990#> {p48} @dt=0x56499fa16d80@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f86eb50 <e20991#> {p48} @dt=0x56499fa15230@(nw1)  memory_to_register_memory [RV] <- VAR 0x56499fa15310 <e20765#> {p8} @dt=0x56499fa15230@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f86ec70 <e20989#> {p48} @dt=0x56499fa16d80@(nw1)  memory_to_register_writeback [LV] => VAR 0x56499fa16e60 <e20780#> {p14} @dt=0x56499fa16d80@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa29b90 <e20993#> {p50} @dt=0x56499fa17210@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f86ed90 <e20994#> {p50} @dt=0x56499fa15650@(nw1)  HI_register_write_memory [RV] <- VAR 0x56499fa15730 <e20768#> {p9} @dt=0x56499fa15650@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f86eeb0 <e20992#> {p50} @dt=0x56499fa17210@(nw1)  HI_register_write_writeback [LV] => VAR 0x56499fa172f0 <e20783#> {p15} @dt=0x56499fa17210@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa2a030 <e20996#> {p51} @dt=0x56499fa17820@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f86efd0 <e20997#> {p51} @dt=0x56499fa15bd0@(nw1)  LO_register_write_memory [RV] <- VAR 0x56499fa15cb0 <e20771#> {p10} @dt=0x56499fa15bd0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f86f0f0 <e20995#> {p51} @dt=0x56499fa17820@(nw1)  LO_register_write_writeback [LV] => VAR 0x56499fa17900 <e20786#> {p16} @dt=0x56499fa17820@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa2a4a0 <e20999#> {p53} @dt=0x56499fa1ea40@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f86f210 <e21000#> {p53} @dt=0x56499fa18b90@(nw32)  ALU_output_memory [RV] <- VAR 0x56499fa19090 <e20792#> {p20} @dt=0x56499fa18b90@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f943b60 <e20998#> {p53} @dt=0x56499fa1ea40@(nw32)  ALU_output_writeback [LV] => VAR 0x56499fa1ef40 <e20832#> {p26} @dt=0x56499fa1ea40@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa2a920 <e21002#> {p54} @dt=0x56499fa1fd60@(nw5)
    1:2:2:1:3:1:1: VARREF 0x56499f943c80 <e21003#> {p54} @dt=0x56499fa19e80@(nw5)  write_register_memory [RV] <- VAR 0x56499fa1a380 <e20800#> {p21} @dt=0x56499fa19e80@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f943da0 <e21001#> {p54} @dt=0x56499fa1fd60@(nw5)  write_register_writeback [LV] => VAR 0x56499fa20260 <e20840#> {p27} @dt=0x56499fa1fd60@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa2ad80 <e21005#> {p55} @dt=0x56499fa21060@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f943ec0 <e21006#> {p55} @dt=0x56499fa1b170@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x56499fa1b670 <e20808#> {p22} @dt=0x56499fa1b170@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f943fe0 <e21004#> {p55} @dt=0x56499fa21060@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x56499fa21560 <e20848#> {p28} @dt=0x56499fa21060@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa2b1e0 <e21008#> {p56} @dt=0x56499fa22350@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f944100 <e21009#> {p56} @dt=0x56499fa1c460@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x56499fa1c960 <e20816#> {p23} @dt=0x56499fa1c460@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f944220 <e21007#> {p56} @dt=0x56499fa22350@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x56499fa22850 <e20856#> {p29} @dt=0x56499fa22350@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa2b640 <e21011#> {p57} @dt=0x56499fa23640@(nw32)
    1:2:2:1:3:1:1: VARREF 0x56499f944340 <e21012#> {p57} @dt=0x56499fa1d750@(nw32)  read_data_memory [RV] <- VAR 0x56499fa1dc50 <e20824#> {p24} @dt=0x56499fa1d750@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f944460 <e21010#> {p57} @dt=0x56499fa23640@(nw32)  read_data_writeback [LV] => VAR 0x56499fa23b40 <e20864#> {p30} @dt=0x56499fa23640@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x56499fa2b9f0 <e21014#> {p58} @dt=0x56499fa17d70@(nw1)
    1:2:2:1:3:1:1: VARREF 0x56499f944580 <e21015#> {p58} @dt=0x56499fa16120@(nw1)  HALT_memory [RV] <- VAR 0x56499fa16200 <e20774#> {p11} @dt=0x56499fa16120@(nw1)  HALT_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x56499f9446a0 <e21013#> {p58} @dt=0x56499fa17d70@(nw1)  HALT_writeback [LV] => VAR 0x56499fa17e50 <e20789#> {p17} @dt=0x56499fa17d70@(nw1)  HALT_writeback OUTPUT PORT
    1: MODULE 0x56499fa2f590 <e14468> {q1}  ALU_Input_Mux  L3
    1:2: VAR 0x56499fa305a0 <e20557#> {q2} @dt=0x56499fa300a0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2: VAR 0x56499fa31660 <e20565#> {q3} @dt=0x56499fa31160@(nw3)  forward_one_execute INPUT PORT
    1:2: VAR 0x56499fa32920 <e20573#> {q4} @dt=0x56499fa32420@(nw3)  forward_two_execute INPUT PORT
    1:2: VAR 0x56499fa33bc0 <e20581#> {q6} @dt=0x56499fa336c0@(nw32)  read_data_1_reg INPUT PORT
    1:2: VAR 0x56499fa34e60 <e20589#> {q7} @dt=0x56499fa34960@(nw32)  result_writeback INPUT PORT
    1:2: VAR 0x56499fa36120 <e20597#> {q8} @dt=0x56499fa35c20@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x56499fa373e0 <e20605#> {q9} @dt=0x56499fa36ee0@(nw32)  LO_result_writeback INPUT PORT
    1:2: VAR 0x56499fa385c0 <e20613#> {q10} @dt=0x56499fa38140@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x56499fa39820 <e20621#> {q11} @dt=0x56499fa39320@(nw32)  read_data_2_reg INPUT PORT
    1:2: VAR 0x56499fa3aac0 <e20629#> {q12} @dt=0x56499fa3a5c0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x56499fa3bd80 <e20637#> {q13} @dt=0x56499fa3b880@(nw32)  HI_result_writeback INPUT PORT
    1:2: VAR 0x56499fa3d040 <e20645#> {q14} @dt=0x56499fa3cb40@(nw32)  sign_imm_execute INPUT PORT
    1:2: VAR 0x56499fa3e2a0 <e20653#> {q15} @dt=0x56499fa3dda0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2: VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2: VAR 0x56499fa40900 <e20669#> {q18} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2: VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2: ALWAYS 0x56499fa4b580 <e14433> {q22} [always_comb]
    1:2:2: BEGIN 0x56499fa41d30 <e14218> {q22} [UNNAMED]
    1:2:2:1: CASE 0x56499fa420f0 <e14220> {q23}
    1:2:2:1:1: VARREF 0x56499f974bc0 <e20683#> {q23} @dt=0x56499fa31160@(nw3)  forward_one_execute [RV] <- VAR 0x56499fa31660 <e20565#> {q3} @dt=0x56499fa31160@(nw3)  forward_one_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa429e0 <e14233> {q24}
    1:2:2:1:2:1: CONST 0x56499fa422d0 <e14227> {q24} @dt=0x56499f95c5f0@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x56499fa42920 <e20685#> {q24} @dt=0x56499fa3f110@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499f927c70 <e20686#> {q24} @dt=0x56499fa336c0@(nw32)  read_data_1_reg [RV] <- VAR 0x56499fa33bc0 <e20581#> {q6} @dt=0x56499fa336c0@(nw32)  read_data_1_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499f927d90 <e20684#> {q24} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute [LV] => VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa43300 <e14246> {q25}
    1:2:2:1:2:1: CONST 0x56499fa42bb0 <e14239> {q25} @dt=0x56499f95c5f0@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x56499fa43240 <e20688#> {q25} @dt=0x56499fa3f110@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499f8b2e90 <e20689#> {q25} @dt=0x56499fa34960@(nw32)  result_writeback [RV] <- VAR 0x56499fa34e60 <e20589#> {q7} @dt=0x56499fa34960@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499f8b2fb0 <e20687#> {q25} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute [LV] => VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa43c20 <e14259> {q26}
    1:2:2:1:2:1: CONST 0x56499fa434d0 <e14252> {q26} @dt=0x56499f95c5f0@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x56499fa43b60 <e20691#> {q26} @dt=0x56499fa3f110@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499f91f1c0 <e20692#> {q26} @dt=0x56499fa35c20@(nw32)  ALU_output_memory [RV] <- VAR 0x56499fa36120 <e20597#> {q8} @dt=0x56499fa35c20@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499f91f2e0 <e20690#> {q26} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute [LV] => VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa44540 <e14272> {q27}
    1:2:2:1:2:1: CONST 0x56499fa43df0 <e14265> {q27} @dt=0x56499f95c5f0@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x56499fa44480 <e20694#> {q27} @dt=0x56499fa3f110@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa4d6d0 <e20695#> {q27} @dt=0x56499fa36ee0@(nw32)  LO_result_writeback [RV] <- VAR 0x56499fa373e0 <e20605#> {q9} @dt=0x56499fa36ee0@(nw32)  LO_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa4d7f0 <e20693#> {q27} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute [LV] => VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa44e60 <e14285> {q28}
    1:2:2:1:2:1: CONST 0x56499fa44710 <e14278> {q28} @dt=0x56499f95c5f0@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x56499fa44da0 <e20697#> {q28} @dt=0x56499fa3f110@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa4d910 <e20698#> {q28} @dt=0x56499fa38140@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x56499fa385c0 <e20613#> {q10} @dt=0x56499fa38140@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499f98ae60 <e20696#> {q28} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute [LV] => VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa45610 <e14297> {q29}
    1:2:2:1:2:2: ASSIGN 0x56499fa45550 <e20700#> {q29} @dt=0x56499fa3f110@(nw32)
    1:2:2:1:2:2:1: CONST 0x56499fa45280 <e14294> {q29} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x56499f98af80 <e20699#> {q29} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute [LV] => VAR 0x56499fa3f610 <e20661#> {q17} @dt=0x56499fa3f110@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1: CASE 0x56499fa45980 <e14377> {q31}
    1:2:2:1:1: VARREF 0x56499f98b0a0 <e20708#> {q31} @dt=0x56499fa32420@(nw3)  forward_two_execute [RV] <- VAR 0x56499fa32920 <e20573#> {q4} @dt=0x56499fa32420@(nw3)  forward_two_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa46210 <e14312> {q32}
    1:2:2:1:2:1: CONST 0x56499fa45b60 <e14306> {q32} @dt=0x56499f95c5f0@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x56499fa46150 <e20710#> {q32} @dt=0x56499fa415f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499f98b1c0 <e20711#> {q32} @dt=0x56499fa39320@(nw32)  read_data_2_reg [RV] <- VAR 0x56499fa39820 <e20621#> {q11} @dt=0x56499fa39320@(nw32)  read_data_2_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa2c6d0 <e20709#> {q32} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 [LV] => VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x56499fa46b10 <e14325> {q33}
    1:2:2:1:2:1: CONST 0x56499fa46400 <e14318> {q33} @dt=0x56499f95c5f0@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x56499fa46a50 <e20713#> {q33} @dt=0x56499fa415f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa2c7f0 <e20714#> {q33} @dt=0x56499fa34960@(nw32)  result_writeback [RV] <- VAR 0x56499fa34e60 <e20589#> {q7} @dt=0x56499fa34960@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa2c910 <e20712#> {q33} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 [LV] => VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x56499fa473f0 <e14338> {q34}
    1:2:2:1:2:1: CONST 0x56499fa46ce0 <e14331> {q34} @dt=0x56499f95c5f0@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x56499fa47330 <e20716#> {q34} @dt=0x56499fa415f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa2ca30 <e20717#> {q34} @dt=0x56499fa35c20@(nw32)  ALU_output_memory [RV] <- VAR 0x56499fa36120 <e20597#> {q8} @dt=0x56499fa35c20@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa2cb50 <e20715#> {q34} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 [LV] => VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x56499fa47cd0 <e14351> {q35}
    1:2:2:1:2:1: CONST 0x56499fa475c0 <e14344> {q35} @dt=0x56499f95c5f0@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x56499fa47c10 <e20719#> {q35} @dt=0x56499fa415f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa0fc20 <e20720#> {q35} @dt=0x56499fa3b880@(nw32)  HI_result_writeback [RV] <- VAR 0x56499fa3bd80 <e20637#> {q13} @dt=0x56499fa3b880@(nw32)  HI_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa0fd40 <e20718#> {q35} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 [LV] => VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x56499fa485b0 <e14364> {q36}
    1:2:2:1:2:1: CONST 0x56499fa47ea0 <e14357> {q36} @dt=0x56499f95c5f0@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x56499fa484f0 <e20722#> {q36} @dt=0x56499fa415f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499fa0fe60 <e20723#> {q36} @dt=0x56499fa3a5c0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x56499fa3aac0 <e20629#> {q12} @dt=0x56499fa3a5c0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499fa0ff80 <e20721#> {q36} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 [LV] => VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x56499fa48d20 <e14376> {q37}
    1:2:2:1:2:2: ASSIGN 0x56499fa48c60 <e20725#> {q37} @dt=0x56499fa415f0@(nw32)
    1:2:2:1:2:2:1: CONST 0x56499fa48990 <e14373> {q37} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x56499fa100a0 <e20724#> {q37} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 [LV] => VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2:2:1: CASE 0x56499fa49090 <e14431> {q39}
    1:2:2:1:1: VARREF 0x56499fa101c0 <e20734#> {q39} @dt=0x56499fa300a0@(nw2)  ALU_src_B_execute [RV] <- VAR 0x56499fa305a0 <e20557#> {q2} @dt=0x56499fa300a0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa49980 <e14392> {q40}
    1:2:2:1:2:1: CONST 0x56499fa49270 <e14386> {q40} @dt=0x56499f840fc0@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x56499fa498c0 <e20736#> {q40} @dt=0x56499fa40400@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499f9db9d0 <e20737#> {q40} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 [RV] <- VAR 0x56499fa41af0 <e20677#> {q21} @dt=0x56499fa415f0@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2:2:2: VARREF 0x56499f9dbaf0 <e20735#> {q40} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute [LV] => VAR 0x56499fa40900 <e20669#> {q18} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa4a2a0 <e14405> {q41}
    1:2:2:1:2:1: CONST 0x56499fa49b50 <e14398> {q41} @dt=0x56499f840fc0@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x56499fa4a1e0 <e20739#> {q41} @dt=0x56499fa40400@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499f9dbc10 <e20740#> {q41} @dt=0x56499fa3cb40@(nw32)  sign_imm_execute [RV] <- VAR 0x56499fa3d040 <e20645#> {q14} @dt=0x56499fa3cb40@(nw32)  sign_imm_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499f9dbd30 <e20738#> {q41} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute [LV] => VAR 0x56499fa40900 <e20669#> {q18} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa4abe0 <e14418> {q42}
    1:2:2:1:2:1: CONST 0x56499fa4a470 <e14411> {q42} @dt=0x56499f840fc0@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x56499fa4ab20 <e20742#> {q42} @dt=0x56499fa40400@(nw32)
    1:2:2:1:2:2:1: VARREF 0x56499f9dbe50 <e20743#> {q42} @dt=0x56499fa3dda0@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x56499fa3e2a0 <e20653#> {q15} @dt=0x56499fa3dda0@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x56499f9dbf70 <e20741#> {q42} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute [LV] => VAR 0x56499fa40900 <e20669#> {q18} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x56499fa4b390 <e14430> {q43}
    1:2:2:1:2:2: ASSIGN 0x56499fa4b2d0 <e20745#> {q43} @dt=0x56499fa40400@(nw32)
    1:2:2:1:2:2:1: CONST 0x56499fa4b000 <e14427> {q43} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x56499f9dc090 <e20744#> {q43} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute [LV] => VAR 0x56499fa40900 <e20669#> {q18} @dt=0x56499fa40400@(nw32)  src_B_ALU_execute OUTPUT PORT
    3: TYPETABLE 0x56499f7795f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x56499f858a40 <e3575> {c473} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499f8293d0 <e2792> {c271} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499f81b380 <e2481> {c207} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499f858a40 <e3575> {c473} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56499fa4c8d0 <e20435> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x56499f840fc0 <e3191> {c372} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56499f95c5f0 <e9468> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x56499f81b9f0 <e2493> {c207} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56499faea470 <e28488#> {c271} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56499f838e90 <e3057> {c337} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56499fab2600 <e22211#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56499fab2100 <e22157#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56499f88a400 <e4643> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56499fae47e0 <e27117#> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56499fae8860 <e27752#> {c68} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56499fae9070 <e27806#> {c70} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x56499f81b5a0 <e2488> {c207} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x56499faeb580 <e28656#> {c372} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x56499f8a3040 <e5304> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x56499fadc5e0 <e26221#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f7b4970 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f7b7e50 <e143> {c19} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499fab9970 <e23341#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f7c2c90 <e414> {c42} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f7d1a70 <e776> {c66} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499fab6270 <e22826#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f7a5010 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499fadcdf0 <e26264#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f81cdf0 <e2528> {c211} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f889670 <e4618> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f81bc20 <e2500> {c207} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499faa32d0 <e20703#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56499f889c90 <e4631> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56499fae09c0 <e26674#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f7a5010 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b4970 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b7e50 <e143> {c19} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7c2c90 <e414> {c42} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7d1a70 <e776> {c66} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f81b380 <e2481> {c207} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56499f81b5a0 <e2488> {c207} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x56499f81b9f0 <e2493> {c207} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56499f81bc20 <e2500> {c207} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f81cdf0 <e2528> {c211} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f8293d0 <e2792> {c271} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56499f838e90 <e3057> {c337} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f840fc0 <e3191> {c372} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f858a40 <e3575> {c473} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56499f889670 <e4618> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f889c90 <e4631> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f88a400 <e4643> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f8a3040 <e5304> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x56499f95c5f0 <e9468> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499fa4c8d0 <e20435> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56499fa8f220 <e20443> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x56499fa300a0 <e20556#> {q2} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499fa31160 <e20564#> {q3} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499fa32420 <e20572#> {q4} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499fa336c0 <e20580#> {q6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa34960 <e20588#> {q7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa35c20 <e20596#> {q8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa36ee0 <e20604#> {q9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa38140 <e20612#> {q10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa39320 <e20620#> {q11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa3a5c0 <e20628#> {q12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa3b880 <e20636#> {q13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa3cb40 <e20644#> {q14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa3dda0 <e20652#> {q15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa3f110 <e20660#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa40400 <e20668#> {q18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa415f0 <e20676#> {q21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499faa32d0 <e20703#> {q29} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa145d0 <e20755#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa149f0 <e20758#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa14e10 <e20761#> {p7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa15230 <e20764#> {p8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa15650 <e20767#> {p9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa15bd0 <e20770#> {p10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa16120 <e20773#> {p11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa16770 <e20776#> {p13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa16d80 <e20779#> {p14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa17210 <e20782#> {p15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa17820 <e20785#> {p16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa17d70 <e20788#> {p17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa18b90 <e20791#> {p20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa19e80 <e20799#> {p21} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fa1b170 <e20807#> {p22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa1c460 <e20815#> {p23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa1d750 <e20823#> {p24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa1ea40 <e20831#> {p26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa1fd60 <e20839#> {p27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fa21060 <e20847#> {p28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa22350 <e20855#> {p29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa23640 <e20863#> {p30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa02c40 <e21022#> {o3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa03160 <e21025#> {o4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa03680 <e21028#> {o5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa03ba0 <e21031#> {o6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa04100 <e21034#> {o8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa04620 <e21037#> {o9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa053c0 <e21040#> {o11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa06620 <e21048#> {o12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa07920 <e21056#> {o14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa08c50 <e21064#> {o15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9e0b60 <e21140#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e0f80 <e21143#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e13c0 <e21146#> {n7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e1820 <e21149#> {n8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e1c80 <e21152#> {n9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e20e0 <e21155#> {n10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e2500 <e21158#> {n11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e2ae0 <e21161#> {n12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e3080 <e21164#> {n13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e35e0 <e21167#> {n14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e3b80 <e21170#> {n16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e41a0 <e21173#> {n17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e4760 <e21176#> {n18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e4d80 <e21179#> {n19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e5390 <e21182#> {n20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e5970 <e21185#> {n21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e5f60 <e21188#> {n22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e64c0 <e21191#> {n23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9e73c0 <e21194#> {n26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9e86b0 <e21202#> {n27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9e99a0 <e21210#> {n28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9eac90 <e21218#> {n29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9ebf80 <e21226#> {n30} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9ed2a0 <e21234#> {n31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9ee5e0 <e21242#> {n33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9ef8d0 <e21250#> {n34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9f0bc0 <e21258#> {n35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9f1eb0 <e21266#> {n36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9f31a0 <e21274#> {n37} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9f4500 <e21282#> {n38} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9a8250 <e21500#> {m3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9a8670 <e21503#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9a8a90 <e21506#> {m5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9a8eb0 <e21509#> {m8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9a92d0 <e21512#> {m9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9a9710 <e21515#> {m10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9aa570 <e21518#> {m11} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f9ab7d0 <e21526#> {m12} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f9ac110 <e21534#> {m13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9ac630 <e21537#> {m14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9ad4b0 <e21540#> {m15} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f9ade30 <e21548#> {m16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9ae390 <e21551#> {m17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9ae930 <e21554#> {m18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9aee90 <e21557#> {m19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9af430 <e21560#> {m21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9af990 <e21563#> {m22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9afef0 <e21566#> {m23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9b0d90 <e21569#> {m24} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f9b1ff0 <e21577#> {m25} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f9b29c0 <e21585#> {m26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9b2fd0 <e21588#> {m27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9b3eb0 <e21591#> {m28} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f9b46f0 <e21599#> {m29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9b4cf0 <e21602#> {m30} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9b52c0 <e21605#> {m31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9b5820 <e21608#> {m32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9b6650 <e21611#> {m34} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9b78c0 <e21619#> {m35} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9b8b30 <e21627#> {m36} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9b9da0 <e21635#> {m37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9bb050 <e21643#> {m39} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9bc2c0 <e21651#> {m40} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9bd530 <e21659#> {m41} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9be830 <e21667#> {m42} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9bfad0 <e21675#> {m45} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9c0d40 <e21683#> {m46} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9c2040 <e21691#> {m47} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9c33a0 <e21699#> {m48} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9c4650 <e21707#> {m50} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9c58c0 <e21715#> {m51} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9c6bc0 <e21723#> {m52} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9c7f60 <e21731#> {m53} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f98dac0 <e22009#> {l3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f98dfe0 <e22012#> {l4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f98e500 <e22015#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f98e8c0 <e22018#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f98ec80 <e22021#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f98f9e0 <e22024#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9901c0 <e22032#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f9909a0 <e22040#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f991be0 <e22048#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9923c0 <e22056#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f992ba0 <e22064#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f993d40 <e22072#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f994550 <e22080#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9957c0 <e22088#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f995fd0 <e22096#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f997240 <e22104#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x56499f9991d0 <e22121#> {l13} @dt=this@(nw32)u[31:0] refdt=0x56499f998cd0(nw32) [31:0]
    3:1:2: RANGE 0x56499f998bd0 <e10718> {l13}
    3:1:2:2: CONST 0x56499f998500 <e10714> {l13} @dt=0x56499f7a5010@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x56499f998900 <e10715> {l13} @dt=0x56499f7b4970@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x56499f998cd0 <e22115#> {l13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f999f00 <e22123#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f99a630 <e22131#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fab2100 <e22157#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fab2600 <e22211#> {l23} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f99cde0 <e22226#> {l28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f983070 <e22274#> {k2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f983db0 <e22277#> {k3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9846f0 <e22285#> {k4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f984c10 <e22288#> {k5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f985130 <e22291#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f985f90 <e22294#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa8f610 <e22348#> {j6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499fa8fc90 <e22356#> {j7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fa904f0 <e22393#> {j8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fa90d50 <e22430#> {j9} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fa915b0 <e22467#> {j10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fa91e10 <e22504#> {j12} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499fa4c690 <e22558#> {i6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fa8d020 <e22561#> {i7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa8d7c0 <e22598#> {i8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fa8e020 <e22635#> {i10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f94a480 <e22683#> {h2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f94af80 <e22686#> {h3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f94bfc0 <e22694#> {h4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f94d200 <e22702#> {h5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f94e440 <e22710#> {h6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f94f6c0 <e22718#> {h7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f950040 <e22726#> {h8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9505a0 <e22729#> {h9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f951340 <e22732#> {h10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f951cc0 <e22740#> {h11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f952220 <e22743#> {h12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9530b0 <e22746#> {h13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f953ae0 <e22754#> {h14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9540f0 <e22757#> {h15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f954740 <e22760#> {h16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f954d50 <e22763#> {h17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f955360 <e22766#> {h18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f955970 <e22769#> {h19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f955f30 <e22772#> {h20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f9564d0 <e22775#> {h22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f956a20 <e22778#> {h23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f957000 <e22781#> {h24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f957610 <e22784#> {h25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f957c00 <e22787#> {h26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f958af0 <e22790#> {h27} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499f959e20 <e22798#> {h28} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499f95a720 <e22806#> {h31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f95ab50 <e22809#> {h32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499fab6270 <e22826#> {h40} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f935720 <e23010#> {g3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f9368e0 <e23018#> {g4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f937b20 <e23026#> {g5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f938d60 <e23034#> {g6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f9396a0 <e23042#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8bdce0 <e23249#> {f3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f8c0aa0 <e23257#> {f5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c1ec0 <e23260#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c4300 <e23263#> {f7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c4de0 <e23266#> {f8} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f8c5c60 <e23274#> {f9} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f8c6420 <e23282#> {f10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c7060 <e23285#> {f11} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f8c79a0 <e23293#> {f12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c7ec0 <e23296#> {f13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c8440 <e23299#> {f14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c89e0 <e23302#> {f15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c8f40 <e23305#> {f16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f8c9ca0 <e23308#> {f19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f8cadc0 <e23316#> {f20} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f8cbee0 <e23324#> {f21} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499fab9970 <e23341#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f8745f0 <e26070#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f875670 <e26078#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f8768b0 <e26086#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f877b30 <e26094#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f878d70 <e26102#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f87a010 <e26110#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f87b190 <e26118#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f87c310 <e26126#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f87d490 <e26134#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f87e610 <e26142#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f87f790 <e26150#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499f880910 <e26158#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499fadc5e0 <e26221#> {e22} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fadcdf0 <e26264#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499fae09c0 <e26674#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56499fae47e0 <e27117#> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f86af60 <e27179#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f86b740 <e27187#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f86c980 <e27195#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f78d110 <e27213#> {c7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7a1af0 <e27216#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7a2ac0 <e27219#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7b4bf0 <e27222#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b5a70 <e27230#> {c13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b6230 <e27238#> {c14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7b6650 <e27241#> {c15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7b6a70 <e27244#> {c16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7b7550 <e27247#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b83d0 <e27255#> {c19} @dt=this@(nw4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56499f7b9430 <e27263#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7b9cd0 <e27271#> {c23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7ba0d0 <e27274#> {c24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7bae70 <e27277#> {c27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7bbff0 <e27285#> {c28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7bd110 <e27293#> {c29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7be230 <e27301#> {c30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7bea50 <e27309#> {c31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7bee90 <e27312#> {c34} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7bf2f0 <e27315#> {c35} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7bf6f0 <e27318#> {c36} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7bfb50 <e27321#> {c37} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c08b0 <e27324#> {c38} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f7c19d0 <e27332#> {c39} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f7c21f0 <e27340#> {c40} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c25f0 <e27343#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c3350 <e27346#> {c42} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f7c3b70 <e27354#> {c43} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c3fd0 <e27357#> {c44} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c4430 <e27360#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c4830 <e27363#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c4c30 <e27366#> {c47} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c5030 <e27369#> {c48} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7c5d70 <e27372#> {c53} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7c6ef0 <e27380#> {c54} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7c7cd0 <e27388#> {c55} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7c8c70 <e27396#> {c57} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f7ca7d0 <e27451#> {c59} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7caeb0 <e27459#> {c59} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7cda30 <e27561#> {c62} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7ce160 <e27569#> {c62} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7d0d70 <e27671#> {c65} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7d2c20 <e27726#> {c67} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56499fae8860 <e27752#> {c68} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56499f7d4ad0 <e27780#> {c69} @dt=this@(nw26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x56499fae9070 <e27806#> {c70} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x56499f7d6a10 <e27834#> {c72} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7d7bf0 <e27842#> {c73} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7d8da0 <e27850#> {c74} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7d9f80 <e27858#> {c75} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7db160 <e27866#> {c76} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7dc2b0 <e27874#> {c77} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7dd400 <e27882#> {c78} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7de550 <e27890#> {c79} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7df6a0 <e27898#> {c80} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7e07f0 <e27906#> {c81} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7e19d0 <e27914#> {c82} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7e2bf0 <e27922#> {c85} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f7e34d0 <e27930#> {c86} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e3960 <e27933#> {c87} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e46f0 <e27936#> {c88} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7e58a0 <e27944#> {c89} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56499f7e6a50 <e27952#> {c90} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56499f7e7330 <e27960#> {c91} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e77f0 <e27963#> {c92} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e7c80 <e27966#> {c93} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e81c0 <e27969#> {c94} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e8650 <e27972#> {c95} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e8ae0 <e27975#> {c96} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e8f10 <e27978#> {c97} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7e9c80 <e27981#> {c100} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7eadd0 <e27989#> {c101} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7ebf80 <e27997#> {c102} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7ed130 <e28005#> {c103} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7ee2e0 <e28013#> {c104} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7ef490 <e28021#> {c105} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7f0640 <e28029#> {c106} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7f17f0 <e28037#> {c107} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7f2940 <e28045#> {c108} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7f3a90 <e28053#> {c109} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7f4be0 <e28061#> {c110} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7f5d90 <e28069#> {c111} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7f6f40 <e28077#> {c112} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7f8120 <e28085#> {c113} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7f9330 <e28093#> {c114} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7f9c20 <e28101#> {c117} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fa9b0 <e28104#> {c118} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f7fb290 <e28112#> {c119} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fb720 <e28115#> {c120} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fbbe0 <e28118#> {c121} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fc0a0 <e28121#> {c122} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fc530 <e28124#> {c123} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fc9f0 <e28127#> {c124} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fce20 <e28130#> {c125} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f7fdbf0 <e28133#> {c128} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7feda0 <e28141#> {c129} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f7fff50 <e28149#> {c130} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f801100 <e28157#> {c131} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f8022b0 <e28165#> {c132} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f803490 <e28173#> {c133} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f804670 <e28181#> {c134} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f804f90 <e28189#> {c138} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f805450 <e28192#> {c139} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f805910 <e28195#> {c140} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f805dd0 <e28198#> {c141} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f806200 <e28201#> {c142} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f807000 <e28204#> {c145} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56499f8081b0 <e28212#> {c146} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f809360 <e28220#> {c147} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f80a510 <e28228#> {c148} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f80b6c0 <e28236#> {c149} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f80c870 <e28244#> {c150} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f80d100 <e28252#> {c153} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f80d530 <e28255#> {c154} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f80d9c0 <e28258#> {c155} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f80de50 <e28261#> {c156} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f80e2e0 <e28264#> {c157} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f80f070 <e28267#> {c158} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499f810220 <e28275#> {c159} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x56499f8113b0 <e28283#> {c162} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499f811c00 <e28291#> {c163} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f812030 <e28294#> {c164} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x56499f812d60 <e28297#> {c165} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56499faea470 <e28488#> {c271} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x56499faeb580 <e28656#> {c372} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
    3:1: BASICDTYPE 0x56499f858df0 <e28765#> {c475} @dt=this@(nw1)  logic kwd=logic
