E:\FPGA\my.verilog.learn\uart_byte_tx_xiaomei\prj\uart_byte_tx\uart_byte_tx.ngc 1628669193
OK
