

================================================================
== Vitis HLS Report for 'dpu_pack_Pipeline_VITIS_LOOP_433_2'
================================================================
* Date:           Thu Dec 29 15:59:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_433_2  |      192|      192|         3|          3|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_1_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_1_reload"   --->   Operation 8 'read' 'this_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_23 = load i7 %i" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 11 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%icmp_ln433 = icmp_eq  i7 %i_23, i7 64" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 13 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln433 = add i7 %i_23, i7 1" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 15 'add' 'add_ln433' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %icmp_ln433, void %for.inc.split, void %for.inc74.exitStub" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 16 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln434 = trunc i7 %i_23" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 17 'trunc' 'trunc_ln434' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln434, i7 0" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 19 'zext' 'zext_ln434' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.72ns)   --->   "%lshr_ln434 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln434" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 20 'lshr' 'lshr_ln434' <Predicate = (!icmp_ln433)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln434_1 = trunc i8192 %lshr_ln434" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 21 'trunc' 'trunc_ln434_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 22 'load' 'ptr_load' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln434_2 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 23 'trunc' 'trunc_ln434_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln434_1 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 24 'zext' 'zext_ln434_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pk_addr = getelementptr i8 %pk, i64 0, i64 %zext_ln434_1" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 25 'getelementptr' 'pk_addr' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln434 = store i8 %trunc_ln434_1, i11 %pk_addr" [HLS_Final_vitis_src/dpu.cpp:434]   --->   Operation 26 'store' 'store_ln434' <Predicate = (!icmp_ln433)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln435 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 27 'or' 'or_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i13 %or_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 28 'zext' 'zext_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.72ns)   --->   "%lshr_ln435 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 29 'lshr' 'lshr_ln435' <Predicate = (!icmp_ln433)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln435_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln434, i32 8, i32 15" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 30 'partselect' 'trunc_ln435_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln435 = trunc i8192 %lshr_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 31 'trunc' 'trunc_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln435, i2 0" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 32 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.28ns)   --->   "%or_ln435_1 = or i8 %shl_ln1, i8 %trunc_ln435_2" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 33 'or' 'or_ln435_1' <Predicate = (!icmp_ln433)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.96ns)   --->   "%add_ln435 = add i11 %trunc_ln434_2, i11 1" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 34 'add' 'add_ln435' <Predicate = (!icmp_ln433)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln435_1 = zext i11 %add_ln435" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 35 'zext' 'zext_ln435_1' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pk_addr_5 = getelementptr i8 %pk, i64 0, i64 %zext_ln435_1" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 36 'getelementptr' 'pk_addr_5' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln435 = store i8 %or_ln435_1, i11 %pk_addr_5" [HLS_Final_vitis_src/dpu.cpp:435]   --->   Operation 37 'store' 'store_ln435' <Predicate = (!icmp_ln433)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln436_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln435, i32 6, i32 13" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 38 'partselect' 'trunc_ln436_2' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.14ns)   --->   "%add_ln439 = add i32 %ptr_load, i32 5" [HLS_Final_vitis_src/dpu.cpp:439]   --->   Operation 39 'add' 'add_ln439' <Predicate = (!icmp_ln433)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln439 = store i32 %add_ln439, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:439]   --->   Operation 40 'store' 'store_ln439' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln433 = store i7 %add_ln433, i7 %i" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 41 'store' 'store_ln433' <Predicate = (!icmp_ln433)> <Delay = 0.46>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln433)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%add_ln436 = add i13 %or_ln435, i13 32" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 42 'add' 'add_ln436' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i13 %add_ln436" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 43 'zext' 'zext_ln436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.72ns)   --->   "%lshr_ln436 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln436" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 44 'lshr' 'lshr_ln436' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln436 = trunc i8192 %lshr_ln436" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 45 'trunc' 'trunc_ln436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln436, i4 0" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 46 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln436 = or i8 %shl_ln2, i8 %trunc_ln436_2" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 47 'or' 'or_ln436' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.96ns)   --->   "%add_ln436_1 = add i11 %trunc_ln434_2, i11 2" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 48 'add' 'add_ln436_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln436_1 = zext i11 %add_ln436_1" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 49 'zext' 'zext_ln436_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pk_addr_6 = getelementptr i8 %pk, i64 0, i64 %zext_ln436_1" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 50 'getelementptr' 'pk_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln436 = store i8 %or_ln436, i11 %pk_addr_6" [HLS_Final_vitis_src/dpu.cpp:436]   --->   Operation 51 'store' 'store_ln436' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln437)   --->   "%or_ln437 = or i13 %shl_ln, i13 96" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 52 'or' 'or_ln437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln437)   --->   "%zext_ln437 = zext i13 %or_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 53 'zext' 'zext_ln437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.72ns) (out node of the LUT)   --->   "%lshr_ln437 = lshr i8192 %this_5_1_reload_read, i8192 %zext_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 54 'lshr' 'lshr_ln437' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln437_2 = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln436, i32 4, i32 11" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 55 'partselect' 'trunc_ln437_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln437 = trunc i8192 %lshr_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 56 'trunc' 'trunc_ln437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln437, i6 0" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 57 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.28ns)   --->   "%or_ln437_1 = or i8 %shl_ln3, i8 %trunc_ln437_2" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 58 'or' 'or_ln437_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.96ns)   --->   "%add_ln437 = add i11 %trunc_ln434_2, i11 3" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 59 'add' 'add_ln437' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln437_1 = zext i11 %add_ln437" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 60 'zext' 'zext_ln437_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pk_addr_7 = getelementptr i8 %pk, i64 0, i64 %zext_ln437_1" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 61 'getelementptr' 'pk_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln437 = store i8 %or_ln437_1, i11 %pk_addr_7" [HLS_Final_vitis_src/dpu.cpp:437]   --->   Operation 62 'store' 'store_ln437' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i8192.i32.i32, i8192 %lshr_ln437, i32 2, i32 9" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 64 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.96ns)   --->   "%add_ln438 = add i11 %trunc_ln434_2, i11 4" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 65 'add' 'add_ln438' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln438 = zext i11 %add_ln438" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 66 'zext' 'zext_ln438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%pk_addr_8 = getelementptr i8 %pk, i64 0, i64 %zext_ln438" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 67 'getelementptr' 'pk_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln438 = store i8 %trunc_ln, i11 %pk_addr_8" [HLS_Final_vitis_src/dpu.cpp:438]   --->   Operation 68 'store' 'store_ln438' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln433 = br void %for.inc" [HLS_Final_vitis_src/dpu.cpp:433]   --->   Operation 69 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.31ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:434) on local variable 'i' [10]  (0 ns)
	'lshr' operation ('lshr_ln434', HLS_Final_vitis_src/dpu.cpp:434) [21]  (1.73 ns)
	'or' operation ('or_ln435_1', HLS_Final_vitis_src/dpu.cpp:435) [34]  (0.282 ns)
	'store' operation ('store_ln435', HLS_Final_vitis_src/dpu.cpp:435) of variable 'or_ln435_1', HLS_Final_vitis_src/dpu.cpp:435 on array 'pk' [38]  (1.3 ns)

 <State 2>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln436', HLS_Final_vitis_src/dpu.cpp:436) [39]  (1.03 ns)
	'lshr' operation ('lshr_ln436', HLS_Final_vitis_src/dpu.cpp:436) [41]  (1.73 ns)
	'or' operation ('or_ln436', HLS_Final_vitis_src/dpu.cpp:436) [45]  (0.282 ns)
	'store' operation ('store_ln436', HLS_Final_vitis_src/dpu.cpp:436) of variable 'or_ln436', HLS_Final_vitis_src/dpu.cpp:436 on array 'pk' [49]  (1.3 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln438', HLS_Final_vitis_src/dpu.cpp:438) [62]  (0.965 ns)
	'getelementptr' operation ('pk_addr_8', HLS_Final_vitis_src/dpu.cpp:438) [64]  (0 ns)
	'store' operation ('store_ln438', HLS_Final_vitis_src/dpu.cpp:438) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:438 on array 'pk' [65]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
