\hypertarget{group___p_w_r_ex___regulator__state__in___under_drive__mode}{}\doxysection{PWREx Regulator state in Under\+Drive mode}
\label{group___p_w_r_ex___regulator__state__in___under_drive__mode}\index{PWREx Regulator state in UnderDrive mode@{PWREx Regulator state in UnderDrive mode}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator__state__in___under_drive__mode_gafb4358eecfe7e28595e4004e0232b0c7}{PWR\+\_\+\+MAINREGULATOR\+\_\+\+UNDERDRIVE\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2d9c42baced6964f88a2f5b82efb0a}{PWR\+\_\+\+CR1\+\_\+\+MRUDS}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator__state__in___under_drive__mode_gac401bc466719bff4d54854cce6382be0}{PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+UNDERDRIVE\+\_\+\+ON}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\+\_\+\+CR1\+\_\+\+LPDS}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c513409a6f2017167955cb73c42654c}{PWR\+\_\+\+CR1\+\_\+\+LPUDS}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r_ex___regulator__state__in___under_drive__mode_gac401bc466719bff4d54854cce6382be0}\label{group___p_w_r_ex___regulator__state__in___under_drive__mode_gac401bc466719bff4d54854cce6382be0}} 
\index{PWREx Regulator state in UnderDrive mode@{PWREx Regulator state in UnderDrive mode}!PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON@{PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON}}
\index{PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON@{PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON}!PWREx Regulator state in UnderDrive mode@{PWREx Regulator state in UnderDrive mode}}
\doxysubsubsection{\texorpdfstring{PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON}{PWR\_LOWPOWERREGULATOR\_UNDERDRIVE\_ON}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+UNDERDRIVE\+\_\+\+ON~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\+\_\+\+CR1\+\_\+\+LPDS}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c513409a6f2017167955cb73c42654c}{PWR\+\_\+\+CR1\+\_\+\+LPUDS}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00073}{73}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___regulator__state__in___under_drive__mode_gafb4358eecfe7e28595e4004e0232b0c7}\label{group___p_w_r_ex___regulator__state__in___under_drive__mode_gafb4358eecfe7e28595e4004e0232b0c7}} 
\index{PWREx Regulator state in UnderDrive mode@{PWREx Regulator state in UnderDrive mode}!PWR\_MAINREGULATOR\_UNDERDRIVE\_ON@{PWR\_MAINREGULATOR\_UNDERDRIVE\_ON}}
\index{PWR\_MAINREGULATOR\_UNDERDRIVE\_ON@{PWR\_MAINREGULATOR\_UNDERDRIVE\_ON}!PWREx Regulator state in UnderDrive mode@{PWREx Regulator state in UnderDrive mode}}
\doxysubsubsection{\texorpdfstring{PWR\_MAINREGULATOR\_UNDERDRIVE\_ON}{PWR\_MAINREGULATOR\_UNDERDRIVE\_ON}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+MAINREGULATOR\+\_\+\+UNDERDRIVE\+\_\+\+ON~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2d9c42baced6964f88a2f5b82efb0a}{PWR\+\_\+\+CR1\+\_\+\+MRUDS}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

