 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 25 22:32:08 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][7]/Q (DFFRHQX4M)                  0.30       0.30 r
  U0_RegFile/REG1[7] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.30 r
  U0_ALU/B[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.30 r
  U0_ALU/U13/Y (BUFX10M)                                  0.12       0.42 r
  U0_ALU/div_24/b[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       0.42 r
  U0_ALU/div_24/U30/Y (INVX8M)                            0.04       0.46 f
  U0_ALU/div_24/U36/Y (NAND2BX8M)                         0.06       0.51 r
  U0_ALU/div_24/U32/Y (INVX6M)                            0.05       0.56 f
  U0_ALU/div_24/U54/Y (NAND2X8M)                          0.07       0.63 r
  U0_ALU/div_24/U57/Y (CLKINVX8M)                         0.06       0.69 f
  U0_ALU/div_24/U28/Y (NAND2X8M)                          0.06       0.75 r
  U0_ALU/div_24/U41/Y (INVX8M)                            0.05       0.80 f
  U0_ALU/div_24/U47/Y (NAND2X8M)                          0.07       0.87 r
  U0_ALU/div_24/U37/Y (MXI2X6M)                           0.12       0.99 r
  U0_ALU/div_24/U60/Y (NAND2X4M)                          0.08       1.07 f
  U0_ALU/div_24/U59/Y (NAND3X4M)                          0.09       1.15 r
  U0_ALU/div_24/U113/Y (NOR2BX8M)                         0.15       1.30 r
  U0_ALU/div_24/U74/Y (INVX3M)                            0.05       1.35 f
  U0_ALU/div_24/U29/Y (NAND2X3M)                          0.06       1.41 r
  U0_ALU/div_24/U38/Y (NAND2X3M)                          0.08       1.49 f
  U0_ALU/div_24/U40/Y (INVX6M)                            0.09       1.58 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.32       1.89 r
  U0_ALU/div_24/U5/Y (NAND2X2M)                           0.06       1.95 f
  U0_ALU/div_24/U8/Y (NAND3X2M)                           0.09       2.04 r
  U0_ALU/div_24/U68/Y (INVX1M)                            0.06       2.10 f
  U0_ALU/div_24/U119/Y (OR2X2M)                           0.18       2.27 f
  U0_ALU/div_24/U31/Y (MX2X4M)                            0.22       2.49 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.87 r
  U0_ALU/div_24/U45/Y (CLKNAND2X2M)                       0.08       2.95 f
  U0_ALU/div_24/U80/Y (NAND3X2M)                          0.10       3.05 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.23 r
  U0_ALU/div_24/U82/Y (CLKINVX4M)                         0.07       3.30 f
  U0_ALU/div_24/U111/Y (NOR2X4M)                          0.11       3.41 r
  U0_ALU/div_24/U51/Y (MXI2X4M)                           0.16       3.57 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.40       3.97 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       4.14 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.30 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.46 r
  U0_ALU/div_24/U101/Y (INVX1M)                           0.06       4.52 f
  U0_ALU/div_24/U102/Y (OR2X6M)                           0.15       4.67 f
  U0_ALU/div_24/U104/Y (MXI2X4M)                          0.15       4.82 f
  U0_ALU/div_24/U16/Y (NAND2X4M)                          0.10       4.93 r
  U0_ALU/div_24/U17/Y (NAND3X4M)                          0.10       5.02 f
  U0_ALU/div_24/U22/Y (NAND2X2M)                          0.08       5.10 r
  U0_ALU/div_24/U23/Y (NAND3X2M)                          0.12       5.23 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.24       5.46 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.68 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.89 f
  U0_ALU/div_24/U48/Y (CLKINVX4M)                         0.05       5.95 r
  U0_ALU/div_24/U50/Y (NOR2X4M)                           0.05       6.00 f
  U0_ALU/div_24/U128/Y (MXI2X6M)                          0.12       6.12 f
  U0_ALU/div_24/U132/Y (INVX4M)                           0.09       6.21 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.37       6.58 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.17       6.74 r
  U0_ALU/div_24/U93/Y (CLKNAND2X2M)                       0.12       6.86 f
  U0_ALU/div_24/U70/Y (NAND3X4M)                          0.12       6.98 r
  U0_ALU/div_24/U72/Y (CLKNAND2X2M)                       0.09       7.07 f
  U0_ALU/div_24/U96/Y (NAND3X2M)                          0.10       7.17 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX2M)
                                                          0.20       7.36 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.17       7.53 r
  U0_ALU/div_24/U75/Y (NOR2BX8M)                          0.15       7.68 r
  U0_ALU/div_24/U105/Y (MXI2X6M)                          0.13       7.81 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.40       8.21 r
  U0_ALU/div_24/U9/Y (NAND2X2M)                           0.06       8.27 f
  U0_ALU/div_24/U12/Y (NAND3X2M)                          0.09       8.36 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX1M)
                                                          0.22       8.58 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.18       8.76 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.16       8.93 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.16       9.09 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.15       9.24 r
  U0_ALU/div_24/quotient[0] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       9.24 r
  U0_ALU/U3/Y (CLKINVX3M)                                 0.04       9.29 f
  U0_ALU/U4/Y (OAI31X1M)                                  0.17       9.46 r
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       9.46 r
  data arrival time                                                  9.46

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_RegFile/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][7]/Q (DFFRHQX4M)                  0.30       0.30 r
  U0_RegFile/REG1[7] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.30 r
  U0_ALU/B[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.30 r
  U0_ALU/U13/Y (BUFX10M)                                  0.12       0.42 r
  U0_ALU/div_24/b[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       0.42 r
  U0_ALU/div_24/U30/Y (INVX8M)                            0.04       0.46 f
  U0_ALU/div_24/U36/Y (NAND2BX8M)                         0.06       0.51 r
  U0_ALU/div_24/U32/Y (INVX6M)                            0.05       0.56 f
  U0_ALU/div_24/U54/Y (NAND2X8M)                          0.07       0.63 r
  U0_ALU/div_24/U57/Y (CLKINVX8M)                         0.06       0.69 f
  U0_ALU/div_24/U28/Y (NAND2X8M)                          0.06       0.75 r
  U0_ALU/div_24/U41/Y (INVX8M)                            0.05       0.80 f
  U0_ALU/div_24/U47/Y (NAND2X8M)                          0.07       0.87 r
  U0_ALU/div_24/U37/Y (MXI2X6M)                           0.12       0.99 r
  U0_ALU/div_24/U60/Y (NAND2X4M)                          0.08       1.07 f
  U0_ALU/div_24/U59/Y (NAND3X4M)                          0.09       1.15 r
  U0_ALU/div_24/U113/Y (NOR2BX8M)                         0.15       1.30 r
  U0_ALU/div_24/U74/Y (INVX3M)                            0.05       1.35 f
  U0_ALU/div_24/U29/Y (NAND2X3M)                          0.06       1.41 r
  U0_ALU/div_24/U38/Y (NAND2X3M)                          0.08       1.49 f
  U0_ALU/div_24/U40/Y (INVX6M)                            0.09       1.58 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.32       1.89 r
  U0_ALU/div_24/U5/Y (NAND2X2M)                           0.06       1.95 f
  U0_ALU/div_24/U8/Y (NAND3X2M)                           0.09       2.04 r
  U0_ALU/div_24/U68/Y (INVX1M)                            0.06       2.10 f
  U0_ALU/div_24/U119/Y (OR2X2M)                           0.18       2.27 f
  U0_ALU/div_24/U31/Y (MX2X4M)                            0.22       2.49 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.87 r
  U0_ALU/div_24/U45/Y (CLKNAND2X2M)                       0.08       2.95 f
  U0_ALU/div_24/U80/Y (NAND3X2M)                          0.10       3.05 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.23 r
  U0_ALU/div_24/U82/Y (CLKINVX4M)                         0.07       3.30 f
  U0_ALU/div_24/U111/Y (NOR2X4M)                          0.11       3.41 r
  U0_ALU/div_24/U51/Y (MXI2X4M)                           0.16       3.57 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.40       3.97 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       4.14 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.30 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.46 r
  U0_ALU/div_24/U101/Y (INVX1M)                           0.06       4.52 f
  U0_ALU/div_24/U102/Y (OR2X6M)                           0.15       4.67 f
  U0_ALU/div_24/U104/Y (MXI2X4M)                          0.15       4.82 f
  U0_ALU/div_24/U16/Y (NAND2X4M)                          0.10       4.93 r
  U0_ALU/div_24/U17/Y (NAND3X4M)                          0.10       5.02 f
  U0_ALU/div_24/U22/Y (NAND2X2M)                          0.08       5.10 r
  U0_ALU/div_24/U23/Y (NAND3X2M)                          0.12       5.23 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.24       5.46 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.68 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.89 f
  U0_ALU/div_24/U48/Y (CLKINVX4M)                         0.05       5.95 r
  U0_ALU/div_24/U50/Y (NOR2X4M)                           0.05       6.00 f
  U0_ALU/div_24/U128/Y (MXI2X6M)                          0.08       6.08 r
  U0_ALU/div_24/U132/Y (INVX4M)                           0.07       6.15 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.49 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.71 f
  U0_ALU/div_24/U93/Y (CLKNAND2X2M)                       0.08       6.80 r
  U0_ALU/div_24/U70/Y (NAND3X4M)                          0.10       6.90 f
  U0_ALU/div_24/U72/Y (CLKNAND2X2M)                       0.07       6.97 r
  U0_ALU/div_24/U96/Y (NAND3X2M)                          0.10       7.08 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX2M)
                                                          0.25       7.33 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.22       7.55 f
  U0_ALU/div_24/U67/Y (NAND2BXLM)                         0.15       7.70 r
  U0_ALU/div_24/U85/Y (INVX2M)                            0.12       7.82 f
  U0_ALU/div_24/quotient[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       7.82 f
  U0_ALU/U39/Y (AO22XLM)                                  0.29       8.11 f
  U0_ALU/U38/Y (AOI211X1M)                                0.24       8.35 r
  U0_ALU/U130/Y (AND4X2M)                                 0.22       8.57 r
  U0_ALU/U40/Y (MX2X1M)                                   0.15       8.72 r
  U0_ALU/U85/Y (OAI2BB1X2M)                               0.05       8.78 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRX1M)                       0.00       8.78 f
  data arrival time                                                  8.78

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRX1M)                      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -8.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U4/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_2/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_2/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_2/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_2/S (ADDFX2M)                         0.58       4.42 f
  U0_ALU/mult_23/U14/Y (CLKXOR2X2M)                       0.31       4.73 r
  U0_ALU/mult_23/FS_1/A[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.73 r
  U0_ALU/mult_23/FS_1/U3/Y (NAND2X2M)                     0.07       4.80 f
  U0_ALU/mult_23/FS_1/U31/Y (OA21X1M)                     0.37       5.17 f
  U0_ALU/mult_23/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.43 f
  U0_ALU/mult_23/FS_1/U26/Y (OA21X1M)                     0.40       5.83 f
  U0_ALU/mult_23/FS_1/U21/Y (OAI21BX1M)                   0.25       6.08 r
  U0_ALU/mult_23/FS_1/U19/Y (OAI21X1M)                    0.13       6.21 f
  U0_ALU/mult_23/FS_1/U2/Y (AOI21BX2M)                    0.17       6.38 f
  U0_ALU/mult_23/FS_1/U6/Y (XNOR2X2M)                     0.15       6.53 f
  U0_ALU/mult_23/FS_1/SUM[13] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       6.53 f
  U0_ALU/mult_23/PRODUCT[15] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       6.53 f
  U0_ALU/U134/Y (AOI221XLM)                               0.44       6.97 r
  U0_ALU/U133/Y (INVX2M)                                  0.07       7.04 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       7.04 f
  data arrival time                                                  7.04

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -7.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.61


  Startpoint: U0_RegFile/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][7]/Q (DFFRHQX4M)                  0.30       0.30 r
  U0_RegFile/REG1[7] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.30 r
  U0_ALU/B[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.30 r
  U0_ALU/U13/Y (BUFX10M)                                  0.12       0.42 r
  U0_ALU/div_24/b[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       0.42 r
  U0_ALU/div_24/U30/Y (INVX8M)                            0.04       0.46 f
  U0_ALU/div_24/U36/Y (NAND2BX8M)                         0.06       0.51 r
  U0_ALU/div_24/U32/Y (INVX6M)                            0.05       0.56 f
  U0_ALU/div_24/U54/Y (NAND2X8M)                          0.07       0.63 r
  U0_ALU/div_24/U57/Y (CLKINVX8M)                         0.06       0.69 f
  U0_ALU/div_24/U28/Y (NAND2X8M)                          0.06       0.75 r
  U0_ALU/div_24/U41/Y (INVX8M)                            0.05       0.80 f
  U0_ALU/div_24/U47/Y (NAND2X8M)                          0.07       0.87 r
  U0_ALU/div_24/U37/Y (MXI2X6M)                           0.12       0.99 r
  U0_ALU/div_24/U60/Y (NAND2X4M)                          0.08       1.07 f
  U0_ALU/div_24/U59/Y (NAND3X4M)                          0.09       1.15 r
  U0_ALU/div_24/U113/Y (NOR2BX8M)                         0.15       1.30 r
  U0_ALU/div_24/U74/Y (INVX3M)                            0.05       1.35 f
  U0_ALU/div_24/U29/Y (NAND2X3M)                          0.06       1.41 r
  U0_ALU/div_24/U38/Y (NAND2X3M)                          0.08       1.49 f
  U0_ALU/div_24/U40/Y (INVX6M)                            0.09       1.58 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.32       1.89 r
  U0_ALU/div_24/U5/Y (NAND2X2M)                           0.06       1.95 f
  U0_ALU/div_24/U8/Y (NAND3X2M)                           0.09       2.04 r
  U0_ALU/div_24/U68/Y (INVX1M)                            0.06       2.10 f
  U0_ALU/div_24/U119/Y (OR2X2M)                           0.18       2.27 f
  U0_ALU/div_24/U31/Y (MX2X4M)                            0.22       2.49 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.87 r
  U0_ALU/div_24/U45/Y (CLKNAND2X2M)                       0.08       2.95 f
  U0_ALU/div_24/U80/Y (NAND3X2M)                          0.10       3.05 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.23 r
  U0_ALU/div_24/U82/Y (CLKINVX4M)                         0.07       3.30 f
  U0_ALU/div_24/U111/Y (NOR2X4M)                          0.11       3.41 r
  U0_ALU/div_24/U51/Y (MXI2X4M)                           0.16       3.57 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.40       3.97 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       4.14 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.30 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.46 r
  U0_ALU/div_24/U101/Y (INVX1M)                           0.06       4.52 f
  U0_ALU/div_24/U102/Y (OR2X6M)                           0.15       4.67 f
  U0_ALU/div_24/U104/Y (MXI2X4M)                          0.15       4.82 f
  U0_ALU/div_24/U16/Y (NAND2X4M)                          0.10       4.93 r
  U0_ALU/div_24/U17/Y (NAND3X4M)                          0.10       5.02 f
  U0_ALU/div_24/U22/Y (NAND2X2M)                          0.08       5.10 r
  U0_ALU/div_24/U23/Y (NAND3X2M)                          0.12       5.23 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.24       5.46 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.68 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.89 f
  U0_ALU/div_24/U48/Y (CLKINVX4M)                         0.05       5.95 r
  U0_ALU/div_24/U50/Y (NOR2X4M)                           0.05       6.00 f
  U0_ALU/div_24/U49/Y (CLKINVX3M)                         0.07       6.06 r
  U0_ALU/div_24/U78/Y (INVX6M)                            0.06       6.12 f
  U0_ALU/div_24/quotient[2] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       6.12 f
  U0_ALU/U86/Y (AOI222XLM)                                0.29       6.42 r
  U0_ALU/U137/Y (NAND4BX1M)                               0.20       6.62 f
  U0_ALU/U136/Y (AOI22X1M)                                0.19       6.81 r
  U0_ALU/U135/Y (OAI2BB1X2M)                              0.07       6.88 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       6.88 f
  data arrival time                                                  6.88

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.88
  --------------------------------------------------------------------------
  slack (MET)                                                        2.77


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U4/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_2/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_2/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_2/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_2/S (ADDFX2M)                         0.58       4.42 f
  U0_ALU/mult_23/U14/Y (CLKXOR2X2M)                       0.31       4.73 r
  U0_ALU/mult_23/FS_1/A[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.73 r
  U0_ALU/mult_23/FS_1/U3/Y (NAND2X2M)                     0.07       4.80 f
  U0_ALU/mult_23/FS_1/U31/Y (OA21X1M)                     0.37       5.17 f
  U0_ALU/mult_23/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.43 f
  U0_ALU/mult_23/FS_1/U26/Y (OA21X1M)                     0.40       5.83 f
  U0_ALU/mult_23/FS_1/U21/Y (OAI21BX1M)                   0.25       6.08 r
  U0_ALU/mult_23/FS_1/U20/Y (XOR3XLM)                     0.23       6.31 f
  U0_ALU/mult_23/FS_1/SUM[12] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       6.31 f
  U0_ALU/mult_23/PRODUCT[14] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       6.31 f
  U0_ALU/U139/Y (AOI221XLM)                               0.45       6.76 r
  U0_ALU/U138/Y (INVX2M)                                  0.07       6.83 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.83 f
  data arrival time                                                  6.83

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.82


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U4/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_2/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_2/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_2/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_2/S (ADDFX2M)                         0.58       4.42 f
  U0_ALU/mult_23/U14/Y (CLKXOR2X2M)                       0.31       4.73 r
  U0_ALU/mult_23/FS_1/A[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.73 r
  U0_ALU/mult_23/FS_1/U3/Y (NAND2X2M)                     0.07       4.80 f
  U0_ALU/mult_23/FS_1/U31/Y (OA21X1M)                     0.37       5.17 f
  U0_ALU/mult_23/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.43 f
  U0_ALU/mult_23/FS_1/U26/Y (OA21X1M)                     0.40       5.83 f
  U0_ALU/mult_23/FS_1/U22/Y (XNOR2X1M)                    0.14       5.98 f
  U0_ALU/mult_23/FS_1/SUM[11] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       5.98 f
  U0_ALU/mult_23/PRODUCT[13] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       5.98 f
  U0_ALU/U143/Y (AOI221XLM)                               0.44       6.41 r
  U0_ALU/U142/Y (INVX2M)                                  0.07       6.48 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.48 f
  data arrival time                                                  6.48

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.48
  --------------------------------------------------------------------------
  slack (MET)                                                        3.17


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U4/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_2/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_2/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_2/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_2/S (ADDFX2M)                         0.58       4.42 f
  U0_ALU/mult_23/U14/Y (CLKXOR2X2M)                       0.31       4.73 r
  U0_ALU/mult_23/FS_1/A[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.73 r
  U0_ALU/mult_23/FS_1/U3/Y (NAND2X2M)                     0.07       4.80 f
  U0_ALU/mult_23/FS_1/U31/Y (OA21X1M)                     0.37       5.17 f
  U0_ALU/mult_23/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.43 f
  U0_ALU/mult_23/FS_1/U27/Y (CLKXOR2X2M)                  0.22       5.65 f
  U0_ALU/mult_23/FS_1/SUM[10] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       5.65 f
  U0_ALU/mult_23/PRODUCT[12] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       5.65 f
  U0_ALU/U141/Y (AOI221XLM)                               0.43       6.08 r
  U0_ALU/U140/Y (INVX2M)                                  0.07       6.15 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       6.15 f
  data arrival time                                                  6.15

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.50


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U4/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_2/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_2/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_2/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_2/S (ADDFX2M)                         0.58       4.42 f
  U0_ALU/mult_23/U14/Y (CLKXOR2X2M)                       0.31       4.73 r
  U0_ALU/mult_23/FS_1/A[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.73 r
  U0_ALU/mult_23/FS_1/U3/Y (NAND2X2M)                     0.07       4.80 f
  U0_ALU/mult_23/FS_1/U31/Y (OA21X1M)                     0.37       5.17 f
  U0_ALU/mult_23/FS_1/U15/Y (XNOR2X1M)                    0.14       5.32 f
  U0_ALU/mult_23/FS_1/SUM[9] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       5.32 f
  U0_ALU/mult_23/PRODUCT[11] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       5.32 f
  U0_ALU/U155/Y (AOI221XLM)                               0.44       5.75 r
  U0_ALU/U154/Y (INVX2M)                                  0.07       5.82 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.82 f
  data arrival time                                                  5.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.82
  --------------------------------------------------------------------------
  slack (MET)                                                        3.83


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U2/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_3/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_3/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_3/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_3/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_3/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_3/S (ADDFX2M)                         0.58       4.42 f
  U0_ALU/mult_23/U15/Y (CLKXOR2X2M)                       0.26       4.69 f
  U0_ALU/mult_23/FS_1/A[8] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.69 f
  U0_ALU/mult_23/FS_1/U33/Y (NOR2X1M)                     0.13       4.82 r
  U0_ALU/mult_23/FS_1/U18/Y (NAND2BX1M)                   0.15       4.96 r
  U0_ALU/mult_23/FS_1/U17/Y (CLKXOR2X2M)                  0.20       5.16 f
  U0_ALU/mult_23/FS_1/SUM[8] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       5.16 f
  U0_ALU/mult_23/PRODUCT[10] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       5.16 f
  U0_ALU/U153/Y (AOI221XLM)                               0.43       5.60 r
  U0_ALU/U152/Y (INVX2M)                                  0.07       5.66 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.66 f
  data arrival time                                                  5.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.66
  --------------------------------------------------------------------------
  slack (MET)                                                        3.99


  Startpoint: U0_RegFile/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][7]/Q (DFFRHQX4M)                  0.30       0.30 r
  U0_RegFile/REG1[7] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.30 r
  U0_ALU/B[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.30 r
  U0_ALU/U13/Y (BUFX10M)                                  0.12       0.42 r
  U0_ALU/div_24/b[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       0.42 r
  U0_ALU/div_24/U30/Y (INVX8M)                            0.04       0.46 f
  U0_ALU/div_24/U36/Y (NAND2BX8M)                         0.06       0.51 r
  U0_ALU/div_24/U32/Y (INVX6M)                            0.05       0.56 f
  U0_ALU/div_24/U54/Y (NAND2X8M)                          0.07       0.63 r
  U0_ALU/div_24/U57/Y (CLKINVX8M)                         0.06       0.69 f
  U0_ALU/div_24/U28/Y (NAND2X8M)                          0.06       0.75 r
  U0_ALU/div_24/U41/Y (INVX8M)                            0.05       0.80 f
  U0_ALU/div_24/U47/Y (NAND2X8M)                          0.07       0.87 r
  U0_ALU/div_24/U37/Y (MXI2X6M)                           0.12       0.99 r
  U0_ALU/div_24/U60/Y (NAND2X4M)                          0.08       1.07 f
  U0_ALU/div_24/U59/Y (NAND3X4M)                          0.09       1.15 r
  U0_ALU/div_24/U113/Y (NOR2BX8M)                         0.15       1.30 r
  U0_ALU/div_24/U74/Y (INVX3M)                            0.05       1.35 f
  U0_ALU/div_24/U29/Y (NAND2X3M)                          0.06       1.41 r
  U0_ALU/div_24/U38/Y (NAND2X3M)                          0.08       1.49 f
  U0_ALU/div_24/U40/Y (INVX6M)                            0.09       1.58 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.32       1.89 r
  U0_ALU/div_24/U5/Y (NAND2X2M)                           0.06       1.95 f
  U0_ALU/div_24/U8/Y (NAND3X2M)                           0.09       2.04 r
  U0_ALU/div_24/U68/Y (INVX1M)                            0.06       2.10 f
  U0_ALU/div_24/U119/Y (OR2X2M)                           0.18       2.27 f
  U0_ALU/div_24/U31/Y (MX2X4M)                            0.22       2.49 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.37       2.87 r
  U0_ALU/div_24/U45/Y (CLKNAND2X2M)                       0.08       2.95 f
  U0_ALU/div_24/U80/Y (NAND3X2M)                          0.10       3.05 r
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.23 r
  U0_ALU/div_24/U82/Y (CLKINVX4M)                         0.07       3.30 f
  U0_ALU/div_24/U111/Y (NOR2X4M)                          0.11       3.41 r
  U0_ALU/div_24/U51/Y (MXI2X4M)                           0.09       3.51 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.36       3.87 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       4.09 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.31 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.21       4.52 f
  U0_ALU/div_24/U83/Y (CLKNAND2X2M)                       0.07       4.59 r
  U0_ALU/div_24/U103/Y (INVX1M)                           0.11       4.70 f
  U0_ALU/div_24/quotient[3] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       4.70 f
  U0_ALU/U187/Y (AOI222XLM)                               0.31       5.01 r
  U0_ALU/U147/Y (NAND4BX1M)                               0.20       5.21 f
  U0_ALU/U146/Y (AOI22X1M)                                0.19       5.40 r
  U0_ALU/U145/Y (OAI2BB1X2M)                              0.07       5.47 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       5.47 f
  data arrival time                                                  5.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                        4.18


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U4/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_2/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_2/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_2/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_2/S (ADDFX2M)                         0.58       4.42 f
  U0_ALU/mult_23/U14/Y (CLKXOR2X2M)                       0.27       4.70 f
  U0_ALU/mult_23/FS_1/A[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.70 f
  U0_ALU/mult_23/FS_1/U9/Y (XNOR2X2M)                     0.13       4.83 f
  U0_ALU/mult_23/FS_1/SUM[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.83 f
  U0_ALU/mult_23/PRODUCT[9] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       4.83 f
  U0_ALU/U151/Y (AOI221XLM)                               0.44       5.26 r
  U0_ALU/U150/Y (INVX2M)                                  0.07       5.33 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.33 f
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                        4.32


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U109/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S2_2_1/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S2_3_1/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S2_4_1/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S2_5_1/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S2_6_1/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_1/S (ADDFX2M)                         0.59       4.43 f
  U0_ALU/mult_23/U38/Y (INVX2M)                           0.08       4.51 r
  U0_ALU/mult_23/U37/Y (XNOR2X2M)                         0.17       4.68 r
  U0_ALU/mult_23/FS_1/A[6] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.68 r
  U0_ALU/mult_23/FS_1/U5/Y (INVX2M)                       0.06       4.75 f
  U0_ALU/mult_23/FS_1/U4/Y (INVX2M)                       0.05       4.80 r
  U0_ALU/mult_23/FS_1/SUM[6] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.80 r
  U0_ALU/mult_23/PRODUCT[8] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       4.80 r
  U0_ALU/U149/Y (AOI22X1M)                                0.08       4.87 f
  U0_ALU/U170/Y (OAI211X2M)                               0.10       4.98 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       4.98 r
  data arrival time                                                  4.98

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                        4.51


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U110/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U5/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S1_2_0/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S1_3_0/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S1_4_0/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S1_5_0/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S1_6_0/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_23/S4_0/S (ADDFX2M)                         0.56       4.40 f
  U0_ALU/mult_23/FS_1/A[5] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.40 f
  U0_ALU/mult_23/FS_1/U13/Y (BUFX2M)                      0.15       4.55 f
  U0_ALU/mult_23/FS_1/SUM[5] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.55 f
  U0_ALU/mult_23/PRODUCT[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       4.55 f
  U0_ALU/U174/Y (AOI22X1M)                                0.18       4.73 r
  U0_ALU/U161/Y (OAI2BB1X2M)                              0.07       4.80 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       4.80 f
  data arrival time                                                  4.80

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        4.85


  Startpoint: U0_RegFile/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       0.00 r
  U0_RegFile/MEM_reg[1][7]/Q (DFFRHQX4M)                  0.30       0.30 r
  U0_RegFile/REG1[7] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.30 r
  U0_ALU/B[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.30 r
  U0_ALU/U13/Y (BUFX10M)                                  0.12       0.42 r
  U0_ALU/div_24/b[7] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       0.42 r
  U0_ALU/div_24/U30/Y (INVX8M)                            0.04       0.46 f
  U0_ALU/div_24/U36/Y (NAND2BX8M)                         0.06       0.51 r
  U0_ALU/div_24/U32/Y (INVX6M)                            0.05       0.56 f
  U0_ALU/div_24/U54/Y (NAND2X8M)                          0.07       0.63 r
  U0_ALU/div_24/U57/Y (CLKINVX8M)                         0.06       0.69 f
  U0_ALU/div_24/U28/Y (NAND2X8M)                          0.06       0.75 r
  U0_ALU/div_24/U41/Y (INVX8M)                            0.05       0.80 f
  U0_ALU/div_24/U47/Y (NAND2X8M)                          0.07       0.87 r
  U0_ALU/div_24/U37/Y (MXI2X6M)                           0.12       0.99 r
  U0_ALU/div_24/U60/Y (NAND2X4M)                          0.08       1.07 f
  U0_ALU/div_24/U59/Y (NAND3X4M)                          0.09       1.15 r
  U0_ALU/div_24/U113/Y (NOR2BX8M)                         0.15       1.30 r
  U0_ALU/div_24/U73/Y (NAND2X1M)                          0.11       1.41 f
  U0_ALU/div_24/U38/Y (NAND2X3M)                          0.10       1.51 r
  U0_ALU/div_24/U40/Y (INVX6M)                            0.06       1.57 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.91 f
  U0_ALU/div_24/U4/Y (XOR3XLM)                            0.47       2.38 f
  U0_ALU/div_24/U61/Y (MX2XLM)                            0.43       2.81 f
  U0_ALU/div_24/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.43       3.23 f
  U0_ALU/div_24/U82/Y (CLKINVX4M)                         0.06       3.30 r
  U0_ALU/div_24/U107/Y (OR2X2M)                           0.14       3.44 r
  U0_ALU/div_24/U134/Y (INVX2M)                           0.08       3.51 f
  U0_ALU/div_24/quotient[4] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_1)
                                                          0.00       3.51 f
  U0_ALU/U87/Y (AOI222XLM)                                0.30       3.81 r
  U0_ALU/U158/Y (NAND4BX1M)                               0.20       4.01 f
  U0_ALU/U157/Y (AOI22X1M)                                0.19       4.20 r
  U0_ALU/U156/Y (OAI2BB1X2M)                              0.07       4.27 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       4.27 f
  data arrival time                                                  4.27

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.38


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U110/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U5/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S1_2_0/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S1_3_0/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S1_4_0/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S1_5_0/CO (ADDFX2M)                      0.55       3.29 r
  U0_ALU/mult_23/S1_6_0/S (ADDFX2M)                       0.56       3.85 f
  U0_ALU/mult_23/FS_1/A[4] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       3.85 f
  U0_ALU/mult_23/FS_1/U12/Y (BUFX2M)                      0.15       4.00 f
  U0_ALU/mult_23/FS_1/SUM[4] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       4.00 f
  U0_ALU/mult_23/PRODUCT[6] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       4.00 f
  U0_ALU/U160/Y (AOI22X1M)                                0.18       4.18 r
  U0_ALU/U159/Y (OAI2BB1X2M)                              0.07       4.25 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.25 f
  data arrival time                                                  4.25

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -4.25
  --------------------------------------------------------------------------
  slack (MET)                                                        5.40


  Startpoint: U0_RegFile/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RegFile/MEM_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_RegFile/REG0[1] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       0.39 r
  U0_ALU/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       0.39 r
  U0_ALU/U47/Y (BUFX2M)                                   0.24       0.63 r
  U0_ALU/mult_23/A[1] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_23/U42/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_23/U110/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_23/U5/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_23/S1_2_0/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_23/S1_3_0/CO (ADDFX2M)                      0.55       2.19 r
  U0_ALU/mult_23/S1_4_0/CO (ADDFX2M)                      0.55       2.74 r
  U0_ALU/mult_23/S1_5_0/S (ADDFX2M)                       0.56       3.30 f
  U0_ALU/mult_23/FS_1/A[3] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       3.30 f
  U0_ALU/mult_23/FS_1/U14/Y (BUFX2M)                      0.15       3.45 f
  U0_ALU/mult_23/FS_1/SUM[3] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_1)
                                                          0.00       3.45 f
  U0_ALU/mult_23/PRODUCT[5] (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                                          0.00       3.45 f
  U0_ALU/U165/Y (AOI22X1M)                                0.18       3.63 r
  U0_ALU/U164/Y (OAI2BB1X2M)                              0.07       3.70 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       3.70 f
  data arrival time                                                  3.70

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                        5.96


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U104/Y (AND4X2M)                            0.27       1.19 r
  U0_SYS_CTRL/U106/Y (NAND4X2M)                           0.13       1.32 f
  U0_SYS_CTRL/U105/Y (AND3X2M)                            0.24       1.57 f
  U0_SYS_CTRL/U38/Y (NAND2X2M)                            0.22       1.79 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.79 r
  U0_ALU/Enable (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4)
                                                          0.00       1.79 r
  U0_ALU/U167/Y (OR2X2M)                                  0.17       1.96 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.96 r
  data arrival time                                                  1.96

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        7.55


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: INOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U7/Y (INVX2M)                         0.08      54.44 r
  U0_UART_RX/U0_FSM/stop_check_en (UART_RX_FSM)           0.00      54.44 r
  U0_UART_RX/U0_stop_check/enable (stop_check)            0.00      54.44 r
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.15      54.59 r
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.86      55.45 r
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00      55.45 r
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8)                0.00      55.45 r
  o_stop_err (out)                                        0.00      55.45 r
  data arrival time                                                 55.45

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  output external delay                                 -54.00     215.80
  data required time                                               215.80
  --------------------------------------------------------------------------
  data required time                                               215.80
  data arrival time                                                -55.45
  --------------------------------------------------------------------------
  slack (MET)                                                      160.35


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/check_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 r
  i_rx_in (in)                                            0.01      54.01 r
  U2/Y (BUFX2M)                                           0.13      54.14 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.14 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.14 r
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.22 f
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.35 r
  U0_UART_RX/U0_FSM/U7/Y (INVX2M)                         0.05      54.39 f
  U0_UART_RX/U0_FSM/stop_check_en (UART_RX_FSM)           0.00      54.39 f
  U0_UART_RX/U0_stop_check/enable (stop_check)            0.00      54.39 f
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.13      54.52 f
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.85      55.37 f
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00      55.37 f
  U0_UART_RX/U0_FSM/stop_err (UART_RX_FSM)                0.00      55.37 f
  U0_UART_RX/U0_FSM/U11/Y (OR4X1M)                        0.60      55.97 f
  U0_UART_RX/U0_FSM/check_error_reg/D (DFFRQX2M)          0.00      55.97 f
  data arrival time                                                 55.97

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/check_error_reg/CK (DFFRQX2M)         0.00     269.80 r
  library setup time                                     -0.16     269.64
  data required time                                               269.64
  --------------------------------------------------------------------------
  data required time                                               269.64
  data arrival time                                                -55.97
  --------------------------------------------------------------------------
  slack (MET)                                                      213.67


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.25      55.16 r
  U0_UART_RX/U0_edge_bit_counter/U4/Y (NAND2XLM)          0.18      55.34 f
  U0_UART_RX/U0_edge_bit_counter/U15/Y (AOI2B1X1M)        0.28      55.62 f
  U0_UART_RX/U0_edge_bit_counter/U13/Y (OAI32X1M)         0.11      55.73 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      55.73 r
  data arrival time                                                 55.73

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.34     269.46
  data required time                                               269.46
  --------------------------------------------------------------------------
  data required time                                               269.46
  data arrival time                                                -55.73
  --------------------------------------------------------------------------
  slack (MET)                                                      213.73


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.25      55.16 r
  U0_UART_RX/U0_edge_bit_counter/U4/Y (NAND2XLM)          0.18      55.34 f
  U0_UART_RX/U0_edge_bit_counter/U6/Y (OAI22X1M)          0.23      55.57 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      55.57 r
  data arrival time                                                 55.57

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                -55.57
  --------------------------------------------------------------------------
  slack (MET)                                                      213.91


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.25      55.16 r
  U0_UART_RX/U0_edge_bit_counter/U4/Y (NAND2XLM)          0.18      55.34 f
  U0_UART_RX/U0_edge_bit_counter/U17/Y (OAI2BB2X1M)       0.19      55.53 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      55.53 r
  data arrival time                                                 55.53

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -55.53
  --------------------------------------------------------------------------
  slack (MET)                                                      213.97


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_data_sampling/enable (data_sampling)      0.00      54.91 r
  U0_UART_RX/U0_data_sampling/U8/Y (INVX2M)               0.12      55.03 f
  U0_UART_RX/U0_data_sampling/U3/Y (OAI32X1M)             0.25      55.28 r
  U0_UART_RX/U0_data_sampling/first_sample_reg/D (DFFRQX2M)
                                                          0.00      55.28 r
  data arrival time                                                 55.28

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.34     269.46
  data required time                                               269.46
  --------------------------------------------------------------------------
  data required time                                               269.46
  data arrival time                                                -55.28
  --------------------------------------------------------------------------
  slack (MET)                                                      214.18


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_data_sampling/enable (data_sampling)      0.00      54.91 r
  U0_UART_RX/U0_data_sampling/U8/Y (INVX2M)               0.12      55.03 f
  U0_UART_RX/U0_data_sampling/U4/Y (OAI32X1M)             0.25      55.28 r
  U0_UART_RX/U0_data_sampling/second_sample_reg/D (DFFRQX2M)
                                                          0.00      55.28 r
  data arrival time                                                 55.28

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.34     269.46
  data required time                                               269.46
  --------------------------------------------------------------------------
  data required time                                               269.46
  data arrival time                                                -55.28
  --------------------------------------------------------------------------
  slack (MET)                                                      214.18


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.27      55.19 f
  U0_UART_RX/U0_edge_bit_counter/U11/Y (NOR2BX2M)         0.13      55.32 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      55.32 r
  data arrival time                                                 55.32

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -55.32
  --------------------------------------------------------------------------
  slack (MET)                                                      214.18


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.27      55.19 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2BX2M)         0.13      55.32 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      55.32 r
  data arrival time                                                 55.32

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -55.32
  --------------------------------------------------------------------------
  slack (MET)                                                      214.18


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.27      55.19 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NOR2BX2M)          0.13      55.32 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      55.32 r
  data arrival time                                                 55.32

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -55.32
  --------------------------------------------------------------------------
  slack (MET)                                                      214.18


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.27      55.19 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X2M)          0.13      55.32 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00      55.32 r
  data arrival time                                                 55.32

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -55.32
  --------------------------------------------------------------------------
  slack (MET)                                                      214.18


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.27      55.19 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NOR2X2M)          0.13      55.32 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      55.32 r
  data arrival time                                                 55.32

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -55.32
  --------------------------------------------------------------------------
  slack (MET)                                                      214.18


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_data_sampling/enable (data_sampling)      0.00      54.91 r
  U0_UART_RX/U0_data_sampling/U13/Y (AND2X2M)             0.21      55.13 r
  U0_UART_RX/U0_data_sampling/U12/Y (OAI2BB2X1M)          0.15      55.28 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/D (DFFRQX2M)
                                                          0.00      55.28 r
  data arrival time                                                 55.28

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -55.28
  --------------------------------------------------------------------------
  slack (MET)                                                      214.22


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.62      54.91 r
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.91 r
  U0_UART_RX/U0_edge_bit_counter/U24/Y (NOR2BXLM)         0.20      55.12 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      55.12 r
  data arrival time                                                 55.12

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -55.12
  --------------------------------------------------------------------------
  slack (MET)                                                      214.38


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.26      54.55 r
  U0_UART_RX/U0_FSM/U29/Y (AOI33X2M)                      0.20      54.76 f
  U0_UART_RX/U0_FSM/U27/Y (OAI21X2M)                      0.10      54.86 r
  U0_UART_RX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)     0.00      54.86 r
  data arrival time                                                 54.86

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.86
  --------------------------------------------------------------------------
  slack (MET)                                                      214.63


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.26      54.55 r
  U0_UART_RX/U0_FSM/U13/Y (NAND3BX2M)                     0.17      54.72 f
  U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)                      0.11      54.83 r
  U0_UART_RX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)     0.00      54.83 r
  data arrival time                                                 54.83

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -54.83
  --------------------------------------------------------------------------
  slack (MET)                                                      214.67


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U14/Y (OAI2BB2X1M)           0.16      54.81 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/D (DFFRQX2M)
                                                          0.00      54.81 r
  data arrival time                                                 54.81

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.81
  --------------------------------------------------------------------------
  slack (MET)                                                      214.69


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U6/Y (INVX2M)                         0.05      54.29 f
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.26      54.55 r
  U0_UART_RX/U0_FSM/U13/Y (NAND3BX2M)                     0.17      54.72 f
  U0_UART_RX/U0_FSM/U30/Y (OAI21X2M)                      0.08      54.80 r
  U0_UART_RX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)     0.00      54.80 r
  data arrival time                                                 54.80

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -54.80
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U21/Y (OAI2BB2X1M)           0.14      54.79 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/D (DFFRQX2M)
                                                          0.00      54.79 r
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U20/Y (OAI2BB2X1M)           0.14      54.79 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/D (DFFRQX2M)
                                                          0.00      54.79 r
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)           0.14      54.79 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/D (DFFRQX2M)
                                                          0.00      54.79 r
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U16/Y (OAI2BB2X1M)           0.14      54.79 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/D (DFFRQX2M)
                                                          0.00      54.79 r
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)           0.14      54.79 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/D (DFFRQX2M)
                                                          0.00      54.79 r
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U19/Y (OAI2BB2X1M)           0.14      54.79 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/D (DFFRQX2M)
                                                          0.00      54.79 r
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14      54.65 f
  U0_UART_RX/U0_deserializer/U15/Y (OAI2BB2X1M)           0.14      54.79 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/D (DFFRQX2M)
                                                          0.00      54.79 r
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.70


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.00      54.00 f
  i_rx_in (in)                                            0.01      54.01 f
  U2/Y (BUFX2M)                                           0.15      54.16 f
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8)               0.00      54.16 f
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)                   0.00      54.16 f
  U0_UART_RX/U0_FSM/U9/Y (NAND2X2M)                       0.08      54.24 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.12      54.36 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15      54.51 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00      54.51 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00      54.51 r
  U0_UART_RX/U0_deserializer/data_valid_reg/D (DFFRQX2M)
                                                          0.00      54.51 r
  data arrival time                                                 54.51

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                -54.51
  --------------------------------------------------------------------------
  slack (MET)                                                      214.98


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U133/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U136/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U140/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U111/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U110/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U109/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U135/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U130/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U129/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U115/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U114/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U113/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U119/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U118/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U117/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U127/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U126/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U125/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U123/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U122/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U121/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U11/Y (OAI21X2M)                            0.31       1.95 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.95 r
  U0_RegFile/Address[0] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       1.95 r
  U0_RegFile/U14/Y (BUFX2M)                               0.92       2.87 r
  U0_RegFile/U134/Y (MX4XLM)                              0.55       3.41 f
  U0_RegFile/U107/Y (MX2X2M)                              0.20       3.62 f
  U0_RegFile/U106/Y (AO22X1M)                             0.31       3.93 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       3.93 f
  data arrival time                                                  3.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.93
  --------------------------------------------------------------------------
  slack (MET)                                                        5.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U9/Y (INVX2M)                                0.09       2.79 f
  U0_RegFile/U4/Y (MX2XLM)                                0.24       3.04 r
  U0_RegFile/MEM_reg[0][6]/D (DFFRQX2M)                   0.00       3.04 r
  data arrival time                                                  3.04

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U9/Y (INVX2M)                                0.09       2.79 f
  U0_RegFile/U5/Y (MX2XLM)                                0.24       3.04 r
  U0_RegFile/MEM_reg[0][5]/D (DFFRQX2M)                   0.00       3.04 r
  data arrival time                                                  3.04

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U92/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][7]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U91/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][6]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U90/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][5]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U89/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][4]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U88/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][3]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U87/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][2]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U86/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][1]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U25/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U24/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U85/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[7][0]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[7][0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U84/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][7]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U83/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][6]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U82/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][5]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U81/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][4]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U80/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][3]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U79/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][2]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U78/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][1]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U23/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U22/Y (BUFX2M)                               0.26       2.82 f
  U0_RegFile/U77/Y (OAI2BB2X1M)                           0.16       2.97 r
  U0_RegFile/MEM_reg[6][0]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[6][0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U9/Y (INVX2M)                                0.09       2.79 f
  U0_RegFile/U144/Y (MX2XLM)                              0.26       3.05 f
  U0_RegFile/MEM_reg[0][7]/D (DFFRHQX2M)                  0.00       3.05 f
  data arrival time                                                  3.05

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][7]/CK (DFFRHQX2M)                 0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        6.53


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U76/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][7]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U75/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][6]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U74/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][5]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U73/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][4]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U72/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][3]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U71/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][2]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U70/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][1]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U21/Y (NAND3X2M)                             0.10       2.56 f
  U0_RegFile/U20/Y (BUFX2M)                               0.24       2.80 f
  U0_RegFile/U69/Y (OAI2BB2X1M)                           0.16       2.96 r
  U0_RegFile/MEM_reg[5][0]/D (DFFRQX2M)                   0.00       2.96 r
  data arrival time                                                  2.96

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[5][0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U55/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][7]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U54/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][6]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U53/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][5]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U52/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][4]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U51/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][3]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U50/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][2]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U49/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][1]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U15/Y (AND2X2M)                              0.28       2.46 r
  U0_RegFile/U6/Y (NAND3X2M)                              0.28       2.74 f
  U0_RegFile/U48/Y (OAI2BB2X1M)                           0.20       2.94 r
  U0_RegFile/MEM_reg[4][0]/D (DFFRQX2M)                   0.00       2.94 r
  data arrival time                                                  2.94

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[4][0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.55


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U62/Y (OAI2BB2X1M)                           0.19       2.93 r
  U0_RegFile/MEM_reg[3][0]/D (DFFRQX2M)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U65/Y (OAI2BB2X1M)                           0.19       2.93 r
  U0_RegFile/MEM_reg[3][3]/D (DFFRQX2M)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U64/Y (OAI2BB2X1M)                           0.19       2.93 r
  U0_RegFile/MEM_reg[3][2]/D (DFFRQX2M)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U68/Y (OAI2BB2X1M)                           0.19       2.93 r
  U0_RegFile/MEM_reg[3][7]/D (DFFRQX2M)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U67/Y (OAI2BB2X1M)                           0.19       2.93 r
  U0_RegFile/MEM_reg[3][6]/D (DFFRQX2M)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U66/Y (OAI2BB2X1M)                           0.19       2.93 r
  U0_RegFile/MEM_reg[3][4]/D (DFFRQX2M)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U63/Y (OAI2BB2X1M)                           0.19       2.93 r
  U0_RegFile/MEM_reg[3][1]/D (DFFRQX2M)                   0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U56/Y (OAI2BB2X1M)                           0.19       2.91 r
  U0_RegFile/MEM_reg[2][1]/D (DFFRQX2M)                   0.00       2.91 r
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U57/Y (OAI2BB2X1M)                           0.19       2.91 r
  U0_RegFile/MEM_reg[2][2]/D (DFFRQX2M)                   0.00       2.91 r
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U60/Y (OAI2BB2X1M)                           0.19       2.91 r
  U0_RegFile/MEM_reg[2][5]/D (DFFRQX2M)                   0.00       2.91 r
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U61/Y (OAI2BB2X1M)                           0.19       2.91 r
  U0_RegFile/MEM_reg[2][6]/D (DFFRQX2M)                   0.00       2.91 r
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U58/Y (OAI2BB2X1M)                           0.19       2.91 r
  U0_RegFile/MEM_reg[2][3]/D (DFFRQX2M)                   0.00       2.91 r
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U59/Y (OAI2BB2X1M)                           0.19       2.91 r
  U0_RegFile/MEM_reg[2][4]/D (DFFRQX2M)                   0.00       2.91 r
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U3/Y (OAI2BB2XLM)                            0.20       2.90 r
  U0_RegFile/MEM_reg[0][4]/D (DFFRQX2M)                   0.00       2.90 r
  data arrival time                                                  2.90

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                        6.59


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U93/Y (OAI2BB2X1M)                           0.18       2.88 r
  U0_RegFile/MEM_reg[0][0]/D (DFFRQX2M)                   0.00       2.88 r
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U95/Y (OAI2BB2X1M)                           0.18       2.88 r
  U0_RegFile/MEM_reg[0][2]/D (DFFRQX2M)                   0.00       2.88 r
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U94/Y (OAI2BB2X1M)                           0.18       2.88 r
  U0_RegFile/MEM_reg[0][1]/D (DFFRQX2M)                   0.00       2.88 r
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U29/Y (NAND3BX2M)                            0.12       2.49 r
  U0_RegFile/U28/Y (BUFX2M)                               0.21       2.70 r
  U0_RegFile/U96/Y (OAI2BB2X1M)                           0.18       2.88 r
  U0_RegFile/MEM_reg[0][3]/D (DFFRQX2M)                   0.00       2.88 r
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[0][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U19/Y (NAND3X2M)                             0.12       2.49 r
  U0_RegFile/U18/Y (BUFX2M)                               0.25       2.74 r
  U0_RegFile/U99/Y (OAI2BB2X1M)                           0.13       2.87 f
  U0_RegFile/MEM_reg[3][5]/D (DFFSQX2M)                   0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[3][5]/CK (DFFSQX2M)                  0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.68


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U98/Y (OAI2BB2X1M)                           0.13       2.86 f
  U0_RegFile/MEM_reg[2][7]/D (DFFSQX2M)                   0.00       2.86 f
  data arrival time                                                  2.86

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][7]/CK (DFFSQX2M)                  0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.70


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U17/Y (NAND3X2M)                             0.10       2.48 r
  U0_RegFile/U16/Y (BUFX2M)                               0.25       2.73 r
  U0_RegFile/U97/Y (OAI2BB2X1M)                           0.13       2.86 f
  U0_RegFile/MEM_reg[2][0]/D (DFFSQX2M)                   0.00       2.86 f
  data arrival time                                                  2.86

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[2][0]/CK (DFFSQX2M)                  0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.70


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U104/Y (MX2XLM)                              0.27       2.88 f
  U0_RegFile/MEM_reg[1][3]/D (DFFRHQX2M)                  0.00       2.88 f
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][3]/CK (DFFRHQX2M)                 0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.70


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U105/Y (MX2XLM)                              0.27       2.88 f
  U0_RegFile/MEM_reg[1][4]/D (DFFRHQX2M)                  0.00       2.88 f
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][4]/CK (DFFRHQX2M)                 0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.70


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U137/Y (MX2XLM)                              0.27       2.88 f
  U0_RegFile/MEM_reg[1][0]/D (DFFRHQX2M)                  0.00       2.88 f
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][0]/CK (DFFRHQX2M)                 0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.70


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U101/Y (MX2XLM)                              0.27       2.88 f
  U0_RegFile/MEM_reg[1][5]/D (DFFRHQX2M)                  0.00       2.88 f
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][5]/CK (DFFRHQX2M)                 0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.70


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U143/Y (MX2XLM)                              0.30       2.91 f
  U0_RegFile/MEM_reg[1][7]/D (DFFRHQX4M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][7]/CK (DFFRHQX4M)                 0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U102/Y (MX2XLM)                              0.30       2.91 f
  U0_RegFile/MEM_reg[1][1]/D (DFFRHQX4M)                  0.00       2.91 f
  data arrival time                                                  2.91

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][1]/CK (DFFRHQX4M)                 0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        6.71


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U103/Y (MX2XLM)                              0.26       2.87 r
  U0_RegFile/MEM_reg[1][2]/D (DFFRHQX1M)                  0.00       2.87 r
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][2]/CK (DFFRHQX1M)                 0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.72


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U68/Y (NOR4X1M)                             0.40       0.93 r
  U0_SYS_CTRL/U34/Y (INVX2M)                              0.22       1.15 f
  U0_SYS_CTRL/U85/Y (AND4X2M)                             0.27       1.42 f
  U0_SYS_CTRL/U32/Y (AND4X2M)                             0.22       1.64 f
  U0_SYS_CTRL/U37/Y (NOR2X2M)                             0.54       2.18 r
  U0_SYS_CTRL/Address[2] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       2.18 r
  U0_RegFile/Address[2] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32)
                                                          0.00       2.18 r
  U0_RegFile/U11/Y (NOR2BX2M)                             0.20       2.37 f
  U0_RegFile/U8/Y (NAND3BX2M)                             0.13       2.50 r
  U0_RegFile/U7/Y (INVX2M)                                0.11       2.61 f
  U0_RegFile/U42/Y (MX2X2M)                               0.22       2.83 r
  U0_RegFile/MEM_reg[1][6]/D (DFFRHQX4M)                  0.00       2.83 r
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/MEM_reg[1][6]/CK (DFFRHQX4M)                 0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.81


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U39/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][7]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U38/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][6]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U37/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][5]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U36/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][4]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U35/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][3]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U34/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][2]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U33/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][1]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U13/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U32/Y (OAI2BB2X1M)      0.21       2.54 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][0]/D (DFFRQX2M)
                                                          0.00       2.54 r
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U47/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U46/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U45/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U44/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U43/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U42/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U41/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U11/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U40/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U55/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U54/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U53/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U52/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U51/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U50/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U49/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U12/Y (NAND3X2M)        0.31       2.33 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U48/Y (OAI2BB2X1M)      0.20       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U15/Y (NAND3X2M)        0.12       2.14 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U14/Y (BUFX2M)          0.23       2.37 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U67/Y (OAI2BB2X1M)      0.16       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U15/Y (NAND3X2M)        0.12       2.14 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U14/Y (BUFX2M)          0.23       2.37 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U66/Y (OAI2BB2X1M)      0.16       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U15/Y (NAND3X2M)        0.12       2.14 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U14/Y (BUFX2M)          0.23       2.37 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U65/Y (OAI2BB2X1M)      0.16       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: U0_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U67/Y (NOR3X2M)                             0.24       0.79 r
  U0_SYS_CTRL/U70/Y (NOR2BX2M)                            0.26       1.05 r
  U0_SYS_CTRL/U41/Y (NAND2BX2M)                           0.23       1.28 f
  U0_SYS_CTRL/U20/Y (NOR3BX2M)                            0.22       1.49 f
  U0_SYS_CTRL/U19/Y (INVX2M)                              0.10       1.59 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/i_Winc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.59 r
  U0_ASYNC_FIFO/U3/Y (NOR2BX2M)                           0.16       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/W_clk_en (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.75 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U2/Y (NOR2BX2M)         0.27       2.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U15/Y (NAND3X2M)        0.12       2.14 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U14/Y (BUFX2M)          0.23       2.37 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U64/Y (OAI2BB2X1M)      0.16       2.53 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]/D (DFFRQX2M)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_parity_err
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U4/Y (NOR4X1M)                        0.25       2.00 r
  U0_UART_RX/U0_FSM/par_check_en (UART_RX_FSM)            0.00       2.00 r
  U0_UART_RX/U0_parity_check/enable (parity_check)        0.00       2.00 r
  U0_UART_RX/U0_parity_check/U3/Y (NOR2BX2M)              0.18       2.18 r
  U0_UART_RX/U0_parity_check/U2/Y (CLKBUFX8M)             0.86       3.04 r
  U0_UART_RX/U0_parity_check/error (parity_check)         0.00       3.04 r
  U0_UART_RX/o_parity_error (UART_RX_WIDTH8)              0.00       3.04 r
  o_parity_err (out)                                      0.00       3.04 r
  data arrival time                                                  3.04

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  output external delay                                 -54.00     215.80
  data required time                                               215.80
  --------------------------------------------------------------------------
  data required time                                               215.80
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                      212.76


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U7/Y (INVX2M)                         0.08       1.87 r
  U0_UART_RX/U0_FSM/stop_check_en (UART_RX_FSM)           0.00       1.87 r
  U0_UART_RX/U0_stop_check/enable (stop_check)            0.00       1.87 r
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.15       2.02 r
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.86       2.88 r
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00       2.88 r
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8)                0.00       2.88 r
  o_stop_err (out)                                        0.00       2.88 r
  data arrival time                                                  2.88

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  output external delay                                 -54.00     215.80
  data required time                                               215.80
  --------------------------------------------------------------------------
  data required time                                               215.80
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                      212.92


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: o_tx_out (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg[5]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg[5]/Q (DFFRQX2M)      0.47       0.47 f
  U0_UART_TX/U0_parity_calc/U13/Y (XOR3XLM)               0.49       0.96 f
  U0_UART_TX/U0_parity_calc/U11/Y (XOR3XLM)               0.53       1.49 f
  U0_UART_TX/U0_parity_calc/U10/Y (NOR2BX2M)              0.13       1.61 r
  U0_UART_TX/U0_parity_calc/par_bit (parity_calc)         0.00       1.61 r
  U0_UART_TX/U0_MUX/par_bit (MUX)                         0.00       1.61 r
  U0_UART_TX/U0_MUX/U4/Y (AOI22X1M)                       0.09       1.70 f
  U0_UART_TX/U0_MUX/U2/Y (OAI2B2X1M)                      0.16       1.86 r
  U0_UART_TX/U0_MUX/U1/Y (CLKBUFX8M)                      0.91       2.76 r
  U0_UART_TX/U0_MUX/TX_OUT (MUX)                          0.00       2.76 r
  U0_UART_TX/TX_OUT (UART_TX)                             0.00       2.76 r
  o_tx_out (out)                                          0.00       2.76 r
  data arrival time                                                  2.76

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  output external delay                               -1728.00    6911.80
  data required time                                              6911.80
  --------------------------------------------------------------------------
  data required time                                              6911.80
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                     6909.04


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.26       3.01 f
  U0_UART_RX/U0_edge_bit_counter/U4/Y (NAND2XLM)          0.16       3.17 r
  U0_UART_RX/U0_edge_bit_counter/U15/Y (AOI2B1X1M)        0.23       3.40 r
  U0_UART_RX/U0_edge_bit_counter/U13/Y (OAI32X1M)         0.10       3.50 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       3.50 f
  data arrival time                                                  3.50

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.16     269.64
  data required time                                               269.64
  --------------------------------------------------------------------------
  data required time                                               269.64
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (MET)                                                      266.14


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/check_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U4/Y (NOR4X1M)                        0.25       2.00 r
  U0_UART_RX/U0_FSM/par_check_en (UART_RX_FSM)            0.00       2.00 r
  U0_UART_RX/U0_parity_check/enable (parity_check)        0.00       2.00 r
  U0_UART_RX/U0_parity_check/U3/Y (NOR2BX2M)              0.18       2.18 r
  U0_UART_RX/U0_parity_check/U2/Y (CLKBUFX8M)             0.86       3.04 r
  U0_UART_RX/U0_parity_check/error (parity_check)         0.00       3.04 r
  U0_UART_RX/U0_FSM/par_err (UART_RX_FSM)                 0.00       3.04 r
  U0_UART_RX/U0_FSM/U11/Y (OR4X1M)                        0.24       3.28 r
  U0_UART_RX/U0_FSM/check_error_reg/D (DFFRQX2M)          0.00       3.28 r
  data arrival time                                                  3.28

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/check_error_reg/CK (DFFRQX2M)         0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                      266.22


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.26       3.01 f
  U0_UART_RX/U0_edge_bit_counter/U8/Y (NAND2X2M)          0.08       3.09 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)            0.05       3.14 f
  U0_UART_RX/U0_edge_bit_counter/U17/Y (OAI2BB2X1M)       0.21       3.36 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       3.36 f
  data arrival time                                                  3.36

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                      266.29


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND2X1M)          0.26       3.01 f
  U0_UART_RX/U0_edge_bit_counter/U4/Y (NAND2XLM)          0.16       3.17 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (OAI22X1M)          0.14       3.31 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       3.31 f
  data arrival time                                                  3.31

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                      266.33


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_data_sampling/enable (data_sampling)      0.00       2.75 f
  U0_UART_RX/U0_data_sampling/U13/Y (AND2X2M)             0.24       2.99 f
  U0_UART_RX/U0_data_sampling/U12/Y (OAI2BB2X1M)          0.12       3.11 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/D (DFFRQX2M)
                                                          0.00       3.11 r
  data arrival time                                                  3.11

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                      266.38


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_data_sampling/enable (data_sampling)      0.00       2.75 f
  U0_UART_RX/U0_data_sampling/U7/Y (NAND2X2M)             0.16       2.91 r
  U0_UART_RX/U0_data_sampling/U4/Y (OAI32X1M)             0.11       3.02 f
  U0_UART_RX/U0_data_sampling/second_sample_reg/D (DFFRQX2M)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.16     269.64
  data required time                                               269.64
  --------------------------------------------------------------------------
  data required time                                               269.64
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      266.62


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_data_sampling/enable (data_sampling)      0.00       2.75 f
  U0_UART_RX/U0_data_sampling/U7/Y (NAND2X2M)             0.16       2.91 r
  U0_UART_RX/U0_data_sampling/U3/Y (OAI32X1M)             0.10       3.01 f
  U0_UART_RX/U0_data_sampling/first_sample_reg/D (DFFRQX2M)
                                                          0.00       3.01 f
  data arrival time                                                  3.01

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.16     269.64
  data required time                                               269.64
  --------------------------------------------------------------------------
  data required time                                               269.64
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                      266.64


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.20       2.95 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NOR2X2M)          0.06       3.02 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      266.64


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.20       2.95 r
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NOR2X2M)          0.06       3.02 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      266.64


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.20       2.95 r
  U0_UART_RX/U0_edge_bit_counter/U11/Y (NOR2BX2M)         0.06       3.02 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      266.64


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.20       2.95 r
  U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2BX2M)         0.06       3.02 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      266.64


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U5/Y (NAND2X2M)          0.20       2.95 r
  U0_UART_RX/U0_edge_bit_counter/U9/Y (NOR2BX2M)          0.06       3.02 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       3.02 f
  data arrival time                                                  3.02

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                      266.64


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U33/Y (NOR4BX1M)                      0.27       2.02 r
  U0_UART_RX/U0_FSM/start_check_en (UART_RX_FSM)          0.00       2.02 r
  U0_UART_RX/U0_start_check/enable (start_check)          0.00       2.02 r
  U0_UART_RX/U0_start_check/U1/Y (AND2X2M)                0.18       2.19 r
  U0_UART_RX/U0_start_check/glitch (start_check)          0.00       2.19 r
  U0_UART_RX/U0_FSM/start_glitch (UART_RX_FSM)            0.00       2.19 r
  U0_UART_RX/U0_FSM/U18/Y (INVX2M)                        0.04       2.24 f
  U0_UART_RX/U0_FSM/U17/Y (AOI211X2M)                     0.25       2.48 r
  U0_UART_RX/U0_FSM/U3/Y (OAI32X1M)                       0.27       2.75 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM)             0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00       2.75 f
  U0_UART_RX/U0_edge_bit_counter/U24/Y (NOR2BXLM)         0.22       2.97 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.97 f
  data arrival time                                                  2.97

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      266.68


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U3/Y (INVX2M)                0.12       2.33 f
  U0_UART_RX/U0_deserializer/U10/Y (OAI22X1M)             0.13       2.46 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[5]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      267.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U3/Y (INVX2M)                0.12       2.33 f
  U0_UART_RX/U0_deserializer/U6/Y (OAI22X1M)              0.13       2.46 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      267.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U3/Y (INVX2M)                0.12       2.33 f
  U0_UART_RX/U0_deserializer/U9/Y (OAI22X1M)              0.13       2.46 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[4]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      267.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U3/Y (INVX2M)                0.12       2.33 f
  U0_UART_RX/U0_deserializer/U5/Y (OAI22X1M)              0.13       2.46 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[0]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      267.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U3/Y (INVX2M)                0.12       2.33 f
  U0_UART_RX/U0_deserializer/U8/Y (OAI22X1M)              0.13       2.46 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      267.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U3/Y (INVX2M)                0.12       2.33 f
  U0_UART_RX/U0_deserializer/U11/Y (OAI22X1M)             0.13       2.46 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[6]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      267.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U3/Y (INVX2M)                0.12       2.33 f
  U0_UART_RX/U0_deserializer/U7/Y (OAI22X1M)              0.13       2.46 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/D (DFFRQX2M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      267.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U10/Y (INVX2M)                        0.14       1.75 f
  U0_UART_RX/U0_FSM/U16/Y (NOR4BX1M)                      0.22       1.96 r
  U0_UART_RX/U0_FSM/deser_en (UART_RX_FSM)                0.00       1.96 r
  U0_UART_RX/U0_deserializer/enable (deserializer)        0.00       1.96 r
  U0_UART_RX/U0_deserializer/U13/Y (BUFX2M)               0.25       2.21 r
  U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)           0.18       2.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/D (DFFRQX2M)
                                                          0.00       2.39 r
  data arrival time                                                  2.39

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/sampled_stream_reg[7]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                      267.10


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U14/Y (OAI2BB2X1M)           0.16       2.24 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/D (DFFRQX2M)
                                                          0.00       2.24 r
  data arrival time                                                  2.24

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      267.25


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U21/Y (OAI2BB2X1M)           0.14       2.23 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[7]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U20/Y (OAI2BB2X1M)           0.14       2.23 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[6]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)           0.14       2.23 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[5]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U16/Y (OAI2BB2X1M)           0.14       2.23 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[4]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)           0.14       2.23 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U19/Y (OAI2BB2X1M)           0.14       2.23 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/U4/Y (INVX2M)                0.14       2.09 f
  U0_UART_RX/U0_deserializer/U15/Y (OAI2BB2X1M)           0.14       2.23 r
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/D (DFFRQX2M)
                                                          0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/parallel_data_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.29       1.90 f
  U0_UART_RX/U0_FSM/U29/Y (AOI33X2M)                      0.33       2.23 r
  U0_UART_RX/U0_FSM/U27/Y (OAI21X2M)                      0.11       2.34 f
  U0_UART_RX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)     0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      267.31


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.29       1.90 f
  U0_UART_RX/U0_FSM/U13/Y (NAND3BX2M)                     0.18       2.08 r
  U0_UART_RX/U0_FSM/U14/Y (NAND3X2M)                      0.11       2.19 f
  U0_UART_RX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)     0.00       2.19 f
  data arrival time                                                  2.19

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U25/Y (AOI21XLM)                      0.29       1.90 f
  U0_UART_RX/U0_FSM/U13/Y (NAND3BX2M)                     0.18       2.08 r
  U0_UART_RX/U0_FSM/U30/Y (OAI21X2M)                      0.08       2.16 f
  U0_UART_RX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)     0.00       2.16 f
  data arrival time                                                  2.16

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                      267.50


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U44/Y (NOR2BX1M)         0.20       0.75 f
  U0_UART_RX/U0_edge_bit_counter/U45/Y (OAI2B2X1M)        0.20       0.95 r
  U0_UART_RX/U0_edge_bit_counter/U48/Y (NAND4BBX1M)       0.21       1.16 f
  U0_UART_RX/U0_edge_bit_counter/U52/Y (NOR4X1M)          0.45       1.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_max (edge_bit_counter)
                                                          0.00       1.61 r
  U0_UART_RX/U0_FSM/done_sampling (UART_RX_FSM)           0.00       1.61 r
  U0_UART_RX/U0_FSM/U8/Y (NAND3X2M)                       0.19       1.80 f
  U0_UART_RX/U0_FSM/U26/Y (NOR2X2M)                       0.15       1.95 r
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM)              0.00       1.95 r
  U0_UART_RX/U0_deserializer/success (deserializer)       0.00       1.95 r
  U0_UART_RX/U0_deserializer/data_valid_reg/D (DFFRQX2M)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  clock RX_CLK (rise edge)                              270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.30     269.50
  data required time                                               269.50
  --------------------------------------------------------------------------
  data required time                                               269.50
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                      267.55


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U120/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U118/Y (MX2X2M)         0.24    8371.64 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.64 f
  U0_ASYNC_FIFO/o_Rdata[7] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.64 f
  U0_UART_TX/P_DATA[7] (UART_TX)                          0.00    8371.64 f
  U0_UART_TX/U0_serializer/P_DATA[7] (serializer)         0.00    8371.64 f
  U0_UART_TX/U0_serializer/U21/Y (AO22X1M)                0.37    8372.02 f
  U0_UART_TX/U0_serializer/data_reg[7]/D (DFFRQX2M)       0.00    8372.02 f
  data arrival time                                               8372.02

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[7]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8372.02
  --------------------------------------------------------------------------
  slack (MET)                                                      267.63


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U99/Y (MX4X1M)          0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U97/Y (MX2X2M)          0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[0] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[0] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/P_DATA[0] (parity_calc)       0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/U2/Y (AO2B2X2M)               0.31    8371.96 f
  U0_UART_TX/U0_parity_calc/data_reg[0]/D (DFFRQX2M)      0.00    8371.96 f
  data arrival time                                               8371.96

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[0]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U105/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U103/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[2] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[2] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/P_DATA[2] (parity_calc)       0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/U4/Y (AO2B2X2M)               0.31    8371.96 f
  U0_UART_TX/U0_parity_calc/data_reg[2]/D (DFFRQX2M)      0.00    8371.96 f
  data arrival time                                               8371.96

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[2]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U108/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U106/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[3] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[3] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/P_DATA[3] (parity_calc)       0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/U5/Y (AO2B2X2M)               0.31    8371.96 f
  U0_UART_TX/U0_parity_calc/data_reg[3]/D (DFFRQX2M)      0.00    8371.96 f
  data arrival time                                               8371.96

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[3]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U114/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U112/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[5] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[5] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/P_DATA[5] (parity_calc)       0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/U7/Y (AO2B2X2M)               0.31    8371.96 f
  U0_UART_TX/U0_parity_calc/data_reg[5]/D (DFFRQX2M)      0.00    8371.96 f
  data arrival time                                               8371.96

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[5]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U102/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U100/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[1] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[1] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/P_DATA[1] (parity_calc)       0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/U3/Y (AO2B2X2M)               0.31    8371.96 f
  U0_UART_TX/U0_parity_calc/data_reg[1]/D (DFFRQX2M)      0.00    8371.96 f
  data arrival time                                               8371.96

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[1]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U111/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U109/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[4] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[4] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/P_DATA[4] (parity_calc)       0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/U6/Y (AO2B2X2M)               0.31    8371.96 f
  U0_UART_TX/U0_parity_calc/data_reg[4]/D (DFFRQX2M)      0.00    8371.96 f
  data arrival time                                               8371.96

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[4]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U117/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U115/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[6] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[6] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/P_DATA[6] (parity_calc)       0.00    8371.65 f
  U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)               0.31    8371.96 f
  U0_UART_TX/U0_parity_calc/data_reg[6]/D (DFFRQX2M)      0.00    8371.96 f
  data arrival time                                               8371.96

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[6]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U120/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U118/Y (MX2X2M)         0.24    8371.64 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.64 f
  U0_ASYNC_FIFO/o_Rdata[7] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.64 f
  U0_UART_TX/P_DATA[7] (UART_TX)                          0.00    8371.64 f
  U0_UART_TX/U0_parity_calc/P_DATA[7] (parity_calc)       0.00    8371.64 f
  U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)               0.30    8371.95 f
  U0_UART_TX/U0_parity_calc/data_reg[7]/D (DFFRQX2M)      0.00    8371.95 f
  data arrival time                                               8371.95

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_parity_calc/data_reg[7]/CK (DFFRQX2M)     0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.95
  --------------------------------------------------------------------------
  slack (MET)                                                      267.70


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U117/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U115/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[6] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[6] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_serializer/P_DATA[6] (serializer)         0.00    8371.65 f
  U0_UART_TX/U0_serializer/U20/Y (AOI22X1M)               0.19    8371.84 r
  U0_UART_TX/U0_serializer/U19/Y (OAI2BB1X2M)             0.07    8371.91 f
  U0_UART_TX/U0_serializer/data_reg[6]/D (DFFRQX2M)       0.00    8371.91 f
  data arrival time                                               8371.91

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[6]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U114/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U112/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[5] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[5] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_serializer/P_DATA[5] (serializer)         0.00    8371.65 f
  U0_UART_TX/U0_serializer/U18/Y (AOI22X1M)               0.19    8371.84 r
  U0_UART_TX/U0_serializer/U17/Y (OAI2BB1X2M)             0.07    8371.91 f
  U0_UART_TX/U0_serializer/data_reg[5]/D (DFFRQX2M)       0.00    8371.91 f
  data arrival time                                               8371.91

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[5]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U111/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U109/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[4] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[4] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_serializer/P_DATA[4] (serializer)         0.00    8371.65 f
  U0_UART_TX/U0_serializer/U16/Y (AOI22X1M)               0.19    8371.84 r
  U0_UART_TX/U0_serializer/U15/Y (OAI2BB1X2M)             0.07    8371.91 f
  U0_UART_TX/U0_serializer/data_reg[4]/D (DFFRQX2M)       0.00    8371.91 f
  data arrival time                                               8371.91

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[4]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U108/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U106/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[3] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[3] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_serializer/P_DATA[3] (serializer)         0.00    8371.65 f
  U0_UART_TX/U0_serializer/U14/Y (AOI22X1M)               0.19    8371.84 r
  U0_UART_TX/U0_serializer/U13/Y (OAI2BB1X2M)             0.07    8371.91 f
  U0_UART_TX/U0_serializer/data_reg[3]/D (DFFRQX2M)       0.00    8371.91 f
  data arrival time                                               8371.91

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[3]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U105/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U103/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[2] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[2] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_serializer/P_DATA[2] (serializer)         0.00    8371.65 f
  U0_UART_TX/U0_serializer/U12/Y (AOI22X1M)               0.19    8371.84 r
  U0_UART_TX/U0_serializer/U11/Y (OAI2BB1X2M)             0.07    8371.91 f
  U0_UART_TX/U0_serializer/data_reg[2]/D (DFFRQX2M)       0.00    8371.91 f
  data arrival time                                               8371.91

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[2]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U102/Y (MX4X1M)         0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U100/Y (MX2X2M)         0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[1] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[1] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_serializer/P_DATA[1] (serializer)         0.00    8371.65 f
  U0_UART_TX/U0_serializer/U10/Y (AOI22X1M)               0.19    8371.84 r
  U0_UART_TX/U0_serializer/U9/Y (OAI2BB1X2M)              0.07    8371.91 f
  U0_UART_TX/U0_serializer/data_reg[1]/D (DFFRQX2M)       0.00    8371.91 f
  data arrival time                                               8371.91

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[1]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.42    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/raddr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.42 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U121/Y (BUFX2M)         0.54    8370.96 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U99/Y (MX4X1M)          0.45    8371.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/U97/Y (MX2X2M)          0.24    8371.65 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/R_data[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_ASYNC_FIFO/o_Rdata[0] (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8371.65 f
  U0_UART_TX/P_DATA[0] (UART_TX)                          0.00    8371.65 f
  U0_UART_TX/U0_serializer/P_DATA[0] (serializer)         0.00    8371.65 f
  U0_UART_TX/U0_serializer/U8/Y (AOI22X1M)                0.19    8371.84 r
  U0_UART_TX/U0_serializer/U7/Y (OAI2BB1X2M)              0.07    8371.91 f
  U0_UART_TX/U0_serializer/data_reg[0]/D (DFFRQX2M)       0.00    8371.91 f
  data arrival time                                               8371.91

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/data_reg[0]/CK (DFFRQX2M)      0.00    8639.80 r
  library setup time                                     -0.15    8639.65
  data required time                                              8639.65
  --------------------------------------------------------------------------
  data required time                                              8639.65
  data arrival time                                              -8371.91
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8370.00    8370.00
  clock network delay (ideal)                             0.00    8370.00
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/CK (DFFSQX2M)        0.00    8370.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/Q (DFFSQX2M)         0.46    8370.46 f
  U0_ASYNC_FIFO/U0_FIFO_RD/empty (FIFO_RD_PTR_WIDTH4)     0.00    8370.46 f
  U0_ASYNC_FIFO/o_empty (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00    8370.46 f
  U3/Y (INVX2M)                                           0.06    8370.52 r
  U0_UART_TX/DATA_VALID (UART_TX)                         0.00    8370.52 r
  U0_UART_TX/U0_FSM/Data_Valid (FSM)                      0.00    8370.52 r
  U0_UART_TX/U0_FSM/U12/Y (AOI32X1M)                      0.08    8370.59 f
  U0_UART_TX/U0_FSM/U11/Y (NOR3X2M)                       0.17    8370.76 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/D (DFFRQX2M)     0.00    8370.76 r
  data arrival time                                               8370.76

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8639.80 r
  library setup time                                     -0.31    8639.49
  data required time                                              8639.49
  --------------------------------------------------------------------------
  data required time                                              8639.49
  data arrival time                                              -8370.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.50       0.50 f
  U0_UART_TX/U0_FSM/U9/Y (INVX2M)                         0.10       0.60 r
  U0_UART_TX/U0_FSM/U6/Y (XNOR2X2M)                       0.13       0.73 r
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.14       0.87 f
  U0_UART_TX/U0_FSM/U3/Y (INVX2M)                         0.12       0.99 r
  U0_UART_TX/U0_FSM/ser_en (FSM)                          0.00       0.99 r
  U0_UART_TX/U0_serializer/ser_en (serializer)            0.00       0.99 r
  U0_UART_TX/U0_serializer/U3/Y (INVX2M)                  0.12       1.11 f
  U0_UART_TX/U0_serializer/U22/Y (NOR3X2M)                0.31       1.43 r
  U0_UART_TX/U0_serializer/U5/Y (NOR2X2M)                 0.18       1.61 f
  U0_UART_TX/U0_serializer/U4/Y (NOR2X2M)                 0.25       1.86 r
  U0_UART_TX/U0_serializer/U25/Y (NAND2X2M)               0.10       1.95 f
  U0_UART_TX/U0_serializer/U23/Y (OAI2B11X2M)             0.07       2.02 r
  U0_UART_TX/U0_serializer/ser_data_reg/D (DFFSQX2M)      0.00       2.02 r
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/ser_data_reg/CK (DFFSQX2M)     0.00    8639.80 r
  library setup time                                     -0.18    8639.62
  data required time                                              8639.62
  --------------------------------------------------------------------------
  data required time                                              8639.62
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8637.60


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.50       0.50 f
  U0_UART_TX/U0_FSM/U9/Y (INVX2M)                         0.10       0.60 r
  U0_UART_TX/U0_FSM/U6/Y (XNOR2X2M)                       0.13       0.73 r
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.14       0.87 f
  U0_UART_TX/U0_FSM/U3/Y (INVX2M)                         0.12       0.99 r
  U0_UART_TX/U0_FSM/ser_en (FSM)                          0.00       0.99 r
  U0_UART_TX/U0_serializer/ser_en (serializer)            0.00       0.99 r
  U0_UART_TX/U0_serializer/U3/Y (INVX2M)                  0.12       1.11 f
  U0_UART_TX/U0_serializer/U22/Y (NOR3X2M)                0.31       1.43 r
  U0_UART_TX/U0_serializer/ser_done (serializer)          0.00       1.43 r
  U0_UART_TX/U0_FSM/ser_done (FSM)                        0.00       1.43 r
  U0_UART_TX/U0_FSM/U15/Y (NOR2BX2M)                      0.22       1.64 r
  U0_UART_TX/U0_FSM/U19/Y (AOI21X2M)                      0.09       1.73 f
  U0_UART_TX/U0_FSM/U18/Y (NOR2X2M)                       0.09       1.83 r
  U0_UART_TX/U0_FSM/current_state_reg[2]/D (DFFRQX2M)     0.00       1.83 r
  data arrival time                                                  1.83

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    8639.80 r
  library setup time                                     -0.30    8639.50
  data required time                                              8639.50
  --------------------------------------------------------------------------
  data required time                                              8639.50
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     8637.68


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.53       0.53 f
  U0_UART_TX/U0_FSM/U6/Y (XNOR2X2M)                       0.20       0.73 f
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.12       0.85 r
  U0_UART_TX/U0_FSM/U3/Y (INVX2M)                         0.08       0.93 f
  U0_UART_TX/U0_FSM/ser_en (FSM)                          0.00       0.93 f
  U0_UART_TX/U0_serializer/ser_en (serializer)            0.00       0.93 f
  U0_UART_TX/U0_serializer/U3/Y (INVX2M)                  0.18       1.11 r
  U0_UART_TX/U0_serializer/U22/Y (NOR3X2M)                0.11       1.22 f
  U0_UART_TX/U0_serializer/ser_done (serializer)          0.00       1.22 f
  U0_UART_TX/U0_FSM/ser_done (FSM)                        0.00       1.22 f
  U0_UART_TX/U0_FSM/U15/Y (NOR2BX2M)                      0.16       1.38 f
  U0_UART_TX/U0_FSM/U17/Y (NAND4BX1M)                     0.27       1.65 f
  U0_UART_TX/U0_FSM/U16/Y (OAI21X2M)                      0.09       1.74 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/D (DFFRQX2M)     0.00       1.74 r
  data arrival time                                                  1.74

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8639.80 r
  library setup time                                     -0.30    8639.50
  data required time                                              8639.50
  --------------------------------------------------------------------------
  data required time                                              8639.50
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8637.76


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.50       0.50 f
  U0_UART_TX/U0_FSM/U9/Y (INVX2M)                         0.10       0.60 r
  U0_UART_TX/U0_FSM/U6/Y (XNOR2X2M)                       0.13       0.73 r
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.14       0.87 f
  U0_UART_TX/U0_FSM/U3/Y (INVX2M)                         0.12       0.99 r
  U0_UART_TX/U0_FSM/ser_en (FSM)                          0.00       0.99 r
  U0_UART_TX/U0_serializer/ser_en (serializer)            0.00       0.99 r
  U0_UART_TX/U0_serializer/U3/Y (INVX2M)                  0.12       1.11 f
  U0_UART_TX/U0_serializer/U22/Y (NOR3X2M)                0.31       1.43 r
  U0_UART_TX/U0_serializer/U26/Y (AO2B2X2M)               0.36       1.79 f
  U0_UART_TX/U0_serializer/counter_r_reg[3]/D (DFFSQX2M)
                                                          0.00       1.79 f
  data arrival time                                                  1.79

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/counter_r_reg[3]/CK (DFFSQX2M)
                                                          0.00    8639.80 r
  library setup time                                     -0.24    8639.56
  data required time                                              8639.56
  --------------------------------------------------------------------------
  data required time                                              8639.56
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8637.77


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.50       0.50 f
  U0_UART_TX/U0_FSM/U9/Y (INVX2M)                         0.10       0.60 r
  U0_UART_TX/U0_FSM/U6/Y (XNOR2X2M)                       0.13       0.73 r
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.14       0.87 f
  U0_UART_TX/U0_FSM/U3/Y (INVX2M)                         0.12       0.99 r
  U0_UART_TX/U0_FSM/ser_en (FSM)                          0.00       0.99 r
  U0_UART_TX/U0_serializer/ser_en (serializer)            0.00       0.99 r
  U0_UART_TX/U0_serializer/U29/Y (OAI21X2M)               0.11       1.11 f
  U0_UART_TX/U0_serializer/U27/Y (OAI33X2M)               0.35       1.46 r
  U0_UART_TX/U0_serializer/counter_r_reg[2]/D (DFFRQX2M)
                                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/counter_r_reg[2]/CK (DFFRQX2M)
                                                          0.00    8639.80 r
  library setup time                                     -0.35    8639.45
  data required time                                              8639.45
  --------------------------------------------------------------------------
  data required time                                              8639.45
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8638.00


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.50       0.50 f
  U0_UART_TX/U0_FSM/U9/Y (INVX2M)                         0.10       0.60 r
  U0_UART_TX/U0_FSM/U6/Y (XNOR2X2M)                       0.13       0.73 r
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.14       0.87 f
  U0_UART_TX/U0_FSM/U3/Y (INVX2M)                         0.12       0.99 r
  U0_UART_TX/U0_FSM/ser_en (FSM)                          0.00       0.99 r
  U0_UART_TX/U0_serializer/ser_en (serializer)            0.00       0.99 r
  U0_UART_TX/U0_serializer/U29/Y (OAI21X2M)               0.11       1.11 f
  U0_UART_TX/U0_serializer/U31/Y (NOR2X2M)                0.13       1.23 r
  U0_UART_TX/U0_serializer/counter_r_reg[0]/D (DFFRQX2M)
                                                          0.00       1.23 r
  data arrival time                                                  1.23

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/counter_r_reg[0]/CK (DFFRQX2M)
                                                          0.00    8639.80 r
  library setup time                                     -0.30    8639.50
  data required time                                              8639.50
  --------------------------------------------------------------------------
  data required time                                              8639.50
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8638.26


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[0]/Q (DFFRQX2M)     0.50       0.50 f
  U0_UART_TX/U0_FSM/U9/Y (INVX2M)                         0.10       0.60 r
  U0_UART_TX/U0_FSM/U6/Y (XNOR2X2M)                       0.13       0.73 r
  U0_UART_TX/U0_FSM/U4/Y (NAND2X2M)                       0.14       0.87 f
  U0_UART_TX/U0_FSM/U3/Y (INVX2M)                         0.12       0.99 r
  U0_UART_TX/U0_FSM/ser_en (FSM)                          0.00       0.99 r
  U0_UART_TX/U0_serializer/ser_en (serializer)            0.00       0.99 r
  U0_UART_TX/U0_serializer/U29/Y (OAI21X2M)               0.11       1.11 f
  U0_UART_TX/U0_serializer/U32/Y (AOI2B1X1M)              0.11       1.22 r
  U0_UART_TX/U0_serializer/counter_r_reg[1]/D (DFFRQX2M)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                             8640.00    8640.00
  clock network delay (ideal)                             0.00    8640.00
  clock uncertainty                                      -0.20    8639.80
  U0_UART_TX/U0_serializer/counter_r_reg[1]/CK (DFFRQX2M)
                                                          0.00    8639.80 r
  library setup time                                     -0.30    8639.50
  data required time                                              8639.50
  --------------------------------------------------------------------------
  data required time                                              8639.50
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8638.28


  Startpoint: U1_ClkDiv/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[1]/Q (DFFRQX2M)                   0.51       0.51 f
  U1_ClkDiv/add_50/A[1] (ClkDiv_DW01_inc_0)               0.00       0.51 f
  U1_ClkDiv/add_50/U1_1_1/CO (ADDHX1M)                    0.21       0.72 f
  U1_ClkDiv/add_50/U1_1_2/CO (ADDHX1M)                    0.19       0.92 f
  U1_ClkDiv/add_50/U1_1_3/CO (ADDHX1M)                    0.19       1.11 f
  U1_ClkDiv/add_50/U1_1_4/CO (ADDHX1M)                    0.19       1.30 f
  U1_ClkDiv/add_50/U1_1_5/CO (ADDHX1M)                    0.19       1.50 f
  U1_ClkDiv/add_50/U1_1_6/CO (ADDHX1M)                    0.20       1.70 f
  U1_ClkDiv/add_50/U1/Y (CLKXOR2X2M)                      0.16       1.85 f
  U1_ClkDiv/add_50/SUM[7] (ClkDiv_DW01_inc_0)             0.00       1.85 f
  U1_ClkDiv/U19/Y (AO22X1M)                               0.37       2.22 f
  U1_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      267.42


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U5/Y (NAND2X2M)                               0.13       1.71 r
  U1_ClkDiv/U3/Y (INVX2M)                                 0.08       1.79 f
  U1_ClkDiv/U20/Y (AO22X1M)                               0.39       2.18 f
  U1_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U5/Y (NAND2X2M)                               0.13       1.71 r
  U1_ClkDiv/U3/Y (INVX2M)                                 0.08       1.79 f
  U1_ClkDiv/U18/Y (AO22X1M)                               0.39       2.18 f
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U5/Y (NAND2X2M)                               0.13       1.71 r
  U1_ClkDiv/U3/Y (INVX2M)                                 0.08       1.79 f
  U1_ClkDiv/U17/Y (AO22X1M)                               0.39       2.18 f
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U5/Y (NAND2X2M)                               0.13       1.71 r
  U1_ClkDiv/U3/Y (INVX2M)                                 0.08       1.79 f
  U1_ClkDiv/U16/Y (AO22X1M)                               0.39       2.18 f
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U5/Y (NAND2X2M)                               0.13       1.71 r
  U1_ClkDiv/U3/Y (INVX2M)                                 0.08       1.79 f
  U1_ClkDiv/U15/Y (AO22X1M)                               0.39       2.18 f
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U5/Y (NAND2X2M)                               0.13       1.71 r
  U1_ClkDiv/U3/Y (INVX2M)                                 0.08       1.79 f
  U1_ClkDiv/U14/Y (AO22X1M)                               0.39       2.18 f
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U5/Y (NAND2X2M)                               0.13       1.71 r
  U1_ClkDiv/U3/Y (INVX2M)                                 0.08       1.79 f
  U1_ClkDiv/U13/Y (AO22X1M)                               0.39       2.18 f
  U1_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.46


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U11/Y (OAI32X1M)                              0.32       1.90 r
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.90 r
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     269.80 r
  library setup time                                     -0.34     269.46
  data required time                                               269.46
  --------------------------------------------------------------------------
  data required time                                               269.46
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      267.56


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U1_ClkDiv/U42/Y (NOR2BX1M)                              0.20       0.71 f
  U1_ClkDiv/U43/Y (OAI2B2X1M)                             0.21       0.92 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.18       1.10 f
  U1_ClkDiv/U9/Y (OR2X2M)                                 0.19       1.28 f
  U1_ClkDiv/U8/Y (AOI2BB2XLM)                             0.30       1.58 f
  U1_ClkDiv/U22/Y (NOR2X2M)                               0.15       1.72 r
  U1_ClkDiv/U21/Y (CLKXOR2X2M)                            0.22       1.94 r
  U1_ClkDiv/flag_reg/D (DFFRQX2M)                         0.00       1.94 r
  data arrival time                                                  1.94

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_ClkDiv/flag_reg/CK (DFFRQX2M)                        0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                      267.57


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U6/Y (NOR2X2M)                                0.08       1.60 f
  U0_ClkDiv/U23/Y (AO22X1M)                               0.40       2.00 f
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      267.64


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U6/Y (NOR2X2M)                                0.08       1.60 f
  U0_ClkDiv/U24/Y (AO22X1M)                               0.40       2.00 f
  U0_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      267.64


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U6/Y (NOR2X2M)                                0.08       1.60 f
  U0_ClkDiv/U22/Y (AO22X1M)                               0.40       2.00 f
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      267.64


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U6/Y (NOR2X2M)                                0.08       1.60 f
  U0_ClkDiv/U21/Y (AO22X1M)                               0.40       2.00 f
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      267.64


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U6/Y (NOR2X2M)                                0.08       1.60 f
  U0_ClkDiv/U20/Y (AO22X1M)                               0.40       2.00 f
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      267.64


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U6/Y (NOR2X2M)                                0.08       1.60 f
  U0_ClkDiv/U19/Y (AO22X1M)                               0.40       2.00 f
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00     269.80 r
  library setup time                                     -0.15     269.65
  data required time                                               269.65
  --------------------------------------------------------------------------
  data required time                                               269.65
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      267.64


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.53       0.53 f
  U0_UART_TX/U0_FSM/U10/Y (INVX2M)                        0.09       0.62 r
  U0_UART_TX/U0_FSM/U5/Y (NOR2X2M)                        0.06       0.68 f
  U0_UART_TX/U0_FSM/U8/Y (XNOR2X2M)                       0.12       0.79 f
  U0_UART_TX/U0_FSM/U7/Y (OAI21X2M)                       0.19       0.98 r
  U0_UART_TX/U0_FSM/busy (FSM)                            0.00       0.98 r
  U0_UART_TX/Busy (UART_TX)                               0.00       0.98 r
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.98 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.18       1.16 r
  U0_PULSE_GEN/PULSE_SIG (PULSE_GEN_0)                    0.00       1.16 r
  U0_ASYNC_FIFO/i_Rinc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rinc (FIFO_RD_PTR_WIDTH4)      0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U8/Y (NAND2BX2M)               0.09       1.25 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U3/Y (NOR2BX2M)                0.15       1.40 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U7/Y (NAND2X2M)                0.10       1.50 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U6/Y (NOR2BX2M)                0.11       1.61 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U5/Y (CLKXOR2X2M)              0.21       1.82 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]/D (DFFRQX2M)       0.00       1.82 r
  data arrival time                                                  1.82

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)      0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                      267.69


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U17/Y (AOI32X1M)                              0.18       1.71 f
  U0_ClkDiv/U16/Y (INVX2M)                                0.08       1.78 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.52       0.52 f
  U0_ClkDiv/U55/Y (NOR2BX1M)                              0.20       0.71 f
  U0_ClkDiv/U56/Y (OAI2B2X1M)                             0.20       0.92 r
  U0_ClkDiv/U57/Y (NAND4BX1M)                             0.19       1.11 f
  U0_ClkDiv/U61/Y (NOR4X1M)                               0.17       1.28 r
  U0_ClkDiv/U12/Y (AO2B2X2M)                              0.25       1.53 r
  U0_ClkDiv/U15/Y (NAND2X2M)                              0.07       1.60 f
  U0_ClkDiv/U14/Y (XNOR2X2M)                              0.12       1.72 r
  U0_ClkDiv/flag_reg/D (DFFRQX2M)                         0.00       1.72 r
  data arrival time                                                  1.72

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ClkDiv/flag_reg/CK (DFFRQX2M)                        0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                      267.77


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.53       0.53 f
  U0_UART_TX/U0_FSM/U10/Y (INVX2M)                        0.09       0.62 r
  U0_UART_TX/U0_FSM/U5/Y (NOR2X2M)                        0.06       0.68 f
  U0_UART_TX/U0_FSM/U8/Y (XNOR2X2M)                       0.12       0.79 f
  U0_UART_TX/U0_FSM/U7/Y (OAI21X2M)                       0.19       0.98 r
  U0_UART_TX/U0_FSM/busy (FSM)                            0.00       0.98 r
  U0_UART_TX/Busy (UART_TX)                               0.00       0.98 r
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.98 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.18       1.16 r
  U0_PULSE_GEN/PULSE_SIG (PULSE_GEN_0)                    0.00       1.16 r
  U0_ASYNC_FIFO/i_Rinc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rinc (FIFO_RD_PTR_WIDTH4)      0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U8/Y (NAND2BX2M)               0.09       1.25 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U3/Y (NOR2BX2M)                0.15       1.40 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U7/Y (NAND2X2M)                0.10       1.50 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U4/Y (XNOR2X2M)                0.13       1.62 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]/D (DFFRQX2M)       0.00       1.62 r
  data arrival time                                                  1.62

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)      0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                      267.86


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.53       0.53 f
  U0_UART_TX/U0_FSM/U10/Y (INVX2M)                        0.09       0.62 r
  U0_UART_TX/U0_FSM/U5/Y (NOR2X2M)                        0.06       0.68 f
  U0_UART_TX/U0_FSM/U8/Y (XNOR2X2M)                       0.12       0.79 f
  U0_UART_TX/U0_FSM/U7/Y (OAI21X2M)                       0.19       0.98 r
  U0_UART_TX/U0_FSM/busy (FSM)                            0.00       0.98 r
  U0_UART_TX/Busy (UART_TX)                               0.00       0.98 r
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.98 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.18       1.16 r
  U0_PULSE_GEN/PULSE_SIG (PULSE_GEN_0)                    0.00       1.16 r
  U0_ASYNC_FIFO/i_Rinc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rinc (FIFO_RD_PTR_WIDTH4)      0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U8/Y (NAND2BX2M)               0.09       1.25 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U3/Y (NOR2BX2M)                0.15       1.40 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U17/Y (CLKXOR2X2M)             0.23       1.63 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]/D (DFFRQX2M)       0.00       1.63 r
  data arrival time                                                  1.63

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[1]/CK (DFFRQX2M)      0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                      267.88


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.53       0.53 f
  U0_UART_TX/U0_FSM/U10/Y (INVX2M)                        0.09       0.62 r
  U0_UART_TX/U0_FSM/U5/Y (NOR2X2M)                        0.06       0.68 f
  U0_UART_TX/U0_FSM/U8/Y (XNOR2X2M)                       0.12       0.79 f
  U0_UART_TX/U0_FSM/U7/Y (OAI21X2M)                       0.19       0.98 r
  U0_UART_TX/U0_FSM/busy (FSM)                            0.00       0.98 r
  U0_UART_TX/Busy (UART_TX)                               0.00       0.98 r
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.98 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.18       1.16 r
  U0_PULSE_GEN/PULSE_SIG (PULSE_GEN_0)                    0.00       1.16 r
  U0_ASYNC_FIFO/i_Rinc (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4)
                                                          0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rinc (FIFO_RD_PTR_WIDTH4)      0.00       1.16 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U8/Y (NAND2BX2M)               0.09       1.25 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U13/Y (XNOR2X2M)               0.13       1.38 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/D (DFFRQX2M)       0.00       1.38 r
  data arrival time                                                  1.38

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00     269.80 r
  library setup time                                     -0.31     269.49
  data required time                                               269.49
  --------------------------------------------------------------------------
  data required time                                               269.49
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                      268.11


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)       0.50       0.50 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U18/Y (BUFX2M)                 0.14       0.64 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.64 f
  U0_ASYNC_FIFO/U1_GRAY_CONV/bit_ptr[0] (GRAY_CONV_PTR_WIDTH4_1)
                                                          0.00       0.64 f
  U0_ASYNC_FIFO/U1_GRAY_CONV/U4/Y (CLKXOR2X2M)            0.26       0.91 r
  U0_ASYNC_FIFO/U1_GRAY_CONV/gray_ptr[0] (GRAY_CONV_PTR_WIDTH4_1)
                                                          0.00       0.91 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_conv[0] (FIFO_RD_PTR_WIDTH4)
                                                          0.00       0.91 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U14/Y (CLKXOR2X2M)             0.29       1.20 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U9/Y (NOR4X1M)                 0.22       1.42 r
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/D (DFFSQX2M)         0.00       1.42 r
  data arrival time                                                  1.42

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/CK (DFFSQX2M)        0.00     269.80 r
  library setup time                                     -0.19     269.61
  data required time                                               269.61
  --------------------------------------------------------------------------
  data required time                                               269.61
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      268.19


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/DFF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg[1]/Q (DFFRQX2M)     0.53       0.53 f
  U0_UART_TX/U0_FSM/U10/Y (INVX2M)                        0.09       0.62 r
  U0_UART_TX/U0_FSM/U5/Y (NOR2X2M)                        0.06       0.68 f
  U0_UART_TX/U0_FSM/U8/Y (XNOR2X2M)                       0.12       0.79 f
  U0_UART_TX/U0_FSM/U7/Y (OAI21X2M)                       0.19       0.98 r
  U0_UART_TX/U0_FSM/busy (FSM)                            0.00       0.98 r
  U0_UART_TX/Busy (UART_TX)                               0.00       0.98 r
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN_0)                      0.00       0.98 r
  U0_PULSE_GEN/DFF_reg/D (DFFRQX2M)                       0.00       0.98 r
  data arrival time                                                  0.98

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_PULSE_GEN/DFF_reg/CK (DFFRQX2M)                      0.00     269.80 r
  library setup time                                     -0.32     269.48
  data required time                                               269.48
  --------------------------------------------------------------------------
  data required time                                               269.48
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: U1_RST_SYNC/sync_dff_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC/sync_dff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg[0]/Q (DFFRQX2M)                0.36       0.36 r
  U1_RST_SYNC/sync_dff_reg[1]/D (DFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U1_RST_SYNC/sync_dff_reg[1]/CK (DFFRQX2M)               0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][3]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][3]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][2]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][2]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][1]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][1]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[0][0]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            270.00     270.00
  clock network delay (ideal)                             0.00     270.00
  clock uncertainty                                      -0.20     269.80
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg[1][0]/CK (DFFRQX2M)
                                                          0.00     269.80 r
  library setup time                                     -0.29     269.51
  data required time                                               269.51
  --------------------------------------------------------------------------
  data required time                                               269.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


1
