
convCS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08008b88  08008b88  00009b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d58  08008d58  0000a074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008d58  08008d58  00009d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d60  08008d60  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d60  08008d60  00009d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d64  08008d64  00009d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08008d68  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  20000074  08008ddc  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  08008ddc  0000a4b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac30  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003368  00000000  00000000  00024cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  00028040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012a4  00000000  00000000  00029868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024ff2  00000000  00000000  0002ab0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bb36  00000000  00000000  0004fafe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f69c4  00000000  00000000  0006b634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161ff8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f20  00000000  00000000  0016203c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00168f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000074 	.word	0x20000074
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008b70 	.word	0x08008b70

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000078 	.word	0x20000078
 800021c:	08008b70 	.word	0x08008b70

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <canReceiveHandler>:
HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, data);
}


void canReceiveHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b090      	sub	sp, #64	@ 0x40
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
FDCAN_RxHeaderTypeDef rxHeader;
uint8_t data[8];


if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, data) != HAL_OK)
 80005f4:	f107 0310 	add.w	r3, r7, #16
 80005f8:	f107 0218 	add.w	r2, r7, #24
 80005fc:	2140      	movs	r1, #64	@ 0x40
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f003 fc70 	bl	8003ee4 <HAL_FDCAN_GetRxMessage>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d116      	bne.n	8000638 <canReceiveHandler+0x4c>
return;


requestedMode = (SystemState_t)data[0];
 800060a:	7c3a      	ldrb	r2, [r7, #16]
 800060c:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <canReceiveHandler+0x54>)
 800060e:	701a      	strb	r2, [r3, #0]


int16_t vDeci = 0;
 8000610:	2300      	movs	r3, #0
 8000612:	81fb      	strh	r3, [r7, #14]
memcpy(&vDeci, &data[1], 2);
 8000614:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8000618:	b29b      	uxth	r3, r3
 800061a:	81fb      	strh	r3, [r7, #14]
targetVoltage = (float)vDeci * 100.0f;
 800061c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000620:	ee07 3a90 	vmov	s15, r3
 8000624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000628:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8000644 <canReceiveHandler+0x58>
 800062c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000630:	4b05      	ldr	r3, [pc, #20]	@ (8000648 <canReceiveHandler+0x5c>)
 8000632:	edc3 7a00 	vstr	s15, [r3]
 8000636:	e000      	b.n	800063a <canReceiveHandler+0x4e>
return;
 8000638:	bf00      	nop
}
 800063a:	3740      	adds	r7, #64	@ 0x40
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000000 	.word	0x20000000
 8000644:	42c80000 	.word	0x42c80000
 8000648:	20000090 	.word	0x20000090

0800064c <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
canReceiveHandler(hfdcan);
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f7ff ffc8 	bl	80005ec <canReceiveHandler>
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <ConverterGetState>:
// call pwm disable until safe
pwmDisable();
}
#endif

SystemState_t ConverterGetState(void) {
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
    return currentState;
 8000668:	4b03      	ldr	r3, [pc, #12]	@ (8000678 <ConverterGetState+0x14>)
 800066a:	781b      	ldrb	r3, [r3, #0]
}
 800066c:	4618      	mov	r0, r3
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	200000b4 	.word	0x200000b4

0800067c <converterProcess>:


void converterProcess(SystemState_t state)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08c      	sub	sp, #48	@ 0x30
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
#ifdef TEST_UNITY
    printf("Converter process running\n");
 8000686:	4852      	ldr	r0, [pc, #328]	@ (80007d0 <converterProcess+0x154>)
 8000688:	f007 fc10 	bl	8007eac <puts>
#ifndef TEST_UNITY
    const SensorValues_t* s = sensorGetValues();
    uint32_t errMask = ERR_NONE;
    uint8_t hasErr = diagCheck(s, &errMask);
#else
	printf("Variable setting\n");
 800068c:	4851      	ldr	r0, [pc, #324]	@ (80007d4 <converterProcess+0x158>)
 800068e:	f007 fc0d 	bl	8007eac <puts>
    // Заглушка для юнит-тестов
    const SensorValues_t* s = &unitTestSensorValues;
 8000692:	4b51      	ldr	r3, [pc, #324]	@ (80007d8 <converterProcess+0x15c>)
 8000694:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t errMask = unitTestErrorMask;
 8000696:	4b51      	ldr	r3, [pc, #324]	@ (80007dc <converterProcess+0x160>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t hasErr = unitTestHasError;
 800069c:	4b50      	ldr	r3, [pc, #320]	@ (80007e0 <converterProcess+0x164>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    printf("System has error: %d\n", unitTestHasError);
 80006a4:	4b4e      	ldr	r3, [pc, #312]	@ (80007e0 <converterProcess+0x164>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	4619      	mov	r1, r3
 80006aa:	484e      	ldr	r0, [pc, #312]	@ (80007e4 <converterProcess+0x168>)
 80006ac:	f007 fb96 	bl	8007ddc <iprintf>
    printf("System state: %d\n", currentState);
 80006b0:	4b4d      	ldr	r3, [pc, #308]	@ (80007e8 <converterProcess+0x16c>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	4619      	mov	r1, r3
 80006b6:	484d      	ldr	r0, [pc, #308]	@ (80007ec <converterProcess+0x170>)
 80006b8:	f007 fb90 	bl	8007ddc <iprintf>
#endif


    globalErrorMask = errMask;
 80006bc:	4a4c      	ldr	r2, [pc, #304]	@ (80007f0 <converterProcess+0x174>)
 80006be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006c0:	6013      	str	r3, [r2, #0]
#ifdef TEST_UNITY
	printf("Global error mask setted\n");
 80006c2:	484c      	ldr	r0, [pc, #304]	@ (80007f4 <converterProcess+0x178>)
 80006c4:	f007 fbf2 	bl	8007eac <puts>
#endif
    // mode change -> reset pid
    if ((uint32_t)state != lastMode)
 80006c8:	79fa      	ldrb	r2, [r7, #7]
 80006ca:	4b4b      	ldr	r3, [pc, #300]	@ (80007f8 <converterProcess+0x17c>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d005      	beq.n	80006de <converterProcess+0x62>
    {
        piReset(&currentPid);
 80006d2:	484a      	ldr	r0, [pc, #296]	@ (80007fc <converterProcess+0x180>)
 80006d4:	f000 fd11 	bl	80010fa <piReset>
        lastMode = (uint32_t)state;
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	4a47      	ldr	r2, [pc, #284]	@ (80007f8 <converterProcess+0x17c>)
 80006dc:	6013      	str	r3, [r2, #0]
    }
#ifdef TEST_UNITY
	printf("Last mode setted\n");
 80006de:	4848      	ldr	r0, [pc, #288]	@ (8000800 <converterProcess+0x184>)
 80006e0:	f007 fbe4 	bl	8007eac <puts>
#endif

#ifdef TEST_UNITY
	printf("PWM Handler running\n");
 80006e4:	4847      	ldr	r0, [pc, #284]	@ (8000804 <converterProcess+0x188>)
 80006e6:	f007 fbe1 	bl	8007eac <puts>
#endif
    pwmHandlerProcess(hasErr, state);
 80006ea:	79fa      	ldrb	r2, [r7, #7]
 80006ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80006f0:	4611      	mov	r1, r2
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fd2e 	bl	8001154 <pwmHandlerProcess>
#ifdef TEST_UNITY
    printf("System state: %d\n", currentState);
 80006f8:	4b3b      	ldr	r3, [pc, #236]	@ (80007e8 <converterProcess+0x16c>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	4619      	mov	r1, r3
 80006fe:	483b      	ldr	r0, [pc, #236]	@ (80007ec <converterProcess+0x170>)
 8000700:	f007 fb6c 	bl	8007ddc <iprintf>
    printf("PWM state: %d\n", currentPWMState);
 8000704:	4b40      	ldr	r3, [pc, #256]	@ (8000808 <converterProcess+0x18c>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	4619      	mov	r1, r3
 800070a:	4840      	ldr	r0, [pc, #256]	@ (800080c <converterProcess+0x190>)
 800070c:	f007 fb66 	bl	8007ddc <iprintf>
#endif

    // run PID only in charge/discharge
    if (state == STATE_CHARGE)
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	2b03      	cmp	r3, #3
 8000714:	d11a      	bne.n	800074c <converterProcess+0xd0>
    {
#ifdef TEST_UNITY
	printf("PI-regulator evaluating\n");
 8000716:	483e      	ldr	r0, [pc, #248]	@ (8000810 <converterProcess+0x194>)
 8000718:	f007 fbc8 	bl	8007eac <puts>
#endif
        float setpoint = 1000.0f;
 800071c:	4b3d      	ldr	r3, [pc, #244]	@ (8000814 <converterProcess+0x198>)
 800071e:	617b      	str	r3, [r7, #20]
        float measurement = (float)s->voltageOut;
 8000720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000722:	691b      	ldr	r3, [r3, #16]
 8000724:	ee07 3a90 	vmov	s15, r3
 8000728:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800072c:	edc7 7a04 	vstr	s15, [r7, #16]
        float duty = piUpdate(&currentPid, setpoint, measurement);
 8000730:	edd7 0a04 	vldr	s1, [r7, #16]
 8000734:	ed97 0a05 	vldr	s0, [r7, #20]
 8000738:	4830      	ldr	r0, [pc, #192]	@ (80007fc <converterProcess+0x180>)
 800073a:	f000 fc55 	bl	8000fe8 <piUpdate>
 800073e:	ee07 0a90 	vmov	s15, r0
 8000742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000746:	edc7 7a03 	vstr	s15, [r7, #12]
 800074a:	e01c      	b.n	8000786 <converterProcess+0x10a>
#ifndef TEST_UNITY
        pwmSetDuty((uint32_t)duty);
#endif
    }
    else if (state == STATE_DISCHARGE)
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	2b04      	cmp	r3, #4
 8000750:	d119      	bne.n	8000786 <converterProcess+0x10a>
    {
#ifdef TEST_UNITY
	printf("PI-regulator evaluating\n");
 8000752:	482f      	ldr	r0, [pc, #188]	@ (8000810 <converterProcess+0x194>)
 8000754:	f007 fbaa 	bl	8007eac <puts>
#endif
        float setpoint = -1000.0f;
 8000758:	4b2f      	ldr	r3, [pc, #188]	@ (8000818 <converterProcess+0x19c>)
 800075a:	623b      	str	r3, [r7, #32]
        float measurement = (float)s->currentOut;
 800075c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	ee07 3a90 	vmov	s15, r3
 8000764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000768:	edc7 7a07 	vstr	s15, [r7, #28]
        float duty = piUpdate(&currentPid, setpoint, measurement);
 800076c:	edd7 0a07 	vldr	s1, [r7, #28]
 8000770:	ed97 0a08 	vldr	s0, [r7, #32]
 8000774:	4821      	ldr	r0, [pc, #132]	@ (80007fc <converterProcess+0x180>)
 8000776:	f000 fc37 	bl	8000fe8 <piUpdate>
 800077a:	ee07 0a90 	vmov	s15, r0
 800077e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000782:	edc7 7a06 	vstr	s15, [r7, #24]
        pwmSetDuty((uint32_t)duty);
#endif
    }

    // precharge
    if (state == STATE_PRECHARGE)
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	2b01      	cmp	r3, #1
 800078a:	d11c      	bne.n	80007c6 <converterProcess+0x14a>
    {
#ifdef TEST_UNITY
    	printf("Precharge mode starting\n");
 800078c:	4823      	ldr	r0, [pc, #140]	@ (800081c <converterProcess+0x1a0>)
 800078e:	f007 fb8d 	bl	8007eac <puts>
#endif
        currentState = STATE_PRECHARGE;
 8000792:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <converterProcess+0x16c>)
 8000794:	2201      	movs	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]
#ifndef TEST_UNITY
        prechargeStart();
#endif
        if (!hasErr)
 8000798:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800079c:	2b00      	cmp	r3, #0
 800079e:	d109      	bne.n	80007b4 <converterProcess+0x138>
        {
#ifdef TEST_UNITY
        	printf("No error after precharging\n");
 80007a0:	481f      	ldr	r0, [pc, #124]	@ (8000820 <converterProcess+0x1a4>)
 80007a2:	f007 fb83 	bl	8007eac <puts>
#endif
            currentState = STATE_IDLE;
 80007a6:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <converterProcess+0x16c>)
 80007a8:	2202      	movs	r2, #2
 80007aa:	701a      	strb	r2, [r3, #0]
#ifdef TEST_UNITY
            printf("Entering to STATE_IDLE\n");
 80007ac:	481d      	ldr	r0, [pc, #116]	@ (8000824 <converterProcess+0x1a8>)
 80007ae:	f007 fb7d 	bl	8007eac <puts>
    }

#ifndef TEST_UNITY
    canPublishTelemetry(currentState, errMask, s);
#endif
}
 80007b2:	e008      	b.n	80007c6 <converterProcess+0x14a>
        	printf("Error found after precharging\n");
 80007b4:	481c      	ldr	r0, [pc, #112]	@ (8000828 <converterProcess+0x1ac>)
 80007b6:	f007 fb79 	bl	8007eac <puts>
            currentState = STATE_INIT;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	@ (80007e8 <converterProcess+0x16c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
            printf("Entering to STATE_INIT\n");
 80007c0:	481a      	ldr	r0, [pc, #104]	@ (800082c <converterProcess+0x1b0>)
 80007c2:	f007 fb73 	bl	8007eac <puts>
}
 80007c6:	bf00      	nop
 80007c8:	3730      	adds	r7, #48	@ 0x30
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	08008b88 	.word	0x08008b88
 80007d4:	08008ba4 	.word	0x08008ba4
 80007d8:	20000094 	.word	0x20000094
 80007dc:	200000a8 	.word	0x200000a8
 80007e0:	200000ac 	.word	0x200000ac
 80007e4:	08008bb8 	.word	0x08008bb8
 80007e8:	200000b4 	.word	0x200000b4
 80007ec:	08008bd0 	.word	0x08008bd0
 80007f0:	200000b0 	.word	0x200000b0
 80007f4:	08008be4 	.word	0x08008be4
 80007f8:	20000004 	.word	0x20000004
 80007fc:	200000b8 	.word	0x200000b8
 8000800:	08008c00 	.word	0x08008c00
 8000804:	08008c14 	.word	0x08008c14
 8000808:	20000334 	.word	0x20000334
 800080c:	08008c28 	.word	0x08008c28
 8000810:	08008c38 	.word	0x08008c38
 8000814:	447a0000 	.word	0x447a0000
 8000818:	c47a0000 	.word	0xc47a0000
 800081c:	08008c50 	.word	0x08008c50
 8000820:	08008c68 	.word	0x08008c68
 8000824:	08008c84 	.word	0x08008c84
 8000828:	08008c9c 	.word	0x08008c9c
 800082c:	08008cbc 	.word	0x08008cbc

08000830 <HAL_TIM_OC_DelayElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a0c      	ldr	r2, [pc, #48]	@ (8000870 <HAL_TIM_OC_DelayElapsedCallback+0x40>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d112      	bne.n	8000868 <HAL_TIM_OC_DelayElapsedCallback+0x38>
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	7f1b      	ldrb	r3, [r3, #28]
 8000846:	2b08      	cmp	r3, #8
 8000848:	d10e      	bne.n	8000868 <HAL_TIM_OC_DelayElapsedCallback+0x38>
    {
// This used for adding offset to adc calculation in case if it is unnecessary to get data every pwm period
    	if (tickADC == ADC_DIVIDER){
 800084a:	4b0a      	ldr	r3, [pc, #40]	@ (8000874 <HAL_TIM_OC_DelayElapsedCallback+0x44>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	2b14      	cmp	r3, #20
 8000850:	d105      	bne.n	800085e <HAL_TIM_OC_DelayElapsedCallback+0x2e>
    		sensorRead();
 8000852:	f000 fcb7 	bl	80011c4 <sensorRead>
    		tickADC = 0;
 8000856:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <HAL_TIM_OC_DelayElapsedCallback+0x44>)
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
    	else
    	{
    		tickADC++;
    	}
    }
}
 800085c:	e004      	b.n	8000868 <HAL_TIM_OC_DelayElapsedCallback+0x38>
    		tickADC++;
 800085e:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <HAL_TIM_OC_DelayElapsedCallback+0x44>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	3301      	adds	r3, #1
 8000864:	4a03      	ldr	r2, [pc, #12]	@ (8000874 <HAL_TIM_OC_DelayElapsedCallback+0x44>)
 8000866:	6013      	str	r3, [r2, #0]
}
 8000868:	bf00      	nop
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40012c00 	.word	0x40012c00
 8000874:	20000008 	.word	0x20000008

08000878 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a06      	ldr	r2, [pc, #24]	@ (80008a0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d105      	bne.n	8000896 <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
    	converterProcess(ConverterGetState());
 800088a:	f7ff feeb 	bl	8000664 <ConverterGetState>
 800088e:	4603      	mov	r3, r0
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fef3 	bl	800067c <converterProcess>
    }
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40001000 	.word	0x40001000

080008a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a8:	f001 f8cf 	bl	8001a4a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ac:	f000 f82c 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b0:	f000 fb08 	bl	8000ec4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80008b4:	f000 f872 	bl	800099c <MX_ADC1_Init>
  MX_FDCAN1_Init();
 80008b8:	f000 f93e 	bl	8000b38 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 80008bc:	f000 f982 	bl	8000bc4 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 80008c0:	f000 f9c6 	bl	8000c50 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80008c4:	f000 fab2 	bl	8000e2c <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80008c8:	f000 fa7a 	bl	8000dc0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_4); // adc interrupt
 80008cc:	210c      	movs	r1, #12
 80008ce:	480b      	ldr	r0, [pc, #44]	@ (80008fc <main+0x58>)
 80008d0:	f005 f92e 	bl	8005b30 <HAL_TIM_OC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6); // main process interrupt
 80008d4:	480a      	ldr	r0, [pc, #40]	@ (8000900 <main+0x5c>)
 80008d6:	f005 f851 	bl	800597c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80008da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008de:	4809      	ldr	r0, [pc, #36]	@ (8000904 <main+0x60>)
 80008e0:	f003 ffaa 	bl	8004838 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80008e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008e8:	4806      	ldr	r0, [pc, #24]	@ (8000904 <main+0x60>)
 80008ea:	f003 ffa5 	bl	8004838 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80008ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008f2:	f001 f91b 	bl	8001b2c <HAL_Delay>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80008f6:	bf00      	nop
 80008f8:	e7ef      	b.n	80008da <main+0x36>
 80008fa:	bf00      	nop
 80008fc:	20000208 	.word	0x20000208
 8000900:	20000254 	.word	0x20000254
 8000904:	48000800 	.word	0x48000800

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b094      	sub	sp, #80	@ 0x50
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	f107 0318 	add.w	r3, r7, #24
 8000912:	2238      	movs	r2, #56	@ 0x38
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f007 fba8 	bl	800806c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800092a:	2000      	movs	r0, #0
 800092c:	f003 ff9e 	bl	800486c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000930:	2301      	movs	r3, #1
 8000932:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000934:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000938:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800093a:	2302      	movs	r3, #2
 800093c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800093e:	2303      	movs	r3, #3
 8000940:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000942:	2302      	movs	r3, #2
 8000944:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000946:	2355      	movs	r3, #85	@ 0x55
 8000948:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800094a:	2302      	movs	r3, #2
 800094c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800094e:	2302      	movs	r3, #2
 8000950:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000952:	2302      	movs	r3, #2
 8000954:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000956:	f107 0318 	add.w	r3, r7, #24
 800095a:	4618      	mov	r0, r3
 800095c:	f004 f83a 	bl	80049d4 <HAL_RCC_OscConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000966:	f000 fb39 	bl	8000fdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096a:	230f      	movs	r3, #15
 800096c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096e:	2303      	movs	r3, #3
 8000970:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000972:	2300      	movs	r3, #0
 8000974:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000976:	2300      	movs	r3, #0
 8000978:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 800097a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800097e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000980:	1d3b      	adds	r3, r7, #4
 8000982:	2104      	movs	r1, #4
 8000984:	4618      	mov	r0, r3
 8000986:	f004 fb37 	bl	8004ff8 <HAL_RCC_ClockConfig>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000990:	f000 fb24 	bl	8000fdc <Error_Handler>
  }
}
 8000994:	bf00      	nop
 8000996:	3750      	adds	r7, #80	@ 0x50
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b09a      	sub	sp, #104	@ 0x68
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80009a2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009ae:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80009b2:	2220      	movs	r2, #32
 80009b4:	2100      	movs	r1, #0
 80009b6:	4618      	mov	r0, r3
 80009b8:	f007 fb58 	bl	800806c <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80009bc:	463b      	mov	r3, r7
 80009be:	223c      	movs	r2, #60	@ 0x3c
 80009c0:	2100      	movs	r1, #0
 80009c2:	4618      	mov	r0, r3
 80009c4:	f007 fb52 	bl	800806c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009c8:	4b59      	ldr	r3, [pc, #356]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009d0:	4b57      	ldr	r3, [pc, #348]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009d2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80009d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009d8:	4b55      	ldr	r3, [pc, #340]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009de:	4b54      	ldr	r3, [pc, #336]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80009e4:	4b52      	ldr	r3, [pc, #328]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009ea:	4b51      	ldr	r3, [pc, #324]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009f0:	4b4f      	ldr	r3, [pc, #316]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009f2:	2204      	movs	r2, #4
 80009f4:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009f6:	4b4e      	ldr	r3, [pc, #312]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009fc:	4b4c      	ldr	r3, [pc, #304]	@ (8000b30 <MX_ADC1_Init+0x194>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000a02:	4b4b      	ldr	r3, [pc, #300]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a08:	4b49      	ldr	r3, [pc, #292]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a10:	4b47      	ldr	r3, [pc, #284]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a16:	4b46      	ldr	r3, [pc, #280]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a1c:	4b44      	ldr	r3, [pc, #272]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a24:	4b42      	ldr	r3, [pc, #264]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a2a:	4b41      	ldr	r3, [pc, #260]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a32:	483f      	ldr	r0, [pc, #252]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a34:	f001 fa72 	bl	8001f1c <HAL_ADC_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000a3e:	f000 facd 	bl	8000fdc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a42:	2300      	movs	r3, #0
 8000a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a46:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4838      	ldr	r0, [pc, #224]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a4e:	f002 fed7 	bl	8003800 <HAL_ADCEx_MultiModeConfigChannel>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8000a58:	f000 fac0 	bl	8000fdc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a5c:	4b35      	ldr	r3, [pc, #212]	@ (8000b34 <MX_ADC1_Init+0x198>)
 8000a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a60:	2306      	movs	r3, #6
 8000a62:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a64:	2300      	movs	r3, #0
 8000a66:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a68:	237f      	movs	r3, #127	@ 0x7f
 8000a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a6c:	2304      	movs	r3, #4
 8000a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a74:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000a78:	4619      	mov	r1, r3
 8000a7a:	482d      	ldr	r0, [pc, #180]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000a7c:	f001 fc0a 	bl	8002294 <HAL_ADC_ConfigChannel>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000a86:	f000 faa9 	bl	8000fdc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b34 <MX_ADC1_Init+0x198>)
 8000a8c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000a8e:	2309      	movs	r3, #9
 8000a90:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a92:	2300      	movs	r3, #0
 8000a94:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000a96:	237f      	movs	r3, #127	@ 0x7f
 8000a98:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000aa2:	2304      	movs	r3, #4
 8000aa4:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000aac:	2300      	movs	r3, #0
 8000aae:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 8000abc:	2300      	movs	r3, #0
 8000abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000ac6:	463b      	mov	r3, r7
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4819      	ldr	r0, [pc, #100]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000acc:	f002 f96c 	bl	8002da8 <HAL_ADCEx_InjectedConfigChannel>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 8000ad6:	f000 fa81 	bl	8000fdc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000ada:	f240 130f 	movw	r3, #271	@ 0x10f
 8000ade:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000ae0:	463b      	mov	r3, r7
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000ae6:	f002 f95f 	bl	8002da8 <HAL_ADCEx_InjectedConfigChannel>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 8000af0:	f000 fa74 	bl	8000fdc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000af4:	f240 2315 	movw	r3, #533	@ 0x215
 8000af8:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000afa:	463b      	mov	r3, r7
 8000afc:	4619      	mov	r1, r3
 8000afe:	480c      	ldr	r0, [pc, #48]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000b00:	f002 f952 	bl	8002da8 <HAL_ADCEx_InjectedConfigChannel>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000b0a:	f000 fa67 	bl	8000fdc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000b0e:	f240 331b 	movw	r3, #795	@ 0x31b
 8000b12:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b14:	463b      	mov	r3, r7
 8000b16:	4619      	mov	r1, r3
 8000b18:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <MX_ADC1_Init+0x194>)
 8000b1a:	f002 f945 	bl	8002da8 <HAL_ADCEx_InjectedConfigChannel>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8000b24:	f000 fa5a 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b28:	bf00      	nop
 8000b2a:	3768      	adds	r7, #104	@ 0x68
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	200000d4 	.word	0x200000d4
 8000b34:	04300002 	.word	0x04300002

08000b38 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b3e:	4a20      	ldr	r2, [pc, #128]	@ (8000bc0 <MX_FDCAN1_Init+0x88>)
 8000b40:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000b42:	4b1e      	ldr	r3, [pc, #120]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b48:	4b1c      	ldr	r3, [pc, #112]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000b54:	4b19      	ldr	r3, [pc, #100]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000b5a:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000b60:	4b16      	ldr	r3, [pc, #88]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b68:	2214      	movs	r2, #20
 8000b6a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000b6c:	4b13      	ldr	r3, [pc, #76]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8000b72:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b74:	220e      	movs	r2, #14
 8000b76:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000b78:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000b84:	4b0d      	ldr	r3, [pc, #52]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000b90:	4b0a      	ldr	r3, [pc, #40]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000b96:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000b9c:	4b07      	ldr	r3, [pc, #28]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ba2:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ba8:	4804      	ldr	r0, [pc, #16]	@ (8000bbc <MX_FDCAN1_Init+0x84>)
 8000baa:	f003 f841 	bl	8003c30 <HAL_FDCAN_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000bb4:	f000 fa12 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	20000140 	.word	0x20000140
 8000bc0:	40006400 	.word	0x40006400

08000bc4 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000bca:	4a20      	ldr	r2, [pc, #128]	@ (8000c4c <MX_FDCAN2_Init+0x88>)
 8000bcc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000bce:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000bda:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000be6:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 20;
 8000bf2:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000bf4:	2214      	movs	r2, #20
 8000bf6:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000bf8:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8000bfe:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c00:	220e      	movs	r2, #14
 8000c02:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8000c04:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c06:	2202      	movs	r2, #2
 8000c08:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000c10:	4b0d      	ldr	r3, [pc, #52]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8000c22:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000c28:	4b07      	ldr	r3, [pc, #28]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c2e:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000c34:	4804      	ldr	r0, [pc, #16]	@ (8000c48 <MX_FDCAN2_Init+0x84>)
 8000c36:	f002 fffb 	bl	8003c30 <HAL_FDCAN_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8000c40:	f000 f9cc 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200001a4 	.word	0x200001a4
 8000c4c:	40006800 	.word	0x40006800

08000c50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b098      	sub	sp, #96	@ 0x60
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c56:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c62:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]
 8000c72:	615a      	str	r2, [r3, #20]
 8000c74:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c76:	1d3b      	adds	r3, r7, #4
 8000c78:	2234      	movs	r2, #52	@ 0x34
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f007 f9f5 	bl	800806c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c82:	4b4d      	ldr	r3, [pc, #308]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000c84:	4a4d      	ldr	r2, [pc, #308]	@ (8000dbc <MX_TIM1_Init+0x16c>)
 8000c86:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c88:	4b4b      	ldr	r3, [pc, #300]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4721;
 8000c94:	4b48      	ldr	r3, [pc, #288]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000c96:	f241 2271 	movw	r2, #4721	@ 0x1271
 8000c9a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c9c:	4b46      	ldr	r3, [pc, #280]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ca2:	4b45      	ldr	r3, [pc, #276]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ca8:	4b43      	ldr	r3, [pc, #268]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000cae:	4842      	ldr	r0, [pc, #264]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000cb0:	f005 f89e 	bl	8005df0 <HAL_TIM_PWM_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000cba:	f000 f98f 	bl	8000fdc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000cbe:	483e      	ldr	r0, [pc, #248]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000cc0:	f004 fed4 	bl	8005a6c <HAL_TIM_OC_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000cca:	f000 f987 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cda:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4835      	ldr	r0, [pc, #212]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000ce2:	f005 ffdb 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8000cec:	f000 f976 	bl	8000fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cf0:	2360      	movs	r3, #96	@ 0x60
 8000cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d04:	2300      	movs	r3, #0
 8000d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d0c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d10:	2200      	movs	r2, #0
 8000d12:	4619      	mov	r1, r3
 8000d14:	4828      	ldr	r0, [pc, #160]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000d16:	f005 fa8b 	bl	8006230 <HAL_TIM_PWM_ConfigChannel>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000d20:	f000 f95c 	bl	8000fdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d24:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d28:	2204      	movs	r2, #4
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4822      	ldr	r0, [pc, #136]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000d2e:	f005 fa7f 	bl	8006230 <HAL_TIM_PWM_ConfigChannel>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8000d38:	f000 f950 	bl	8000fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 2300;
 8000d40:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8000d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d46:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	481a      	ldr	r0, [pc, #104]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000d50:	f005 f9f4 	bl	800613c <HAL_TIM_OC_ConfigChannel>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000d5a:	f000 f93f 	bl	8000fdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d76:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d84:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000d88:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4807      	ldr	r0, [pc, #28]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000d9c:	f006 f814 	bl	8006dc8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8000da6:	f000 f919 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000daa:	4803      	ldr	r0, [pc, #12]	@ (8000db8 <MX_TIM1_Init+0x168>)
 8000dac:	f000 fc34 	bl	8001618 <HAL_TIM_MspPostInit>

}
 8000db0:	bf00      	nop
 8000db2:	3760      	adds	r7, #96	@ 0x60
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000208 	.word	0x20000208
 8000dbc:	40012c00 	.word	0x40012c00

08000dc0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000dd0:	4b14      	ldr	r3, [pc, #80]	@ (8000e24 <MX_TIM6_Init+0x64>)
 8000dd2:	4a15      	ldr	r2, [pc, #84]	@ (8000e28 <MX_TIM6_Init+0x68>)
 8000dd4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000dd6:	4b13      	ldr	r3, [pc, #76]	@ (8000e24 <MX_TIM6_Init+0x64>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	@ (8000e24 <MX_TIM6_Init+0x64>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000de2:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <MX_TIM6_Init+0x64>)
 8000de4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000de8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dea:	4b0e      	ldr	r3, [pc, #56]	@ (8000e24 <MX_TIM6_Init+0x64>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000df0:	480c      	ldr	r0, [pc, #48]	@ (8000e24 <MX_TIM6_Init+0x64>)
 8000df2:	f004 fd6b 	bl	80058cc <HAL_TIM_Base_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000dfc:	f000 f8ee 	bl	8000fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e00:	2300      	movs	r3, #0
 8000e02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4805      	ldr	r0, [pc, #20]	@ (8000e24 <MX_TIM6_Init+0x64>)
 8000e0e:	f005 ff45 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000e18:	f000 f8e0 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000e1c:	bf00      	nop
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20000254 	.word	0x20000254
 8000e28:	40001000 	.word	0x40001000

08000e2c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e30:	4b22      	ldr	r3, [pc, #136]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e32:	4a23      	ldr	r2, [pc, #140]	@ (8000ec0 <MX_USART3_UART_Init+0x94>)
 8000e34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e36:	4b21      	ldr	r3, [pc, #132]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e44:	4b1d      	ldr	r3, [pc, #116]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e50:	4b1a      	ldr	r3, [pc, #104]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e52:	220c      	movs	r2, #12
 8000e54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e5c:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e62:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e68:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e6e:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e74:	4811      	ldr	r0, [pc, #68]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e76:	f006 f881 	bl	8006f7c <HAL_UART_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e80:	f000 f8ac 	bl	8000fdc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e84:	2100      	movs	r1, #0
 8000e86:	480d      	ldr	r0, [pc, #52]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e88:	f006 fe1c 	bl	8007ac4 <HAL_UARTEx_SetTxFifoThreshold>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e92:	f000 f8a3 	bl	8000fdc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e96:	2100      	movs	r1, #0
 8000e98:	4808      	ldr	r0, [pc, #32]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000e9a:	f006 fe51 	bl	8007b40 <HAL_UARTEx_SetRxFifoThreshold>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ea4:	f000 f89a 	bl	8000fdc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ea8:	4804      	ldr	r0, [pc, #16]	@ (8000ebc <MX_USART3_UART_Init+0x90>)
 8000eaa:	f006 fdd2 	bl	8007a52 <HAL_UARTEx_DisableFifoMode>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000eb4:	f000 f892 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	200002a0 	.word	0x200002a0
 8000ec0:	40004800 	.word	0x40004800

08000ec4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08a      	sub	sp, #40	@ 0x28
 8000ec8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
 8000ed6:	60da      	str	r2, [r3, #12]
 8000ed8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eda:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ede:	4a3c      	ldr	r2, [pc, #240]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000ee0:	f043 0304 	orr.w	r3, r3, #4
 8000ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ee6:	4b3a      	ldr	r3, [pc, #232]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eea:	f003 0304 	and.w	r3, r3, #4
 8000eee:	613b      	str	r3, [r7, #16]
 8000ef0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ef2:	4b37      	ldr	r3, [pc, #220]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef6:	4a36      	ldr	r2, [pc, #216]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000ef8:	f043 0320 	orr.w	r3, r3, #32
 8000efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000efe:	4b34      	ldr	r3, [pc, #208]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f02:	f003 0320 	and.w	r3, r3, #32
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	4b31      	ldr	r3, [pc, #196]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0e:	4a30      	ldr	r2, [pc, #192]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f16:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f22:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f26:	4a2a      	ldr	r2, [pc, #168]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000f28:	f043 0302 	orr.w	r3, r3, #2
 8000f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f2e:	4b28      	ldr	r3, [pc, #160]	@ (8000fd0 <MX_GPIO_Init+0x10c>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000f40:	4824      	ldr	r0, [pc, #144]	@ (8000fd4 <MX_GPIO_Init+0x110>)
 8000f42:	f003 fc61 	bl	8004808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GATE_GPIO_Port, RELAY_GATE_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f50:	f003 fc5a 	bl	8004808 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000f54:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4819      	ldr	r0, [pc, #100]	@ (8000fd4 <MX_GPIO_Init+0x110>)
 8000f6e:	f003 fac9 	bl	8004504 <HAL_GPIO_Init>

  /*Configure GPIO pins : H1_Pin H2_Pin H3_Pin H4_Pin */
  GPIO_InitStruct.Pin = H1_Pin|H2_Pin|H3_Pin|H4_Pin;
 8000f72:	23f0      	movs	r3, #240	@ 0xf0
 8000f74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f88:	f003 fabc 	bl	8004504 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_GATE_Pin */
  GPIO_InitStruct.Pin = RELAY_GATE_Pin;
 8000f8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RELAY_GATE_GPIO_Port, &GPIO_InitStruct);
 8000f9e:	f107 0314 	add.w	r3, r7, #20
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa8:	f003 faac 	bl	8004504 <HAL_GPIO_Init>

  /*Configure GPIO pins : H5_Pin H6_Pin H7_Pin H8_Pin
                           USER_BTN_Pin */
  GPIO_InitStruct.Pin = H5_Pin|H6_Pin|H7_Pin|H8_Pin
 8000fac:	f44f 733c 	mov.w	r3, #752	@ 0x2f0
 8000fb0:	617b      	str	r3, [r7, #20]
                          |USER_BTN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4805      	ldr	r0, [pc, #20]	@ (8000fd8 <MX_GPIO_Init+0x114>)
 8000fc2:	f003 fa9f 	bl	8004504 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fc6:	bf00      	nop
 8000fc8:	3728      	adds	r7, #40	@ 0x28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	48000800 	.word	0x48000800
 8000fd8:	48000400 	.word	0x48000400

08000fdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe0:	b672      	cpsid	i
}
 8000fe2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <Error_Handler+0x8>

08000fe8 <piUpdate>:
    pi->integral = 0.0f;
    pi->output = 0u;
}

unsigned int piUpdate(PIController_t* pi, float setpoint, float measurement)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ff4:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = setpoint - measurement;
 8000ff8:	ed97 7a02 	vldr	s14, [r7, #8]
 8000ffc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001000:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001004:	edc7 7a04 	vstr	s15, [r7, #16]
    pi->integral += error * pi->ki * pi->dt;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	ed93 7a03 	vldr	s14, [r3, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	edd3 6a01 	vldr	s13, [r3, #4]
 8001014:	edd7 7a04 	vldr	s15, [r7, #16]
 8001018:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001022:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001026:	ee77 7a27 	vadd.f32	s15, s14, s15
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	edc3 7a03 	vstr	s15, [r3, #12]

    // Антивиндап
    if (pi->integral > pi->outMax) pi->integral = pi->outMax;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	ed93 7a03 	vldr	s14, [r3, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	edd3 7a05 	vldr	s15, [r3, #20]
 800103c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001044:	dd04      	ble.n	8001050 <piUpdate+0x68>
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	695a      	ldr	r2, [r3, #20]
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	e00e      	b.n	800106e <piUpdate+0x86>
    else if (pi->integral < pi->outMin) pi->integral = pi->outMin;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	ed93 7a03 	vldr	s14, [r3, #12]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	edd3 7a04 	vldr	s15, [r3, #16]
 800105c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001064:	d503      	bpl.n	800106e <piUpdate+0x86>
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	691a      	ldr	r2, [r3, #16]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	60da      	str	r2, [r3, #12]

    unsigned int output = pi->kp * error + pi->integral;
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	ed93 7a00 	vldr	s14, [r3]
 8001074:	edd7 7a04 	vldr	s15, [r7, #16]
 8001078:	ee27 7a27 	vmul.f32	s14, s14, s15
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001086:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800108a:	ee17 3a90 	vmov	r3, s15
 800108e:	617b      	str	r3, [r7, #20]

    // Ограничение выхода
    if (output > pi->outMax) output = pi->outMax;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	ee07 3a90 	vmov	s15, r3
 8001096:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	edd3 7a05 	vldr	s15, [r3, #20]
 80010a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a8:	dd08      	ble.n	80010bc <piUpdate+0xd4>
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	edd3 7a05 	vldr	s15, [r3, #20]
 80010b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010b4:	ee17 3a90 	vmov	r3, s15
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	e014      	b.n	80010e6 <piUpdate+0xfe>
    else if (output < pi->outMin) output = pi->outMin;
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	ee07 3a90 	vmov	s15, r3
 80010c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80010cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d4:	d507      	bpl.n	80010e6 <piUpdate+0xfe>
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80010dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010e0:	ee17 3a90 	vmov	r3, s15
 80010e4:	617b      	str	r3, [r7, #20]

    pi->output = output;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	619a      	str	r2, [r3, #24]
    return output;
 80010ec:	697b      	ldr	r3, [r7, #20]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	371c      	adds	r7, #28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <piReset>:

void piReset(PIController_t* pi)
{
 80010fa:	b480      	push	{r7}
 80010fc:	b083      	sub	sp, #12
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
    pi->integral = 0.0f;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	60da      	str	r2, [r3, #12]
    pi->output = 0.0f;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <pwmEnable>:
}
#endif


void pwmEnable(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
	if (currentPWMState == STATE_DISABLE)
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <pwmEnable+0x1c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <pwmEnable+0x12>
	    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
	    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
	    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
	    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
#endif
	    currentPWMState = STATE_ENABLE;
 8001128:	4b03      	ldr	r3, [pc, #12]	@ (8001138 <pwmEnable+0x1c>)
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
	}

}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	20000334 	.word	0x20000334

0800113c <pwmDisable>:

void pwmDisable(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
#endif
    currentPWMState = STATE_DISABLE;
 8001140:	4b03      	ldr	r3, [pc, #12]	@ (8001150 <pwmDisable+0x14>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
}
 8001146:	bf00      	nop
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	20000334 	.word	0x20000334

08001154 <pwmHandlerProcess>:
extern SystemState_t currentState;



void pwmHandlerProcess(uint8_t hasError, SystemState_t state)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	460a      	mov	r2, r1
 800115e:	71fb      	strb	r3, [r7, #7]
 8001160:	4613      	mov	r3, r2
 8001162:	71bb      	strb	r3, [r7, #6]
if(hasError == 1)
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d105      	bne.n	8001176 <pwmHandlerProcess+0x22>
{
	pwmDisable();
 800116a:	f7ff ffe7 	bl	800113c <pwmDisable>
	currentState = STATE_INIT;
 800116e:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <pwmHandlerProcess+0x6c>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
else if (state == STATE_DISCHARGE)
{
pwmEnable();
currentState = state;
}
}
 8001174:	e01f      	b.n	80011b6 <pwmHandlerProcess+0x62>
else if(state == STATE_INIT || state == STATE_IDLE || state == STATE_PRECHARGE)
 8001176:	79bb      	ldrb	r3, [r7, #6]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d005      	beq.n	8001188 <pwmHandlerProcess+0x34>
 800117c:	79bb      	ldrb	r3, [r7, #6]
 800117e:	2b02      	cmp	r3, #2
 8001180:	d002      	beq.n	8001188 <pwmHandlerProcess+0x34>
 8001182:	79bb      	ldrb	r3, [r7, #6]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d105      	bne.n	8001194 <pwmHandlerProcess+0x40>
pwmDisable();
 8001188:	f7ff ffd8 	bl	800113c <pwmDisable>
currentState = state;
 800118c:	4a0c      	ldr	r2, [pc, #48]	@ (80011c0 <pwmHandlerProcess+0x6c>)
 800118e:	79bb      	ldrb	r3, [r7, #6]
 8001190:	7013      	strb	r3, [r2, #0]
}
 8001192:	e010      	b.n	80011b6 <pwmHandlerProcess+0x62>
else if (state == STATE_CHARGE)
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	2b03      	cmp	r3, #3
 8001198:	d105      	bne.n	80011a6 <pwmHandlerProcess+0x52>
pwmEnable();
 800119a:	f7ff ffbf 	bl	800111c <pwmEnable>
currentState = state;
 800119e:	4a08      	ldr	r2, [pc, #32]	@ (80011c0 <pwmHandlerProcess+0x6c>)
 80011a0:	79bb      	ldrb	r3, [r7, #6]
 80011a2:	7013      	strb	r3, [r2, #0]
}
 80011a4:	e007      	b.n	80011b6 <pwmHandlerProcess+0x62>
else if (state == STATE_DISCHARGE)
 80011a6:	79bb      	ldrb	r3, [r7, #6]
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d104      	bne.n	80011b6 <pwmHandlerProcess+0x62>
pwmEnable();
 80011ac:	f7ff ffb6 	bl	800111c <pwmEnable>
currentState = state;
 80011b0:	4a03      	ldr	r2, [pc, #12]	@ (80011c0 <pwmHandlerProcess+0x6c>)
 80011b2:	79bb      	ldrb	r3, [r7, #6]
 80011b4:	7013      	strb	r3, [r2, #0]
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200000b4 	.word	0x200000b4

080011c4 <sensorRead>:

#endif


void sensorRead(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

#endif


// Преобразование ADC -> реальные значения
currentValues.currentIn    = ((float)rawValues[0] * ADC_TO_CURRENT_COEFF_IN) - CURRENT_OFFSET;
 80011c8:	4b34      	ldr	r3, [pc, #208]	@ (800129c <sensorRead+0xd8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	ee07 3a90 	vmov	s15, r3
 80011d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011d4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80012a0 <sensorRead+0xdc>
 80011d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011dc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80012a4 <sensorRead+0xe0>
 80011e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80011e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e8:	ee17 2a90 	vmov	r2, s15
 80011ec:	4b2e      	ldr	r3, [pc, #184]	@ (80012a8 <sensorRead+0xe4>)
 80011ee:	601a      	str	r2, [r3, #0]
currentValues.currentOut   = ((float)rawValues[1] * ADC_TO_CURRENT_COEFF_OUT) - CURRENT_OFFSET;
 80011f0:	4b2a      	ldr	r3, [pc, #168]	@ (800129c <sensorRead+0xd8>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011fc:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80012a0 <sensorRead+0xdc>
 8001200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001204:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80012a4 <sensorRead+0xe0>
 8001208:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800120c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001210:	ee17 2a90 	vmov	r2, s15
 8001214:	4b24      	ldr	r3, [pc, #144]	@ (80012a8 <sensorRead+0xe4>)
 8001216:	605a      	str	r2, [r3, #4]
currentValues.currentChoke = ((float)rawValues[2] * ADC_TO_CURRENT_COEFF_CHOKE) - CURRENT_OFFSET;
 8001218:	4b20      	ldr	r3, [pc, #128]	@ (800129c <sensorRead+0xd8>)
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001224:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80012a0 <sensorRead+0xdc>
 8001228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80012a4 <sensorRead+0xe0>
 8001230:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001234:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001238:	ee17 2a90 	vmov	r2, s15
 800123c:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <sensorRead+0xe4>)
 800123e:	609a      	str	r2, [r3, #8]
currentValues.voltageIn    = ((float)rawValues[3] * ADC_TO_VOLTAGE_COEFF_IN) - VOLTAGE_OFFSET;
 8001240:	4b16      	ldr	r3, [pc, #88]	@ (800129c <sensorRead+0xd8>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	ee07 3a90 	vmov	s15, r3
 8001248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800124c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80012ac <sensorRead+0xe8>
 8001250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001254:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80012b0 <sensorRead+0xec>
 8001258:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800125c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001260:	ee17 2a90 	vmov	r2, s15
 8001264:	4b10      	ldr	r3, [pc, #64]	@ (80012a8 <sensorRead+0xe4>)
 8001266:	60da      	str	r2, [r3, #12]
currentValues.voltageOut   = ((float)rawValues[4] * ADC_TO_VOLTAGE_COEFF_OUT) - VOLTAGE_OFFSET;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <sensorRead+0xd8>)
 800126a:	691b      	ldr	r3, [r3, #16]
 800126c:	ee07 3a90 	vmov	s15, r3
 8001270:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001274:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80012ac <sensorRead+0xe8>
 8001278:	ee67 7a87 	vmul.f32	s15, s15, s14
 800127c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80012b0 <sensorRead+0xec>
 8001280:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001284:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001288:	ee17 2a90 	vmov	r2, s15
 800128c:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <sensorRead+0xe4>)
 800128e:	611a      	str	r2, [r3, #16]
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	20000338 	.word	0x20000338
 80012a0:	3f4e4cd7 	.word	0x3f4e4cd7
 80012a4:	44bb8000 	.word	0x44bb8000
 80012a8:	2000034c 	.word	0x2000034c
 80012ac:	3f5c0e17 	.word	0x3f5c0e17
 80012b0:	44c80000 	.word	0x44c80000

080012b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ba:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <HAL_MspInit+0x48>)
 80012bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012be:	4a0f      	ldr	r2, [pc, #60]	@ (80012fc <HAL_MspInit+0x48>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <HAL_MspInit+0x48>)
 80012c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d2:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <HAL_MspInit+0x48>)
 80012d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d6:	4a09      	ldr	r2, [pc, #36]	@ (80012fc <HAL_MspInit+0x48>)
 80012d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80012de:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <HAL_MspInit+0x48>)
 80012e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	603b      	str	r3, [r7, #0]
 80012e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80012ea:	2004      	movs	r0, #4
 80012ec:	f002 fc60 	bl	8003bb0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012f0:	f003 fb60 	bl	80049b4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40021000 	.word	0x40021000

08001300 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b0a0      	sub	sp, #128	@ 0x80
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001318:	f107 0318 	add.w	r3, r7, #24
 800131c:	2254      	movs	r2, #84	@ 0x54
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f006 fea3 	bl	800806c <memset>
  if(hadc->Instance==ADC1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800132e:	d14d      	bne.n	80013cc <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001330:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001334:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001336:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800133a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133c:	f107 0318 	add.w	r3, r7, #24
 8001340:	4618      	mov	r0, r3
 8001342:	f004 f875 	bl	8005430 <HAL_RCCEx_PeriphCLKConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800134c:	f7ff fe46 	bl	8000fdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001350:	4b20      	ldr	r3, [pc, #128]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 8001352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001354:	4a1f      	ldr	r2, [pc, #124]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 8001356:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800135a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135c:	4b1d      	ldr	r3, [pc, #116]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 800135e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001368:	4b1a      	ldr	r3, [pc, #104]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 800136a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136c:	4a19      	ldr	r2, [pc, #100]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 800136e:	f043 0301 	orr.w	r3, r3, #1
 8001372:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001374:	4b17      	ldr	r3, [pc, #92]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 8001376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001380:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 8001382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001384:	4a13      	ldr	r2, [pc, #76]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 8001386:	f043 0302 	orr.w	r3, r3, #2
 800138a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_ADC_MspInit+0xd4>)
 800138e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001398:	230f      	movs	r3, #15
 800139a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800139c:	2303      	movs	r3, #3
 800139e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013a8:	4619      	mov	r1, r3
 80013aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ae:	f003 f8a9 	bl	8004504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013b2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b8:	2303      	movs	r3, #3
 80013ba:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013c4:	4619      	mov	r1, r3
 80013c6:	4804      	ldr	r0, [pc, #16]	@ (80013d8 <HAL_ADC_MspInit+0xd8>)
 80013c8:	f003 f89c 	bl	8004504 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80013cc:	bf00      	nop
 80013ce:	3780      	adds	r7, #128	@ 0x80
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40021000 	.word	0x40021000
 80013d8:	48000400 	.word	0x48000400

080013dc <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b0a0      	sub	sp, #128	@ 0x80
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013f4:	f107 0318 	add.w	r3, r7, #24
 80013f8:	2254      	movs	r2, #84	@ 0x54
 80013fa:	2100      	movs	r1, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	f006 fe35 	bl	800806c <memset>
  if(hfdcan->Instance==FDCAN1)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a59      	ldr	r2, [pc, #356]	@ (800156c <HAL_FDCAN_MspInit+0x190>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d153      	bne.n	80014b4 <HAL_FDCAN_MspInit+0xd8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800140c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001410:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001412:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001416:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001418:	f107 0318 	add.w	r3, r7, #24
 800141c:	4618      	mov	r0, r3
 800141e:	f004 f807 	bl	8005430 <HAL_RCCEx_PeriphCLKConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001428:	f7ff fdd8 	bl	8000fdc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800142c:	4b50      	ldr	r3, [pc, #320]	@ (8001570 <HAL_FDCAN_MspInit+0x194>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	3301      	adds	r3, #1
 8001432:	4a4f      	ldr	r2, [pc, #316]	@ (8001570 <HAL_FDCAN_MspInit+0x194>)
 8001434:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001436:	4b4e      	ldr	r3, [pc, #312]	@ (8001570 <HAL_FDCAN_MspInit+0x194>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d10b      	bne.n	8001456 <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800143e:	4b4d      	ldr	r3, [pc, #308]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 8001440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001442:	4a4c      	ldr	r2, [pc, #304]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 8001444:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001448:	6593      	str	r3, [r2, #88]	@ 0x58
 800144a:	4b4a      	ldr	r3, [pc, #296]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 800144c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001452:	617b      	str	r3, [r7, #20]
 8001454:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001456:	4b47      	ldr	r3, [pc, #284]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145a:	4a46      	ldr	r2, [pc, #280]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001462:	4b44      	ldr	r3, [pc, #272]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 8001464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800146e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001472:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001474:	2302      	movs	r3, #2
 8001476:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147c:	2300      	movs	r3, #0
 800147e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001480:	2309      	movs	r3, #9
 8001482:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001484:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001488:	4619      	mov	r1, r3
 800148a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800148e:	f003 f839 	bl	8004504 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 8001492:	2200      	movs	r2, #0
 8001494:	2103      	movs	r1, #3
 8001496:	2015      	movs	r0, #21
 8001498:	f002 fb95 	bl	8003bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800149c:	2015      	movs	r0, #21
 800149e:	f002 fbac 	bl	8003bfa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 3, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2103      	movs	r1, #3
 80014a6:	2016      	movs	r0, #22
 80014a8:	f002 fb8d 	bl	8003bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80014ac:	2016      	movs	r0, #22
 80014ae:	f002 fba4 	bl	8003bfa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN FDCAN2_MspInit 1 */

    /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80014b2:	e056      	b.n	8001562 <HAL_FDCAN_MspInit+0x186>
  else if(hfdcan->Instance==FDCAN2)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a2f      	ldr	r2, [pc, #188]	@ (8001578 <HAL_FDCAN_MspInit+0x19c>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d151      	bne.n	8001562 <HAL_FDCAN_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80014be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014c2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80014c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80014c8:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ca:	f107 0318 	add.w	r3, r7, #24
 80014ce:	4618      	mov	r0, r3
 80014d0:	f003 ffae 	bl	8005430 <HAL_RCCEx_PeriphCLKConfig>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <HAL_FDCAN_MspInit+0x102>
      Error_Handler();
 80014da:	f7ff fd7f 	bl	8000fdc <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80014de:	4b24      	ldr	r3, [pc, #144]	@ (8001570 <HAL_FDCAN_MspInit+0x194>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	4a22      	ldr	r2, [pc, #136]	@ (8001570 <HAL_FDCAN_MspInit+0x194>)
 80014e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80014e8:	4b21      	ldr	r3, [pc, #132]	@ (8001570 <HAL_FDCAN_MspInit+0x194>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d10b      	bne.n	8001508 <HAL_FDCAN_MspInit+0x12c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80014f0:	4b20      	ldr	r3, [pc, #128]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 80014f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f4:	4a1f      	ldr	r2, [pc, #124]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 80014f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80014fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 80014fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001508:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 800150a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150c:	4a19      	ldr	r2, [pc, #100]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 800150e:	f043 0302 	orr.w	r3, r3, #2
 8001512:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001514:	4b17      	ldr	r3, [pc, #92]	@ (8001574 <HAL_FDCAN_MspInit+0x198>)
 8001516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001520:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001524:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001532:	2309      	movs	r3, #9
 8001534:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001536:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800153a:	4619      	mov	r1, r3
 800153c:	480f      	ldr	r0, [pc, #60]	@ (800157c <HAL_FDCAN_MspInit+0x1a0>)
 800153e:	f002 ffe1 	bl	8004504 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 3, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2103      	movs	r1, #3
 8001546:	2056      	movs	r0, #86	@ 0x56
 8001548:	f002 fb3d 	bl	8003bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800154c:	2056      	movs	r0, #86	@ 0x56
 800154e:	f002 fb54 	bl	8003bfa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 3, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2103      	movs	r1, #3
 8001556:	2057      	movs	r0, #87	@ 0x57
 8001558:	f002 fb35 	bl	8003bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 800155c:	2057      	movs	r0, #87	@ 0x57
 800155e:	f002 fb4c 	bl	8003bfa <HAL_NVIC_EnableIRQ>
}
 8001562:	bf00      	nop
 8001564:	3780      	adds	r7, #128	@ 0x80
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40006400 	.word	0x40006400
 8001570:	20000360 	.word	0x20000360
 8001574:	40021000 	.word	0x40021000
 8001578:	40006800 	.word	0x40006800
 800157c:	48000400 	.word	0x48000400

08001580 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a0d      	ldr	r2, [pc, #52]	@ (80015c4 <HAL_TIM_PWM_MspInit+0x44>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d113      	bne.n	80015ba <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001592:	4b0d      	ldr	r3, [pc, #52]	@ (80015c8 <HAL_TIM_PWM_MspInit+0x48>)
 8001594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001596:	4a0c      	ldr	r2, [pc, #48]	@ (80015c8 <HAL_TIM_PWM_MspInit+0x48>)
 8001598:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800159c:	6613      	str	r3, [r2, #96]	@ 0x60
 800159e:	4b0a      	ldr	r3, [pc, #40]	@ (80015c8 <HAL_TIM_PWM_MspInit+0x48>)
 80015a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2102      	movs	r1, #2
 80015ae:	201b      	movs	r0, #27
 80015b0:	f002 fb09 	bl	8003bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80015b4:	201b      	movs	r0, #27
 80015b6:	f002 fb20 	bl	8003bfa <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80015ba:	bf00      	nop
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40012c00 	.word	0x40012c00
 80015c8:	40021000 	.word	0x40021000

080015cc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001610 <HAL_TIM_Base_MspInit+0x44>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d113      	bne.n	8001606 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <HAL_TIM_Base_MspInit+0x48>)
 80015e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001614 <HAL_TIM_Base_MspInit+0x48>)
 80015e4:	f043 0310 	orr.w	r3, r3, #16
 80015e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <HAL_TIM_Base_MspInit+0x48>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	f003 0310 	and.w	r3, r3, #16
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 1);
 80015f6:	2201      	movs	r2, #1
 80015f8:	2102      	movs	r1, #2
 80015fa:	2036      	movs	r0, #54	@ 0x36
 80015fc:	f002 fae3 	bl	8003bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001600:	2036      	movs	r0, #54	@ 0x36
 8001602:	f002 fafa 	bl	8003bfa <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40001000 	.word	0x40001000
 8001614:	40021000 	.word	0x40021000

08001618 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	@ 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a2e      	ldr	r2, [pc, #184]	@ (80016f0 <HAL_TIM_MspPostInit+0xd8>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d156      	bne.n	80016e8 <HAL_TIM_MspPostInit+0xd0>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800163a:	4b2e      	ldr	r3, [pc, #184]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163e:	4a2d      	ldr	r2, [pc, #180]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001646:	4b2b      	ldr	r3, [pc, #172]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 8001648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164a:	f003 0304 	and.w	r3, r3, #4
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001652:	4b28      	ldr	r3, [pc, #160]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001656:	4a27      	ldr	r2, [pc, #156]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 8001658:	f043 0302 	orr.w	r3, r3, #2
 800165c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165e:	4b25      	ldr	r3, [pc, #148]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166a:	4b22      	ldr	r3, [pc, #136]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166e:	4a21      	ldr	r2, [pc, #132]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001676:	4b1f      	ldr	r3, [pc, #124]	@ (80016f4 <HAL_TIM_MspPostInit+0xdc>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
    PC13     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001682:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001694:	2304      	movs	r3, #4
 8001696:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	4619      	mov	r1, r3
 800169e:	4816      	ldr	r0, [pc, #88]	@ (80016f8 <HAL_TIM_MspPostInit+0xe0>)
 80016a0:	f002 ff30 	bl	8004504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016a4:	2301      	movs	r3, #1
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a8:	2302      	movs	r3, #2
 80016aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b0:	2300      	movs	r3, #0
 80016b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80016b4:	2306      	movs	r3, #6
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	480f      	ldr	r0, [pc, #60]	@ (80016fc <HAL_TIM_MspPostInit+0xe4>)
 80016c0:	f002 ff20 	bl	8004504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ca:	2302      	movs	r3, #2
 80016cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d2:	2300      	movs	r3, #0
 80016d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80016d6:	2306      	movs	r3, #6
 80016d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016e4:	f002 ff0e 	bl	8004504 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80016e8:	bf00      	nop
 80016ea:	3728      	adds	r7, #40	@ 0x28
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40012c00 	.word	0x40012c00
 80016f4:	40021000 	.word	0x40021000
 80016f8:	48000800 	.word	0x48000800
 80016fc:	48000400 	.word	0x48000400

08001700 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b09e      	sub	sp, #120	@ 0x78
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001718:	f107 0310 	add.w	r3, r7, #16
 800171c:	2254      	movs	r2, #84	@ 0x54
 800171e:	2100      	movs	r1, #0
 8001720:	4618      	mov	r0, r3
 8001722:	f006 fca3 	bl	800806c <memset>
  if(huart->Instance==USART3)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a1f      	ldr	r2, [pc, #124]	@ (80017a8 <HAL_UART_MspInit+0xa8>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d136      	bne.n	800179e <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001730:	2304      	movs	r3, #4
 8001732:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	4618      	mov	r0, r3
 800173e:	f003 fe77 	bl	8005430 <HAL_RCCEx_PeriphCLKConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001748:	f7ff fc48 	bl	8000fdc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800174c:	4b17      	ldr	r3, [pc, #92]	@ (80017ac <HAL_UART_MspInit+0xac>)
 800174e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001750:	4a16      	ldr	r2, [pc, #88]	@ (80017ac <HAL_UART_MspInit+0xac>)
 8001752:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001756:	6593      	str	r3, [r2, #88]	@ 0x58
 8001758:	4b14      	ldr	r3, [pc, #80]	@ (80017ac <HAL_UART_MspInit+0xac>)
 800175a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001764:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <HAL_UART_MspInit+0xac>)
 8001766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001768:	4a10      	ldr	r2, [pc, #64]	@ (80017ac <HAL_UART_MspInit+0xac>)
 800176a:	f043 0302 	orr.w	r3, r3, #2
 800176e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001770:	4b0e      	ldr	r3, [pc, #56]	@ (80017ac <HAL_UART_MspInit+0xac>)
 8001772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800177c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001780:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001782:	2302      	movs	r3, #2
 8001784:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800178e:	2307      	movs	r3, #7
 8001790:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001792:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001796:	4619      	mov	r1, r3
 8001798:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <HAL_UART_MspInit+0xb0>)
 800179a:	f002 feb3 	bl	8004504 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800179e:	bf00      	nop
 80017a0:	3778      	adds	r7, #120	@ 0x78
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40004800 	.word	0x40004800
 80017ac:	40021000 	.word	0x40021000
 80017b0:	48000400 	.word	0x48000400

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <NMI_Handler+0x4>

080017bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <HardFault_Handler+0x4>

080017c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <MemManage_Handler+0x4>

080017cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <BusFault_Handler+0x4>

080017d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <UsageFault_Handler+0x4>

080017dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800180a:	f000 f971 	bl	8001af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001818:	4802      	ldr	r0, [pc, #8]	@ (8001824 <FDCAN1_IT0_IRQHandler+0x10>)
 800181a:	f002 fc6b 	bl	80040f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000140 	.word	0x20000140

08001828 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800182c:	4802      	ldr	r0, [pc, #8]	@ (8001838 <FDCAN1_IT1_IRQHandler+0x10>)
 800182e:	f002 fc61 	bl	80040f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000140 	.word	0x20000140

0800183c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001840:	4802      	ldr	r0, [pc, #8]	@ (800184c <TIM1_CC_IRQHandler+0x10>)
 8001842:	f004 fb2c 	bl	8005e9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000208 	.word	0x20000208

08001850 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001854:	4802      	ldr	r0, [pc, #8]	@ (8001860 <TIM6_DAC_IRQHandler+0x10>)
 8001856:	f004 fb22 	bl	8005e9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000254 	.word	0x20000254

08001864 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001868:	4802      	ldr	r0, [pc, #8]	@ (8001874 <FDCAN2_IT0_IRQHandler+0x10>)
 800186a:	f002 fc43 	bl	80040f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	200001a4 	.word	0x200001a4

08001878 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800187c:	4802      	ldr	r0, [pc, #8]	@ (8001888 <FDCAN2_IT1_IRQHandler+0x10>)
 800187e:	f002 fc39 	bl	80040f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200001a4 	.word	0x200001a4

0800188c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	e00a      	b.n	80018b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800189e:	f3af 8000 	nop.w
 80018a2:	4601      	mov	r1, r0
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	60ba      	str	r2, [r7, #8]
 80018aa:	b2ca      	uxtb	r2, r1
 80018ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	3301      	adds	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbf0      	blt.n	800189e <_read+0x12>
  }

  return len;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	60f8      	str	r0, [r7, #12]
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	e009      	b.n	80018ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	60ba      	str	r2, [r7, #8]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	3301      	adds	r3, #1
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	dbf1      	blt.n	80018d8 <_write+0x12>
  }
  return len;
 80018f4:	687b      	ldr	r3, [r7, #4]
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <_close>:

int _close(int file)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001926:	605a      	str	r2, [r3, #4]
  return 0;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <_isatty>:

int _isatty(int file)
{
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800193e:	2301      	movs	r3, #1
}
 8001940:	4618      	mov	r0, r3
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3714      	adds	r7, #20
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001970:	4a14      	ldr	r2, [pc, #80]	@ (80019c4 <_sbrk+0x5c>)
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <_sbrk+0x60>)
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800197c:	4b13      	ldr	r3, [pc, #76]	@ (80019cc <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d102      	bne.n	800198a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <_sbrk+0x64>)
 8001986:	4a12      	ldr	r2, [pc, #72]	@ (80019d0 <_sbrk+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	429a      	cmp	r2, r3
 8001996:	d207      	bcs.n	80019a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001998:	f006 fbb6 	bl	8008108 <__errno>
 800199c:	4603      	mov	r3, r0
 800199e:	220c      	movs	r2, #12
 80019a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
 80019a6:	e009      	b.n	80019bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a8:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <_sbrk+0x64>)
 80019b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ba:	68fb      	ldr	r3, [r7, #12]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20020000 	.word	0x20020000
 80019c8:	00000400 	.word	0x00000400
 80019cc:	20000364 	.word	0x20000364
 80019d0:	200004b8 	.word	0x200004b8

080019d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <SystemInit+0x20>)
 80019da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019de:	4a05      	ldr	r2, [pc, #20]	@ (80019f4 <SystemInit+0x20>)
 80019e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019f8:	480d      	ldr	r0, [pc, #52]	@ (8001a30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019fa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80019fc:	f7ff ffea 	bl	80019d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a00:	480c      	ldr	r0, [pc, #48]	@ (8001a34 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a02:	490d      	ldr	r1, [pc, #52]	@ (8001a38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a04:	4a0d      	ldr	r2, [pc, #52]	@ (8001a3c <LoopForever+0xe>)
  movs r3, #0
 8001a06:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a08:	e002      	b.n	8001a10 <LoopCopyDataInit>

08001a0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a0e:	3304      	adds	r3, #4

08001a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a14:	d3f9      	bcc.n	8001a0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a16:	4a0a      	ldr	r2, [pc, #40]	@ (8001a40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a18:	4c0a      	ldr	r4, [pc, #40]	@ (8001a44 <LoopForever+0x16>)
  movs r3, #0
 8001a1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a1c:	e001      	b.n	8001a22 <LoopFillZerobss>

08001a1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a20:	3204      	adds	r2, #4

08001a22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a24:	d3fb      	bcc.n	8001a1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a26:	f006 fb75 	bl	8008114 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a2a:	f7fe ff3b 	bl	80008a4 <main>

08001a2e <LoopForever>:

LoopForever:
    b LoopForever
 8001a2e:	e7fe      	b.n	8001a2e <LoopForever>
  ldr   r0, =_estack
 8001a30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a38:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001a3c:	08008d68 	.word	0x08008d68
  ldr r2, =_sbss
 8001a40:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001a44:	200004b8 	.word	0x200004b8

08001a48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a48:	e7fe      	b.n	8001a48 <ADC1_2_IRQHandler>

08001a4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a54:	2003      	movs	r0, #3
 8001a56:	f002 f8ab 	bl	8003bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a5a:	2007      	movs	r0, #7
 8001a5c:	f000 f80e 	bl	8001a7c <HAL_InitTick>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d002      	beq.n	8001a6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	71fb      	strb	r3, [r7, #7]
 8001a6a:	e001      	b.n	8001a70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a6c:	f7ff fc22 	bl	80012b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a70:	79fb      	ldrb	r3, [r7, #7]

}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
	...

08001a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a88:	4b16      	ldr	r3, [pc, #88]	@ (8001ae4 <HAL_InitTick+0x68>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d022      	beq.n	8001ad6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a90:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <HAL_InitTick+0x6c>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4b13      	ldr	r3, [pc, #76]	@ (8001ae4 <HAL_InitTick+0x68>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001a9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f002 f8b6 	bl	8003c16 <HAL_SYSTICK_Config>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10f      	bne.n	8001ad0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b0f      	cmp	r3, #15
 8001ab4:	d809      	bhi.n	8001aca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	6879      	ldr	r1, [r7, #4]
 8001aba:	f04f 30ff 	mov.w	r0, #4294967295
 8001abe:	f002 f882 	bl	8003bc6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <HAL_InitTick+0x70>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	e007      	b.n	8001ada <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	73fb      	strb	r3, [r7, #15]
 8001ace:	e004      	b.n	8001ada <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	73fb      	strb	r3, [r7, #15]
 8001ad4:	e001      	b.n	8001ada <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000014 	.word	0x20000014
 8001ae8:	2000000c 	.word	0x2000000c
 8001aec:	20000010 	.word	0x20000010

08001af0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af4:	4b05      	ldr	r3, [pc, #20]	@ (8001b0c <HAL_IncTick+0x1c>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <HAL_IncTick+0x20>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4413      	add	r3, r2
 8001afe:	4a03      	ldr	r2, [pc, #12]	@ (8001b0c <HAL_IncTick+0x1c>)
 8001b00:	6013      	str	r3, [r2, #0]
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	20000368 	.word	0x20000368
 8001b10:	20000014 	.word	0x20000014

08001b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return uwTick;
 8001b18:	4b03      	ldr	r3, [pc, #12]	@ (8001b28 <HAL_GetTick+0x14>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	20000368 	.word	0x20000368

08001b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b34:	f7ff ffee 	bl	8001b14 <HAL_GetTick>
 8001b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b44:	d004      	beq.n	8001b50 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b46:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <HAL_Delay+0x40>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b50:	bf00      	nop
 8001b52:	f7ff ffdf 	bl	8001b14 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d8f7      	bhi.n	8001b52 <HAL_Delay+0x26>
  {
  }
}
 8001b62:	bf00      	nop
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000014 	.word	0x20000014

08001b70 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	431a      	orrs	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	609a      	str	r2, [r3, #8]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	431a      	orrs	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	609a      	str	r2, [r3, #8]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	3360      	adds	r3, #96	@ 0x60
 8001bea:	461a      	mov	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <LL_ADC_SetOffset+0x44>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	430a      	orrs	r2, r1
 8001c06:	4313      	orrs	r3, r2
 8001c08:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c10:	bf00      	nop
 8001c12:	371c      	adds	r7, #28
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	03fff000 	.word	0x03fff000

08001c20 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3360      	adds	r3, #96	@ 0x60
 8001c2e:	461a      	mov	r2, r3
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4413      	add	r3, r2
 8001c36:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	3360      	adds	r3, #96	@ 0x60
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	4413      	add	r3, r2
 8001c64:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c76:	bf00      	nop
 8001c78:	371c      	adds	r7, #28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b087      	sub	sp, #28
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	60f8      	str	r0, [r7, #12]
 8001c8a:	60b9      	str	r1, [r7, #8]
 8001c8c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	3360      	adds	r3, #96	@ 0x60
 8001c92:	461a      	mov	r2, r3
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	4413      	add	r3, r2
 8001c9a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001cac:	bf00      	nop
 8001cae:	371c      	adds	r7, #28
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	3360      	adds	r3, #96	@ 0x60
 8001cc8:	461a      	mov	r2, r3
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	4413      	add	r3, r2
 8001cd0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001ce2:	bf00      	nop
 8001ce4:	371c      	adds	r7, #28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	615a      	str	r2, [r3, #20]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b087      	sub	sp, #28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	3330      	adds	r3, #48	@ 0x30
 8001d24:	461a      	mov	r2, r3
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	f003 030c 	and.w	r3, r3, #12
 8001d30:	4413      	add	r3, r2
 8001d32:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	f003 031f 	and.w	r3, r3, #31
 8001d3e:	211f      	movs	r1, #31
 8001d40:	fa01 f303 	lsl.w	r3, r1, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	401a      	ands	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	0e9b      	lsrs	r3, r3, #26
 8001d4c:	f003 011f 	and.w	r1, r3, #31
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d60:	bf00      	nop
 8001d62:	371c      	adds	r7, #28
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	3314      	adds	r3, #20
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	0e5b      	lsrs	r3, r3, #25
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	4413      	add	r3, r2
 8001d8a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	0d1b      	lsrs	r3, r3, #20
 8001d94:	f003 031f 	and.w	r3, r3, #31
 8001d98:	2107      	movs	r1, #7
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	401a      	ands	r2, r3
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	0d1b      	lsrs	r3, r3, #20
 8001da6:	f003 031f 	and.w	r3, r3, #31
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	fa01 f303 	lsl.w	r3, r1, r3
 8001db0:	431a      	orrs	r2, r3
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001db6:	bf00      	nop
 8001db8:	371c      	adds	r7, #28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
	...

08001dc4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	401a      	ands	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f003 0318 	and.w	r3, r3, #24
 8001de6:	4908      	ldr	r1, [pc, #32]	@ (8001e08 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001de8:	40d9      	lsrs	r1, r3
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	400b      	ands	r3, r1
 8001dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001df2:	431a      	orrs	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001dfa:	bf00      	nop
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	0007ffff 	.word	0x0007ffff

08001e0c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001e1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6093      	str	r3, [r2, #8]
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e44:	d101      	bne.n	8001e4a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e46:	2301      	movs	r3, #1
 8001e48:	e000      	b.n	8001e4c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001e68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e6c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e94:	d101      	bne.n	8001e9a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d101      	bne.n	8001ec0 <LL_ADC_IsEnabled+0x18>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e000      	b.n	8001ec2 <LL_ADC_IsEnabled+0x1a>
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 0304 	and.w	r3, r3, #4
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	d101      	bne.n	8001ee6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e000      	b.n	8001ee8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 0308 	and.w	r3, r3, #8
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d101      	bne.n	8001f0c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e000      	b.n	8001f0e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
	...

08001f1c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b089      	sub	sp, #36	@ 0x24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e1a9      	b.n	800228a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d109      	bne.n	8001f58 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff f9db 	bl	8001300 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff67 	bl	8001e30 <LL_ADC_IsDeepPowerDownEnabled>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d004      	beq.n	8001f72 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff4d 	bl	8001e0c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff ff82 	bl	8001e80 <LL_ADC_IsInternalRegulatorEnabled>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d115      	bne.n	8001fae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff ff66 	bl	8001e58 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f8c:	4b9c      	ldr	r3, [pc, #624]	@ (8002200 <HAL_ADC_Init+0x2e4>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	099b      	lsrs	r3, r3, #6
 8001f92:	4a9c      	ldr	r2, [pc, #624]	@ (8002204 <HAL_ADC_Init+0x2e8>)
 8001f94:	fba2 2303 	umull	r2, r3, r2, r3
 8001f98:	099b      	lsrs	r3, r3, #6
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001fa0:	e002      	b.n	8001fa8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f9      	bne.n	8001fa2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff ff64 	bl	8001e80 <LL_ADC_IsInternalRegulatorEnabled>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10d      	bne.n	8001fda <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc2:	f043 0210 	orr.w	r2, r3, #16
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fce:	f043 0201 	orr.w	r2, r3, #1
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff ff75 	bl	8001ece <LL_ADC_REG_IsConversionOngoing>
 8001fe4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fea:	f003 0310 	and.w	r3, r3, #16
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f040 8142 	bne.w	8002278 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f040 813e 	bne.w	8002278 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002000:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002004:	f043 0202 	orr.w	r2, r3, #2
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff ff49 	bl	8001ea8 <LL_ADC_IsEnabled>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d141      	bne.n	80020a0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002024:	d004      	beq.n	8002030 <HAL_ADC_Init+0x114>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a77      	ldr	r2, [pc, #476]	@ (8002208 <HAL_ADC_Init+0x2ec>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d10f      	bne.n	8002050 <HAL_ADC_Init+0x134>
 8002030:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002034:	f7ff ff38 	bl	8001ea8 <LL_ADC_IsEnabled>
 8002038:	4604      	mov	r4, r0
 800203a:	4873      	ldr	r0, [pc, #460]	@ (8002208 <HAL_ADC_Init+0x2ec>)
 800203c:	f7ff ff34 	bl	8001ea8 <LL_ADC_IsEnabled>
 8002040:	4603      	mov	r3, r0
 8002042:	4323      	orrs	r3, r4
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf0c      	ite	eq
 8002048:	2301      	moveq	r3, #1
 800204a:	2300      	movne	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	e012      	b.n	8002076 <HAL_ADC_Init+0x15a>
 8002050:	486e      	ldr	r0, [pc, #440]	@ (800220c <HAL_ADC_Init+0x2f0>)
 8002052:	f7ff ff29 	bl	8001ea8 <LL_ADC_IsEnabled>
 8002056:	4604      	mov	r4, r0
 8002058:	486d      	ldr	r0, [pc, #436]	@ (8002210 <HAL_ADC_Init+0x2f4>)
 800205a:	f7ff ff25 	bl	8001ea8 <LL_ADC_IsEnabled>
 800205e:	4603      	mov	r3, r0
 8002060:	431c      	orrs	r4, r3
 8002062:	486c      	ldr	r0, [pc, #432]	@ (8002214 <HAL_ADC_Init+0x2f8>)
 8002064:	f7ff ff20 	bl	8001ea8 <LL_ADC_IsEnabled>
 8002068:	4603      	mov	r3, r0
 800206a:	4323      	orrs	r3, r4
 800206c:	2b00      	cmp	r3, #0
 800206e:	bf0c      	ite	eq
 8002070:	2301      	moveq	r3, #1
 8002072:	2300      	movne	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d012      	beq.n	80020a0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002082:	d004      	beq.n	800208e <HAL_ADC_Init+0x172>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a5f      	ldr	r2, [pc, #380]	@ (8002208 <HAL_ADC_Init+0x2ec>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d101      	bne.n	8002092 <HAL_ADC_Init+0x176>
 800208e:	4a62      	ldr	r2, [pc, #392]	@ (8002218 <HAL_ADC_Init+0x2fc>)
 8002090:	e000      	b.n	8002094 <HAL_ADC_Init+0x178>
 8002092:	4a62      	ldr	r2, [pc, #392]	@ (800221c <HAL_ADC_Init+0x300>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	4619      	mov	r1, r3
 800209a:	4610      	mov	r0, r2
 800209c:	f7ff fd68 	bl	8001b70 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	7f5b      	ldrb	r3, [r3, #29]
 80020a4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020aa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80020b0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80020b6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020be:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020c0:	4313      	orrs	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d106      	bne.n	80020dc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d2:	3b01      	subs	r3, #1
 80020d4:	045b      	lsls	r3, r3, #17
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4313      	orrs	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d009      	beq.n	80020f8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68da      	ldr	r2, [r3, #12]
 80020fe:	4b48      	ldr	r3, [pc, #288]	@ (8002220 <HAL_ADC_Init+0x304>)
 8002100:	4013      	ands	r3, r2
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	69b9      	ldr	r1, [r7, #24]
 8002108:	430b      	orrs	r3, r1
 800210a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff fee4 	bl	8001ef4 <LL_ADC_INJ_IsConversionOngoing>
 800212c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d17f      	bne.n	8002234 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d17c      	bne.n	8002234 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800213e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002146:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002148:	4313      	orrs	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002156:	f023 0302 	bic.w	r3, r3, #2
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	69b9      	ldr	r1, [r7, #24]
 8002160:	430b      	orrs	r3, r1
 8002162:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d017      	beq.n	800219c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	691a      	ldr	r2, [r3, #16]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800217a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002184:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002188:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	6911      	ldr	r1, [r2, #16]
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	430b      	orrs	r3, r1
 8002196:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800219a:	e013      	b.n	80021c4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	691a      	ldr	r2, [r3, #16]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80021aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6812      	ldr	r2, [r2, #0]
 80021b8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80021bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021c0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d12a      	bne.n	8002224 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80021d8:	f023 0304 	bic.w	r3, r3, #4
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021e4:	4311      	orrs	r1, r2
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80021ea:	4311      	orrs	r1, r2
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021f0:	430a      	orrs	r2, r1
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f042 0201 	orr.w	r2, r2, #1
 80021fc:	611a      	str	r2, [r3, #16]
 80021fe:	e019      	b.n	8002234 <HAL_ADC_Init+0x318>
 8002200:	2000000c 	.word	0x2000000c
 8002204:	053e2d63 	.word	0x053e2d63
 8002208:	50000100 	.word	0x50000100
 800220c:	50000400 	.word	0x50000400
 8002210:	50000500 	.word	0x50000500
 8002214:	50000600 	.word	0x50000600
 8002218:	50000300 	.word	0x50000300
 800221c:	50000700 	.word	0x50000700
 8002220:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691a      	ldr	r2, [r3, #16]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0201 	bic.w	r2, r2, #1
 8002232:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d10c      	bne.n	8002256 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	f023 010f 	bic.w	r1, r3, #15
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	1e5a      	subs	r2, r3, #1
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	631a      	str	r2, [r3, #48]	@ 0x30
 8002254:	e007      	b.n	8002266 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 020f 	bic.w	r2, r2, #15
 8002264:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800226a:	f023 0303 	bic.w	r3, r3, #3
 800226e:	f043 0201 	orr.w	r2, r3, #1
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002276:	e007      	b.n	8002288 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227c:	f043 0210 	orr.w	r2, r3, #16
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002288:	7ffb      	ldrb	r3, [r7, #31]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3724      	adds	r7, #36	@ 0x24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd90      	pop	{r4, r7, pc}
 8002292:	bf00      	nop

08002294 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b0b6      	sub	sp, #216	@ 0xd8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d102      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x24>
 80022b2:	2302      	movs	r3, #2
 80022b4:	f000 bc13 	b.w	8002ade <HAL_ADC_ConfigChannel+0x84a>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff fe02 	bl	8001ece <LL_ADC_REG_IsConversionOngoing>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	f040 83f3 	bne.w	8002ab8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6818      	ldr	r0, [r3, #0]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	6859      	ldr	r1, [r3, #4]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	461a      	mov	r2, r3
 80022e0:	f7ff fd18 	bl	8001d14 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff fdf0 	bl	8001ece <LL_ADC_REG_IsConversionOngoing>
 80022ee:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff fdfc 	bl	8001ef4 <LL_ADC_INJ_IsConversionOngoing>
 80022fc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002300:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002304:	2b00      	cmp	r3, #0
 8002306:	f040 81d9 	bne.w	80026bc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800230a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800230e:	2b00      	cmp	r3, #0
 8002310:	f040 81d4 	bne.w	80026bc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800231c:	d10f      	bne.n	800233e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6818      	ldr	r0, [r3, #0]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2200      	movs	r2, #0
 8002328:	4619      	mov	r1, r3
 800232a:	f7ff fd1f 	bl	8001d6c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff fcd9 	bl	8001cee <LL_ADC_SetSamplingTimeCommonConfig>
 800233c:	e00e      	b.n	800235c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6818      	ldr	r0, [r3, #0]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	6819      	ldr	r1, [r3, #0]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	461a      	mov	r2, r3
 800234c:	f7ff fd0e 	bl	8001d6c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2100      	movs	r1, #0
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fcc9 	bl	8001cee <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	695a      	ldr	r2, [r3, #20]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	08db      	lsrs	r3, r3, #3
 8002368:	f003 0303 	and.w	r3, r3, #3
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	2b04      	cmp	r3, #4
 800237c:	d022      	beq.n	80023c4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	6919      	ldr	r1, [r3, #16]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800238e:	f7ff fc23 	bl	8001bd8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6818      	ldr	r0, [r3, #0]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	6919      	ldr	r1, [r3, #16]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	461a      	mov	r2, r3
 80023a0:	f7ff fc6f 	bl	8001c82 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6818      	ldr	r0, [r3, #0]
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d102      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x126>
 80023b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023b8:	e000      	b.n	80023bc <HAL_ADC_ConfigChannel+0x128>
 80023ba:	2300      	movs	r3, #0
 80023bc:	461a      	mov	r2, r3
 80023be:	f7ff fc7b 	bl	8001cb8 <LL_ADC_SetOffsetSaturation>
 80023c2:	e17b      	b.n	80026bc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fc28 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 80023d0:	4603      	mov	r3, r0
 80023d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10a      	bne.n	80023f0 <HAL_ADC_ConfigChannel+0x15c>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fc1d 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 80023e6:	4603      	mov	r3, r0
 80023e8:	0e9b      	lsrs	r3, r3, #26
 80023ea:	f003 021f 	and.w	r2, r3, #31
 80023ee:	e01e      	b.n	800242e <HAL_ADC_ConfigChannel+0x19a>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2100      	movs	r1, #0
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fc12 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 80023fc:	4603      	mov	r3, r0
 80023fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002402:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002406:	fa93 f3a3 	rbit	r3, r3
 800240a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800240e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002412:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002416:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800241e:	2320      	movs	r3, #32
 8002420:	e004      	b.n	800242c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002422:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002426:	fab3 f383 	clz	r3, r3
 800242a:	b2db      	uxtb	r3, r3
 800242c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002436:	2b00      	cmp	r3, #0
 8002438:	d105      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x1b2>
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	0e9b      	lsrs	r3, r3, #26
 8002440:	f003 031f 	and.w	r3, r3, #31
 8002444:	e018      	b.n	8002478 <HAL_ADC_ConfigChannel+0x1e4>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002452:	fa93 f3a3 	rbit	r3, r3
 8002456:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800245a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800245e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002462:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800246a:	2320      	movs	r3, #32
 800246c:	e004      	b.n	8002478 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800246e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002472:	fab3 f383 	clz	r3, r3
 8002476:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002478:	429a      	cmp	r2, r3
 800247a:	d106      	bne.n	800248a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2200      	movs	r2, #0
 8002482:	2100      	movs	r1, #0
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff fbe1 	bl	8001c4c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2101      	movs	r1, #1
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff fbc5 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 8002496:	4603      	mov	r3, r0
 8002498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800249c:	2b00      	cmp	r3, #0
 800249e:	d10a      	bne.n	80024b6 <HAL_ADC_ConfigChannel+0x222>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2101      	movs	r1, #1
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff fbba 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 80024ac:	4603      	mov	r3, r0
 80024ae:	0e9b      	lsrs	r3, r3, #26
 80024b0:	f003 021f 	and.w	r2, r3, #31
 80024b4:	e01e      	b.n	80024f4 <HAL_ADC_ConfigChannel+0x260>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2101      	movs	r1, #1
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fbaf 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 80024c2:	4603      	mov	r3, r0
 80024c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024cc:	fa93 f3a3 	rbit	r3, r3
 80024d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80024d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80024d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80024dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80024e4:	2320      	movs	r3, #32
 80024e6:	e004      	b.n	80024f2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80024e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024ec:	fab3 f383 	clz	r3, r3
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d105      	bne.n	800250c <HAL_ADC_ConfigChannel+0x278>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	0e9b      	lsrs	r3, r3, #26
 8002506:	f003 031f 	and.w	r3, r3, #31
 800250a:	e018      	b.n	800253e <HAL_ADC_ConfigChannel+0x2aa>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002514:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002518:	fa93 f3a3 	rbit	r3, r3
 800251c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002520:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002524:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002528:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002530:	2320      	movs	r3, #32
 8002532:	e004      	b.n	800253e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002534:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002538:	fab3 f383 	clz	r3, r3
 800253c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800253e:	429a      	cmp	r2, r3
 8002540:	d106      	bne.n	8002550 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2200      	movs	r2, #0
 8002548:	2101      	movs	r1, #1
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fb7e 	bl	8001c4c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2102      	movs	r1, #2
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff fb62 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 800255c:	4603      	mov	r3, r0
 800255e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002562:	2b00      	cmp	r3, #0
 8002564:	d10a      	bne.n	800257c <HAL_ADC_ConfigChannel+0x2e8>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2102      	movs	r1, #2
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fb57 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 8002572:	4603      	mov	r3, r0
 8002574:	0e9b      	lsrs	r3, r3, #26
 8002576:	f003 021f 	and.w	r2, r3, #31
 800257a:	e01e      	b.n	80025ba <HAL_ADC_ConfigChannel+0x326>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2102      	movs	r1, #2
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff fb4c 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 8002588:	4603      	mov	r3, r0
 800258a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002592:	fa93 f3a3 	rbit	r3, r3
 8002596:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800259a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800259e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80025a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80025aa:	2320      	movs	r3, #32
 80025ac:	e004      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80025ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025b2:	fab3 f383 	clz	r3, r3
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d105      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x33e>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	0e9b      	lsrs	r3, r3, #26
 80025cc:	f003 031f 	and.w	r3, r3, #31
 80025d0:	e016      	b.n	8002600 <HAL_ADC_ConfigChannel+0x36c>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80025de:	fa93 f3a3 	rbit	r3, r3
 80025e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80025e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80025ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80025f2:	2320      	movs	r3, #32
 80025f4:	e004      	b.n	8002600 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80025f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025fa:	fab3 f383 	clz	r3, r3
 80025fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002600:	429a      	cmp	r2, r3
 8002602:	d106      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2200      	movs	r2, #0
 800260a:	2102      	movs	r1, #2
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fb1d 	bl	8001c4c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2103      	movs	r1, #3
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff fb01 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 800261e:	4603      	mov	r3, r0
 8002620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002624:	2b00      	cmp	r3, #0
 8002626:	d10a      	bne.n	800263e <HAL_ADC_ConfigChannel+0x3aa>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2103      	movs	r1, #3
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff faf6 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 8002634:	4603      	mov	r3, r0
 8002636:	0e9b      	lsrs	r3, r3, #26
 8002638:	f003 021f 	and.w	r2, r3, #31
 800263c:	e017      	b.n	800266e <HAL_ADC_ConfigChannel+0x3da>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2103      	movs	r1, #3
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff faeb 	bl	8001c20 <LL_ADC_GetOffsetChannel>
 800264a:	4603      	mov	r3, r0
 800264c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002650:	fa93 f3a3 	rbit	r3, r3
 8002654:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002656:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002658:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800265a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002660:	2320      	movs	r3, #32
 8002662:	e003      	b.n	800266c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002664:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002666:	fab3 f383 	clz	r3, r3
 800266a:	b2db      	uxtb	r3, r3
 800266c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002676:	2b00      	cmp	r3, #0
 8002678:	d105      	bne.n	8002686 <HAL_ADC_ConfigChannel+0x3f2>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	0e9b      	lsrs	r3, r3, #26
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	e011      	b.n	80026aa <HAL_ADC_ConfigChannel+0x416>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800268e:	fa93 f3a3 	rbit	r3, r3
 8002692:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002696:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002698:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800269e:	2320      	movs	r3, #32
 80026a0:	e003      	b.n	80026aa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80026a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026a4:	fab3 f383 	clz	r3, r3
 80026a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d106      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2200      	movs	r2, #0
 80026b4:	2103      	movs	r1, #3
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fac8 	bl	8001c4c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fbf1 	bl	8001ea8 <LL_ADC_IsEnabled>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f040 813d 	bne.w	8002948 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6818      	ldr	r0, [r3, #0]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	6819      	ldr	r1, [r3, #0]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	461a      	mov	r2, r3
 80026dc:	f7ff fb72 	bl	8001dc4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4aa2      	ldr	r2, [pc, #648]	@ (8002970 <HAL_ADC_ConfigChannel+0x6dc>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	f040 812e 	bne.w	8002948 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10b      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x480>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	0e9b      	lsrs	r3, r3, #26
 8002702:	3301      	adds	r3, #1
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	2b09      	cmp	r3, #9
 800270a:	bf94      	ite	ls
 800270c:	2301      	movls	r3, #1
 800270e:	2300      	movhi	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	e019      	b.n	8002748 <HAL_ADC_ConfigChannel+0x4b4>
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800271c:	fa93 f3a3 	rbit	r3, r3
 8002720:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002724:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800272c:	2320      	movs	r3, #32
 800272e:	e003      	b.n	8002738 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002730:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002732:	fab3 f383 	clz	r3, r3
 8002736:	b2db      	uxtb	r3, r3
 8002738:	3301      	adds	r3, #1
 800273a:	f003 031f 	and.w	r3, r3, #31
 800273e:	2b09      	cmp	r3, #9
 8002740:	bf94      	ite	ls
 8002742:	2301      	movls	r3, #1
 8002744:	2300      	movhi	r3, #0
 8002746:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002748:	2b00      	cmp	r3, #0
 800274a:	d079      	beq.n	8002840 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002754:	2b00      	cmp	r3, #0
 8002756:	d107      	bne.n	8002768 <HAL_ADC_ConfigChannel+0x4d4>
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	0e9b      	lsrs	r3, r3, #26
 800275e:	3301      	adds	r3, #1
 8002760:	069b      	lsls	r3, r3, #26
 8002762:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002766:	e015      	b.n	8002794 <HAL_ADC_ConfigChannel+0x500>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002770:	fa93 f3a3 	rbit	r3, r3
 8002774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002778:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800277a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002780:	2320      	movs	r3, #32
 8002782:	e003      	b.n	800278c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002786:	fab3 f383 	clz	r3, r3
 800278a:	b2db      	uxtb	r3, r3
 800278c:	3301      	adds	r3, #1
 800278e:	069b      	lsls	r3, r3, #26
 8002790:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800279c:	2b00      	cmp	r3, #0
 800279e:	d109      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x520>
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	0e9b      	lsrs	r3, r3, #26
 80027a6:	3301      	adds	r3, #1
 80027a8:	f003 031f 	and.w	r3, r3, #31
 80027ac:	2101      	movs	r1, #1
 80027ae:	fa01 f303 	lsl.w	r3, r1, r3
 80027b2:	e017      	b.n	80027e4 <HAL_ADC_ConfigChannel+0x550>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027bc:	fa93 f3a3 	rbit	r3, r3
 80027c0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80027c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80027c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80027cc:	2320      	movs	r3, #32
 80027ce:	e003      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80027d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027d2:	fab3 f383 	clz	r3, r3
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	3301      	adds	r3, #1
 80027da:	f003 031f 	and.w	r3, r3, #31
 80027de:	2101      	movs	r1, #1
 80027e0:	fa01 f303 	lsl.w	r3, r1, r3
 80027e4:	ea42 0103 	orr.w	r1, r2, r3
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d10a      	bne.n	800280a <HAL_ADC_ConfigChannel+0x576>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	0e9b      	lsrs	r3, r3, #26
 80027fa:	3301      	adds	r3, #1
 80027fc:	f003 021f 	and.w	r2, r3, #31
 8002800:	4613      	mov	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4413      	add	r3, r2
 8002806:	051b      	lsls	r3, r3, #20
 8002808:	e018      	b.n	800283c <HAL_ADC_ConfigChannel+0x5a8>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002812:	fa93 f3a3 	rbit	r3, r3
 8002816:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800281a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800281c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002822:	2320      	movs	r3, #32
 8002824:	e003      	b.n	800282e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002828:	fab3 f383 	clz	r3, r3
 800282c:	b2db      	uxtb	r3, r3
 800282e:	3301      	adds	r3, #1
 8002830:	f003 021f 	and.w	r2, r3, #31
 8002834:	4613      	mov	r3, r2
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	4413      	add	r3, r2
 800283a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800283c:	430b      	orrs	r3, r1
 800283e:	e07e      	b.n	800293e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002848:	2b00      	cmp	r3, #0
 800284a:	d107      	bne.n	800285c <HAL_ADC_ConfigChannel+0x5c8>
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	0e9b      	lsrs	r3, r3, #26
 8002852:	3301      	adds	r3, #1
 8002854:	069b      	lsls	r3, r3, #26
 8002856:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800285a:	e015      	b.n	8002888 <HAL_ADC_ConfigChannel+0x5f4>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002864:	fa93 f3a3 	rbit	r3, r3
 8002868:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800286a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800286e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002874:	2320      	movs	r3, #32
 8002876:	e003      	b.n	8002880 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800287a:	fab3 f383 	clz	r3, r3
 800287e:	b2db      	uxtb	r3, r3
 8002880:	3301      	adds	r3, #1
 8002882:	069b      	lsls	r3, r3, #26
 8002884:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002890:	2b00      	cmp	r3, #0
 8002892:	d109      	bne.n	80028a8 <HAL_ADC_ConfigChannel+0x614>
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	0e9b      	lsrs	r3, r3, #26
 800289a:	3301      	adds	r3, #1
 800289c:	f003 031f 	and.w	r3, r3, #31
 80028a0:	2101      	movs	r1, #1
 80028a2:	fa01 f303 	lsl.w	r3, r1, r3
 80028a6:	e017      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x644>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	fa93 f3a3 	rbit	r3, r3
 80028b4:	61fb      	str	r3, [r7, #28]
  return result;
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d101      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80028c0:	2320      	movs	r3, #32
 80028c2:	e003      	b.n	80028cc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80028c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c6:	fab3 f383 	clz	r3, r3
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	3301      	adds	r3, #1
 80028ce:	f003 031f 	and.w	r3, r3, #31
 80028d2:	2101      	movs	r1, #1
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	ea42 0103 	orr.w	r1, r2, r3
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d10d      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x670>
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	0e9b      	lsrs	r3, r3, #26
 80028ee:	3301      	adds	r3, #1
 80028f0:	f003 021f 	and.w	r2, r3, #31
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	3b1e      	subs	r3, #30
 80028fc:	051b      	lsls	r3, r3, #20
 80028fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002902:	e01b      	b.n	800293c <HAL_ADC_ConfigChannel+0x6a8>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	fa93 f3a3 	rbit	r3, r3
 8002910:	613b      	str	r3, [r7, #16]
  return result;
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800291c:	2320      	movs	r3, #32
 800291e:	e003      	b.n	8002928 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	fab3 f383 	clz	r3, r3
 8002926:	b2db      	uxtb	r3, r3
 8002928:	3301      	adds	r3, #1
 800292a:	f003 021f 	and.w	r2, r3, #31
 800292e:	4613      	mov	r3, r2
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	4413      	add	r3, r2
 8002934:	3b1e      	subs	r3, #30
 8002936:	051b      	lsls	r3, r3, #20
 8002938:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800293c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002942:	4619      	mov	r1, r3
 8002944:	f7ff fa12 	bl	8001d6c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4b09      	ldr	r3, [pc, #36]	@ (8002974 <HAL_ADC_ConfigChannel+0x6e0>)
 800294e:	4013      	ands	r3, r2
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 80be 	beq.w	8002ad2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800295e:	d004      	beq.n	800296a <HAL_ADC_ConfigChannel+0x6d6>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a04      	ldr	r2, [pc, #16]	@ (8002978 <HAL_ADC_ConfigChannel+0x6e4>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d10a      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x6ec>
 800296a:	4b04      	ldr	r3, [pc, #16]	@ (800297c <HAL_ADC_ConfigChannel+0x6e8>)
 800296c:	e009      	b.n	8002982 <HAL_ADC_ConfigChannel+0x6ee>
 800296e:	bf00      	nop
 8002970:	407f0000 	.word	0x407f0000
 8002974:	80080000 	.word	0x80080000
 8002978:	50000100 	.word	0x50000100
 800297c:	50000300 	.word	0x50000300
 8002980:	4b59      	ldr	r3, [pc, #356]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x854>)
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff f91a 	bl	8001bbc <LL_ADC_GetCommonPathInternalCh>
 8002988:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a56      	ldr	r2, [pc, #344]	@ (8002aec <HAL_ADC_ConfigChannel+0x858>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d004      	beq.n	80029a0 <HAL_ADC_ConfigChannel+0x70c>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a55      	ldr	r2, [pc, #340]	@ (8002af0 <HAL_ADC_ConfigChannel+0x85c>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d13a      	bne.n	8002a16 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80029a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d134      	bne.n	8002a16 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029b4:	d005      	beq.n	80029c2 <HAL_ADC_ConfigChannel+0x72e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a4e      	ldr	r2, [pc, #312]	@ (8002af4 <HAL_ADC_ConfigChannel+0x860>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	f040 8085 	bne.w	8002acc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029ca:	d004      	beq.n	80029d6 <HAL_ADC_ConfigChannel+0x742>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a49      	ldr	r2, [pc, #292]	@ (8002af8 <HAL_ADC_ConfigChannel+0x864>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d101      	bne.n	80029da <HAL_ADC_ConfigChannel+0x746>
 80029d6:	4a49      	ldr	r2, [pc, #292]	@ (8002afc <HAL_ADC_ConfigChannel+0x868>)
 80029d8:	e000      	b.n	80029dc <HAL_ADC_ConfigChannel+0x748>
 80029da:	4a43      	ldr	r2, [pc, #268]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x854>)
 80029dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029e4:	4619      	mov	r1, r3
 80029e6:	4610      	mov	r0, r2
 80029e8:	f7ff f8d5 	bl	8001b96 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029ec:	4b44      	ldr	r3, [pc, #272]	@ (8002b00 <HAL_ADC_ConfigChannel+0x86c>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	099b      	lsrs	r3, r3, #6
 80029f2:	4a44      	ldr	r2, [pc, #272]	@ (8002b04 <HAL_ADC_ConfigChannel+0x870>)
 80029f4:	fba2 2303 	umull	r2, r3, r2, r3
 80029f8:	099b      	lsrs	r3, r3, #6
 80029fa:	1c5a      	adds	r2, r3, #1
 80029fc:	4613      	mov	r3, r2
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4413      	add	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a06:	e002      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1f9      	bne.n	8002a08 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a14:	e05a      	b.n	8002acc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a3b      	ldr	r2, [pc, #236]	@ (8002b08 <HAL_ADC_ConfigChannel+0x874>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d125      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d11f      	bne.n	8002a6c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a31      	ldr	r2, [pc, #196]	@ (8002af8 <HAL_ADC_ConfigChannel+0x864>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d104      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x7ac>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a34      	ldr	r2, [pc, #208]	@ (8002b0c <HAL_ADC_ConfigChannel+0x878>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d047      	beq.n	8002ad0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a48:	d004      	beq.n	8002a54 <HAL_ADC_ConfigChannel+0x7c0>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8002af8 <HAL_ADC_ConfigChannel+0x864>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d101      	bne.n	8002a58 <HAL_ADC_ConfigChannel+0x7c4>
 8002a54:	4a29      	ldr	r2, [pc, #164]	@ (8002afc <HAL_ADC_ConfigChannel+0x868>)
 8002a56:	e000      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x7c6>
 8002a58:	4a23      	ldr	r2, [pc, #140]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x854>)
 8002a5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a62:	4619      	mov	r1, r3
 8002a64:	4610      	mov	r0, r2
 8002a66:	f7ff f896 	bl	8001b96 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a6a:	e031      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a27      	ldr	r2, [pc, #156]	@ (8002b10 <HAL_ADC_ConfigChannel+0x87c>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d12d      	bne.n	8002ad2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d127      	bne.n	8002ad2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a1c      	ldr	r2, [pc, #112]	@ (8002af8 <HAL_ADC_ConfigChannel+0x864>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d022      	beq.n	8002ad2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a94:	d004      	beq.n	8002aa0 <HAL_ADC_ConfigChannel+0x80c>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a17      	ldr	r2, [pc, #92]	@ (8002af8 <HAL_ADC_ConfigChannel+0x864>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d101      	bne.n	8002aa4 <HAL_ADC_ConfigChannel+0x810>
 8002aa0:	4a16      	ldr	r2, [pc, #88]	@ (8002afc <HAL_ADC_ConfigChannel+0x868>)
 8002aa2:	e000      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x812>
 8002aa4:	4a10      	ldr	r2, [pc, #64]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x854>)
 8002aa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002aaa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4610      	mov	r0, r2
 8002ab2:	f7ff f870 	bl	8001b96 <LL_ADC_SetCommonPathInternalCh>
 8002ab6:	e00c      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002abc:	f043 0220 	orr.w	r2, r3, #32
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002aca:	e002      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002acc:	bf00      	nop
 8002ace:	e000      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ad0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002ada:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	37d8      	adds	r7, #216	@ 0xd8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	50000700 	.word	0x50000700
 8002aec:	c3210000 	.word	0xc3210000
 8002af0:	90c00010 	.word	0x90c00010
 8002af4:	50000600 	.word	0x50000600
 8002af8:	50000100 	.word	0x50000100
 8002afc:	50000300 	.word	0x50000300
 8002b00:	2000000c 	.word	0x2000000c
 8002b04:	053e2d63 	.word	0x053e2d63
 8002b08:	c7520000 	.word	0xc7520000
 8002b0c:	50000500 	.word	0x50000500
 8002b10:	cb840000 	.word	0xcb840000

08002b14 <LL_ADC_SetCommonPathInternalCh>:
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	609a      	str	r2, [r3, #8]
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr

08002b3a <LL_ADC_GetCommonPathInternalCh>:
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
	...

08002b58 <LL_ADC_SetOffset>:
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
 8002b64:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	3360      	adds	r3, #96	@ 0x60
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	4413      	add	r3, r2
 8002b72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	4b08      	ldr	r3, [pc, #32]	@ (8002b9c <LL_ADC_SetOffset+0x44>)
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	4313      	orrs	r3, r2
 8002b88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	601a      	str	r2, [r3, #0]
}
 8002b90:	bf00      	nop
 8002b92:	371c      	adds	r7, #28
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	03fff000 	.word	0x03fff000

08002ba0 <LL_ADC_GetOffsetChannel>:
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3360      	adds	r3, #96	@ 0x60
 8002bae:	461a      	mov	r2, r3
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4413      	add	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <LL_ADC_SetOffsetState>:
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b087      	sub	sp, #28
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	3360      	adds	r3, #96	@ 0x60
 8002bdc:	461a      	mov	r2, r3
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	601a      	str	r2, [r3, #0]
}
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr

08002c02 <LL_ADC_SetOffsetSign>:
{
 8002c02:	b480      	push	{r7}
 8002c04:	b087      	sub	sp, #28
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	60f8      	str	r0, [r7, #12]
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	3360      	adds	r3, #96	@ 0x60
 8002c12:	461a      	mov	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	4413      	add	r3, r2
 8002c1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	601a      	str	r2, [r3, #0]
}
 8002c2c:	bf00      	nop
 8002c2e:	371c      	adds	r7, #28
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <LL_ADC_SetOffsetSaturation>:
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	3360      	adds	r3, #96	@ 0x60
 8002c48:	461a      	mov	r2, r3
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	4413      	add	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	601a      	str	r2, [r3, #0]
}
 8002c62:	bf00      	nop
 8002c64:	371c      	adds	r7, #28
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	615a      	str	r2, [r3, #20]
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <LL_ADC_SetChannelSamplingTime>:
{
 8002c94:	b480      	push	{r7}
 8002c96:	b087      	sub	sp, #28
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	3314      	adds	r3, #20
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	0e5b      	lsrs	r3, r3, #25
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	4413      	add	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	0d1b      	lsrs	r3, r3, #20
 8002cbc:	f003 031f 	and.w	r3, r3, #31
 8002cc0:	2107      	movs	r1, #7
 8002cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc6:	43db      	mvns	r3, r3
 8002cc8:	401a      	ands	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	0d1b      	lsrs	r3, r3, #20
 8002cce:	f003 031f 	and.w	r3, r3, #31
 8002cd2:	6879      	ldr	r1, [r7, #4]
 8002cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	601a      	str	r2, [r3, #0]
}
 8002cde:	bf00      	nop
 8002ce0:	371c      	adds	r7, #28
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
	...

08002cec <LL_ADC_SetChannelSingleDiff>:
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d04:	43db      	mvns	r3, r3
 8002d06:	401a      	ands	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f003 0318 	and.w	r3, r3, #24
 8002d0e:	4908      	ldr	r1, [pc, #32]	@ (8002d30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d10:	40d9      	lsrs	r1, r3
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	400b      	ands	r3, r1
 8002d16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8002d22:	bf00      	nop
 8002d24:	3714      	adds	r7, #20
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	0007ffff 	.word	0x0007ffff

08002d34 <LL_ADC_IsEnabled>:
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d101      	bne.n	8002d4c <LL_ADC_IsEnabled+0x18>
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e000      	b.n	8002d4e <LL_ADC_IsEnabled+0x1a>
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <LL_ADC_REG_IsConversionOngoing>:
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 0304 	and.w	r3, r3, #4
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d101      	bne.n	8002d72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_ADC_INJ_IsConversionOngoing>:
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d101      	bne.n	8002d98 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d94:	2301      	movs	r3, #1
 8002d96:	e000      	b.n	8002d9a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
	...

08002da8 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b0b6      	sub	sp, #216	@ 0xd8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002db2:	2300      	movs	r3, #0
 8002db4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d102      	bne.n	8002dd2 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8002dcc:	2302      	movs	r3, #2
 8002dce:	f000 bcfd 	b.w	80037cc <HAL_ADCEx_InjectedConfigChannel+0xa24>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d130      	bne.n	8002e4c <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b09      	cmp	r3, #9
 8002df0:	d179      	bne.n	8002ee6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d010      	beq.n	8002e1c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	0e9b      	lsrs	r3, r3, #26
 8002e00:	025b      	lsls	r3, r3, #9
 8002e02:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8002e0e:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e1a:	e007      	b.n	8002e2c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	0e9b      	lsrs	r3, r3, #26
 8002e22:	025b      	lsls	r3, r3, #9
 8002e24:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8002e28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e32:	4b84      	ldr	r3, [pc, #528]	@ (8003044 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002e3e:	430b      	orrs	r3, r1
 8002e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e48:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002e4a:	e04c      	b.n	8002ee6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d11d      	bne.n	8002e90 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	6a1a      	ldr	r2, [r3, #32]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00d      	beq.n	8002e86 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e74:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8002e78:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e84:	e004      	b.n	8002e90 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	0e9b      	lsrs	r3, r3, #26
 8002e96:	f003 021f 	and.w	r2, r3, #31
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f003 031f 	and.w	r3, r3, #31
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002eb4:	1e5a      	subs	r2, r3, #1
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002ebe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10a      	bne.n	8002ee6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ed6:	4b5b      	ldr	r3, [pc, #364]	@ (8003044 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6812      	ldr	r2, [r2, #0]
 8002ee2:	430b      	orrs	r3, r1
 8002ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff ff48 	bl	8002d80 <LL_ADC_INJ_IsConversionOngoing>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d124      	bne.n	8002f40 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d112      	bne.n	8002f26 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8002f10:	055a      	lsls	r2, r3, #21
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f18:	051b      	lsls	r3, r3, #20
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	60da      	str	r2, [r3, #12]
 8002f24:	e00c      	b.n	8002f40 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8002f36:	055a      	lsls	r2, r3, #21
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff ff08 	bl	8002d5a <LL_ADC_REG_IsConversionOngoing>
 8002f4a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff ff14 	bl	8002d80 <LL_ADC_INJ_IsConversionOngoing>
 8002f58:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f040 822e 	bne.w	80033c2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f040 8229 	bne.w	80033c2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d003      	beq.n	8002f80 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d116      	bne.n	8002fae <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d108      	bne.n	8002f9c <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8002f98:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002f9a:	e01f      	b.n	8002fdc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002faa:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002fac:	e016      	b.n	8002fdc <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d109      	bne.n	8002fcc <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbc:	f043 0220 	orr.w	r2, r3, #32
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002fca:	e007      	b.n	8002fdc <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002fda:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d110      	bne.n	8003008 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff8:	430b      	orrs	r3, r1
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 0202 	orr.w	r2, r2, #2
 8003004:	611a      	str	r2, [r3, #16]
 8003006:	e007      	b.n	8003018 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691a      	ldr	r2, [r3, #16]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0202 	bic.w	r2, r2, #2
 8003016:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003020:	d112      	bne.n	8003048 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6818      	ldr	r0, [r3, #0]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2200      	movs	r2, #0
 800302c:	4619      	mov	r1, r3
 800302e:	f7ff fe31 	bl	8002c94 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff fe17 	bl	8002c6e <LL_ADC_SetSamplingTimeCommonConfig>
 8003040:	e011      	b.n	8003066 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8003042:	bf00      	nop
 8003044:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6818      	ldr	r0, [r3, #0]
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8003054:	461a      	mov	r2, r3
 8003056:	f7ff fe1d 	bl	8002c94 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2100      	movs	r1, #0
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff fe04 	bl	8002c6e <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	695a      	ldr	r2, [r3, #20]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	08db      	lsrs	r3, r3, #3
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	2b04      	cmp	r3, #4
 8003086:	d022      	beq.n	80030ce <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6818      	ldr	r0, [r3, #0]
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	6919      	ldr	r1, [r3, #16]
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003098:	f7ff fd5e 	bl	8002b58 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6818      	ldr	r0, [r3, #0]
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	6919      	ldr	r1, [r3, #16]
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	461a      	mov	r2, r3
 80030aa:	f7ff fdaa 	bl	8002c02 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6818      	ldr	r0, [r3, #0]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d102      	bne.n	80030c4 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80030be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030c2:	e000      	b.n	80030c6 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80030c4:	2300      	movs	r3, #0
 80030c6:	461a      	mov	r2, r3
 80030c8:	f7ff fdb6 	bl	8002c38 <LL_ADC_SetOffsetSaturation>
 80030cc:	e179      	b.n	80033c2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2100      	movs	r1, #0
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff fd63 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 80030da:	4603      	mov	r3, r0
 80030dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10a      	bne.n	80030fa <HAL_ADCEx_InjectedConfigChannel+0x352>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2100      	movs	r1, #0
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fd58 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 80030f0:	4603      	mov	r3, r0
 80030f2:	0e9b      	lsrs	r3, r3, #26
 80030f4:	f003 021f 	and.w	r2, r3, #31
 80030f8:	e01e      	b.n	8003138 <HAL_ADCEx_InjectedConfigChannel+0x390>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2100      	movs	r1, #0
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff fd4d 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 8003106:	4603      	mov	r3, r0
 8003108:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003110:	fa93 f3a3 	rbit	r3, r3
 8003114:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8003118:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800311c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003120:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d101      	bne.n	800312c <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8003128:	2320      	movs	r3, #32
 800312a:	e004      	b.n	8003136 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 800312c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003130:	fab3 f383 	clz	r3, r3
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003140:	2b00      	cmp	r3, #0
 8003142:	d105      	bne.n	8003150 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	0e9b      	lsrs	r3, r3, #26
 800314a:	f003 031f 	and.w	r3, r3, #31
 800314e:	e018      	b.n	8003182 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003158:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800315c:	fa93 f3a3 	rbit	r3, r3
 8003160:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003164:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003168:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800316c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8003174:	2320      	movs	r3, #32
 8003176:	e004      	b.n	8003182 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8003178:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800317c:	fab3 f383 	clz	r3, r3
 8003180:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003182:	429a      	cmp	r2, r3
 8003184:	d106      	bne.n	8003194 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2200      	movs	r2, #0
 800318c:	2100      	movs	r1, #0
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff fd1c 	bl	8002bcc <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2101      	movs	r1, #1
 800319a:	4618      	mov	r0, r3
 800319c:	f7ff fd00 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10a      	bne.n	80031c0 <HAL_ADCEx_InjectedConfigChannel+0x418>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2101      	movs	r1, #1
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff fcf5 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 80031b6:	4603      	mov	r3, r0
 80031b8:	0e9b      	lsrs	r3, r3, #26
 80031ba:	f003 021f 	and.w	r2, r3, #31
 80031be:	e01e      	b.n	80031fe <HAL_ADCEx_InjectedConfigChannel+0x456>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2101      	movs	r1, #1
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff fcea 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 80031cc:	4603      	mov	r3, r0
 80031ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031d6:	fa93 f3a3 	rbit	r3, r3
 80031da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80031de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80031e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 80031ee:	2320      	movs	r3, #32
 80031f0:	e004      	b.n	80031fc <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 80031f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80031f6:	fab3 f383 	clz	r3, r3
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003206:	2b00      	cmp	r3, #0
 8003208:	d105      	bne.n	8003216 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	0e9b      	lsrs	r3, r3, #26
 8003210:	f003 031f 	and.w	r3, r3, #31
 8003214:	e018      	b.n	8003248 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003222:	fa93 f3a3 	rbit	r3, r3
 8003226:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800322a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800322e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003232:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 800323a:	2320      	movs	r3, #32
 800323c:	e004      	b.n	8003248 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800323e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003242:	fab3 f383 	clz	r3, r3
 8003246:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003248:	429a      	cmp	r2, r3
 800324a:	d106      	bne.n	800325a <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2200      	movs	r2, #0
 8003252:	2101      	movs	r1, #1
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff fcb9 	bl	8002bcc <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2102      	movs	r1, #2
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff fc9d 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 8003266:	4603      	mov	r3, r0
 8003268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10a      	bne.n	8003286 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2102      	movs	r1, #2
 8003276:	4618      	mov	r0, r3
 8003278:	f7ff fc92 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 800327c:	4603      	mov	r3, r0
 800327e:	0e9b      	lsrs	r3, r3, #26
 8003280:	f003 021f 	and.w	r2, r3, #31
 8003284:	e01e      	b.n	80032c4 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2102      	movs	r1, #2
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff fc87 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003298:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800329c:	fa93 f3a3 	rbit	r3, r3
 80032a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80032a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80032ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 80032b4:	2320      	movs	r3, #32
 80032b6:	e004      	b.n	80032c2 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 80032b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032bc:	fab3 f383 	clz	r3, r3
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d105      	bne.n	80032dc <HAL_ADCEx_InjectedConfigChannel+0x534>
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	0e9b      	lsrs	r3, r3, #26
 80032d6:	f003 031f 	and.w	r3, r3, #31
 80032da:	e014      	b.n	8003306 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032e4:	fa93 f3a3 	rbit	r3, r3
 80032e8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80032ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80032f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 80032f8:	2320      	movs	r3, #32
 80032fa:	e004      	b.n	8003306 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 80032fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003300:	fab3 f383 	clz	r3, r3
 8003304:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003306:	429a      	cmp	r2, r3
 8003308:	d106      	bne.n	8003318 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2200      	movs	r2, #0
 8003310:	2102      	movs	r1, #2
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff fc5a 	bl	8002bcc <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2103      	movs	r1, #3
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff fc3e 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 8003324:	4603      	mov	r3, r0
 8003326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10a      	bne.n	8003344 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2103      	movs	r1, #3
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff fc33 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 800333a:	4603      	mov	r3, r0
 800333c:	0e9b      	lsrs	r3, r3, #26
 800333e:	f003 021f 	and.w	r2, r3, #31
 8003342:	e017      	b.n	8003374 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2103      	movs	r1, #3
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff fc28 	bl	8002ba0 <LL_ADC_GetOffsetChannel>
 8003350:	4603      	mov	r3, r0
 8003352:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800335c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800335e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003360:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8003366:	2320      	movs	r3, #32
 8003368:	e003      	b.n	8003372 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 800336a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800336c:	fab3 f383 	clz	r3, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337c:	2b00      	cmp	r3, #0
 800337e:	d105      	bne.n	800338c <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	0e9b      	lsrs	r3, r3, #26
 8003386:	f003 031f 	and.w	r3, r3, #31
 800338a:	e011      	b.n	80033b0 <HAL_ADCEx_InjectedConfigChannel+0x608>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003392:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003394:	fa93 f3a3 	rbit	r3, r3
 8003398:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800339a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800339c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800339e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 80033a4:	2320      	movs	r3, #32
 80033a6:	e003      	b.n	80033b0 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 80033a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033aa:	fab3 f383 	clz	r3, r3
 80033ae:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d106      	bne.n	80033c2 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2200      	movs	r2, #0
 80033ba:	2103      	movs	r1, #3
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff fc05 	bl	8002bcc <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fcb4 	bl	8002d34 <LL_ADC_IsEnabled>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f040 813d 	bne.w	800364e <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6818      	ldr	r0, [r3, #0]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	6819      	ldr	r1, [r3, #0]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	461a      	mov	r2, r3
 80033e2:	f7ff fc83 	bl	8002cec <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	4aa2      	ldr	r2, [pc, #648]	@ (8003674 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	f040 812e 	bne.w	800364e <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10b      	bne.n	800341a <HAL_ADCEx_InjectedConfigChannel+0x672>
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	0e9b      	lsrs	r3, r3, #26
 8003408:	3301      	adds	r3, #1
 800340a:	f003 031f 	and.w	r3, r3, #31
 800340e:	2b09      	cmp	r3, #9
 8003410:	bf94      	ite	ls
 8003412:	2301      	movls	r3, #1
 8003414:	2300      	movhi	r3, #0
 8003416:	b2db      	uxtb	r3, r3
 8003418:	e019      	b.n	800344e <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003420:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003422:	fa93 f3a3 	rbit	r3, r3
 8003426:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003428:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800342a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800342c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8003432:	2320      	movs	r3, #32
 8003434:	e003      	b.n	800343e <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8003436:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003438:	fab3 f383 	clz	r3, r3
 800343c:	b2db      	uxtb	r3, r3
 800343e:	3301      	adds	r3, #1
 8003440:	f003 031f 	and.w	r3, r3, #31
 8003444:	2b09      	cmp	r3, #9
 8003446:	bf94      	ite	ls
 8003448:	2301      	movls	r3, #1
 800344a:	2300      	movhi	r3, #0
 800344c:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800344e:	2b00      	cmp	r3, #0
 8003450:	d079      	beq.n	8003546 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800345a:	2b00      	cmp	r3, #0
 800345c:	d107      	bne.n	800346e <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	0e9b      	lsrs	r3, r3, #26
 8003464:	3301      	adds	r3, #1
 8003466:	069b      	lsls	r3, r3, #26
 8003468:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800346c:	e015      	b.n	800349a <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003476:	fa93 f3a3 	rbit	r3, r3
 800347a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800347c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800347e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003480:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8003486:	2320      	movs	r3, #32
 8003488:	e003      	b.n	8003492 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 800348a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800348c:	fab3 f383 	clz	r3, r3
 8003490:	b2db      	uxtb	r3, r3
 8003492:	3301      	adds	r3, #1
 8003494:	069b      	lsls	r3, r3, #26
 8003496:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d109      	bne.n	80034ba <HAL_ADCEx_InjectedConfigChannel+0x712>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	0e9b      	lsrs	r3, r3, #26
 80034ac:	3301      	adds	r3, #1
 80034ae:	f003 031f 	and.w	r3, r3, #31
 80034b2:	2101      	movs	r1, #1
 80034b4:	fa01 f303 	lsl.w	r3, r1, r3
 80034b8:	e017      	b.n	80034ea <HAL_ADCEx_InjectedConfigChannel+0x742>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034c2:	fa93 f3a3 	rbit	r3, r3
 80034c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80034c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034ca:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80034cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 80034d2:	2320      	movs	r3, #32
 80034d4:	e003      	b.n	80034de <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 80034d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034d8:	fab3 f383 	clz	r3, r3
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	3301      	adds	r3, #1
 80034e0:	f003 031f 	and.w	r3, r3, #31
 80034e4:	2101      	movs	r1, #1
 80034e6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ea:	ea42 0103 	orr.w	r1, r2, r3
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10a      	bne.n	8003510 <HAL_ADCEx_InjectedConfigChannel+0x768>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	0e9b      	lsrs	r3, r3, #26
 8003500:	3301      	adds	r3, #1
 8003502:	f003 021f 	and.w	r2, r3, #31
 8003506:	4613      	mov	r3, r2
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	4413      	add	r3, r2
 800350c:	051b      	lsls	r3, r3, #20
 800350e:	e018      	b.n	8003542 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003518:	fa93 f3a3 	rbit	r3, r3
 800351c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800351e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003520:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8003528:	2320      	movs	r3, #32
 800352a:	e003      	b.n	8003534 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 800352c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800352e:	fab3 f383 	clz	r3, r3
 8003532:	b2db      	uxtb	r3, r3
 8003534:	3301      	adds	r3, #1
 8003536:	f003 021f 	and.w	r2, r3, #31
 800353a:	4613      	mov	r3, r2
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	4413      	add	r3, r2
 8003540:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003542:	430b      	orrs	r3, r1
 8003544:	e07e      	b.n	8003644 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354e:	2b00      	cmp	r3, #0
 8003550:	d107      	bne.n	8003562 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	0e9b      	lsrs	r3, r3, #26
 8003558:	3301      	adds	r3, #1
 800355a:	069b      	lsls	r3, r3, #26
 800355c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003560:	e015      	b.n	800358e <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800356a:	fa93 f3a3 	rbit	r3, r3
 800356e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003572:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 800357a:	2320      	movs	r3, #32
 800357c:	e003      	b.n	8003586 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 800357e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003580:	fab3 f383 	clz	r3, r3
 8003584:	b2db      	uxtb	r3, r3
 8003586:	3301      	adds	r3, #1
 8003588:	069b      	lsls	r3, r3, #26
 800358a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003596:	2b00      	cmp	r3, #0
 8003598:	d109      	bne.n	80035ae <HAL_ADCEx_InjectedConfigChannel+0x806>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	0e9b      	lsrs	r3, r3, #26
 80035a0:	3301      	adds	r3, #1
 80035a2:	f003 031f 	and.w	r3, r3, #31
 80035a6:	2101      	movs	r1, #1
 80035a8:	fa01 f303 	lsl.w	r3, r1, r3
 80035ac:	e017      	b.n	80035de <HAL_ADCEx_InjectedConfigChannel+0x836>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	fa93 f3a3 	rbit	r3, r3
 80035ba:	61bb      	str	r3, [r7, #24]
  return result;
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 80035c6:	2320      	movs	r3, #32
 80035c8:	e003      	b.n	80035d2 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 80035ca:	6a3b      	ldr	r3, [r7, #32]
 80035cc:	fab3 f383 	clz	r3, r3
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	3301      	adds	r3, #1
 80035d4:	f003 031f 	and.w	r3, r3, #31
 80035d8:	2101      	movs	r1, #1
 80035da:	fa01 f303 	lsl.w	r3, r1, r3
 80035de:	ea42 0103 	orr.w	r1, r2, r3
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10d      	bne.n	800360a <HAL_ADCEx_InjectedConfigChannel+0x862>
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	0e9b      	lsrs	r3, r3, #26
 80035f4:	3301      	adds	r3, #1
 80035f6:	f003 021f 	and.w	r2, r3, #31
 80035fa:	4613      	mov	r3, r2
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	4413      	add	r3, r2
 8003600:	3b1e      	subs	r3, #30
 8003602:	051b      	lsls	r3, r3, #20
 8003604:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003608:	e01b      	b.n	8003642 <HAL_ADCEx_InjectedConfigChannel+0x89a>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	fa93 f3a3 	rbit	r3, r3
 8003616:	60fb      	str	r3, [r7, #12]
  return result;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 8003622:	2320      	movs	r3, #32
 8003624:	e003      	b.n	800362e <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
 800362e:	3301      	adds	r3, #1
 8003630:	f003 021f 	and.w	r2, r3, #31
 8003634:	4613      	mov	r3, r2
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	4413      	add	r3, r2
 800363a:	3b1e      	subs	r3, #30
 800363c:	051b      	lsls	r3, r3, #20
 800363e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003642:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003648:	4619      	mov	r1, r3
 800364a:	f7ff fb23 	bl	8002c94 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	4b09      	ldr	r3, [pc, #36]	@ (8003678 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 8003654:	4013      	ands	r3, r2
 8003656:	2b00      	cmp	r3, #0
 8003658:	f000 80b2 	beq.w	80037c0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003664:	d004      	beq.n	8003670 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a04      	ldr	r2, [pc, #16]	@ (800367c <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d109      	bne.n	8003684 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 8003670:	4b03      	ldr	r3, [pc, #12]	@ (8003680 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 8003672:	e008      	b.n	8003686 <HAL_ADCEx_InjectedConfigChannel+0x8de>
 8003674:	407f0000 	.word	0x407f0000
 8003678:	80080000 	.word	0x80080000
 800367c:	50000100 	.word	0x50000100
 8003680:	50000300 	.word	0x50000300
 8003684:	4b53      	ldr	r3, [pc, #332]	@ (80037d4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff fa57 	bl	8002b3a <LL_ADC_GetCommonPathInternalCh>
 800368c:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a50      	ldr	r2, [pc, #320]	@ (80037d8 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d004      	beq.n	80036a4 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a4f      	ldr	r2, [pc, #316]	@ (80037dc <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d139      	bne.n	8003718 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d133      	bne.n	8003718 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036b8:	d004      	beq.n	80036c4 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a48      	ldr	r2, [pc, #288]	@ (80037e0 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d17a      	bne.n	80037ba <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036cc:	d004      	beq.n	80036d8 <HAL_ADCEx_InjectedConfigChannel+0x930>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a44      	ldr	r2, [pc, #272]	@ (80037e4 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d101      	bne.n	80036dc <HAL_ADCEx_InjectedConfigChannel+0x934>
 80036d8:	4a43      	ldr	r2, [pc, #268]	@ (80037e8 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80036da:	e000      	b.n	80036de <HAL_ADCEx_InjectedConfigChannel+0x936>
 80036dc:	4a3d      	ldr	r2, [pc, #244]	@ (80037d4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80036de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036e6:	4619      	mov	r1, r3
 80036e8:	4610      	mov	r0, r2
 80036ea:	f7ff fa13 	bl	8002b14 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80036ee:	4b3f      	ldr	r3, [pc, #252]	@ (80037ec <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	099b      	lsrs	r3, r3, #6
 80036f4:	4a3e      	ldr	r2, [pc, #248]	@ (80037f0 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 80036f6:	fba2 2303 	umull	r2, r3, r2, r3
 80036fa:	099a      	lsrs	r2, r3, #6
 80036fc:	4613      	mov	r3, r2
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	4413      	add	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8003706:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8003708:	e002      	b.n	8003710 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	3b01      	subs	r3, #1
 800370e:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f9      	bne.n	800370a <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003716:	e050      	b.n	80037ba <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a35      	ldr	r2, [pc, #212]	@ (80037f4 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d125      	bne.n	800376e <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003722:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003726:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d11f      	bne.n	800376e <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a2c      	ldr	r2, [pc, #176]	@ (80037e4 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d104      	bne.n	8003742 <HAL_ADCEx_InjectedConfigChannel+0x99a>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a2e      	ldr	r2, [pc, #184]	@ (80037f8 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d03d      	beq.n	80037be <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800374a:	d004      	beq.n	8003756 <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a24      	ldr	r2, [pc, #144]	@ (80037e4 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d101      	bne.n	800375a <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 8003756:	4a24      	ldr	r2, [pc, #144]	@ (80037e8 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8003758:	e000      	b.n	800375c <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 800375a:	4a1e      	ldr	r2, [pc, #120]	@ (80037d4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800375c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003760:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003764:	4619      	mov	r1, r3
 8003766:	4610      	mov	r0, r2
 8003768:	f7ff f9d4 	bl	8002b14 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800376c:	e027      	b.n	80037be <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a22      	ldr	r2, [pc, #136]	@ (80037fc <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d123      	bne.n	80037c0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003778:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800377c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d11d      	bne.n	80037c0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a16      	ldr	r2, [pc, #88]	@ (80037e4 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d018      	beq.n	80037c0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003796:	d004      	beq.n	80037a2 <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a11      	ldr	r2, [pc, #68]	@ (80037e4 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d101      	bne.n	80037a6 <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 80037a2:	4a11      	ldr	r2, [pc, #68]	@ (80037e8 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80037a4:	e000      	b.n	80037a8 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 80037a6:	4a0b      	ldr	r2, [pc, #44]	@ (80037d4 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80037a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037b0:	4619      	mov	r1, r3
 80037b2:	4610      	mov	r0, r2
 80037b4:	f7ff f9ae 	bl	8002b14 <LL_ADC_SetCommonPathInternalCh>
 80037b8:	e002      	b.n	80037c0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037ba:	bf00      	nop
 80037bc:	e000      	b.n	80037c0 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037be:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80037c8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	37d8      	adds	r7, #216	@ 0xd8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	50000700 	.word	0x50000700
 80037d8:	c3210000 	.word	0xc3210000
 80037dc:	90c00010 	.word	0x90c00010
 80037e0:	50000600 	.word	0x50000600
 80037e4:	50000100 	.word	0x50000100
 80037e8:	50000300 	.word	0x50000300
 80037ec:	2000000c 	.word	0x2000000c
 80037f0:	053e2d63 	.word	0x053e2d63
 80037f4:	c7520000 	.word	0xc7520000
 80037f8:	50000500 	.word	0x50000500
 80037fc:	cb840000 	.word	0xcb840000

08003800 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003800:	b590      	push	{r4, r7, lr}
 8003802:	b0a1      	sub	sp, #132	@ 0x84
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800380a:	2300      	movs	r3, #0
 800380c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003816:	2b01      	cmp	r3, #1
 8003818:	d101      	bne.n	800381e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800381a:	2302      	movs	r3, #2
 800381c:	e0e7      	b.n	80039ee <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003826:	2300      	movs	r3, #0
 8003828:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800382a:	2300      	movs	r3, #0
 800382c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003836:	d102      	bne.n	800383e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003838:	4b6f      	ldr	r3, [pc, #444]	@ (80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800383a:	60bb      	str	r3, [r7, #8]
 800383c:	e009      	b.n	8003852 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a6e      	ldr	r2, [pc, #440]	@ (80039fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d102      	bne.n	800384e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003848:	4b6d      	ldr	r3, [pc, #436]	@ (8003a00 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	e001      	b.n	8003852 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800384e:	2300      	movs	r3, #0
 8003850:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10b      	bne.n	8003870 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800385c:	f043 0220 	orr.w	r2, r3, #32
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0be      	b.n	80039ee <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff fa71 	bl	8002d5a <LL_ADC_REG_IsConversionOngoing>
 8003878:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff fa6b 	bl	8002d5a <LL_ADC_REG_IsConversionOngoing>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	f040 80a0 	bne.w	80039cc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800388c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800388e:	2b00      	cmp	r3, #0
 8003890:	f040 809c 	bne.w	80039cc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800389c:	d004      	beq.n	80038a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a55      	ldr	r2, [pc, #340]	@ (80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d101      	bne.n	80038ac <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80038a8:	4b56      	ldr	r3, [pc, #344]	@ (8003a04 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80038aa:	e000      	b.n	80038ae <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80038ac:	4b56      	ldr	r3, [pc, #344]	@ (8003a08 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80038ae:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d04b      	beq.n	8003950 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80038b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	6859      	ldr	r1, [r3, #4]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038ca:	035b      	lsls	r3, r3, #13
 80038cc:	430b      	orrs	r3, r1
 80038ce:	431a      	orrs	r2, r3
 80038d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038d2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038dc:	d004      	beq.n	80038e8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a45      	ldr	r2, [pc, #276]	@ (80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d10f      	bne.n	8003908 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80038e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80038ec:	f7ff fa22 	bl	8002d34 <LL_ADC_IsEnabled>
 80038f0:	4604      	mov	r4, r0
 80038f2:	4841      	ldr	r0, [pc, #260]	@ (80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038f4:	f7ff fa1e 	bl	8002d34 <LL_ADC_IsEnabled>
 80038f8:	4603      	mov	r3, r0
 80038fa:	4323      	orrs	r3, r4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	bf0c      	ite	eq
 8003900:	2301      	moveq	r3, #1
 8003902:	2300      	movne	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	e012      	b.n	800392e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003908:	483c      	ldr	r0, [pc, #240]	@ (80039fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800390a:	f7ff fa13 	bl	8002d34 <LL_ADC_IsEnabled>
 800390e:	4604      	mov	r4, r0
 8003910:	483b      	ldr	r0, [pc, #236]	@ (8003a00 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003912:	f7ff fa0f 	bl	8002d34 <LL_ADC_IsEnabled>
 8003916:	4603      	mov	r3, r0
 8003918:	431c      	orrs	r4, r3
 800391a:	483c      	ldr	r0, [pc, #240]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800391c:	f7ff fa0a 	bl	8002d34 <LL_ADC_IsEnabled>
 8003920:	4603      	mov	r3, r0
 8003922:	4323      	orrs	r3, r4
 8003924:	2b00      	cmp	r3, #0
 8003926:	bf0c      	ite	eq
 8003928:	2301      	moveq	r3, #1
 800392a:	2300      	movne	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d056      	beq.n	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003932:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800393a:	f023 030f 	bic.w	r3, r3, #15
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	6811      	ldr	r1, [r2, #0]
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	6892      	ldr	r2, [r2, #8]
 8003946:	430a      	orrs	r2, r1
 8003948:	431a      	orrs	r2, r3
 800394a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800394c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800394e:	e047      	b.n	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003950:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003958:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800395a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003964:	d004      	beq.n	8003970 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a23      	ldr	r2, [pc, #140]	@ (80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d10f      	bne.n	8003990 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003970:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003974:	f7ff f9de 	bl	8002d34 <LL_ADC_IsEnabled>
 8003978:	4604      	mov	r4, r0
 800397a:	481f      	ldr	r0, [pc, #124]	@ (80039f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800397c:	f7ff f9da 	bl	8002d34 <LL_ADC_IsEnabled>
 8003980:	4603      	mov	r3, r0
 8003982:	4323      	orrs	r3, r4
 8003984:	2b00      	cmp	r3, #0
 8003986:	bf0c      	ite	eq
 8003988:	2301      	moveq	r3, #1
 800398a:	2300      	movne	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	e012      	b.n	80039b6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003990:	481a      	ldr	r0, [pc, #104]	@ (80039fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003992:	f7ff f9cf 	bl	8002d34 <LL_ADC_IsEnabled>
 8003996:	4604      	mov	r4, r0
 8003998:	4819      	ldr	r0, [pc, #100]	@ (8003a00 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800399a:	f7ff f9cb 	bl	8002d34 <LL_ADC_IsEnabled>
 800399e:	4603      	mov	r3, r0
 80039a0:	431c      	orrs	r4, r3
 80039a2:	481a      	ldr	r0, [pc, #104]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80039a4:	f7ff f9c6 	bl	8002d34 <LL_ADC_IsEnabled>
 80039a8:	4603      	mov	r3, r0
 80039aa:	4323      	orrs	r3, r4
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d012      	beq.n	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80039ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80039c2:	f023 030f 	bic.w	r3, r3, #15
 80039c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80039c8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039ca:	e009      	b.n	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d0:	f043 0220 	orr.w	r2, r3, #32
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80039de:	e000      	b.n	80039e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039ea:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3784      	adds	r7, #132	@ 0x84
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd90      	pop	{r4, r7, pc}
 80039f6:	bf00      	nop
 80039f8:	50000100 	.word	0x50000100
 80039fc:	50000400 	.word	0x50000400
 8003a00:	50000500 	.word	0x50000500
 8003a04:	50000300 	.word	0x50000300
 8003a08:	50000700 	.word	0x50000700
 8003a0c:	50000600 	.word	0x50000600

08003a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a20:	4b0c      	ldr	r3, [pc, #48]	@ (8003a54 <__NVIC_SetPriorityGrouping+0x44>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a42:	4a04      	ldr	r2, [pc, #16]	@ (8003a54 <__NVIC_SetPriorityGrouping+0x44>)
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	60d3      	str	r3, [r2, #12]
}
 8003a48:	bf00      	nop
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a5c:	4b04      	ldr	r3, [pc, #16]	@ (8003a70 <__NVIC_GetPriorityGrouping+0x18>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	0a1b      	lsrs	r3, r3, #8
 8003a62:	f003 0307 	and.w	r3, r3, #7
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr
 8003a70:	e000ed00 	.word	0xe000ed00

08003a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	db0b      	blt.n	8003a9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a86:	79fb      	ldrb	r3, [r7, #7]
 8003a88:	f003 021f 	and.w	r2, r3, #31
 8003a8c:	4907      	ldr	r1, [pc, #28]	@ (8003aac <__NVIC_EnableIRQ+0x38>)
 8003a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a92:	095b      	lsrs	r3, r3, #5
 8003a94:	2001      	movs	r0, #1
 8003a96:	fa00 f202 	lsl.w	r2, r0, r2
 8003a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a9e:	bf00      	nop
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	e000e100 	.word	0xe000e100

08003ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	6039      	str	r1, [r7, #0]
 8003aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	db0a      	blt.n	8003ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	490c      	ldr	r1, [pc, #48]	@ (8003afc <__NVIC_SetPriority+0x4c>)
 8003aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ace:	0112      	lsls	r2, r2, #4
 8003ad0:	b2d2      	uxtb	r2, r2
 8003ad2:	440b      	add	r3, r1
 8003ad4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ad8:	e00a      	b.n	8003af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	4908      	ldr	r1, [pc, #32]	@ (8003b00 <__NVIC_SetPriority+0x50>)
 8003ae0:	79fb      	ldrb	r3, [r7, #7]
 8003ae2:	f003 030f 	and.w	r3, r3, #15
 8003ae6:	3b04      	subs	r3, #4
 8003ae8:	0112      	lsls	r2, r2, #4
 8003aea:	b2d2      	uxtb	r2, r2
 8003aec:	440b      	add	r3, r1
 8003aee:	761a      	strb	r2, [r3, #24]
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	e000e100 	.word	0xe000e100
 8003b00:	e000ed00 	.word	0xe000ed00

08003b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b089      	sub	sp, #36	@ 0x24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f003 0307 	and.w	r3, r3, #7
 8003b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f1c3 0307 	rsb	r3, r3, #7
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	bf28      	it	cs
 8003b22:	2304      	movcs	r3, #4
 8003b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	3304      	adds	r3, #4
 8003b2a:	2b06      	cmp	r3, #6
 8003b2c:	d902      	bls.n	8003b34 <NVIC_EncodePriority+0x30>
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	3b03      	subs	r3, #3
 8003b32:	e000      	b.n	8003b36 <NVIC_EncodePriority+0x32>
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b38:	f04f 32ff 	mov.w	r2, #4294967295
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	43da      	mvns	r2, r3
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	401a      	ands	r2, r3
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	fa01 f303 	lsl.w	r3, r1, r3
 8003b56:	43d9      	mvns	r1, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b5c:	4313      	orrs	r3, r2
         );
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3724      	adds	r7, #36	@ 0x24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
	...

08003b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	3b01      	subs	r3, #1
 8003b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b7c:	d301      	bcc.n	8003b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e00f      	b.n	8003ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b82:	4a0a      	ldr	r2, [pc, #40]	@ (8003bac <SysTick_Config+0x40>)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b8a:	210f      	movs	r1, #15
 8003b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b90:	f7ff ff8e 	bl	8003ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b94:	4b05      	ldr	r3, [pc, #20]	@ (8003bac <SysTick_Config+0x40>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b9a:	4b04      	ldr	r3, [pc, #16]	@ (8003bac <SysTick_Config+0x40>)
 8003b9c:	2207      	movs	r2, #7
 8003b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	e000e010 	.word	0xe000e010

08003bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f7ff ff29 	bl	8003a10 <__NVIC_SetPriorityGrouping>
}
 8003bbe:	bf00      	nop
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b086      	sub	sp, #24
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	4603      	mov	r3, r0
 8003bce:	60b9      	str	r1, [r7, #8]
 8003bd0:	607a      	str	r2, [r7, #4]
 8003bd2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bd4:	f7ff ff40 	bl	8003a58 <__NVIC_GetPriorityGrouping>
 8003bd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	68b9      	ldr	r1, [r7, #8]
 8003bde:	6978      	ldr	r0, [r7, #20]
 8003be0:	f7ff ff90 	bl	8003b04 <NVIC_EncodePriority>
 8003be4:	4602      	mov	r2, r0
 8003be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bea:	4611      	mov	r1, r2
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff ff5f 	bl	8003ab0 <__NVIC_SetPriority>
}
 8003bf2:	bf00      	nop
 8003bf4:	3718      	adds	r7, #24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b082      	sub	sp, #8
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	4603      	mov	r3, r0
 8003c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7ff ff33 	bl	8003a74 <__NVIC_EnableIRQ>
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b082      	sub	sp, #8
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff ffa4 	bl	8003b6c <SysTick_Config>
 8003c24:	4603      	mov	r3, r0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
	...

08003c30 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e147      	b.n	8003ed2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d106      	bne.n	8003c5c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fd fbc0 	bl	80013dc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699a      	ldr	r2, [r3, #24]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0210 	bic.w	r2, r2, #16
 8003c6a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c6c:	f7fd ff52 	bl	8001b14 <HAL_GetTick>
 8003c70:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c72:	e012      	b.n	8003c9a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003c74:	f7fd ff4e 	bl	8001b14 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b0a      	cmp	r3, #10
 8003c80:	d90b      	bls.n	8003c9a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c86:	f043 0201 	orr.w	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2203      	movs	r2, #3
 8003c92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e11b      	b.n	8003ed2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d0e5      	beq.n	8003c74 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cb8:	f7fd ff2c 	bl	8001b14 <HAL_GetTick>
 8003cbc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003cbe:	e012      	b.n	8003ce6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003cc0:	f7fd ff28 	bl	8001b14 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b0a      	cmp	r3, #10
 8003ccc:	d90b      	bls.n	8003ce6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cd2:	f043 0201 	orr.w	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2203      	movs	r2, #3
 8003cde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e0f5      	b.n	8003ed2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	f003 0301 	and.w	r3, r3, #1
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0e5      	beq.n	8003cc0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0202 	orr.w	r2, r2, #2
 8003d02:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a74      	ldr	r2, [pc, #464]	@ (8003edc <HAL_FDCAN_Init+0x2ac>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d103      	bne.n	8003d16 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003d0e:	4a74      	ldr	r2, [pc, #464]	@ (8003ee0 <HAL_FDCAN_Init+0x2b0>)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	7c1b      	ldrb	r3, [r3, #16]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d108      	bne.n	8003d30 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	699a      	ldr	r2, [r3, #24]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d2c:	619a      	str	r2, [r3, #24]
 8003d2e:	e007      	b.n	8003d40 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699a      	ldr	r2, [r3, #24]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d3e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	7c5b      	ldrb	r3, [r3, #17]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d108      	bne.n	8003d5a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d56:	619a      	str	r2, [r3, #24]
 8003d58:	e007      	b.n	8003d6a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	699a      	ldr	r2, [r3, #24]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d68:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	7c9b      	ldrb	r3, [r3, #18]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d108      	bne.n	8003d84 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	699a      	ldr	r2, [r3, #24]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d80:	619a      	str	r2, [r3, #24]
 8003d82:	e007      	b.n	8003d94 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699a      	ldr	r2, [r3, #24]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d92:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	699a      	ldr	r2, [r3, #24]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003db8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0210 	bic.w	r2, r2, #16
 8003dc8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d108      	bne.n	8003de4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699a      	ldr	r2, [r3, #24]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f042 0204 	orr.w	r2, r2, #4
 8003de0:	619a      	str	r2, [r3, #24]
 8003de2:	e02c      	b.n	8003e3e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d028      	beq.n	8003e3e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d01c      	beq.n	8003e2e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699a      	ldr	r2, [r3, #24]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003e02:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691a      	ldr	r2, [r3, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0210 	orr.w	r2, r2, #16
 8003e12:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	2b03      	cmp	r3, #3
 8003e1a:	d110      	bne.n	8003e3e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	699a      	ldr	r2, [r3, #24]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 0220 	orr.w	r2, r2, #32
 8003e2a:	619a      	str	r2, [r3, #24]
 8003e2c:	e007      	b.n	8003e3e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	699a      	ldr	r2, [r3, #24]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f042 0220 	orr.w	r2, r2, #32
 8003e3c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	69db      	ldr	r3, [r3, #28]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e4e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e56:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e66:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e68:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e72:	d115      	bne.n	8003ea0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e78:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e82:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e8c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e94:	3b01      	subs	r3, #1
 8003e96:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e9c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e9e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fab8 	bl	800442c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40006400 	.word	0x40006400
 8003ee0:	40006500 	.word	0x40006500

08003ee4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b08b      	sub	sp, #44	@ 0x2c
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
 8003ef0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003efc:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003efe:	7efb      	ldrb	r3, [r7, #27]
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	f040 80e8 	bne.w	80040d6 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	2b40      	cmp	r3, #64	@ 0x40
 8003f0a:	d137      	bne.n	8003f7c <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d107      	bne.n	8003f2c <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f20:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0db      	b.n	80040e4 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f3c:	d10a      	bne.n	8003f54 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f4e:	d101      	bne.n	8003f54 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003f50:	2301      	movs	r3, #1
 8003f52:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5c:	0a1b      	lsrs	r3, r3, #8
 8003f5e:	f003 0303 	and.w	r3, r3, #3
 8003f62:	69fa      	ldr	r2, [r7, #28]
 8003f64:	4413      	add	r3, r2
 8003f66:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003f6c:	69fa      	ldr	r2, [r7, #28]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	4413      	add	r3, r2
 8003f74:	00db      	lsls	r3, r3, #3
 8003f76:	440b      	add	r3, r1
 8003f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f7a:	e036      	b.n	8003fea <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f84:	f003 030f 	and.w	r3, r3, #15
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d107      	bne.n	8003f9c <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e0a3      	b.n	80040e4 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fa4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fac:	d10a      	bne.n	8003fc4 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fbe:	d101      	bne.n	8003fc4 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fcc:	0a1b      	lsrs	r3, r3, #8
 8003fce:	f003 0303 	and.w	r3, r3, #3
 8003fd2:	69fa      	ldr	r2, [r7, #28]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003fdc:	69fa      	ldr	r2, [r7, #28]
 8003fde:	4613      	mov	r3, r2
 8003fe0:	00db      	lsls	r3, r3, #3
 8003fe2:	4413      	add	r3, r2
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	440b      	add	r3, r1
 8003fe8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d107      	bne.n	800400e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	0c9b      	lsrs	r3, r3, #18
 8004004:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	601a      	str	r2, [r3, #0]
 800400c:	e005      	b.n	800401a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004034:	3304      	adds	r3, #4
 8004036:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	b29a      	uxth	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	0c1b      	lsrs	r3, r3, #16
 8004048:	f003 020f 	and.w	r2, r3, #15
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	0e1b      	lsrs	r3, r3, #24
 800406e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	0fda      	lsrs	r2, r3, #31
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004082:	3304      	adds	r3, #4
 8004084:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004088:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800408a:	2300      	movs	r3, #0
 800408c:	623b      	str	r3, [r7, #32]
 800408e:	e00a      	b.n	80040a6 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	441a      	add	r2, r3
 8004096:	6839      	ldr	r1, [r7, #0]
 8004098:	6a3b      	ldr	r3, [r7, #32]
 800409a:	440b      	add	r3, r1
 800409c:	7812      	ldrb	r2, [r2, #0]
 800409e:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	3301      	adds	r3, #1
 80040a4:	623b      	str	r3, [r7, #32]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	4a11      	ldr	r2, [pc, #68]	@ (80040f0 <HAL_FDCAN_GetRxMessage+0x20c>)
 80040ac:	5cd3      	ldrb	r3, [r2, r3]
 80040ae:	461a      	mov	r2, r3
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d3ec      	bcc.n	8004090 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	2b40      	cmp	r3, #64	@ 0x40
 80040ba:	d105      	bne.n	80040c8 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	69fa      	ldr	r2, [r7, #28]
 80040c2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80040c6:	e004      	b.n	80040d2 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	69fa      	ldr	r2, [r7, #28]
 80040ce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	e006      	b.n	80040e4 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040da:	f043 0208 	orr.w	r2, r3, #8
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
  }
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	372c      	adds	r7, #44	@ 0x2c
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	08008cec 	.word	0x08008cec

080040f4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08c      	sub	sp, #48	@ 0x30
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004102:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004106:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800410e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004110:	4013      	ands	r3, r2
 8004112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004126:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004128:	4013      	ands	r3, r2
 800412a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004132:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004136:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800413e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004140:	4013      	ands	r3, r2
 8004142:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800414a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800414e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004156:	6a3a      	ldr	r2, [r7, #32]
 8004158:	4013      	ands	r3, r2
 800415a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004162:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8004166:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416e:	69fa      	ldr	r2, [r7, #28]
 8004170:	4013      	ands	r3, r2
 8004172:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800417a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004182:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	099b      	lsrs	r3, r3, #6
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00c      	beq.n	80041aa <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	099b      	lsrs	r3, r3, #6
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b00      	cmp	r3, #0
 800419a:	d006      	beq.n	80041aa <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2240      	movs	r2, #64	@ 0x40
 80041a2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 f922 	bl	80043ee <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	0a1b      	lsrs	r3, r3, #8
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d01a      	beq.n	80041ec <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	0a1b      	lsrs	r3, r3, #8
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d014      	beq.n	80041ec <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80041ca:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	4013      	ands	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80041e2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80041e4:	6939      	ldr	r1, [r7, #16]
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f8e2 	bl	80043b0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80041ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d007      	beq.n	8004202 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041f8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80041fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f8ac 	bl	800435a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004204:	2b00      	cmp	r3, #0
 8004206:	d007      	beq.n	8004218 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800420e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004210:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fc fa1a 	bl	800064c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421a:	2b00      	cmp	r3, #0
 800421c:	d007      	beq.n	800422e <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004224:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004226:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f8a1 	bl	8004370 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	0a5b      	lsrs	r3, r3, #9
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00d      	beq.n	8004256 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	0a5b      	lsrs	r3, r3, #9
 800423e:	f003 0301 	and.w	r3, r3, #1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d007      	beq.n	8004256 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800424e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f898 	bl	8004386 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	09db      	lsrs	r3, r3, #7
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d019      	beq.n	8004296 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	09db      	lsrs	r3, r3, #7
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b00      	cmp	r3, #0
 800426c:	d013      	beq.n	8004296 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004276:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4013      	ands	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2280      	movs	r2, #128	@ 0x80
 800428c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800428e:	68f9      	ldr	r1, [r7, #12]
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 f882 	bl	800439a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	0b5b      	lsrs	r3, r3, #13
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00d      	beq.n	80042be <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	0b5b      	lsrs	r3, r3, #13
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d007      	beq.n	80042be <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80042b6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f884 	bl	80043c6 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	0bdb      	lsrs	r3, r3, #15
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00d      	beq.n	80042e6 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	0bdb      	lsrs	r3, r3, #15
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d007      	beq.n	80042e6 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80042de:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 f87a 	bl	80043da <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	0b9b      	lsrs	r3, r3, #14
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d010      	beq.n	8004314 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	0b9b      	lsrs	r3, r3, #14
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004306:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800430c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d007      	beq.n	800432a <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	69fa      	ldr	r2, [r7, #28]
 8004320:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004322:	69f9      	ldr	r1, [r7, #28]
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 f876 	bl	8004416 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d009      	beq.n	8004344 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6a3a      	ldr	r2, [r7, #32]
 8004336:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800433c:	6a3b      	ldr	r3, [r7, #32]
 800433e:	431a      	orrs	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 f858 	bl	8004402 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8004352:	bf00      	nop
 8004354:	3730      	adds	r7, #48	@ 0x30
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
 80043a2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr

080043da <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80043da:	b480      	push	{r7}
 80043dc:	b083      	sub	sp, #12
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80043e2:	bf00      	nop
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr

080043ee <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b083      	sub	sp, #12
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80043f6:	bf00      	nop
 80043f8:	370c      	adds	r7, #12
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr

08004402 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004402:	b480      	push	{r7}
 8004404:	b083      	sub	sp, #12
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800440a:	bf00      	nop
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004416:	b480      	push	{r7}
 8004418:	b083      	sub	sp, #12
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
 800441e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004434:	4b30      	ldr	r3, [pc, #192]	@ (80044f8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8004436:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a2f      	ldr	r2, [pc, #188]	@ (80044fc <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d103      	bne.n	800444a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004448:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a2c      	ldr	r2, [pc, #176]	@ (8004500 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d103      	bne.n	800445c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800445a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800446a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004472:	041a      	lsls	r2, r3, #16
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004490:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004498:	061a      	lsls	r2, r3, #24
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	e005      	b.n	80044de <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	3304      	adds	r3, #4
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80044e4:	68fa      	ldr	r2, [r7, #12]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d3f3      	bcc.n	80044d2 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80044ea:	bf00      	nop
 80044ec:	bf00      	nop
 80044ee:	3714      	adds	r7, #20
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr
 80044f8:	4000a400 	.word	0x4000a400
 80044fc:	40006800 	.word	0x40006800
 8004500:	40006c00 	.word	0x40006c00

08004504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004504:	b480      	push	{r7}
 8004506:	b087      	sub	sp, #28
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004512:	e15a      	b.n	80047ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	2101      	movs	r1, #1
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	fa01 f303 	lsl.w	r3, r1, r3
 8004520:	4013      	ands	r3, r2
 8004522:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2b00      	cmp	r3, #0
 8004528:	f000 814c 	beq.w	80047c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 0303 	and.w	r3, r3, #3
 8004534:	2b01      	cmp	r3, #1
 8004536:	d005      	beq.n	8004544 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004540:	2b02      	cmp	r3, #2
 8004542:	d130      	bne.n	80045a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	2203      	movs	r2, #3
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4013      	ands	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	68da      	ldr	r2, [r3, #12]
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4313      	orrs	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800457a:	2201      	movs	r2, #1
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	43db      	mvns	r3, r3
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4013      	ands	r3, r2
 8004588:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	091b      	lsrs	r3, r3, #4
 8004590:	f003 0201 	and.w	r2, r3, #1
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	4313      	orrs	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	2b03      	cmp	r3, #3
 80045b0:	d017      	beq.n	80045e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	2203      	movs	r2, #3
 80045be:	fa02 f303 	lsl.w	r3, r2, r3
 80045c2:	43db      	mvns	r3, r3
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	4013      	ands	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d123      	bne.n	8004636 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	08da      	lsrs	r2, r3, #3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	3208      	adds	r2, #8
 80045f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	220f      	movs	r2, #15
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	43db      	mvns	r3, r3
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	4013      	ands	r3, r2
 8004610:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	691a      	ldr	r2, [r3, #16]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f003 0307 	and.w	r3, r3, #7
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	fa02 f303 	lsl.w	r3, r2, r3
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	4313      	orrs	r3, r2
 8004626:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	08da      	lsrs	r2, r3, #3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	3208      	adds	r2, #8
 8004630:	6939      	ldr	r1, [r7, #16]
 8004632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	2203      	movs	r2, #3
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43db      	mvns	r3, r3
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4013      	ands	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f003 0203 	and.w	r2, r3, #3
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004672:	2b00      	cmp	r3, #0
 8004674:	f000 80a6 	beq.w	80047c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004678:	4b5b      	ldr	r3, [pc, #364]	@ (80047e8 <HAL_GPIO_Init+0x2e4>)
 800467a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800467c:	4a5a      	ldr	r2, [pc, #360]	@ (80047e8 <HAL_GPIO_Init+0x2e4>)
 800467e:	f043 0301 	orr.w	r3, r3, #1
 8004682:	6613      	str	r3, [r2, #96]	@ 0x60
 8004684:	4b58      	ldr	r3, [pc, #352]	@ (80047e8 <HAL_GPIO_Init+0x2e4>)
 8004686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	60bb      	str	r3, [r7, #8]
 800468e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004690:	4a56      	ldr	r2, [pc, #344]	@ (80047ec <HAL_GPIO_Init+0x2e8>)
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	089b      	lsrs	r3, r3, #2
 8004696:	3302      	adds	r3, #2
 8004698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800469c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	f003 0303 	and.w	r3, r3, #3
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	220f      	movs	r2, #15
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	43db      	mvns	r3, r3
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	4013      	ands	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80046ba:	d01f      	beq.n	80046fc <HAL_GPIO_Init+0x1f8>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a4c      	ldr	r2, [pc, #304]	@ (80047f0 <HAL_GPIO_Init+0x2ec>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d019      	beq.n	80046f8 <HAL_GPIO_Init+0x1f4>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a4b      	ldr	r2, [pc, #300]	@ (80047f4 <HAL_GPIO_Init+0x2f0>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d013      	beq.n	80046f4 <HAL_GPIO_Init+0x1f0>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a4a      	ldr	r2, [pc, #296]	@ (80047f8 <HAL_GPIO_Init+0x2f4>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d00d      	beq.n	80046f0 <HAL_GPIO_Init+0x1ec>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a49      	ldr	r2, [pc, #292]	@ (80047fc <HAL_GPIO_Init+0x2f8>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d007      	beq.n	80046ec <HAL_GPIO_Init+0x1e8>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a48      	ldr	r2, [pc, #288]	@ (8004800 <HAL_GPIO_Init+0x2fc>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d101      	bne.n	80046e8 <HAL_GPIO_Init+0x1e4>
 80046e4:	2305      	movs	r3, #5
 80046e6:	e00a      	b.n	80046fe <HAL_GPIO_Init+0x1fa>
 80046e8:	2306      	movs	r3, #6
 80046ea:	e008      	b.n	80046fe <HAL_GPIO_Init+0x1fa>
 80046ec:	2304      	movs	r3, #4
 80046ee:	e006      	b.n	80046fe <HAL_GPIO_Init+0x1fa>
 80046f0:	2303      	movs	r3, #3
 80046f2:	e004      	b.n	80046fe <HAL_GPIO_Init+0x1fa>
 80046f4:	2302      	movs	r3, #2
 80046f6:	e002      	b.n	80046fe <HAL_GPIO_Init+0x1fa>
 80046f8:	2301      	movs	r3, #1
 80046fa:	e000      	b.n	80046fe <HAL_GPIO_Init+0x1fa>
 80046fc:	2300      	movs	r3, #0
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	f002 0203 	and.w	r2, r2, #3
 8004704:	0092      	lsls	r2, r2, #2
 8004706:	4093      	lsls	r3, r2
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	4313      	orrs	r3, r2
 800470c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800470e:	4937      	ldr	r1, [pc, #220]	@ (80047ec <HAL_GPIO_Init+0x2e8>)
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	089b      	lsrs	r3, r3, #2
 8004714:	3302      	adds	r3, #2
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800471c:	4b39      	ldr	r3, [pc, #228]	@ (8004804 <HAL_GPIO_Init+0x300>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	43db      	mvns	r3, r3
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4013      	ands	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d003      	beq.n	8004740 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004740:	4a30      	ldr	r2, [pc, #192]	@ (8004804 <HAL_GPIO_Init+0x300>)
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004746:	4b2f      	ldr	r3, [pc, #188]	@ (8004804 <HAL_GPIO_Init+0x300>)
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	43db      	mvns	r3, r3
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	4013      	ands	r3, r2
 8004754:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800476a:	4a26      	ldr	r2, [pc, #152]	@ (8004804 <HAL_GPIO_Init+0x300>)
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004770:	4b24      	ldr	r3, [pc, #144]	@ (8004804 <HAL_GPIO_Init+0x300>)
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	43db      	mvns	r3, r3
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4013      	ands	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004788:	2b00      	cmp	r3, #0
 800478a:	d003      	beq.n	8004794 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	4313      	orrs	r3, r2
 8004792:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004794:	4a1b      	ldr	r2, [pc, #108]	@ (8004804 <HAL_GPIO_Init+0x300>)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800479a:	4b1a      	ldr	r3, [pc, #104]	@ (8004804 <HAL_GPIO_Init+0x300>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	43db      	mvns	r3, r3
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	4013      	ands	r3, r2
 80047a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047be:	4a11      	ldr	r2, [pc, #68]	@ (8004804 <HAL_GPIO_Init+0x300>)
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	3301      	adds	r3, #1
 80047c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f47f ae9d 	bne.w	8004514 <HAL_GPIO_Init+0x10>
  }
}
 80047da:	bf00      	nop
 80047dc:	bf00      	nop
 80047de:	371c      	adds	r7, #28
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40021000 	.word	0x40021000
 80047ec:	40010000 	.word	0x40010000
 80047f0:	48000400 	.word	0x48000400
 80047f4:	48000800 	.word	0x48000800
 80047f8:	48000c00 	.word	0x48000c00
 80047fc:	48001000 	.word	0x48001000
 8004800:	48001400 	.word	0x48001400
 8004804:	40010400 	.word	0x40010400

08004808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	807b      	strh	r3, [r7, #2]
 8004814:	4613      	mov	r3, r2
 8004816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004818:	787b      	ldrb	r3, [r7, #1]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800481e:	887a      	ldrh	r2, [r7, #2]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004824:	e002      	b.n	800482c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004826:	887a      	ldrh	r2, [r7, #2]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	460b      	mov	r3, r1
 8004842:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800484a:	887a      	ldrh	r2, [r7, #2]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4013      	ands	r3, r2
 8004850:	041a      	lsls	r2, r3, #16
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	43d9      	mvns	r1, r3
 8004856:	887b      	ldrh	r3, [r7, #2]
 8004858:	400b      	ands	r3, r1
 800485a:	431a      	orrs	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	619a      	str	r2, [r3, #24]
}
 8004860:	bf00      	nop
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d141      	bne.n	80048fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800487a:	4b4b      	ldr	r3, [pc, #300]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004886:	d131      	bne.n	80048ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004888:	4b47      	ldr	r3, [pc, #284]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800488a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800488e:	4a46      	ldr	r2, [pc, #280]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004890:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004894:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004898:	4b43      	ldr	r3, [pc, #268]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048a0:	4a41      	ldr	r2, [pc, #260]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80048a8:	4b40      	ldr	r3, [pc, #256]	@ (80049ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2232      	movs	r2, #50	@ 0x32
 80048ae:	fb02 f303 	mul.w	r3, r2, r3
 80048b2:	4a3f      	ldr	r2, [pc, #252]	@ (80049b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80048b4:	fba2 2303 	umull	r2, r3, r2, r3
 80048b8:	0c9b      	lsrs	r3, r3, #18
 80048ba:	3301      	adds	r3, #1
 80048bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048be:	e002      	b.n	80048c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	3b01      	subs	r3, #1
 80048c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048c6:	4b38      	ldr	r3, [pc, #224]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048d2:	d102      	bne.n	80048da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1f2      	bne.n	80048c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048da:	4b33      	ldr	r3, [pc, #204]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e6:	d158      	bne.n	800499a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e057      	b.n	800499c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048ec:	4b2e      	ldr	r3, [pc, #184]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048f2:	4a2d      	ldr	r2, [pc, #180]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80048fc:	e04d      	b.n	800499a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004904:	d141      	bne.n	800498a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004906:	4b28      	ldr	r3, [pc, #160]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800490e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004912:	d131      	bne.n	8004978 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004914:	4b24      	ldr	r3, [pc, #144]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800491a:	4a23      	ldr	r2, [pc, #140]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800491c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004920:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004924:	4b20      	ldr	r3, [pc, #128]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800492c:	4a1e      	ldr	r2, [pc, #120]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800492e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004932:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004934:	4b1d      	ldr	r3, [pc, #116]	@ (80049ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2232      	movs	r2, #50	@ 0x32
 800493a:	fb02 f303 	mul.w	r3, r2, r3
 800493e:	4a1c      	ldr	r2, [pc, #112]	@ (80049b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004940:	fba2 2303 	umull	r2, r3, r2, r3
 8004944:	0c9b      	lsrs	r3, r3, #18
 8004946:	3301      	adds	r3, #1
 8004948:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800494a:	e002      	b.n	8004952 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	3b01      	subs	r3, #1
 8004950:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004952:	4b15      	ldr	r3, [pc, #84]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800495a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800495e:	d102      	bne.n	8004966 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1f2      	bne.n	800494c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004966:	4b10      	ldr	r3, [pc, #64]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800496e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004972:	d112      	bne.n	800499a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e011      	b.n	800499c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004978:	4b0b      	ldr	r3, [pc, #44]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800497a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800497e:	4a0a      	ldr	r2, [pc, #40]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004984:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004988:	e007      	b.n	800499a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800498a:	4b07      	ldr	r3, [pc, #28]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004992:	4a05      	ldr	r2, [pc, #20]	@ (80049a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004994:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004998:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800499a:	2300      	movs	r3, #0
}
 800499c:	4618      	mov	r0, r3
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	40007000 	.word	0x40007000
 80049ac:	2000000c 	.word	0x2000000c
 80049b0:	431bde83 	.word	0x431bde83

080049b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80049b8:	4b05      	ldr	r3, [pc, #20]	@ (80049d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	4a04      	ldr	r2, [pc, #16]	@ (80049d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80049be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049c2:	6093      	str	r3, [r2, #8]
}
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	40007000 	.word	0x40007000

080049d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e2fe      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d075      	beq.n	8004ade <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049f2:	4b97      	ldr	r3, [pc, #604]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 030c 	and.w	r3, r3, #12
 80049fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049fc:	4b94      	ldr	r3, [pc, #592]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f003 0303 	and.w	r3, r3, #3
 8004a04:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	2b0c      	cmp	r3, #12
 8004a0a:	d102      	bne.n	8004a12 <HAL_RCC_OscConfig+0x3e>
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	2b03      	cmp	r3, #3
 8004a10:	d002      	beq.n	8004a18 <HAL_RCC_OscConfig+0x44>
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d10b      	bne.n	8004a30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a18:	4b8d      	ldr	r3, [pc, #564]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d05b      	beq.n	8004adc <HAL_RCC_OscConfig+0x108>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d157      	bne.n	8004adc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e2d9      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a38:	d106      	bne.n	8004a48 <HAL_RCC_OscConfig+0x74>
 8004a3a:	4b85      	ldr	r3, [pc, #532]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a84      	ldr	r2, [pc, #528]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a44:	6013      	str	r3, [r2, #0]
 8004a46:	e01d      	b.n	8004a84 <HAL_RCC_OscConfig+0xb0>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a50:	d10c      	bne.n	8004a6c <HAL_RCC_OscConfig+0x98>
 8004a52:	4b7f      	ldr	r3, [pc, #508]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a7e      	ldr	r2, [pc, #504]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	4b7c      	ldr	r3, [pc, #496]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a7b      	ldr	r2, [pc, #492]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a68:	6013      	str	r3, [r2, #0]
 8004a6a:	e00b      	b.n	8004a84 <HAL_RCC_OscConfig+0xb0>
 8004a6c:	4b78      	ldr	r3, [pc, #480]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a77      	ldr	r2, [pc, #476]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a76:	6013      	str	r3, [r2, #0]
 8004a78:	4b75      	ldr	r3, [pc, #468]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a74      	ldr	r2, [pc, #464]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004a7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d013      	beq.n	8004ab4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fd f842 	bl	8001b14 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a94:	f7fd f83e 	bl	8001b14 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b64      	cmp	r3, #100	@ 0x64
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e29e      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aa6:	4b6a      	ldr	r3, [pc, #424]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0f0      	beq.n	8004a94 <HAL_RCC_OscConfig+0xc0>
 8004ab2:	e014      	b.n	8004ade <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab4:	f7fd f82e 	bl	8001b14 <HAL_GetTick>
 8004ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004aba:	e008      	b.n	8004ace <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004abc:	f7fd f82a 	bl	8001b14 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	2b64      	cmp	r3, #100	@ 0x64
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e28a      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ace:	4b60      	ldr	r3, [pc, #384]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1f0      	bne.n	8004abc <HAL_RCC_OscConfig+0xe8>
 8004ada:	e000      	b.n	8004ade <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004adc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d075      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004aea:	4b59      	ldr	r3, [pc, #356]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f003 030c 	and.w	r3, r3, #12
 8004af2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004af4:	4b56      	ldr	r3, [pc, #344]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	f003 0303 	and.w	r3, r3, #3
 8004afc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	2b0c      	cmp	r3, #12
 8004b02:	d102      	bne.n	8004b0a <HAL_RCC_OscConfig+0x136>
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d002      	beq.n	8004b10 <HAL_RCC_OscConfig+0x13c>
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	d11f      	bne.n	8004b50 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b10:	4b4f      	ldr	r3, [pc, #316]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <HAL_RCC_OscConfig+0x154>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e25d      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b28:	4b49      	ldr	r3, [pc, #292]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	061b      	lsls	r3, r3, #24
 8004b36:	4946      	ldr	r1, [pc, #280]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004b3c:	4b45      	ldr	r3, [pc, #276]	@ (8004c54 <HAL_RCC_OscConfig+0x280>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7fc ff9b 	bl	8001a7c <HAL_InitTick>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d043      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e249      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d023      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b58:	4b3d      	ldr	r3, [pc, #244]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a3c      	ldr	r2, [pc, #240]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b64:	f7fc ffd6 	bl	8001b14 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b6c:	f7fc ffd2 	bl	8001b14 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e232      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b7e:	4b34      	ldr	r3, [pc, #208]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0f0      	beq.n	8004b6c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b8a:	4b31      	ldr	r3, [pc, #196]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	061b      	lsls	r3, r3, #24
 8004b98:	492d      	ldr	r1, [pc, #180]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	604b      	str	r3, [r1, #4]
 8004b9e:	e01a      	b.n	8004bd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a2a      	ldr	r2, [pc, #168]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004ba6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004baa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bac:	f7fc ffb2 	bl	8001b14 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bb4:	f7fc ffae 	bl	8001b14 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e20e      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bc6:	4b22      	ldr	r3, [pc, #136]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f0      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x1e0>
 8004bd2:	e000      	b.n	8004bd6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bd4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0308 	and.w	r3, r3, #8
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d041      	beq.n	8004c66 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d01c      	beq.n	8004c24 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bea:	4b19      	ldr	r3, [pc, #100]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bf0:	4a17      	ldr	r2, [pc, #92]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfa:	f7fc ff8b 	bl	8001b14 <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c00:	e008      	b.n	8004c14 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c02:	f7fc ff87 	bl	8001b14 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d901      	bls.n	8004c14 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e1e7      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c14:	4b0e      	ldr	r3, [pc, #56]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0ef      	beq.n	8004c02 <HAL_RCC_OscConfig+0x22e>
 8004c22:	e020      	b.n	8004c66 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c24:	4b0a      	ldr	r3, [pc, #40]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004c26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c2a:	4a09      	ldr	r2, [pc, #36]	@ (8004c50 <HAL_RCC_OscConfig+0x27c>)
 8004c2c:	f023 0301 	bic.w	r3, r3, #1
 8004c30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c34:	f7fc ff6e 	bl	8001b14 <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c3a:	e00d      	b.n	8004c58 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c3c:	f7fc ff6a 	bl	8001b14 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d906      	bls.n	8004c58 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e1ca      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
 8004c4e:	bf00      	nop
 8004c50:	40021000 	.word	0x40021000
 8004c54:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c58:	4b8c      	ldr	r3, [pc, #560]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c5e:	f003 0302 	and.w	r3, r3, #2
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1ea      	bne.n	8004c3c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0304 	and.w	r3, r3, #4
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 80a6 	beq.w	8004dc0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c74:	2300      	movs	r3, #0
 8004c76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c78:	4b84      	ldr	r3, [pc, #528]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <HAL_RCC_OscConfig+0x2b4>
 8004c84:	2301      	movs	r3, #1
 8004c86:	e000      	b.n	8004c8a <HAL_RCC_OscConfig+0x2b6>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00d      	beq.n	8004caa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c8e:	4b7f      	ldr	r3, [pc, #508]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c92:	4a7e      	ldr	r2, [pc, #504]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c98:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c9a:	4b7c      	ldr	r3, [pc, #496]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ca2:	60fb      	str	r3, [r7, #12]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004caa:	4b79      	ldr	r3, [pc, #484]	@ (8004e90 <HAL_RCC_OscConfig+0x4bc>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d118      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cb6:	4b76      	ldr	r3, [pc, #472]	@ (8004e90 <HAL_RCC_OscConfig+0x4bc>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a75      	ldr	r2, [pc, #468]	@ (8004e90 <HAL_RCC_OscConfig+0x4bc>)
 8004cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc2:	f7fc ff27 	bl	8001b14 <HAL_GetTick>
 8004cc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cc8:	e008      	b.n	8004cdc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cca:	f7fc ff23 	bl	8001b14 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e183      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cdc:	4b6c      	ldr	r3, [pc, #432]	@ (8004e90 <HAL_RCC_OscConfig+0x4bc>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d0f0      	beq.n	8004cca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d108      	bne.n	8004d02 <HAL_RCC_OscConfig+0x32e>
 8004cf0:	4b66      	ldr	r3, [pc, #408]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cf6:	4a65      	ldr	r2, [pc, #404]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004cf8:	f043 0301 	orr.w	r3, r3, #1
 8004cfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d00:	e024      	b.n	8004d4c <HAL_RCC_OscConfig+0x378>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	2b05      	cmp	r3, #5
 8004d08:	d110      	bne.n	8004d2c <HAL_RCC_OscConfig+0x358>
 8004d0a:	4b60      	ldr	r3, [pc, #384]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d10:	4a5e      	ldr	r2, [pc, #376]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d12:	f043 0304 	orr.w	r3, r3, #4
 8004d16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d1a:	4b5c      	ldr	r3, [pc, #368]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d20:	4a5a      	ldr	r2, [pc, #360]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d22:	f043 0301 	orr.w	r3, r3, #1
 8004d26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d2a:	e00f      	b.n	8004d4c <HAL_RCC_OscConfig+0x378>
 8004d2c:	4b57      	ldr	r3, [pc, #348]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d32:	4a56      	ldr	r2, [pc, #344]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d34:	f023 0301 	bic.w	r3, r3, #1
 8004d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d3c:	4b53      	ldr	r3, [pc, #332]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d42:	4a52      	ldr	r2, [pc, #328]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d44:	f023 0304 	bic.w	r3, r3, #4
 8004d48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d016      	beq.n	8004d82 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d54:	f7fc fede 	bl	8001b14 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d5a:	e00a      	b.n	8004d72 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d5c:	f7fc feda 	bl	8001b14 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e138      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d72:	4b46      	ldr	r3, [pc, #280]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d0ed      	beq.n	8004d5c <HAL_RCC_OscConfig+0x388>
 8004d80:	e015      	b.n	8004dae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d82:	f7fc fec7 	bl	8001b14 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d88:	e00a      	b.n	8004da0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8a:	f7fc fec3 	bl	8001b14 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e121      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004da0:	4b3a      	ldr	r3, [pc, #232]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1ed      	bne.n	8004d8a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004dae:	7ffb      	ldrb	r3, [r7, #31]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d105      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004db4:	4b35      	ldr	r3, [pc, #212]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db8:	4a34      	ldr	r2, [pc, #208]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dbe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0320 	and.w	r3, r3, #32
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d03c      	beq.n	8004e46 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01c      	beq.n	8004e0e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004dd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dda:	4a2c      	ldr	r2, [pc, #176]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004ddc:	f043 0301 	orr.w	r3, r3, #1
 8004de0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de4:	f7fc fe96 	bl	8001b14 <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dec:	f7fc fe92 	bl	8001b14 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e0f2      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004dfe:	4b23      	ldr	r3, [pc, #140]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004e00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0ef      	beq.n	8004dec <HAL_RCC_OscConfig+0x418>
 8004e0c:	e01b      	b.n	8004e46 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004e10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e14:	4a1d      	ldr	r2, [pc, #116]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004e16:	f023 0301 	bic.w	r3, r3, #1
 8004e1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e1e:	f7fc fe79 	bl	8001b14 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e24:	e008      	b.n	8004e38 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e26:	f7fc fe75 	bl	8001b14 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d901      	bls.n	8004e38 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e0d5      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e38:	4b14      	ldr	r3, [pc, #80]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004e3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1ef      	bne.n	8004e26 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	69db      	ldr	r3, [r3, #28]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f000 80c9 	beq.w	8004fe2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e50:	4b0e      	ldr	r3, [pc, #56]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f003 030c 	and.w	r3, r3, #12
 8004e58:	2b0c      	cmp	r3, #12
 8004e5a:	f000 8083 	beq.w	8004f64 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d15e      	bne.n	8004f24 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e66:	4b09      	ldr	r3, [pc, #36]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a08      	ldr	r2, [pc, #32]	@ (8004e8c <HAL_RCC_OscConfig+0x4b8>)
 8004e6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e72:	f7fc fe4f 	bl	8001b14 <HAL_GetTick>
 8004e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e78:	e00c      	b.n	8004e94 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e7a:	f7fc fe4b 	bl	8001b14 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d905      	bls.n	8004e94 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e0ab      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e94:	4b55      	ldr	r3, [pc, #340]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1ec      	bne.n	8004e7a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ea0:	4b52      	ldr	r3, [pc, #328]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	4b52      	ldr	r3, [pc, #328]	@ (8004ff0 <HAL_RCC_OscConfig+0x61c>)
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	6a11      	ldr	r1, [r2, #32]
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eb0:	3a01      	subs	r2, #1
 8004eb2:	0112      	lsls	r2, r2, #4
 8004eb4:	4311      	orrs	r1, r2
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004eba:	0212      	lsls	r2, r2, #8
 8004ebc:	4311      	orrs	r1, r2
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ec2:	0852      	lsrs	r2, r2, #1
 8004ec4:	3a01      	subs	r2, #1
 8004ec6:	0552      	lsls	r2, r2, #21
 8004ec8:	4311      	orrs	r1, r2
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ece:	0852      	lsrs	r2, r2, #1
 8004ed0:	3a01      	subs	r2, #1
 8004ed2:	0652      	lsls	r2, r2, #25
 8004ed4:	4311      	orrs	r1, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004eda:	06d2      	lsls	r2, r2, #27
 8004edc:	430a      	orrs	r2, r1
 8004ede:	4943      	ldr	r1, [pc, #268]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ee4:	4b41      	ldr	r3, [pc, #260]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a40      	ldr	r2, [pc, #256]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004eea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004eee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ef0:	4b3e      	ldr	r3, [pc, #248]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	4a3d      	ldr	r2, [pc, #244]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004ef6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004efa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004efc:	f7fc fe0a 	bl	8001b14 <HAL_GetTick>
 8004f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f02:	e008      	b.n	8004f16 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f04:	f7fc fe06 	bl	8001b14 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d901      	bls.n	8004f16 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e066      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f16:	4b35      	ldr	r3, [pc, #212]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d0f0      	beq.n	8004f04 <HAL_RCC_OscConfig+0x530>
 8004f22:	e05e      	b.n	8004fe2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f24:	4b31      	ldr	r3, [pc, #196]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a30      	ldr	r2, [pc, #192]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f30:	f7fc fdf0 	bl	8001b14 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f38:	f7fc fdec 	bl	8001b14 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e04c      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f4a:	4b28      	ldr	r3, [pc, #160]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1f0      	bne.n	8004f38 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004f56:	4b25      	ldr	r3, [pc, #148]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	4924      	ldr	r1, [pc, #144]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f5c:	4b25      	ldr	r3, [pc, #148]	@ (8004ff4 <HAL_RCC_OscConfig+0x620>)
 8004f5e:	4013      	ands	r3, r2
 8004f60:	60cb      	str	r3, [r1, #12]
 8004f62:	e03e      	b.n	8004fe2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d101      	bne.n	8004f70 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e039      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004f70:	4b1e      	ldr	r3, [pc, #120]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f003 0203 	and.w	r2, r3, #3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d12c      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d123      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d11b      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d113      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc0:	085b      	lsrs	r3, r3, #1
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d109      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fd4:	085b      	lsrs	r3, r3, #1
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d001      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e000      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3720      	adds	r7, #32
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	019f800c 	.word	0x019f800c
 8004ff4:	feeefffc 	.word	0xfeeefffc

08004ff8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005002:	2300      	movs	r3, #0
 8005004:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e11e      	b.n	800524e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005010:	4b91      	ldr	r3, [pc, #580]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 030f 	and.w	r3, r3, #15
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	429a      	cmp	r2, r3
 800501c:	d910      	bls.n	8005040 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800501e:	4b8e      	ldr	r3, [pc, #568]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f023 020f 	bic.w	r2, r3, #15
 8005026:	498c      	ldr	r1, [pc, #560]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	4313      	orrs	r3, r2
 800502c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800502e:	4b8a      	ldr	r3, [pc, #552]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 030f 	and.w	r3, r3, #15
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	429a      	cmp	r2, r3
 800503a:	d001      	beq.n	8005040 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e106      	b.n	800524e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0301 	and.w	r3, r3, #1
 8005048:	2b00      	cmp	r3, #0
 800504a:	d073      	beq.n	8005134 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	2b03      	cmp	r3, #3
 8005052:	d129      	bne.n	80050a8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005054:	4b81      	ldr	r3, [pc, #516]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e0f4      	b.n	800524e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005064:	f000 f99e 	bl	80053a4 <RCC_GetSysClockFreqFromPLLSource>
 8005068:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	4a7c      	ldr	r2, [pc, #496]	@ (8005260 <HAL_RCC_ClockConfig+0x268>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d93f      	bls.n	80050f2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005072:	4b7a      	ldr	r3, [pc, #488]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d009      	beq.n	8005092 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005086:	2b00      	cmp	r3, #0
 8005088:	d033      	beq.n	80050f2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800508e:	2b00      	cmp	r3, #0
 8005090:	d12f      	bne.n	80050f2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005092:	4b72      	ldr	r3, [pc, #456]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800509a:	4a70      	ldr	r2, [pc, #448]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 800509c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050a0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80050a2:	2380      	movs	r3, #128	@ 0x80
 80050a4:	617b      	str	r3, [r7, #20]
 80050a6:	e024      	b.n	80050f2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d107      	bne.n	80050c0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050b0:	4b6a      	ldr	r3, [pc, #424]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d109      	bne.n	80050d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e0c6      	b.n	800524e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050c0:	4b66      	ldr	r3, [pc, #408]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d101      	bne.n	80050d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e0be      	b.n	800524e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80050d0:	f000 f8ce 	bl	8005270 <HAL_RCC_GetSysClockFreq>
 80050d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	4a61      	ldr	r2, [pc, #388]	@ (8005260 <HAL_RCC_ClockConfig+0x268>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d909      	bls.n	80050f2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80050de:	4b5f      	ldr	r3, [pc, #380]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050e6:	4a5d      	ldr	r2, [pc, #372]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 80050e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050ec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80050ee:	2380      	movs	r3, #128	@ 0x80
 80050f0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050f2:	4b5a      	ldr	r3, [pc, #360]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f023 0203 	bic.w	r2, r3, #3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	4957      	ldr	r1, [pc, #348]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005100:	4313      	orrs	r3, r2
 8005102:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005104:	f7fc fd06 	bl	8001b14 <HAL_GetTick>
 8005108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800510a:	e00a      	b.n	8005122 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800510c:	f7fc fd02 	bl	8001b14 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800511a:	4293      	cmp	r3, r2
 800511c:	d901      	bls.n	8005122 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e095      	b.n	800524e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005122:	4b4e      	ldr	r3, [pc, #312]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 020c 	and.w	r2, r3, #12
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	429a      	cmp	r2, r3
 8005132:	d1eb      	bne.n	800510c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d023      	beq.n	8005188 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	2b00      	cmp	r3, #0
 800514a:	d005      	beq.n	8005158 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800514c:	4b43      	ldr	r3, [pc, #268]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	4a42      	ldr	r2, [pc, #264]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005152:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005156:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d007      	beq.n	8005174 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005164:	4b3d      	ldr	r3, [pc, #244]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800516c:	4a3b      	ldr	r2, [pc, #236]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 800516e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005172:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005174:	4b39      	ldr	r3, [pc, #228]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	4936      	ldr	r1, [pc, #216]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005182:	4313      	orrs	r3, r2
 8005184:	608b      	str	r3, [r1, #8]
 8005186:	e008      	b.n	800519a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2b80      	cmp	r3, #128	@ 0x80
 800518c:	d105      	bne.n	800519a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800518e:	4b33      	ldr	r3, [pc, #204]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	4a32      	ldr	r2, [pc, #200]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005194:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005198:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800519a:	4b2f      	ldr	r3, [pc, #188]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 030f 	and.w	r3, r3, #15
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d21d      	bcs.n	80051e4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051a8:	4b2b      	ldr	r3, [pc, #172]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f023 020f 	bic.w	r2, r3, #15
 80051b0:	4929      	ldr	r1, [pc, #164]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80051b8:	f7fc fcac 	bl	8001b14 <HAL_GetTick>
 80051bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051be:	e00a      	b.n	80051d6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051c0:	f7fc fca8 	bl	8001b14 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e03b      	b.n	800524e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d6:	4b20      	ldr	r3, [pc, #128]	@ (8005258 <HAL_RCC_ClockConfig+0x260>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 030f 	and.w	r3, r3, #15
 80051de:	683a      	ldr	r2, [r7, #0]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d1ed      	bne.n	80051c0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d008      	beq.n	8005202 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051f0:	4b1a      	ldr	r3, [pc, #104]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	4917      	ldr	r1, [pc, #92]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0308 	and.w	r3, r3, #8
 800520a:	2b00      	cmp	r3, #0
 800520c:	d009      	beq.n	8005222 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800520e:	4b13      	ldr	r3, [pc, #76]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	490f      	ldr	r1, [pc, #60]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 800521e:	4313      	orrs	r3, r2
 8005220:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005222:	f000 f825 	bl	8005270 <HAL_RCC_GetSysClockFreq>
 8005226:	4602      	mov	r2, r0
 8005228:	4b0c      	ldr	r3, [pc, #48]	@ (800525c <HAL_RCC_ClockConfig+0x264>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	091b      	lsrs	r3, r3, #4
 800522e:	f003 030f 	and.w	r3, r3, #15
 8005232:	490c      	ldr	r1, [pc, #48]	@ (8005264 <HAL_RCC_ClockConfig+0x26c>)
 8005234:	5ccb      	ldrb	r3, [r1, r3]
 8005236:	f003 031f 	and.w	r3, r3, #31
 800523a:	fa22 f303 	lsr.w	r3, r2, r3
 800523e:	4a0a      	ldr	r2, [pc, #40]	@ (8005268 <HAL_RCC_ClockConfig+0x270>)
 8005240:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005242:	4b0a      	ldr	r3, [pc, #40]	@ (800526c <HAL_RCC_ClockConfig+0x274>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4618      	mov	r0, r3
 8005248:	f7fc fc18 	bl	8001a7c <HAL_InitTick>
 800524c:	4603      	mov	r3, r0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3718      	adds	r7, #24
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	40022000 	.word	0x40022000
 800525c:	40021000 	.word	0x40021000
 8005260:	04c4b400 	.word	0x04c4b400
 8005264:	08008cd4 	.word	0x08008cd4
 8005268:	2000000c 	.word	0x2000000c
 800526c:	20000010 	.word	0x20000010

08005270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005270:	b480      	push	{r7}
 8005272:	b087      	sub	sp, #28
 8005274:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005276:	4b2c      	ldr	r3, [pc, #176]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 030c 	and.w	r3, r3, #12
 800527e:	2b04      	cmp	r3, #4
 8005280:	d102      	bne.n	8005288 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005282:	4b2a      	ldr	r3, [pc, #168]	@ (800532c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005284:	613b      	str	r3, [r7, #16]
 8005286:	e047      	b.n	8005318 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005288:	4b27      	ldr	r3, [pc, #156]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f003 030c 	and.w	r3, r3, #12
 8005290:	2b08      	cmp	r3, #8
 8005292:	d102      	bne.n	800529a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005294:	4b26      	ldr	r3, [pc, #152]	@ (8005330 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005296:	613b      	str	r3, [r7, #16]
 8005298:	e03e      	b.n	8005318 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800529a:	4b23      	ldr	r3, [pc, #140]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 030c 	and.w	r3, r3, #12
 80052a2:	2b0c      	cmp	r3, #12
 80052a4:	d136      	bne.n	8005314 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052a6:	4b20      	ldr	r3, [pc, #128]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f003 0303 	and.w	r3, r3, #3
 80052ae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	091b      	lsrs	r3, r3, #4
 80052b6:	f003 030f 	and.w	r3, r3, #15
 80052ba:	3301      	adds	r3, #1
 80052bc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2b03      	cmp	r3, #3
 80052c2:	d10c      	bne.n	80052de <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052c4:	4a1a      	ldr	r2, [pc, #104]	@ (8005330 <HAL_RCC_GetSysClockFreq+0xc0>)
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052cc:	4a16      	ldr	r2, [pc, #88]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 80052ce:	68d2      	ldr	r2, [r2, #12]
 80052d0:	0a12      	lsrs	r2, r2, #8
 80052d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052d6:	fb02 f303 	mul.w	r3, r2, r3
 80052da:	617b      	str	r3, [r7, #20]
      break;
 80052dc:	e00c      	b.n	80052f8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052de:	4a13      	ldr	r2, [pc, #76]	@ (800532c <HAL_RCC_GetSysClockFreq+0xbc>)
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e6:	4a10      	ldr	r2, [pc, #64]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 80052e8:	68d2      	ldr	r2, [r2, #12]
 80052ea:	0a12      	lsrs	r2, r2, #8
 80052ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052f0:	fb02 f303 	mul.w	r3, r2, r3
 80052f4:	617b      	str	r3, [r7, #20]
      break;
 80052f6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005328 <HAL_RCC_GetSysClockFreq+0xb8>)
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	0e5b      	lsrs	r3, r3, #25
 80052fe:	f003 0303 	and.w	r3, r3, #3
 8005302:	3301      	adds	r3, #1
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005310:	613b      	str	r3, [r7, #16]
 8005312:	e001      	b.n	8005318 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005314:	2300      	movs	r3, #0
 8005316:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005318:	693b      	ldr	r3, [r7, #16]
}
 800531a:	4618      	mov	r0, r3
 800531c:	371c      	adds	r7, #28
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	40021000 	.word	0x40021000
 800532c:	00f42400 	.word	0x00f42400
 8005330:	007a1200 	.word	0x007a1200

08005334 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005334:	b480      	push	{r7}
 8005336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005338:	4b03      	ldr	r3, [pc, #12]	@ (8005348 <HAL_RCC_GetHCLKFreq+0x14>)
 800533a:	681b      	ldr	r3, [r3, #0]
}
 800533c:	4618      	mov	r0, r3
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	2000000c 	.word	0x2000000c

0800534c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005350:	f7ff fff0 	bl	8005334 <HAL_RCC_GetHCLKFreq>
 8005354:	4602      	mov	r2, r0
 8005356:	4b06      	ldr	r3, [pc, #24]	@ (8005370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	0a1b      	lsrs	r3, r3, #8
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	4904      	ldr	r1, [pc, #16]	@ (8005374 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005362:	5ccb      	ldrb	r3, [r1, r3]
 8005364:	f003 031f 	and.w	r3, r3, #31
 8005368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800536c:	4618      	mov	r0, r3
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40021000 	.word	0x40021000
 8005374:	08008ce4 	.word	0x08008ce4

08005378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800537c:	f7ff ffda 	bl	8005334 <HAL_RCC_GetHCLKFreq>
 8005380:	4602      	mov	r2, r0
 8005382:	4b06      	ldr	r3, [pc, #24]	@ (800539c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	0adb      	lsrs	r3, r3, #11
 8005388:	f003 0307 	and.w	r3, r3, #7
 800538c:	4904      	ldr	r1, [pc, #16]	@ (80053a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800538e:	5ccb      	ldrb	r3, [r1, r3]
 8005390:	f003 031f 	and.w	r3, r3, #31
 8005394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005398:	4618      	mov	r0, r3
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40021000 	.word	0x40021000
 80053a0:	08008ce4 	.word	0x08008ce4

080053a4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b087      	sub	sp, #28
 80053a8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053aa:	4b1e      	ldr	r3, [pc, #120]	@ (8005424 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	f003 0303 	and.w	r3, r3, #3
 80053b2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005424 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	091b      	lsrs	r3, r3, #4
 80053ba:	f003 030f 	and.w	r3, r3, #15
 80053be:	3301      	adds	r3, #1
 80053c0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d10c      	bne.n	80053e2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80053c8:	4a17      	ldr	r2, [pc, #92]	@ (8005428 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d0:	4a14      	ldr	r2, [pc, #80]	@ (8005424 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80053d2:	68d2      	ldr	r2, [r2, #12]
 80053d4:	0a12      	lsrs	r2, r2, #8
 80053d6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80053da:	fb02 f303 	mul.w	r3, r2, r3
 80053de:	617b      	str	r3, [r7, #20]
    break;
 80053e0:	e00c      	b.n	80053fc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80053e2:	4a12      	ldr	r2, [pc, #72]	@ (800542c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ea:	4a0e      	ldr	r2, [pc, #56]	@ (8005424 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80053ec:	68d2      	ldr	r2, [r2, #12]
 80053ee:	0a12      	lsrs	r2, r2, #8
 80053f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80053f4:	fb02 f303 	mul.w	r3, r2, r3
 80053f8:	617b      	str	r3, [r7, #20]
    break;
 80053fa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80053fc:	4b09      	ldr	r3, [pc, #36]	@ (8005424 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	0e5b      	lsrs	r3, r3, #25
 8005402:	f003 0303 	and.w	r3, r3, #3
 8005406:	3301      	adds	r3, #1
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	fbb2 f3f3 	udiv	r3, r2, r3
 8005414:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005416:	687b      	ldr	r3, [r7, #4]
}
 8005418:	4618      	mov	r0, r3
 800541a:	371c      	adds	r7, #28
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr
 8005424:	40021000 	.word	0x40021000
 8005428:	007a1200 	.word	0x007a1200
 800542c:	00f42400 	.word	0x00f42400

08005430 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005438:	2300      	movs	r3, #0
 800543a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800543c:	2300      	movs	r3, #0
 800543e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 8098 	beq.w	800557e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800544e:	2300      	movs	r3, #0
 8005450:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005452:	4b43      	ldr	r3, [pc, #268]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10d      	bne.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800545e:	4b40      	ldr	r3, [pc, #256]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005462:	4a3f      	ldr	r2, [pc, #252]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005468:	6593      	str	r3, [r2, #88]	@ 0x58
 800546a:	4b3d      	ldr	r3, [pc, #244]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800546c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005472:	60bb      	str	r3, [r7, #8]
 8005474:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005476:	2301      	movs	r3, #1
 8005478:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800547a:	4b3a      	ldr	r3, [pc, #232]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a39      	ldr	r2, [pc, #228]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005484:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005486:	f7fc fb45 	bl	8001b14 <HAL_GetTick>
 800548a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800548c:	e009      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800548e:	f7fc fb41 	bl	8001b14 <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	2b02      	cmp	r3, #2
 800549a:	d902      	bls.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	74fb      	strb	r3, [r7, #19]
        break;
 80054a0:	e005      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80054a2:	4b30      	ldr	r3, [pc, #192]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0ef      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80054ae:	7cfb      	ldrb	r3, [r7, #19]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d159      	bne.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054be:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d01e      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d019      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80054d0:	4b23      	ldr	r3, [pc, #140]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054dc:	4b20      	ldr	r3, [pc, #128]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80054fc:	4a18      	ldr	r2, [pc, #96]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d016      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550e:	f7fc fb01 	bl	8001b14 <HAL_GetTick>
 8005512:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005514:	e00b      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005516:	f7fc fafd 	bl	8001b14 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005524:	4293      	cmp	r3, r2
 8005526:	d902      	bls.n	800552e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	74fb      	strb	r3, [r7, #19]
            break;
 800552c:	e006      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800552e:	4b0c      	ldr	r3, [pc, #48]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0ec      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800553c:	7cfb      	ldrb	r3, [r7, #19]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10b      	bne.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005542:	4b07      	ldr	r3, [pc, #28]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005548:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005550:	4903      	ldr	r1, [pc, #12]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005552:	4313      	orrs	r3, r2
 8005554:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005558:	e008      	b.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800555a:	7cfb      	ldrb	r3, [r7, #19]
 800555c:	74bb      	strb	r3, [r7, #18]
 800555e:	e005      	b.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005560:	40021000 	.word	0x40021000
 8005564:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005568:	7cfb      	ldrb	r3, [r7, #19]
 800556a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800556c:	7c7b      	ldrb	r3, [r7, #17]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d105      	bne.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005572:	4ba7      	ldr	r3, [pc, #668]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005576:	4aa6      	ldr	r2, [pc, #664]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005578:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800557c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00a      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800558a:	4ba1      	ldr	r3, [pc, #644]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800558c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005590:	f023 0203 	bic.w	r2, r3, #3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	499d      	ldr	r1, [pc, #628]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800559a:	4313      	orrs	r3, r2
 800559c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0302 	and.w	r3, r3, #2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00a      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055ac:	4b98      	ldr	r3, [pc, #608]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b2:	f023 020c 	bic.w	r2, r3, #12
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	4995      	ldr	r1, [pc, #596]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0304 	and.w	r3, r3, #4
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00a      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80055ce:	4b90      	ldr	r3, [pc, #576]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	498c      	ldr	r1, [pc, #560]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0308 	and.w	r3, r3, #8
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00a      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055f0:	4b87      	ldr	r3, [pc, #540]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	4984      	ldr	r1, [pc, #528]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0310 	and.w	r3, r3, #16
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00a      	beq.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005612:	4b7f      	ldr	r3, [pc, #508]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005618:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	497b      	ldr	r1, [pc, #492]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005622:	4313      	orrs	r3, r2
 8005624:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0320 	and.w	r3, r3, #32
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00a      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005634:	4b76      	ldr	r3, [pc, #472]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800563a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	4973      	ldr	r1, [pc, #460]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005644:	4313      	orrs	r3, r2
 8005646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00a      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005656:	4b6e      	ldr	r3, [pc, #440]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800565c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	496a      	ldr	r1, [pc, #424]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005666:	4313      	orrs	r3, r2
 8005668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005674:	2b00      	cmp	r3, #0
 8005676:	d00a      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005678:	4b65      	ldr	r3, [pc, #404]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800567a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800567e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	4962      	ldr	r1, [pc, #392]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005688:	4313      	orrs	r3, r2
 800568a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00a      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800569a:	4b5d      	ldr	r3, [pc, #372]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800569c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a8:	4959      	ldr	r1, [pc, #356]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00a      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80056bc:	4b54      	ldr	r3, [pc, #336]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056c2:	f023 0203 	bic.w	r2, r3, #3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ca:	4951      	ldr	r1, [pc, #324]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056de:	4b4c      	ldr	r3, [pc, #304]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ec:	4948      	ldr	r1, [pc, #288]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d015      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005700:	4b43      	ldr	r3, [pc, #268]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005706:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800570e:	4940      	ldr	r1, [pc, #256]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005710:	4313      	orrs	r3, r2
 8005712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800571e:	d105      	bne.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005720:	4b3b      	ldr	r3, [pc, #236]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	4a3a      	ldr	r2, [pc, #232]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800572a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005734:	2b00      	cmp	r3, #0
 8005736:	d015      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005738:	4b35      	ldr	r3, [pc, #212]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800573a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005746:	4932      	ldr	r1, [pc, #200]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005748:	4313      	orrs	r3, r2
 800574a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005752:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005756:	d105      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005758:	4b2d      	ldr	r3, [pc, #180]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	4a2c      	ldr	r2, [pc, #176]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800575e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005762:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d015      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005770:	4b27      	ldr	r3, [pc, #156]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005776:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577e:	4924      	ldr	r1, [pc, #144]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800578e:	d105      	bne.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005790:	4b1f      	ldr	r3, [pc, #124]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	4a1e      	ldr	r2, [pc, #120]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800579a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d015      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057a8:	4b19      	ldr	r3, [pc, #100]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b6:	4916      	ldr	r1, [pc, #88]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057c6:	d105      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057c8:	4b11      	ldr	r3, [pc, #68]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	4a10      	ldr	r2, [pc, #64]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057d2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d019      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ee:	4908      	ldr	r1, [pc, #32]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057fe:	d109      	bne.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005800:	4b03      	ldr	r3, [pc, #12]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	4a02      	ldr	r2, [pc, #8]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005806:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800580a:	60d3      	str	r3, [r2, #12]
 800580c:	e002      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800580e:	bf00      	nop
 8005810:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d015      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005820:	4b29      	ldr	r3, [pc, #164]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005826:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800582e:	4926      	ldr	r1, [pc, #152]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005830:	4313      	orrs	r3, r2
 8005832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800583a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800583e:	d105      	bne.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005840:	4b21      	ldr	r3, [pc, #132]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	4a20      	ldr	r2, [pc, #128]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800584a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d015      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005858:	4b1b      	ldr	r3, [pc, #108]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800585a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800585e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005866:	4918      	ldr	r1, [pc, #96]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005868:	4313      	orrs	r3, r2
 800586a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005876:	d105      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005878:	4b13      	ldr	r3, [pc, #76]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	4a12      	ldr	r2, [pc, #72]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800587e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005882:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d015      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005890:	4b0d      	ldr	r3, [pc, #52]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005892:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005896:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800589e:	490a      	ldr	r1, [pc, #40]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058ae:	d105      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058b0:	4b05      	ldr	r3, [pc, #20]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	4a04      	ldr	r2, [pc, #16]	@ (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80058b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80058bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3718      	adds	r7, #24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	40021000 	.word	0x40021000

080058cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d101      	bne.n	80058de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e049      	b.n	8005972 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d106      	bne.n	80058f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7fb fe6a 	bl	80015cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	3304      	adds	r3, #4
 8005908:	4619      	mov	r1, r3
 800590a:	4610      	mov	r0, r2
 800590c:	f000 fdc2 	bl	8006494 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3708      	adds	r7, #8
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b01      	cmp	r3, #1
 800598e:	d001      	beq.n	8005994 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e054      	b.n	8005a3e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2202      	movs	r2, #2
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68da      	ldr	r2, [r3, #12]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0201 	orr.w	r2, r2, #1
 80059aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a26      	ldr	r2, [pc, #152]	@ (8005a4c <HAL_TIM_Base_Start_IT+0xd0>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d022      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x80>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059be:	d01d      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x80>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a22      	ldr	r2, [pc, #136]	@ (8005a50 <HAL_TIM_Base_Start_IT+0xd4>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d018      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x80>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a21      	ldr	r2, [pc, #132]	@ (8005a54 <HAL_TIM_Base_Start_IT+0xd8>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d013      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x80>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a58 <HAL_TIM_Base_Start_IT+0xdc>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d00e      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x80>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a1e      	ldr	r2, [pc, #120]	@ (8005a5c <HAL_TIM_Base_Start_IT+0xe0>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d009      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x80>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a1c      	ldr	r2, [pc, #112]	@ (8005a60 <HAL_TIM_Base_Start_IT+0xe4>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d004      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x80>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a1b      	ldr	r2, [pc, #108]	@ (8005a64 <HAL_TIM_Base_Start_IT+0xe8>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d115      	bne.n	8005a28 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689a      	ldr	r2, [r3, #8]
 8005a02:	4b19      	ldr	r3, [pc, #100]	@ (8005a68 <HAL_TIM_Base_Start_IT+0xec>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b06      	cmp	r3, #6
 8005a0c:	d015      	beq.n	8005a3a <HAL_TIM_Base_Start_IT+0xbe>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a14:	d011      	beq.n	8005a3a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f042 0201 	orr.w	r2, r2, #1
 8005a24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a26:	e008      	b.n	8005a3a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f042 0201 	orr.w	r2, r2, #1
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	e000      	b.n	8005a3c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3714      	adds	r7, #20
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	40012c00 	.word	0x40012c00
 8005a50:	40000400 	.word	0x40000400
 8005a54:	40000800 	.word	0x40000800
 8005a58:	40000c00 	.word	0x40000c00
 8005a5c:	40013400 	.word	0x40013400
 8005a60:	40014000 	.word	0x40014000
 8005a64:	40015000 	.word	0x40015000
 8005a68:	00010007 	.word	0x00010007

08005a6c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e049      	b.n	8005b12 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d106      	bne.n	8005a98 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f841 	bl	8005b1a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	3304      	adds	r3, #4
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4610      	mov	r0, r2
 8005aac:	f000 fcf2 	bl	8006494 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr
	...

08005b30 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d109      	bne.n	8005b58 <HAL_TIM_OC_Start_IT+0x28>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	bf14      	ite	ne
 8005b50:	2301      	movne	r3, #1
 8005b52:	2300      	moveq	r3, #0
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	e03c      	b.n	8005bd2 <HAL_TIM_OC_Start_IT+0xa2>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b04      	cmp	r3, #4
 8005b5c:	d109      	bne.n	8005b72 <HAL_TIM_OC_Start_IT+0x42>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	bf14      	ite	ne
 8005b6a:	2301      	movne	r3, #1
 8005b6c:	2300      	moveq	r3, #0
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	e02f      	b.n	8005bd2 <HAL_TIM_OC_Start_IT+0xa2>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d109      	bne.n	8005b8c <HAL_TIM_OC_Start_IT+0x5c>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	bf14      	ite	ne
 8005b84:	2301      	movne	r3, #1
 8005b86:	2300      	moveq	r3, #0
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	e022      	b.n	8005bd2 <HAL_TIM_OC_Start_IT+0xa2>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b0c      	cmp	r3, #12
 8005b90:	d109      	bne.n	8005ba6 <HAL_TIM_OC_Start_IT+0x76>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	bf14      	ite	ne
 8005b9e:	2301      	movne	r3, #1
 8005ba0:	2300      	moveq	r3, #0
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	e015      	b.n	8005bd2 <HAL_TIM_OC_Start_IT+0xa2>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b10      	cmp	r3, #16
 8005baa:	d109      	bne.n	8005bc0 <HAL_TIM_OC_Start_IT+0x90>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	bf14      	ite	ne
 8005bb8:	2301      	movne	r3, #1
 8005bba:	2300      	moveq	r3, #0
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	e008      	b.n	8005bd2 <HAL_TIM_OC_Start_IT+0xa2>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	bf14      	ite	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e0f1      	b.n	8005dbe <HAL_TIM_OC_Start_IT+0x28e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d104      	bne.n	8005bea <HAL_TIM_OC_Start_IT+0xba>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005be8:	e023      	b.n	8005c32 <HAL_TIM_OC_Start_IT+0x102>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	2b04      	cmp	r3, #4
 8005bee:	d104      	bne.n	8005bfa <HAL_TIM_OC_Start_IT+0xca>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bf8:	e01b      	b.n	8005c32 <HAL_TIM_OC_Start_IT+0x102>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d104      	bne.n	8005c0a <HAL_TIM_OC_Start_IT+0xda>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2202      	movs	r2, #2
 8005c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c08:	e013      	b.n	8005c32 <HAL_TIM_OC_Start_IT+0x102>
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	2b0c      	cmp	r3, #12
 8005c0e:	d104      	bne.n	8005c1a <HAL_TIM_OC_Start_IT+0xea>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2202      	movs	r2, #2
 8005c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c18:	e00b      	b.n	8005c32 <HAL_TIM_OC_Start_IT+0x102>
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b10      	cmp	r3, #16
 8005c1e:	d104      	bne.n	8005c2a <HAL_TIM_OC_Start_IT+0xfa>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2202      	movs	r2, #2
 8005c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c28:	e003      	b.n	8005c32 <HAL_TIM_OC_Start_IT+0x102>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2202      	movs	r2, #2
 8005c2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b0c      	cmp	r3, #12
 8005c36:	d841      	bhi.n	8005cbc <HAL_TIM_OC_Start_IT+0x18c>
 8005c38:	a201      	add	r2, pc, #4	@ (adr r2, 8005c40 <HAL_TIM_OC_Start_IT+0x110>)
 8005c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c3e:	bf00      	nop
 8005c40:	08005c75 	.word	0x08005c75
 8005c44:	08005cbd 	.word	0x08005cbd
 8005c48:	08005cbd 	.word	0x08005cbd
 8005c4c:	08005cbd 	.word	0x08005cbd
 8005c50:	08005c87 	.word	0x08005c87
 8005c54:	08005cbd 	.word	0x08005cbd
 8005c58:	08005cbd 	.word	0x08005cbd
 8005c5c:	08005cbd 	.word	0x08005cbd
 8005c60:	08005c99 	.word	0x08005c99
 8005c64:	08005cbd 	.word	0x08005cbd
 8005c68:	08005cbd 	.word	0x08005cbd
 8005c6c:	08005cbd 	.word	0x08005cbd
 8005c70:	08005cab 	.word	0x08005cab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 0202 	orr.w	r2, r2, #2
 8005c82:	60da      	str	r2, [r3, #12]
      break;
 8005c84:	e01d      	b.n	8005cc2 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68da      	ldr	r2, [r3, #12]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f042 0204 	orr.w	r2, r2, #4
 8005c94:	60da      	str	r2, [r3, #12]
      break;
 8005c96:	e014      	b.n	8005cc2 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f042 0208 	orr.w	r2, r2, #8
 8005ca6:	60da      	str	r2, [r3, #12]
      break;
 8005ca8:	e00b      	b.n	8005cc2 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f042 0210 	orr.w	r2, r2, #16
 8005cb8:	60da      	str	r2, [r3, #12]
      break;
 8005cba:	e002      	b.n	8005cc2 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8005cc0:	bf00      	nop
  }

  if (status == HAL_OK)
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d179      	bne.n	8005dbc <HAL_TIM_OC_Start_IT+0x28c>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	6839      	ldr	r1, [r7, #0]
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f000 ffbd 	bl	8006c50 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a3b      	ldr	r2, [pc, #236]	@ (8005dc8 <HAL_TIM_OC_Start_IT+0x298>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d018      	beq.n	8005d12 <HAL_TIM_OC_Start_IT+0x1e2>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a39      	ldr	r2, [pc, #228]	@ (8005dcc <HAL_TIM_OC_Start_IT+0x29c>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d013      	beq.n	8005d12 <HAL_TIM_OC_Start_IT+0x1e2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a38      	ldr	r2, [pc, #224]	@ (8005dd0 <HAL_TIM_OC_Start_IT+0x2a0>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d00e      	beq.n	8005d12 <HAL_TIM_OC_Start_IT+0x1e2>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a36      	ldr	r2, [pc, #216]	@ (8005dd4 <HAL_TIM_OC_Start_IT+0x2a4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d009      	beq.n	8005d12 <HAL_TIM_OC_Start_IT+0x1e2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a35      	ldr	r2, [pc, #212]	@ (8005dd8 <HAL_TIM_OC_Start_IT+0x2a8>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d004      	beq.n	8005d12 <HAL_TIM_OC_Start_IT+0x1e2>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a33      	ldr	r2, [pc, #204]	@ (8005ddc <HAL_TIM_OC_Start_IT+0x2ac>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d101      	bne.n	8005d16 <HAL_TIM_OC_Start_IT+0x1e6>
 8005d12:	2301      	movs	r3, #1
 8005d14:	e000      	b.n	8005d18 <HAL_TIM_OC_Start_IT+0x1e8>
 8005d16:	2300      	movs	r3, #0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d007      	beq.n	8005d2c <HAL_TIM_OC_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d2a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a25      	ldr	r2, [pc, #148]	@ (8005dc8 <HAL_TIM_OC_Start_IT+0x298>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d022      	beq.n	8005d7c <HAL_TIM_OC_Start_IT+0x24c>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d3e:	d01d      	beq.n	8005d7c <HAL_TIM_OC_Start_IT+0x24c>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a26      	ldr	r2, [pc, #152]	@ (8005de0 <HAL_TIM_OC_Start_IT+0x2b0>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d018      	beq.n	8005d7c <HAL_TIM_OC_Start_IT+0x24c>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a25      	ldr	r2, [pc, #148]	@ (8005de4 <HAL_TIM_OC_Start_IT+0x2b4>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d013      	beq.n	8005d7c <HAL_TIM_OC_Start_IT+0x24c>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a23      	ldr	r2, [pc, #140]	@ (8005de8 <HAL_TIM_OC_Start_IT+0x2b8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d00e      	beq.n	8005d7c <HAL_TIM_OC_Start_IT+0x24c>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a1a      	ldr	r2, [pc, #104]	@ (8005dcc <HAL_TIM_OC_Start_IT+0x29c>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d009      	beq.n	8005d7c <HAL_TIM_OC_Start_IT+0x24c>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a18      	ldr	r2, [pc, #96]	@ (8005dd0 <HAL_TIM_OC_Start_IT+0x2a0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d004      	beq.n	8005d7c <HAL_TIM_OC_Start_IT+0x24c>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a19      	ldr	r2, [pc, #100]	@ (8005ddc <HAL_TIM_OC_Start_IT+0x2ac>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d115      	bne.n	8005da8 <HAL_TIM_OC_Start_IT+0x278>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	4b1a      	ldr	r3, [pc, #104]	@ (8005dec <HAL_TIM_OC_Start_IT+0x2bc>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2b06      	cmp	r3, #6
 8005d8c:	d015      	beq.n	8005dba <HAL_TIM_OC_Start_IT+0x28a>
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d94:	d011      	beq.n	8005dba <HAL_TIM_OC_Start_IT+0x28a>
      {
        __HAL_TIM_ENABLE(htim);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f042 0201 	orr.w	r2, r2, #1
 8005da4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005da6:	e008      	b.n	8005dba <HAL_TIM_OC_Start_IT+0x28a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0201 	orr.w	r2, r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
 8005db8:	e000      	b.n	8005dbc <HAL_TIM_OC_Start_IT+0x28c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dba:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3710      	adds	r7, #16
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	40012c00 	.word	0x40012c00
 8005dcc:	40013400 	.word	0x40013400
 8005dd0:	40014000 	.word	0x40014000
 8005dd4:	40014400 	.word	0x40014400
 8005dd8:	40014800 	.word	0x40014800
 8005ddc:	40015000 	.word	0x40015000
 8005de0:	40000400 	.word	0x40000400
 8005de4:	40000800 	.word	0x40000800
 8005de8:	40000c00 	.word	0x40000c00
 8005dec:	00010007 	.word	0x00010007

08005df0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e049      	b.n	8005e96 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d106      	bne.n	8005e1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7fb fbb2 	bl	8001580 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	3304      	adds	r3, #4
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4610      	mov	r0, r2
 8005e30:	f000 fb30 	bl	8006494 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3708      	adds	r7, #8
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d020      	beq.n	8005f02 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d01b      	beq.n	8005f02 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f06f 0202 	mvn.w	r2, #2
 8005ed2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	f003 0303 	and.w	r3, r3, #3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 fab5 	bl	8006458 <HAL_TIM_IC_CaptureCallback>
 8005eee:	e005      	b.n	8005efc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f7fa fc9d 	bl	8000830 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 fab8 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	f003 0304 	and.w	r3, r3, #4
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d020      	beq.n	8005f4e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d01b      	beq.n	8005f4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f06f 0204 	mvn.w	r2, #4
 8005f1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	699b      	ldr	r3, [r3, #24]
 8005f2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d003      	beq.n	8005f3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 fa8f 	bl	8006458 <HAL_TIM_IC_CaptureCallback>
 8005f3a:	e005      	b.n	8005f48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7fa fc77 	bl	8000830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 fa92 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f003 0308 	and.w	r3, r3, #8
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d020      	beq.n	8005f9a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f003 0308 	and.w	r3, r3, #8
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d01b      	beq.n	8005f9a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f06f 0208 	mvn.w	r2, #8
 8005f6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2204      	movs	r2, #4
 8005f70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	f003 0303 	and.w	r3, r3, #3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d003      	beq.n	8005f88 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 fa69 	bl	8006458 <HAL_TIM_IC_CaptureCallback>
 8005f86:	e005      	b.n	8005f94 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f7fa fc51 	bl	8000830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f000 fa6c 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	f003 0310 	and.w	r3, r3, #16
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d020      	beq.n	8005fe6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f003 0310 	and.w	r3, r3, #16
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d01b      	beq.n	8005fe6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f06f 0210 	mvn.w	r2, #16
 8005fb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2208      	movs	r2, #8
 8005fbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	69db      	ldr	r3, [r3, #28]
 8005fc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 fa43 	bl	8006458 <HAL_TIM_IC_CaptureCallback>
 8005fd2:	e005      	b.n	8005fe0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f7fa fc2b 	bl	8000830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 fa46 	bl	800646c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00c      	beq.n	800600a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d007      	beq.n	800600a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f06f 0201 	mvn.w	r2, #1
 8006002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7fa fc37 	bl	8000878 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006010:	2b00      	cmp	r3, #0
 8006012:	d104      	bne.n	800601e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00c      	beq.n	8006038 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006024:	2b00      	cmp	r3, #0
 8006026:	d007      	beq.n	8006038 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 ff66 	bl	8006f04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00c      	beq.n	800605c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006048:	2b00      	cmp	r3, #0
 800604a:	d007      	beq.n	800605c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 ff5e 	bl	8006f18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00c      	beq.n	8006080 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800606c:	2b00      	cmp	r3, #0
 800606e:	d007      	beq.n	8006080 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 fa00 	bl	8006480 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	f003 0320 	and.w	r3, r3, #32
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00c      	beq.n	80060a4 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f003 0320 	and.w	r3, r3, #32
 8006090:	2b00      	cmp	r3, #0
 8006092:	d007      	beq.n	80060a4 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f06f 0220 	mvn.w	r2, #32
 800609c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 ff26 	bl	8006ef0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00c      	beq.n	80060c8 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d007      	beq.n	80060c8 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80060c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 ff32 	bl	8006f2c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00c      	beq.n	80060ec <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d007      	beq.n	80060ec <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80060e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 ff2a 	bl	8006f40 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00c      	beq.n	8006110 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 ff22 	bl	8006f54 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00c      	beq.n	8006134 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d007      	beq.n	8006134 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800612c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 ff1a 	bl	8006f68 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006134:	bf00      	nop
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006148:	2300      	movs	r3, #0
 800614a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006152:	2b01      	cmp	r3, #1
 8006154:	d101      	bne.n	800615a <HAL_TIM_OC_ConfigChannel+0x1e>
 8006156:	2302      	movs	r3, #2
 8006158:	e066      	b.n	8006228 <HAL_TIM_OC_ConfigChannel+0xec>
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b14      	cmp	r3, #20
 8006166:	d857      	bhi.n	8006218 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006168:	a201      	add	r2, pc, #4	@ (adr r2, 8006170 <HAL_TIM_OC_ConfigChannel+0x34>)
 800616a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800616e:	bf00      	nop
 8006170:	080061c5 	.word	0x080061c5
 8006174:	08006219 	.word	0x08006219
 8006178:	08006219 	.word	0x08006219
 800617c:	08006219 	.word	0x08006219
 8006180:	080061d3 	.word	0x080061d3
 8006184:	08006219 	.word	0x08006219
 8006188:	08006219 	.word	0x08006219
 800618c:	08006219 	.word	0x08006219
 8006190:	080061e1 	.word	0x080061e1
 8006194:	08006219 	.word	0x08006219
 8006198:	08006219 	.word	0x08006219
 800619c:	08006219 	.word	0x08006219
 80061a0:	080061ef 	.word	0x080061ef
 80061a4:	08006219 	.word	0x08006219
 80061a8:	08006219 	.word	0x08006219
 80061ac:	08006219 	.word	0x08006219
 80061b0:	080061fd 	.word	0x080061fd
 80061b4:	08006219 	.word	0x08006219
 80061b8:	08006219 	.word	0x08006219
 80061bc:	08006219 	.word	0x08006219
 80061c0:	0800620b 	.word	0x0800620b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68b9      	ldr	r1, [r7, #8]
 80061ca:	4618      	mov	r0, r3
 80061cc:	f000 fa16 	bl	80065fc <TIM_OC1_SetConfig>
      break;
 80061d0:	e025      	b.n	800621e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68b9      	ldr	r1, [r7, #8]
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 faa9 	bl	8006730 <TIM_OC2_SetConfig>
      break;
 80061de:	e01e      	b.n	800621e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68b9      	ldr	r1, [r7, #8]
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 fb36 	bl	8006858 <TIM_OC3_SetConfig>
      break;
 80061ec:	e017      	b.n	800621e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68b9      	ldr	r1, [r7, #8]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fbc1 	bl	800697c <TIM_OC4_SetConfig>
      break;
 80061fa:	e010      	b.n	800621e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68b9      	ldr	r1, [r7, #8]
 8006202:	4618      	mov	r0, r3
 8006204:	f000 fc4e 	bl	8006aa4 <TIM_OC5_SetConfig>
      break;
 8006208:	e009      	b.n	800621e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68b9      	ldr	r1, [r7, #8]
 8006210:	4618      	mov	r0, r3
 8006212:	f000 fcb1 	bl	8006b78 <TIM_OC6_SetConfig>
      break;
 8006216:	e002      	b.n	800621e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	75fb      	strb	r3, [r7, #23]
      break;
 800621c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006226:	7dfb      	ldrb	r3, [r7, #23]
}
 8006228:	4618      	mov	r0, r3
 800622a:	3718      	adds	r7, #24
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800623c:	2300      	movs	r3, #0
 800623e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006246:	2b01      	cmp	r3, #1
 8006248:	d101      	bne.n	800624e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800624a:	2302      	movs	r3, #2
 800624c:	e0ff      	b.n	800644e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2b14      	cmp	r3, #20
 800625a:	f200 80f0 	bhi.w	800643e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800625e:	a201      	add	r2, pc, #4	@ (adr r2, 8006264 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006264:	080062b9 	.word	0x080062b9
 8006268:	0800643f 	.word	0x0800643f
 800626c:	0800643f 	.word	0x0800643f
 8006270:	0800643f 	.word	0x0800643f
 8006274:	080062f9 	.word	0x080062f9
 8006278:	0800643f 	.word	0x0800643f
 800627c:	0800643f 	.word	0x0800643f
 8006280:	0800643f 	.word	0x0800643f
 8006284:	0800633b 	.word	0x0800633b
 8006288:	0800643f 	.word	0x0800643f
 800628c:	0800643f 	.word	0x0800643f
 8006290:	0800643f 	.word	0x0800643f
 8006294:	0800637b 	.word	0x0800637b
 8006298:	0800643f 	.word	0x0800643f
 800629c:	0800643f 	.word	0x0800643f
 80062a0:	0800643f 	.word	0x0800643f
 80062a4:	080063bd 	.word	0x080063bd
 80062a8:	0800643f 	.word	0x0800643f
 80062ac:	0800643f 	.word	0x0800643f
 80062b0:	0800643f 	.word	0x0800643f
 80062b4:	080063fd 	.word	0x080063fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68b9      	ldr	r1, [r7, #8]
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 f99c 	bl	80065fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	699a      	ldr	r2, [r3, #24]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0208 	orr.w	r2, r2, #8
 80062d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699a      	ldr	r2, [r3, #24]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f022 0204 	bic.w	r2, r2, #4
 80062e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6999      	ldr	r1, [r3, #24]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	691a      	ldr	r2, [r3, #16]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	619a      	str	r2, [r3, #24]
      break;
 80062f6:	e0a5      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68b9      	ldr	r1, [r7, #8]
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fa16 	bl	8006730 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	699a      	ldr	r2, [r3, #24]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006312:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699a      	ldr	r2, [r3, #24]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006322:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6999      	ldr	r1, [r3, #24]
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	021a      	lsls	r2, r3, #8
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	619a      	str	r2, [r3, #24]
      break;
 8006338:	e084      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68b9      	ldr	r1, [r7, #8]
 8006340:	4618      	mov	r0, r3
 8006342:	f000 fa89 	bl	8006858 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f042 0208 	orr.w	r2, r2, #8
 8006354:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69da      	ldr	r2, [r3, #28]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0204 	bic.w	r2, r2, #4
 8006364:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69d9      	ldr	r1, [r3, #28]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691a      	ldr	r2, [r3, #16]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	430a      	orrs	r2, r1
 8006376:	61da      	str	r2, [r3, #28]
      break;
 8006378:	e064      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68b9      	ldr	r1, [r7, #8]
 8006380:	4618      	mov	r0, r3
 8006382:	f000 fafb 	bl	800697c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69da      	ldr	r2, [r3, #28]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006394:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	69da      	ldr	r2, [r3, #28]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	69d9      	ldr	r1, [r3, #28]
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	021a      	lsls	r2, r3, #8
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	61da      	str	r2, [r3, #28]
      break;
 80063ba:	e043      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68b9      	ldr	r1, [r7, #8]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 fb6e 	bl	8006aa4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0208 	orr.w	r2, r2, #8
 80063d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f022 0204 	bic.w	r2, r2, #4
 80063e6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	691a      	ldr	r2, [r3, #16]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	430a      	orrs	r2, r1
 80063f8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80063fa:	e023      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68b9      	ldr	r1, [r7, #8]
 8006402:	4618      	mov	r0, r3
 8006404:	f000 fbb8 	bl	8006b78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006416:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006426:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	021a      	lsls	r2, r3, #8
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	430a      	orrs	r2, r1
 800643a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800643c:	e002      	b.n	8006444 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	75fb      	strb	r3, [r7, #23]
      break;
 8006442:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800644c:	7dfb      	ldrb	r3, [r7, #23]
}
 800644e:	4618      	mov	r0, r3
 8006450:	3718      	adds	r7, #24
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop

08006458 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006460:	bf00      	nop
 8006462:	370c      	adds	r7, #12
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006488:	bf00      	nop
 800648a:	370c      	adds	r7, #12
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr

08006494 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a4c      	ldr	r2, [pc, #304]	@ (80065d8 <TIM_Base_SetConfig+0x144>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d017      	beq.n	80064dc <TIM_Base_SetConfig+0x48>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b2:	d013      	beq.n	80064dc <TIM_Base_SetConfig+0x48>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a49      	ldr	r2, [pc, #292]	@ (80065dc <TIM_Base_SetConfig+0x148>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d00f      	beq.n	80064dc <TIM_Base_SetConfig+0x48>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a48      	ldr	r2, [pc, #288]	@ (80065e0 <TIM_Base_SetConfig+0x14c>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d00b      	beq.n	80064dc <TIM_Base_SetConfig+0x48>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a47      	ldr	r2, [pc, #284]	@ (80065e4 <TIM_Base_SetConfig+0x150>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d007      	beq.n	80064dc <TIM_Base_SetConfig+0x48>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a46      	ldr	r2, [pc, #280]	@ (80065e8 <TIM_Base_SetConfig+0x154>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d003      	beq.n	80064dc <TIM_Base_SetConfig+0x48>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a45      	ldr	r2, [pc, #276]	@ (80065ec <TIM_Base_SetConfig+0x158>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d108      	bne.n	80064ee <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a39      	ldr	r2, [pc, #228]	@ (80065d8 <TIM_Base_SetConfig+0x144>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d023      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064fc:	d01f      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a36      	ldr	r2, [pc, #216]	@ (80065dc <TIM_Base_SetConfig+0x148>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d01b      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a35      	ldr	r2, [pc, #212]	@ (80065e0 <TIM_Base_SetConfig+0x14c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d017      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a34      	ldr	r2, [pc, #208]	@ (80065e4 <TIM_Base_SetConfig+0x150>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d013      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a33      	ldr	r2, [pc, #204]	@ (80065e8 <TIM_Base_SetConfig+0x154>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d00f      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a33      	ldr	r2, [pc, #204]	@ (80065f0 <TIM_Base_SetConfig+0x15c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d00b      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a32      	ldr	r2, [pc, #200]	@ (80065f4 <TIM_Base_SetConfig+0x160>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d007      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a31      	ldr	r2, [pc, #196]	@ (80065f8 <TIM_Base_SetConfig+0x164>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d003      	beq.n	800653e <TIM_Base_SetConfig+0xaa>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a2c      	ldr	r2, [pc, #176]	@ (80065ec <TIM_Base_SetConfig+0x158>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d108      	bne.n	8006550 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006544:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4313      	orrs	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a18      	ldr	r2, [pc, #96]	@ (80065d8 <TIM_Base_SetConfig+0x144>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d013      	beq.n	80065a4 <TIM_Base_SetConfig+0x110>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a1a      	ldr	r2, [pc, #104]	@ (80065e8 <TIM_Base_SetConfig+0x154>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00f      	beq.n	80065a4 <TIM_Base_SetConfig+0x110>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a1a      	ldr	r2, [pc, #104]	@ (80065f0 <TIM_Base_SetConfig+0x15c>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00b      	beq.n	80065a4 <TIM_Base_SetConfig+0x110>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a19      	ldr	r2, [pc, #100]	@ (80065f4 <TIM_Base_SetConfig+0x160>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d007      	beq.n	80065a4 <TIM_Base_SetConfig+0x110>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a18      	ldr	r2, [pc, #96]	@ (80065f8 <TIM_Base_SetConfig+0x164>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d003      	beq.n	80065a4 <TIM_Base_SetConfig+0x110>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a13      	ldr	r2, [pc, #76]	@ (80065ec <TIM_Base_SetConfig+0x158>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d103      	bne.n	80065ac <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	691a      	ldr	r2, [r3, #16]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	f003 0301 	and.w	r3, r3, #1
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d105      	bne.n	80065ca <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	f023 0201 	bic.w	r2, r3, #1
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	611a      	str	r2, [r3, #16]
  }
}
 80065ca:	bf00      	nop
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	40012c00 	.word	0x40012c00
 80065dc:	40000400 	.word	0x40000400
 80065e0:	40000800 	.word	0x40000800
 80065e4:	40000c00 	.word	0x40000c00
 80065e8:	40013400 	.word	0x40013400
 80065ec:	40015000 	.word	0x40015000
 80065f0:	40014000 	.word	0x40014000
 80065f4:	40014400 	.word	0x40014400
 80065f8:	40014800 	.word	0x40014800

080065fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	f023 0201 	bic.w	r2, r3, #1
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800662a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800662e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f023 0303 	bic.w	r3, r3, #3
 8006636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	4313      	orrs	r3, r2
 8006640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	f023 0302 	bic.w	r3, r3, #2
 8006648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	4313      	orrs	r3, r2
 8006652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a30      	ldr	r2, [pc, #192]	@ (8006718 <TIM_OC1_SetConfig+0x11c>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d013      	beq.n	8006684 <TIM_OC1_SetConfig+0x88>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a2f      	ldr	r2, [pc, #188]	@ (800671c <TIM_OC1_SetConfig+0x120>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d00f      	beq.n	8006684 <TIM_OC1_SetConfig+0x88>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a2e      	ldr	r2, [pc, #184]	@ (8006720 <TIM_OC1_SetConfig+0x124>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d00b      	beq.n	8006684 <TIM_OC1_SetConfig+0x88>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a2d      	ldr	r2, [pc, #180]	@ (8006724 <TIM_OC1_SetConfig+0x128>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d007      	beq.n	8006684 <TIM_OC1_SetConfig+0x88>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a2c      	ldr	r2, [pc, #176]	@ (8006728 <TIM_OC1_SetConfig+0x12c>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d003      	beq.n	8006684 <TIM_OC1_SetConfig+0x88>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	4a2b      	ldr	r2, [pc, #172]	@ (800672c <TIM_OC1_SetConfig+0x130>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d10c      	bne.n	800669e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	f023 0308 	bic.w	r3, r3, #8
 800668a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	4313      	orrs	r3, r2
 8006694:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	f023 0304 	bic.w	r3, r3, #4
 800669c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006718 <TIM_OC1_SetConfig+0x11c>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d013      	beq.n	80066ce <TIM_OC1_SetConfig+0xd2>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a1c      	ldr	r2, [pc, #112]	@ (800671c <TIM_OC1_SetConfig+0x120>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d00f      	beq.n	80066ce <TIM_OC1_SetConfig+0xd2>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006720 <TIM_OC1_SetConfig+0x124>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d00b      	beq.n	80066ce <TIM_OC1_SetConfig+0xd2>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a1a      	ldr	r2, [pc, #104]	@ (8006724 <TIM_OC1_SetConfig+0x128>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d007      	beq.n	80066ce <TIM_OC1_SetConfig+0xd2>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	4a19      	ldr	r2, [pc, #100]	@ (8006728 <TIM_OC1_SetConfig+0x12c>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d003      	beq.n	80066ce <TIM_OC1_SetConfig+0xd2>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a18      	ldr	r2, [pc, #96]	@ (800672c <TIM_OC1_SetConfig+0x130>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d111      	bne.n	80066f2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	695b      	ldr	r3, [r3, #20]
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	697a      	ldr	r2, [r7, #20]
 800670a:	621a      	str	r2, [r3, #32]
}
 800670c:	bf00      	nop
 800670e:	371c      	adds	r7, #28
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr
 8006718:	40012c00 	.word	0x40012c00
 800671c:	40013400 	.word	0x40013400
 8006720:	40014000 	.word	0x40014000
 8006724:	40014400 	.word	0x40014400
 8006728:	40014800 	.word	0x40014800
 800672c:	40015000 	.word	0x40015000

08006730 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006730:	b480      	push	{r7}
 8006732:	b087      	sub	sp, #28
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	f023 0210 	bic.w	r2, r3, #16
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800675e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800676a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	021b      	lsls	r3, r3, #8
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	4313      	orrs	r3, r2
 8006776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	f023 0320 	bic.w	r3, r3, #32
 800677e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	011b      	lsls	r3, r3, #4
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	4313      	orrs	r3, r2
 800678a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a2c      	ldr	r2, [pc, #176]	@ (8006840 <TIM_OC2_SetConfig+0x110>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d007      	beq.n	80067a4 <TIM_OC2_SetConfig+0x74>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a2b      	ldr	r2, [pc, #172]	@ (8006844 <TIM_OC2_SetConfig+0x114>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d003      	beq.n	80067a4 <TIM_OC2_SetConfig+0x74>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a2a      	ldr	r2, [pc, #168]	@ (8006848 <TIM_OC2_SetConfig+0x118>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d10d      	bne.n	80067c0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	011b      	lsls	r3, r3, #4
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a1f      	ldr	r2, [pc, #124]	@ (8006840 <TIM_OC2_SetConfig+0x110>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d013      	beq.n	80067f0 <TIM_OC2_SetConfig+0xc0>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a1e      	ldr	r2, [pc, #120]	@ (8006844 <TIM_OC2_SetConfig+0x114>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d00f      	beq.n	80067f0 <TIM_OC2_SetConfig+0xc0>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a1e      	ldr	r2, [pc, #120]	@ (800684c <TIM_OC2_SetConfig+0x11c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d00b      	beq.n	80067f0 <TIM_OC2_SetConfig+0xc0>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a1d      	ldr	r2, [pc, #116]	@ (8006850 <TIM_OC2_SetConfig+0x120>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d007      	beq.n	80067f0 <TIM_OC2_SetConfig+0xc0>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006854 <TIM_OC2_SetConfig+0x124>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d003      	beq.n	80067f0 <TIM_OC2_SetConfig+0xc0>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a17      	ldr	r2, [pc, #92]	@ (8006848 <TIM_OC2_SetConfig+0x118>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d113      	bne.n	8006818 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	4313      	orrs	r3, r2
 800680a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	4313      	orrs	r3, r2
 8006816:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	685a      	ldr	r2, [r3, #4]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	621a      	str	r2, [r3, #32]
}
 8006832:	bf00      	nop
 8006834:	371c      	adds	r7, #28
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	40012c00 	.word	0x40012c00
 8006844:	40013400 	.word	0x40013400
 8006848:	40015000 	.word	0x40015000
 800684c:	40014000 	.word	0x40014000
 8006850:	40014400 	.word	0x40014400
 8006854:	40014800 	.word	0x40014800

08006858 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006858:	b480      	push	{r7}
 800685a:	b087      	sub	sp, #28
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800688a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f023 0303 	bic.w	r3, r3, #3
 8006892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68fa      	ldr	r2, [r7, #12]
 800689a:	4313      	orrs	r3, r2
 800689c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	021b      	lsls	r3, r3, #8
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a2b      	ldr	r2, [pc, #172]	@ (8006964 <TIM_OC3_SetConfig+0x10c>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d007      	beq.n	80068ca <TIM_OC3_SetConfig+0x72>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a2a      	ldr	r2, [pc, #168]	@ (8006968 <TIM_OC3_SetConfig+0x110>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d003      	beq.n	80068ca <TIM_OC3_SetConfig+0x72>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a29      	ldr	r2, [pc, #164]	@ (800696c <TIM_OC3_SetConfig+0x114>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d10d      	bne.n	80068e6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	021b      	lsls	r3, r3, #8
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	4313      	orrs	r3, r2
 80068dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006964 <TIM_OC3_SetConfig+0x10c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d013      	beq.n	8006916 <TIM_OC3_SetConfig+0xbe>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006968 <TIM_OC3_SetConfig+0x110>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d00f      	beq.n	8006916 <TIM_OC3_SetConfig+0xbe>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006970 <TIM_OC3_SetConfig+0x118>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d00b      	beq.n	8006916 <TIM_OC3_SetConfig+0xbe>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a1c      	ldr	r2, [pc, #112]	@ (8006974 <TIM_OC3_SetConfig+0x11c>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d007      	beq.n	8006916 <TIM_OC3_SetConfig+0xbe>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a1b      	ldr	r2, [pc, #108]	@ (8006978 <TIM_OC3_SetConfig+0x120>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d003      	beq.n	8006916 <TIM_OC3_SetConfig+0xbe>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a16      	ldr	r2, [pc, #88]	@ (800696c <TIM_OC3_SetConfig+0x114>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d113      	bne.n	800693e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800691c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	011b      	lsls	r3, r3, #4
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	011b      	lsls	r3, r3, #4
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	4313      	orrs	r3, r2
 800693c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	621a      	str	r2, [r3, #32]
}
 8006958:	bf00      	nop
 800695a:	371c      	adds	r7, #28
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr
 8006964:	40012c00 	.word	0x40012c00
 8006968:	40013400 	.word	0x40013400
 800696c:	40015000 	.word	0x40015000
 8006970:	40014000 	.word	0x40014000
 8006974:	40014400 	.word	0x40014400
 8006978:	40014800 	.word	0x40014800

0800697c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800697c:	b480      	push	{r7}
 800697e:	b087      	sub	sp, #28
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6a1b      	ldr	r3, [r3, #32]
 8006990:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	021b      	lsls	r3, r3, #8
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	031b      	lsls	r3, r3, #12
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a2c      	ldr	r2, [pc, #176]	@ (8006a8c <TIM_OC4_SetConfig+0x110>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d007      	beq.n	80069f0 <TIM_OC4_SetConfig+0x74>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	4a2b      	ldr	r2, [pc, #172]	@ (8006a90 <TIM_OC4_SetConfig+0x114>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d003      	beq.n	80069f0 <TIM_OC4_SetConfig+0x74>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a2a      	ldr	r2, [pc, #168]	@ (8006a94 <TIM_OC4_SetConfig+0x118>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d10d      	bne.n	8006a0c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80069f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	031b      	lsls	r3, r3, #12
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8006a8c <TIM_OC4_SetConfig+0x110>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d013      	beq.n	8006a3c <TIM_OC4_SetConfig+0xc0>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a1e      	ldr	r2, [pc, #120]	@ (8006a90 <TIM_OC4_SetConfig+0x114>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d00f      	beq.n	8006a3c <TIM_OC4_SetConfig+0xc0>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8006a98 <TIM_OC4_SetConfig+0x11c>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00b      	beq.n	8006a3c <TIM_OC4_SetConfig+0xc0>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a1d      	ldr	r2, [pc, #116]	@ (8006a9c <TIM_OC4_SetConfig+0x120>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d007      	beq.n	8006a3c <TIM_OC4_SetConfig+0xc0>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8006aa0 <TIM_OC4_SetConfig+0x124>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d003      	beq.n	8006a3c <TIM_OC4_SetConfig+0xc0>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a17      	ldr	r2, [pc, #92]	@ (8006a94 <TIM_OC4_SetConfig+0x118>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d113      	bne.n	8006a64 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a42:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006a4a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	019b      	lsls	r3, r3, #6
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	019b      	lsls	r3, r3, #6
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	621a      	str	r2, [r3, #32]
}
 8006a7e:	bf00      	nop
 8006a80:	371c      	adds	r7, #28
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40012c00 	.word	0x40012c00
 8006a90:	40013400 	.word	0x40013400
 8006a94:	40015000 	.word	0x40015000
 8006a98:	40014000 	.word	0x40014000
 8006a9c:	40014400 	.word	0x40014400
 8006aa0:	40014800 	.word	0x40014800

08006aa4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a1b      	ldr	r3, [r3, #32]
 8006ab8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006ae8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	041b      	lsls	r3, r3, #16
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a19      	ldr	r2, [pc, #100]	@ (8006b60 <TIM_OC5_SetConfig+0xbc>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d013      	beq.n	8006b26 <TIM_OC5_SetConfig+0x82>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a18      	ldr	r2, [pc, #96]	@ (8006b64 <TIM_OC5_SetConfig+0xc0>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00f      	beq.n	8006b26 <TIM_OC5_SetConfig+0x82>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a17      	ldr	r2, [pc, #92]	@ (8006b68 <TIM_OC5_SetConfig+0xc4>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d00b      	beq.n	8006b26 <TIM_OC5_SetConfig+0x82>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a16      	ldr	r2, [pc, #88]	@ (8006b6c <TIM_OC5_SetConfig+0xc8>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d007      	beq.n	8006b26 <TIM_OC5_SetConfig+0x82>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a15      	ldr	r2, [pc, #84]	@ (8006b70 <TIM_OC5_SetConfig+0xcc>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d003      	beq.n	8006b26 <TIM_OC5_SetConfig+0x82>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a14      	ldr	r2, [pc, #80]	@ (8006b74 <TIM_OC5_SetConfig+0xd0>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d109      	bne.n	8006b3a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	021b      	lsls	r3, r3, #8
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	621a      	str	r2, [r3, #32]
}
 8006b54:	bf00      	nop
 8006b56:	371c      	adds	r7, #28
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	40012c00 	.word	0x40012c00
 8006b64:	40013400 	.word	0x40013400
 8006b68:	40014000 	.word	0x40014000
 8006b6c:	40014400 	.word	0x40014400
 8006b70:	40014800 	.word	0x40014800
 8006b74:	40015000 	.word	0x40015000

08006b78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a1b      	ldr	r3, [r3, #32]
 8006b8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	021b      	lsls	r3, r3, #8
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006bbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	051b      	lsls	r3, r3, #20
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a1a      	ldr	r2, [pc, #104]	@ (8006c38 <TIM_OC6_SetConfig+0xc0>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d013      	beq.n	8006bfc <TIM_OC6_SetConfig+0x84>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a19      	ldr	r2, [pc, #100]	@ (8006c3c <TIM_OC6_SetConfig+0xc4>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d00f      	beq.n	8006bfc <TIM_OC6_SetConfig+0x84>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a18      	ldr	r2, [pc, #96]	@ (8006c40 <TIM_OC6_SetConfig+0xc8>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d00b      	beq.n	8006bfc <TIM_OC6_SetConfig+0x84>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a17      	ldr	r2, [pc, #92]	@ (8006c44 <TIM_OC6_SetConfig+0xcc>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d007      	beq.n	8006bfc <TIM_OC6_SetConfig+0x84>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a16      	ldr	r2, [pc, #88]	@ (8006c48 <TIM_OC6_SetConfig+0xd0>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d003      	beq.n	8006bfc <TIM_OC6_SetConfig+0x84>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a15      	ldr	r2, [pc, #84]	@ (8006c4c <TIM_OC6_SetConfig+0xd4>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d109      	bne.n	8006c10 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	029b      	lsls	r3, r3, #10
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	621a      	str	r2, [r3, #32]
}
 8006c2a:	bf00      	nop
 8006c2c:	371c      	adds	r7, #28
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	40012c00 	.word	0x40012c00
 8006c3c:	40013400 	.word	0x40013400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	40014400 	.word	0x40014400
 8006c48:	40014800 	.word	0x40014800
 8006c4c:	40015000 	.word	0x40015000

08006c50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f003 031f 	and.w	r3, r3, #31
 8006c62:	2201      	movs	r2, #1
 8006c64:	fa02 f303 	lsl.w	r3, r2, r3
 8006c68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a1a      	ldr	r2, [r3, #32]
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	43db      	mvns	r3, r3
 8006c72:	401a      	ands	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a1a      	ldr	r2, [r3, #32]
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f003 031f 	and.w	r3, r3, #31
 8006c82:	6879      	ldr	r1, [r7, #4]
 8006c84:	fa01 f303 	lsl.w	r3, r1, r3
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	621a      	str	r2, [r3, #32]
}
 8006c8e:	bf00      	nop
 8006c90:	371c      	adds	r7, #28
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
	...

08006c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d101      	bne.n	8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	e074      	b.n	8006d9e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a34      	ldr	r2, [pc, #208]	@ (8006dac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d009      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a33      	ldr	r2, [pc, #204]	@ (8006db0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d004      	beq.n	8006cf2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a31      	ldr	r2, [pc, #196]	@ (8006db4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d108      	bne.n	8006d04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006cf8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a21      	ldr	r2, [pc, #132]	@ (8006dac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d022      	beq.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d34:	d01d      	beq.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8006db8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d018      	beq.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a1d      	ldr	r2, [pc, #116]	@ (8006dbc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d013      	beq.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d00e      	beq.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a15      	ldr	r2, [pc, #84]	@ (8006db0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d009      	beq.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a18      	ldr	r2, [pc, #96]	@ (8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d004      	beq.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a11      	ldr	r2, [pc, #68]	@ (8006db4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d10c      	bne.n	8006d8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	68ba      	ldr	r2, [r7, #8]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3714      	adds	r7, #20
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	40012c00 	.word	0x40012c00
 8006db0:	40013400 	.word	0x40013400
 8006db4:	40015000 	.word	0x40015000
 8006db8:	40000400 	.word	0x40000400
 8006dbc:	40000800 	.word	0x40000800
 8006dc0:	40000c00 	.word	0x40000c00
 8006dc4:	40014000 	.word	0x40014000

08006dc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e078      	b.n	8006ed6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	699b      	ldr	r3, [r3, #24]
 8006e58:	041b      	lsls	r3, r3, #16
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	69db      	ldr	r3, [r3, #28]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a1c      	ldr	r2, [pc, #112]	@ (8006ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d009      	beq.n	8006e8a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d004      	beq.n	8006e8a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a19      	ldr	r2, [pc, #100]	@ (8006eec <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d11c      	bne.n	8006ec4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e94:	051b      	lsls	r3, r3, #20
 8006e96:	4313      	orrs	r3, r2
 8006e98:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	6a1b      	ldr	r3, [r3, #32]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3714      	adds	r7, #20
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
 8006ee2:	bf00      	nop
 8006ee4:	40012c00 	.word	0x40012c00
 8006ee8:	40013400 	.word	0x40013400
 8006eec:	40015000 	.word	0x40015000

08006ef0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d101      	bne.n	8006f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e042      	b.n	8007014 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d106      	bne.n	8006fa6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f7fa fbad 	bl	8001700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2224      	movs	r2, #36	@ 0x24
 8006faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f022 0201 	bic.w	r2, r2, #1
 8006fbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d002      	beq.n	8006fcc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 fb24 	bl	8007614 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 f825 	bl	800701c <UART_SetConfig>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d101      	bne.n	8006fdc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e01b      	b.n	8007014 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006fea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689a      	ldr	r2, [r3, #8]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ffa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f042 0201 	orr.w	r2, r2, #1
 800700a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 fba3 	bl	8007758 <UART_CheckIdleState>
 8007012:	4603      	mov	r3, r0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3708      	adds	r7, #8
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800701c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007020:	b08c      	sub	sp, #48	@ 0x30
 8007022:	af00      	add	r7, sp, #0
 8007024:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007026:	2300      	movs	r3, #0
 8007028:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	689a      	ldr	r2, [r3, #8]
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	431a      	orrs	r2, r3
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	431a      	orrs	r2, r3
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	69db      	ldr	r3, [r3, #28]
 8007040:	4313      	orrs	r3, r2
 8007042:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	4baa      	ldr	r3, [pc, #680]	@ (80072f4 <UART_SetConfig+0x2d8>)
 800704c:	4013      	ands	r3, r2
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	6812      	ldr	r2, [r2, #0]
 8007052:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007054:	430b      	orrs	r3, r1
 8007056:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	68da      	ldr	r2, [r3, #12]
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a9f      	ldr	r2, [pc, #636]	@ (80072f8 <UART_SetConfig+0x2dc>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d004      	beq.n	8007088 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007084:	4313      	orrs	r3, r2
 8007086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007092:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	6812      	ldr	r2, [r2, #0]
 800709a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800709c:	430b      	orrs	r3, r1
 800709e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a6:	f023 010f 	bic.w	r1, r3, #15
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a90      	ldr	r2, [pc, #576]	@ (80072fc <UART_SetConfig+0x2e0>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d125      	bne.n	800710c <UART_SetConfig+0xf0>
 80070c0:	4b8f      	ldr	r3, [pc, #572]	@ (8007300 <UART_SetConfig+0x2e4>)
 80070c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070c6:	f003 0303 	and.w	r3, r3, #3
 80070ca:	2b03      	cmp	r3, #3
 80070cc:	d81a      	bhi.n	8007104 <UART_SetConfig+0xe8>
 80070ce:	a201      	add	r2, pc, #4	@ (adr r2, 80070d4 <UART_SetConfig+0xb8>)
 80070d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d4:	080070e5 	.word	0x080070e5
 80070d8:	080070f5 	.word	0x080070f5
 80070dc:	080070ed 	.word	0x080070ed
 80070e0:	080070fd 	.word	0x080070fd
 80070e4:	2301      	movs	r3, #1
 80070e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ea:	e116      	b.n	800731a <UART_SetConfig+0x2fe>
 80070ec:	2302      	movs	r3, #2
 80070ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070f2:	e112      	b.n	800731a <UART_SetConfig+0x2fe>
 80070f4:	2304      	movs	r3, #4
 80070f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070fa:	e10e      	b.n	800731a <UART_SetConfig+0x2fe>
 80070fc:	2308      	movs	r3, #8
 80070fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007102:	e10a      	b.n	800731a <UART_SetConfig+0x2fe>
 8007104:	2310      	movs	r3, #16
 8007106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800710a:	e106      	b.n	800731a <UART_SetConfig+0x2fe>
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a7c      	ldr	r2, [pc, #496]	@ (8007304 <UART_SetConfig+0x2e8>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d138      	bne.n	8007188 <UART_SetConfig+0x16c>
 8007116:	4b7a      	ldr	r3, [pc, #488]	@ (8007300 <UART_SetConfig+0x2e4>)
 8007118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800711c:	f003 030c 	and.w	r3, r3, #12
 8007120:	2b0c      	cmp	r3, #12
 8007122:	d82d      	bhi.n	8007180 <UART_SetConfig+0x164>
 8007124:	a201      	add	r2, pc, #4	@ (adr r2, 800712c <UART_SetConfig+0x110>)
 8007126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800712a:	bf00      	nop
 800712c:	08007161 	.word	0x08007161
 8007130:	08007181 	.word	0x08007181
 8007134:	08007181 	.word	0x08007181
 8007138:	08007181 	.word	0x08007181
 800713c:	08007171 	.word	0x08007171
 8007140:	08007181 	.word	0x08007181
 8007144:	08007181 	.word	0x08007181
 8007148:	08007181 	.word	0x08007181
 800714c:	08007169 	.word	0x08007169
 8007150:	08007181 	.word	0x08007181
 8007154:	08007181 	.word	0x08007181
 8007158:	08007181 	.word	0x08007181
 800715c:	08007179 	.word	0x08007179
 8007160:	2300      	movs	r3, #0
 8007162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007166:	e0d8      	b.n	800731a <UART_SetConfig+0x2fe>
 8007168:	2302      	movs	r3, #2
 800716a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800716e:	e0d4      	b.n	800731a <UART_SetConfig+0x2fe>
 8007170:	2304      	movs	r3, #4
 8007172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007176:	e0d0      	b.n	800731a <UART_SetConfig+0x2fe>
 8007178:	2308      	movs	r3, #8
 800717a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800717e:	e0cc      	b.n	800731a <UART_SetConfig+0x2fe>
 8007180:	2310      	movs	r3, #16
 8007182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007186:	e0c8      	b.n	800731a <UART_SetConfig+0x2fe>
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a5e      	ldr	r2, [pc, #376]	@ (8007308 <UART_SetConfig+0x2ec>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d125      	bne.n	80071de <UART_SetConfig+0x1c2>
 8007192:	4b5b      	ldr	r3, [pc, #364]	@ (8007300 <UART_SetConfig+0x2e4>)
 8007194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007198:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800719c:	2b30      	cmp	r3, #48	@ 0x30
 800719e:	d016      	beq.n	80071ce <UART_SetConfig+0x1b2>
 80071a0:	2b30      	cmp	r3, #48	@ 0x30
 80071a2:	d818      	bhi.n	80071d6 <UART_SetConfig+0x1ba>
 80071a4:	2b20      	cmp	r3, #32
 80071a6:	d00a      	beq.n	80071be <UART_SetConfig+0x1a2>
 80071a8:	2b20      	cmp	r3, #32
 80071aa:	d814      	bhi.n	80071d6 <UART_SetConfig+0x1ba>
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d002      	beq.n	80071b6 <UART_SetConfig+0x19a>
 80071b0:	2b10      	cmp	r3, #16
 80071b2:	d008      	beq.n	80071c6 <UART_SetConfig+0x1aa>
 80071b4:	e00f      	b.n	80071d6 <UART_SetConfig+0x1ba>
 80071b6:	2300      	movs	r3, #0
 80071b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071bc:	e0ad      	b.n	800731a <UART_SetConfig+0x2fe>
 80071be:	2302      	movs	r3, #2
 80071c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071c4:	e0a9      	b.n	800731a <UART_SetConfig+0x2fe>
 80071c6:	2304      	movs	r3, #4
 80071c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071cc:	e0a5      	b.n	800731a <UART_SetConfig+0x2fe>
 80071ce:	2308      	movs	r3, #8
 80071d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071d4:	e0a1      	b.n	800731a <UART_SetConfig+0x2fe>
 80071d6:	2310      	movs	r3, #16
 80071d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071dc:	e09d      	b.n	800731a <UART_SetConfig+0x2fe>
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a4a      	ldr	r2, [pc, #296]	@ (800730c <UART_SetConfig+0x2f0>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d125      	bne.n	8007234 <UART_SetConfig+0x218>
 80071e8:	4b45      	ldr	r3, [pc, #276]	@ (8007300 <UART_SetConfig+0x2e4>)
 80071ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80071f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80071f4:	d016      	beq.n	8007224 <UART_SetConfig+0x208>
 80071f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80071f8:	d818      	bhi.n	800722c <UART_SetConfig+0x210>
 80071fa:	2b80      	cmp	r3, #128	@ 0x80
 80071fc:	d00a      	beq.n	8007214 <UART_SetConfig+0x1f8>
 80071fe:	2b80      	cmp	r3, #128	@ 0x80
 8007200:	d814      	bhi.n	800722c <UART_SetConfig+0x210>
 8007202:	2b00      	cmp	r3, #0
 8007204:	d002      	beq.n	800720c <UART_SetConfig+0x1f0>
 8007206:	2b40      	cmp	r3, #64	@ 0x40
 8007208:	d008      	beq.n	800721c <UART_SetConfig+0x200>
 800720a:	e00f      	b.n	800722c <UART_SetConfig+0x210>
 800720c:	2300      	movs	r3, #0
 800720e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007212:	e082      	b.n	800731a <UART_SetConfig+0x2fe>
 8007214:	2302      	movs	r3, #2
 8007216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800721a:	e07e      	b.n	800731a <UART_SetConfig+0x2fe>
 800721c:	2304      	movs	r3, #4
 800721e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007222:	e07a      	b.n	800731a <UART_SetConfig+0x2fe>
 8007224:	2308      	movs	r3, #8
 8007226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800722a:	e076      	b.n	800731a <UART_SetConfig+0x2fe>
 800722c:	2310      	movs	r3, #16
 800722e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007232:	e072      	b.n	800731a <UART_SetConfig+0x2fe>
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a35      	ldr	r2, [pc, #212]	@ (8007310 <UART_SetConfig+0x2f4>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d12a      	bne.n	8007294 <UART_SetConfig+0x278>
 800723e:	4b30      	ldr	r3, [pc, #192]	@ (8007300 <UART_SetConfig+0x2e4>)
 8007240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007244:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007248:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800724c:	d01a      	beq.n	8007284 <UART_SetConfig+0x268>
 800724e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007252:	d81b      	bhi.n	800728c <UART_SetConfig+0x270>
 8007254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007258:	d00c      	beq.n	8007274 <UART_SetConfig+0x258>
 800725a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800725e:	d815      	bhi.n	800728c <UART_SetConfig+0x270>
 8007260:	2b00      	cmp	r3, #0
 8007262:	d003      	beq.n	800726c <UART_SetConfig+0x250>
 8007264:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007268:	d008      	beq.n	800727c <UART_SetConfig+0x260>
 800726a:	e00f      	b.n	800728c <UART_SetConfig+0x270>
 800726c:	2300      	movs	r3, #0
 800726e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007272:	e052      	b.n	800731a <UART_SetConfig+0x2fe>
 8007274:	2302      	movs	r3, #2
 8007276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800727a:	e04e      	b.n	800731a <UART_SetConfig+0x2fe>
 800727c:	2304      	movs	r3, #4
 800727e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007282:	e04a      	b.n	800731a <UART_SetConfig+0x2fe>
 8007284:	2308      	movs	r3, #8
 8007286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800728a:	e046      	b.n	800731a <UART_SetConfig+0x2fe>
 800728c:	2310      	movs	r3, #16
 800728e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007292:	e042      	b.n	800731a <UART_SetConfig+0x2fe>
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a17      	ldr	r2, [pc, #92]	@ (80072f8 <UART_SetConfig+0x2dc>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d13a      	bne.n	8007314 <UART_SetConfig+0x2f8>
 800729e:	4b18      	ldr	r3, [pc, #96]	@ (8007300 <UART_SetConfig+0x2e4>)
 80072a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80072a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072ac:	d01a      	beq.n	80072e4 <UART_SetConfig+0x2c8>
 80072ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072b2:	d81b      	bhi.n	80072ec <UART_SetConfig+0x2d0>
 80072b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072b8:	d00c      	beq.n	80072d4 <UART_SetConfig+0x2b8>
 80072ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072be:	d815      	bhi.n	80072ec <UART_SetConfig+0x2d0>
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d003      	beq.n	80072cc <UART_SetConfig+0x2b0>
 80072c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072c8:	d008      	beq.n	80072dc <UART_SetConfig+0x2c0>
 80072ca:	e00f      	b.n	80072ec <UART_SetConfig+0x2d0>
 80072cc:	2300      	movs	r3, #0
 80072ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072d2:	e022      	b.n	800731a <UART_SetConfig+0x2fe>
 80072d4:	2302      	movs	r3, #2
 80072d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072da:	e01e      	b.n	800731a <UART_SetConfig+0x2fe>
 80072dc:	2304      	movs	r3, #4
 80072de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072e2:	e01a      	b.n	800731a <UART_SetConfig+0x2fe>
 80072e4:	2308      	movs	r3, #8
 80072e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ea:	e016      	b.n	800731a <UART_SetConfig+0x2fe>
 80072ec:	2310      	movs	r3, #16
 80072ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072f2:	e012      	b.n	800731a <UART_SetConfig+0x2fe>
 80072f4:	cfff69f3 	.word	0xcfff69f3
 80072f8:	40008000 	.word	0x40008000
 80072fc:	40013800 	.word	0x40013800
 8007300:	40021000 	.word	0x40021000
 8007304:	40004400 	.word	0x40004400
 8007308:	40004800 	.word	0x40004800
 800730c:	40004c00 	.word	0x40004c00
 8007310:	40005000 	.word	0x40005000
 8007314:	2310      	movs	r3, #16
 8007316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4aae      	ldr	r2, [pc, #696]	@ (80075d8 <UART_SetConfig+0x5bc>)
 8007320:	4293      	cmp	r3, r2
 8007322:	f040 8097 	bne.w	8007454 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007326:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800732a:	2b08      	cmp	r3, #8
 800732c:	d823      	bhi.n	8007376 <UART_SetConfig+0x35a>
 800732e:	a201      	add	r2, pc, #4	@ (adr r2, 8007334 <UART_SetConfig+0x318>)
 8007330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007334:	08007359 	.word	0x08007359
 8007338:	08007377 	.word	0x08007377
 800733c:	08007361 	.word	0x08007361
 8007340:	08007377 	.word	0x08007377
 8007344:	08007367 	.word	0x08007367
 8007348:	08007377 	.word	0x08007377
 800734c:	08007377 	.word	0x08007377
 8007350:	08007377 	.word	0x08007377
 8007354:	0800736f 	.word	0x0800736f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007358:	f7fd fff8 	bl	800534c <HAL_RCC_GetPCLK1Freq>
 800735c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800735e:	e010      	b.n	8007382 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007360:	4b9e      	ldr	r3, [pc, #632]	@ (80075dc <UART_SetConfig+0x5c0>)
 8007362:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007364:	e00d      	b.n	8007382 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007366:	f7fd ff83 	bl	8005270 <HAL_RCC_GetSysClockFreq>
 800736a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800736c:	e009      	b.n	8007382 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800736e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007372:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007374:	e005      	b.n	8007382 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007376:	2300      	movs	r3, #0
 8007378:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007380:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 8130 	beq.w	80075ea <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800738e:	4a94      	ldr	r2, [pc, #592]	@ (80075e0 <UART_SetConfig+0x5c4>)
 8007390:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007394:	461a      	mov	r2, r3
 8007396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007398:	fbb3 f3f2 	udiv	r3, r3, r2
 800739c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	685a      	ldr	r2, [r3, #4]
 80073a2:	4613      	mov	r3, r2
 80073a4:	005b      	lsls	r3, r3, #1
 80073a6:	4413      	add	r3, r2
 80073a8:	69ba      	ldr	r2, [r7, #24]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d305      	bcc.n	80073ba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073b4:	69ba      	ldr	r2, [r7, #24]
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d903      	bls.n	80073c2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80073c0:	e113      	b.n	80075ea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c4:	2200      	movs	r2, #0
 80073c6:	60bb      	str	r3, [r7, #8]
 80073c8:	60fa      	str	r2, [r7, #12]
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ce:	4a84      	ldr	r2, [pc, #528]	@ (80075e0 <UART_SetConfig+0x5c4>)
 80073d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	2200      	movs	r2, #0
 80073d8:	603b      	str	r3, [r7, #0]
 80073da:	607a      	str	r2, [r7, #4]
 80073dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80073e4:	f7f8 ff6c 	bl	80002c0 <__aeabi_uldivmod>
 80073e8:	4602      	mov	r2, r0
 80073ea:	460b      	mov	r3, r1
 80073ec:	4610      	mov	r0, r2
 80073ee:	4619      	mov	r1, r3
 80073f0:	f04f 0200 	mov.w	r2, #0
 80073f4:	f04f 0300 	mov.w	r3, #0
 80073f8:	020b      	lsls	r3, r1, #8
 80073fa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80073fe:	0202      	lsls	r2, r0, #8
 8007400:	6979      	ldr	r1, [r7, #20]
 8007402:	6849      	ldr	r1, [r1, #4]
 8007404:	0849      	lsrs	r1, r1, #1
 8007406:	2000      	movs	r0, #0
 8007408:	460c      	mov	r4, r1
 800740a:	4605      	mov	r5, r0
 800740c:	eb12 0804 	adds.w	r8, r2, r4
 8007410:	eb43 0905 	adc.w	r9, r3, r5
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	469a      	mov	sl, r3
 800741c:	4693      	mov	fp, r2
 800741e:	4652      	mov	r2, sl
 8007420:	465b      	mov	r3, fp
 8007422:	4640      	mov	r0, r8
 8007424:	4649      	mov	r1, r9
 8007426:	f7f8 ff4b 	bl	80002c0 <__aeabi_uldivmod>
 800742a:	4602      	mov	r2, r0
 800742c:	460b      	mov	r3, r1
 800742e:	4613      	mov	r3, r2
 8007430:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007432:	6a3b      	ldr	r3, [r7, #32]
 8007434:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007438:	d308      	bcc.n	800744c <UART_SetConfig+0x430>
 800743a:	6a3b      	ldr	r3, [r7, #32]
 800743c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007440:	d204      	bcs.n	800744c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6a3a      	ldr	r2, [r7, #32]
 8007448:	60da      	str	r2, [r3, #12]
 800744a:	e0ce      	b.n	80075ea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007452:	e0ca      	b.n	80075ea <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	69db      	ldr	r3, [r3, #28]
 8007458:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800745c:	d166      	bne.n	800752c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800745e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007462:	2b08      	cmp	r3, #8
 8007464:	d827      	bhi.n	80074b6 <UART_SetConfig+0x49a>
 8007466:	a201      	add	r2, pc, #4	@ (adr r2, 800746c <UART_SetConfig+0x450>)
 8007468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800746c:	08007491 	.word	0x08007491
 8007470:	08007499 	.word	0x08007499
 8007474:	080074a1 	.word	0x080074a1
 8007478:	080074b7 	.word	0x080074b7
 800747c:	080074a7 	.word	0x080074a7
 8007480:	080074b7 	.word	0x080074b7
 8007484:	080074b7 	.word	0x080074b7
 8007488:	080074b7 	.word	0x080074b7
 800748c:	080074af 	.word	0x080074af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007490:	f7fd ff5c 	bl	800534c <HAL_RCC_GetPCLK1Freq>
 8007494:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007496:	e014      	b.n	80074c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007498:	f7fd ff6e 	bl	8005378 <HAL_RCC_GetPCLK2Freq>
 800749c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800749e:	e010      	b.n	80074c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074a0:	4b4e      	ldr	r3, [pc, #312]	@ (80075dc <UART_SetConfig+0x5c0>)
 80074a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074a4:	e00d      	b.n	80074c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074a6:	f7fd fee3 	bl	8005270 <HAL_RCC_GetSysClockFreq>
 80074aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074ac:	e009      	b.n	80074c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074b4:	e005      	b.n	80074c2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 8090 	beq.w	80075ea <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ce:	4a44      	ldr	r2, [pc, #272]	@ (80075e0 <UART_SetConfig+0x5c4>)
 80074d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074d4:	461a      	mov	r2, r3
 80074d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80074dc:	005a      	lsls	r2, r3, #1
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	085b      	lsrs	r3, r3, #1
 80074e4:	441a      	add	r2, r3
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074f0:	6a3b      	ldr	r3, [r7, #32]
 80074f2:	2b0f      	cmp	r3, #15
 80074f4:	d916      	bls.n	8007524 <UART_SetConfig+0x508>
 80074f6:	6a3b      	ldr	r3, [r7, #32]
 80074f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074fc:	d212      	bcs.n	8007524 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074fe:	6a3b      	ldr	r3, [r7, #32]
 8007500:	b29b      	uxth	r3, r3
 8007502:	f023 030f 	bic.w	r3, r3, #15
 8007506:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007508:	6a3b      	ldr	r3, [r7, #32]
 800750a:	085b      	lsrs	r3, r3, #1
 800750c:	b29b      	uxth	r3, r3
 800750e:	f003 0307 	and.w	r3, r3, #7
 8007512:	b29a      	uxth	r2, r3
 8007514:	8bfb      	ldrh	r3, [r7, #30]
 8007516:	4313      	orrs	r3, r2
 8007518:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	8bfa      	ldrh	r2, [r7, #30]
 8007520:	60da      	str	r2, [r3, #12]
 8007522:	e062      	b.n	80075ea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800752a:	e05e      	b.n	80075ea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800752c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007530:	2b08      	cmp	r3, #8
 8007532:	d828      	bhi.n	8007586 <UART_SetConfig+0x56a>
 8007534:	a201      	add	r2, pc, #4	@ (adr r2, 800753c <UART_SetConfig+0x520>)
 8007536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800753a:	bf00      	nop
 800753c:	08007561 	.word	0x08007561
 8007540:	08007569 	.word	0x08007569
 8007544:	08007571 	.word	0x08007571
 8007548:	08007587 	.word	0x08007587
 800754c:	08007577 	.word	0x08007577
 8007550:	08007587 	.word	0x08007587
 8007554:	08007587 	.word	0x08007587
 8007558:	08007587 	.word	0x08007587
 800755c:	0800757f 	.word	0x0800757f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007560:	f7fd fef4 	bl	800534c <HAL_RCC_GetPCLK1Freq>
 8007564:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007566:	e014      	b.n	8007592 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007568:	f7fd ff06 	bl	8005378 <HAL_RCC_GetPCLK2Freq>
 800756c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800756e:	e010      	b.n	8007592 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007570:	4b1a      	ldr	r3, [pc, #104]	@ (80075dc <UART_SetConfig+0x5c0>)
 8007572:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007574:	e00d      	b.n	8007592 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007576:	f7fd fe7b 	bl	8005270 <HAL_RCC_GetSysClockFreq>
 800757a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800757c:	e009      	b.n	8007592 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800757e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007582:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007584:	e005      	b.n	8007592 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007586:	2300      	movs	r3, #0
 8007588:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007590:	bf00      	nop
    }

    if (pclk != 0U)
 8007592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007594:	2b00      	cmp	r3, #0
 8007596:	d028      	beq.n	80075ea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759c:	4a10      	ldr	r2, [pc, #64]	@ (80075e0 <UART_SetConfig+0x5c4>)
 800759e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80075a2:	461a      	mov	r2, r3
 80075a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	085b      	lsrs	r3, r3, #1
 80075b0:	441a      	add	r2, r3
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	2b0f      	cmp	r3, #15
 80075c0:	d910      	bls.n	80075e4 <UART_SetConfig+0x5c8>
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075c8:	d20c      	bcs.n	80075e4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075ca:	6a3b      	ldr	r3, [r7, #32]
 80075cc:	b29a      	uxth	r2, r3
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	60da      	str	r2, [r3, #12]
 80075d4:	e009      	b.n	80075ea <UART_SetConfig+0x5ce>
 80075d6:	bf00      	nop
 80075d8:	40008000 	.word	0x40008000
 80075dc:	00f42400 	.word	0x00f42400
 80075e0:	08008cfc 	.word	0x08008cfc
      }
      else
      {
        ret = HAL_ERROR;
 80075e4:	2301      	movs	r3, #1
 80075e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	2201      	movs	r2, #1
 80075ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	2200      	movs	r2, #0
 80075fe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	2200      	movs	r2, #0
 8007604:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007606:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800760a:	4618      	mov	r0, r3
 800760c:	3730      	adds	r7, #48	@ 0x30
 800760e:	46bd      	mov	sp, r7
 8007610:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007614 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007620:	f003 0308 	and.w	r3, r3, #8
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00a      	beq.n	800763e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	430a      	orrs	r2, r1
 800763c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00a      	beq.n	8007660 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	430a      	orrs	r2, r1
 800765e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00a      	beq.n	8007682 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	430a      	orrs	r2, r1
 8007680:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007686:	f003 0304 	and.w	r3, r3, #4
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00a      	beq.n	80076a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	430a      	orrs	r2, r1
 80076a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a8:	f003 0310 	and.w	r3, r3, #16
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00a      	beq.n	80076c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ca:	f003 0320 	and.w	r3, r3, #32
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00a      	beq.n	80076e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d01a      	beq.n	800772a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	430a      	orrs	r2, r1
 8007708:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800770e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007712:	d10a      	bne.n	800772a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	430a      	orrs	r2, r1
 8007728:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800772e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00a      	beq.n	800774c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	430a      	orrs	r2, r1
 800774a:	605a      	str	r2, [r3, #4]
  }
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b098      	sub	sp, #96	@ 0x60
 800775c:	af02      	add	r7, sp, #8
 800775e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007768:	f7fa f9d4 	bl	8001b14 <HAL_GetTick>
 800776c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 0308 	and.w	r3, r3, #8
 8007778:	2b08      	cmp	r3, #8
 800777a:	d12f      	bne.n	80077dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800777c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007780:	9300      	str	r3, [sp, #0]
 8007782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007784:	2200      	movs	r2, #0
 8007786:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f88e 	bl	80078ac <UART_WaitOnFlagUntilTimeout>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	d022      	beq.n	80077dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779e:	e853 3f00 	ldrex	r3, [r3]
 80077a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	461a      	mov	r2, r3
 80077b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077bc:	e841 2300 	strex	r3, r2, [r1]
 80077c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d1e6      	bne.n	8007796 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2220      	movs	r2, #32
 80077cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e063      	b.n	80078a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0304 	and.w	r3, r3, #4
 80077e6:	2b04      	cmp	r3, #4
 80077e8:	d149      	bne.n	800787e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80077ee:	9300      	str	r3, [sp, #0]
 80077f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077f2:	2200      	movs	r2, #0
 80077f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 f857 	bl	80078ac <UART_WaitOnFlagUntilTimeout>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d03c      	beq.n	800787e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780c:	e853 3f00 	ldrex	r3, [r3]
 8007810:	623b      	str	r3, [r7, #32]
   return(result);
 8007812:	6a3b      	ldr	r3, [r7, #32]
 8007814:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007818:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	461a      	mov	r2, r3
 8007820:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007822:	633b      	str	r3, [r7, #48]	@ 0x30
 8007824:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800782a:	e841 2300 	strex	r3, r2, [r1]
 800782e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007832:	2b00      	cmp	r3, #0
 8007834:	d1e6      	bne.n	8007804 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	3308      	adds	r3, #8
 800783c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	e853 3f00 	ldrex	r3, [r3]
 8007844:	60fb      	str	r3, [r7, #12]
   return(result);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f023 0301 	bic.w	r3, r3, #1
 800784c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	3308      	adds	r3, #8
 8007854:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007856:	61fa      	str	r2, [r7, #28]
 8007858:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785a:	69b9      	ldr	r1, [r7, #24]
 800785c:	69fa      	ldr	r2, [r7, #28]
 800785e:	e841 2300 	strex	r3, r2, [r1]
 8007862:	617b      	str	r3, [r7, #20]
   return(result);
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1e5      	bne.n	8007836 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2220      	movs	r2, #32
 800786e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e012      	b.n	80078a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2220      	movs	r2, #32
 8007882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2220      	movs	r2, #32
 800788a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2200      	movs	r2, #0
 8007898:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2200      	movs	r2, #0
 800789e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80078a2:	2300      	movs	r3, #0
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3758      	adds	r7, #88	@ 0x58
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	603b      	str	r3, [r7, #0]
 80078b8:	4613      	mov	r3, r2
 80078ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078bc:	e04f      	b.n	800795e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c4:	d04b      	beq.n	800795e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078c6:	f7fa f925 	bl	8001b14 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	69ba      	ldr	r2, [r7, #24]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d302      	bcc.n	80078dc <UART_WaitOnFlagUntilTimeout+0x30>
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d101      	bne.n	80078e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078dc:	2303      	movs	r3, #3
 80078de:	e04e      	b.n	800797e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0304 	and.w	r3, r3, #4
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d037      	beq.n	800795e <UART_WaitOnFlagUntilTimeout+0xb2>
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	2b80      	cmp	r3, #128	@ 0x80
 80078f2:	d034      	beq.n	800795e <UART_WaitOnFlagUntilTimeout+0xb2>
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	2b40      	cmp	r3, #64	@ 0x40
 80078f8:	d031      	beq.n	800795e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	69db      	ldr	r3, [r3, #28]
 8007900:	f003 0308 	and.w	r3, r3, #8
 8007904:	2b08      	cmp	r3, #8
 8007906:	d110      	bne.n	800792a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2208      	movs	r2, #8
 800790e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f000 f838 	bl	8007986 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2208      	movs	r2, #8
 800791a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2200      	movs	r2, #0
 8007922:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e029      	b.n	800797e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	69db      	ldr	r3, [r3, #28]
 8007930:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007934:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007938:	d111      	bne.n	800795e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007942:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f000 f81e 	bl	8007986 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2220      	movs	r2, #32
 800794e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800795a:	2303      	movs	r3, #3
 800795c:	e00f      	b.n	800797e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	69da      	ldr	r2, [r3, #28]
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	4013      	ands	r3, r2
 8007968:	68ba      	ldr	r2, [r7, #8]
 800796a:	429a      	cmp	r2, r3
 800796c:	bf0c      	ite	eq
 800796e:	2301      	moveq	r3, #1
 8007970:	2300      	movne	r3, #0
 8007972:	b2db      	uxtb	r3, r3
 8007974:	461a      	mov	r2, r3
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	429a      	cmp	r2, r3
 800797a:	d0a0      	beq.n	80078be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007986:	b480      	push	{r7}
 8007988:	b095      	sub	sp, #84	@ 0x54
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007996:	e853 3f00 	ldrex	r3, [r3]
 800799a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800799c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	461a      	mov	r2, r3
 80079aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80079ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80079b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079b4:	e841 2300 	strex	r3, r2, [r1]
 80079b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1e6      	bne.n	800798e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	3308      	adds	r3, #8
 80079c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c8:	6a3b      	ldr	r3, [r7, #32]
 80079ca:	e853 3f00 	ldrex	r3, [r3]
 80079ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079d6:	f023 0301 	bic.w	r3, r3, #1
 80079da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	3308      	adds	r3, #8
 80079e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079ec:	e841 2300 	strex	r3, r2, [r1]
 80079f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80079f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1e3      	bne.n	80079c0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d118      	bne.n	8007a32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	f023 0310 	bic.w	r3, r3, #16
 8007a14:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a1e:	61bb      	str	r3, [r7, #24]
 8007a20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a22:	6979      	ldr	r1, [r7, #20]
 8007a24:	69ba      	ldr	r2, [r7, #24]
 8007a26:	e841 2300 	strex	r3, r2, [r1]
 8007a2a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1e6      	bne.n	8007a00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2220      	movs	r2, #32
 8007a36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007a46:	bf00      	nop
 8007a48:	3754      	adds	r7, #84	@ 0x54
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr

08007a52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007a52:	b480      	push	{r7}
 8007a54:	b085      	sub	sp, #20
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d101      	bne.n	8007a68 <HAL_UARTEx_DisableFifoMode+0x16>
 8007a64:	2302      	movs	r3, #2
 8007a66:	e027      	b.n	8007ab8 <HAL_UARTEx_DisableFifoMode+0x66>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2224      	movs	r2, #36	@ 0x24
 8007a74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f022 0201 	bic.w	r2, r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007a96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3714      	adds	r7, #20
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d101      	bne.n	8007adc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007ad8:	2302      	movs	r3, #2
 8007ada:	e02d      	b.n	8007b38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2224      	movs	r2, #36	@ 0x24
 8007ae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f022 0201 	bic.w	r2, r2, #1
 8007b02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	683a      	ldr	r2, [r7, #0]
 8007b14:	430a      	orrs	r2, r1
 8007b16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 f84f 	bl	8007bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2220      	movs	r2, #32
 8007b2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3710      	adds	r7, #16
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d101      	bne.n	8007b58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007b54:	2302      	movs	r3, #2
 8007b56:	e02d      	b.n	8007bb4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2224      	movs	r2, #36	@ 0x24
 8007b64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f022 0201 	bic.w	r2, r2, #1
 8007b7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	683a      	ldr	r2, [r7, #0]
 8007b90:	430a      	orrs	r2, r1
 8007b92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 f811 	bl	8007bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	68fa      	ldr	r2, [r7, #12]
 8007ba0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2220      	movs	r2, #32
 8007ba6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bb2:	2300      	movs	r3, #0
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3710      	adds	r7, #16
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}

08007bbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d108      	bne.n	8007bde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007bdc:	e031      	b.n	8007c42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007bde:	2308      	movs	r3, #8
 8007be0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007be2:	2308      	movs	r3, #8
 8007be4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	0e5b      	lsrs	r3, r3, #25
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	f003 0307 	and.w	r3, r3, #7
 8007bf4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	0f5b      	lsrs	r3, r3, #29
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	f003 0307 	and.w	r3, r3, #7
 8007c04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c06:	7bbb      	ldrb	r3, [r7, #14]
 8007c08:	7b3a      	ldrb	r2, [r7, #12]
 8007c0a:	4911      	ldr	r1, [pc, #68]	@ (8007c50 <UARTEx_SetNbDataToProcess+0x94>)
 8007c0c:	5c8a      	ldrb	r2, [r1, r2]
 8007c0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c12:	7b3a      	ldrb	r2, [r7, #12]
 8007c14:	490f      	ldr	r1, [pc, #60]	@ (8007c54 <UARTEx_SetNbDataToProcess+0x98>)
 8007c16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c18:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c24:	7bfb      	ldrb	r3, [r7, #15]
 8007c26:	7b7a      	ldrb	r2, [r7, #13]
 8007c28:	4909      	ldr	r1, [pc, #36]	@ (8007c50 <UARTEx_SetNbDataToProcess+0x94>)
 8007c2a:	5c8a      	ldrb	r2, [r1, r2]
 8007c2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c30:	7b7a      	ldrb	r2, [r7, #13]
 8007c32:	4908      	ldr	r1, [pc, #32]	@ (8007c54 <UARTEx_SetNbDataToProcess+0x98>)
 8007c34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c36:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007c42:	bf00      	nop
 8007c44:	3714      	adds	r7, #20
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	08008d14 	.word	0x08008d14
 8007c54:	08008d1c 	.word	0x08008d1c

08007c58 <std>:
 8007c58:	2300      	movs	r3, #0
 8007c5a:	b510      	push	{r4, lr}
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	e9c0 3300 	strd	r3, r3, [r0]
 8007c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c66:	6083      	str	r3, [r0, #8]
 8007c68:	8181      	strh	r1, [r0, #12]
 8007c6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c6c:	81c2      	strh	r2, [r0, #14]
 8007c6e:	6183      	str	r3, [r0, #24]
 8007c70:	4619      	mov	r1, r3
 8007c72:	2208      	movs	r2, #8
 8007c74:	305c      	adds	r0, #92	@ 0x5c
 8007c76:	f000 f9f9 	bl	800806c <memset>
 8007c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb0 <std+0x58>)
 8007c7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb4 <std+0x5c>)
 8007c80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c82:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb8 <std+0x60>)
 8007c84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c86:	4b0d      	ldr	r3, [pc, #52]	@ (8007cbc <std+0x64>)
 8007c88:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc0 <std+0x68>)
 8007c8c:	6224      	str	r4, [r4, #32]
 8007c8e:	429c      	cmp	r4, r3
 8007c90:	d006      	beq.n	8007ca0 <std+0x48>
 8007c92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c96:	4294      	cmp	r4, r2
 8007c98:	d002      	beq.n	8007ca0 <std+0x48>
 8007c9a:	33d0      	adds	r3, #208	@ 0xd0
 8007c9c:	429c      	cmp	r4, r3
 8007c9e:	d105      	bne.n	8007cac <std+0x54>
 8007ca0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ca8:	f000 ba58 	b.w	800815c <__retarget_lock_init_recursive>
 8007cac:	bd10      	pop	{r4, pc}
 8007cae:	bf00      	nop
 8007cb0:	08007ebd 	.word	0x08007ebd
 8007cb4:	08007edf 	.word	0x08007edf
 8007cb8:	08007f17 	.word	0x08007f17
 8007cbc:	08007f3b 	.word	0x08007f3b
 8007cc0:	2000036c 	.word	0x2000036c

08007cc4 <stdio_exit_handler>:
 8007cc4:	4a02      	ldr	r2, [pc, #8]	@ (8007cd0 <stdio_exit_handler+0xc>)
 8007cc6:	4903      	ldr	r1, [pc, #12]	@ (8007cd4 <stdio_exit_handler+0x10>)
 8007cc8:	4803      	ldr	r0, [pc, #12]	@ (8007cd8 <stdio_exit_handler+0x14>)
 8007cca:	f000 b869 	b.w	8007da0 <_fwalk_sglue>
 8007cce:	bf00      	nop
 8007cd0:	20000018 	.word	0x20000018
 8007cd4:	080089f9 	.word	0x080089f9
 8007cd8:	20000028 	.word	0x20000028

08007cdc <cleanup_stdio>:
 8007cdc:	6841      	ldr	r1, [r0, #4]
 8007cde:	4b0c      	ldr	r3, [pc, #48]	@ (8007d10 <cleanup_stdio+0x34>)
 8007ce0:	4299      	cmp	r1, r3
 8007ce2:	b510      	push	{r4, lr}
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	d001      	beq.n	8007cec <cleanup_stdio+0x10>
 8007ce8:	f000 fe86 	bl	80089f8 <_fflush_r>
 8007cec:	68a1      	ldr	r1, [r4, #8]
 8007cee:	4b09      	ldr	r3, [pc, #36]	@ (8007d14 <cleanup_stdio+0x38>)
 8007cf0:	4299      	cmp	r1, r3
 8007cf2:	d002      	beq.n	8007cfa <cleanup_stdio+0x1e>
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	f000 fe7f 	bl	80089f8 <_fflush_r>
 8007cfa:	68e1      	ldr	r1, [r4, #12]
 8007cfc:	4b06      	ldr	r3, [pc, #24]	@ (8007d18 <cleanup_stdio+0x3c>)
 8007cfe:	4299      	cmp	r1, r3
 8007d00:	d004      	beq.n	8007d0c <cleanup_stdio+0x30>
 8007d02:	4620      	mov	r0, r4
 8007d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d08:	f000 be76 	b.w	80089f8 <_fflush_r>
 8007d0c:	bd10      	pop	{r4, pc}
 8007d0e:	bf00      	nop
 8007d10:	2000036c 	.word	0x2000036c
 8007d14:	200003d4 	.word	0x200003d4
 8007d18:	2000043c 	.word	0x2000043c

08007d1c <global_stdio_init.part.0>:
 8007d1c:	b510      	push	{r4, lr}
 8007d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8007d4c <global_stdio_init.part.0+0x30>)
 8007d20:	4c0b      	ldr	r4, [pc, #44]	@ (8007d50 <global_stdio_init.part.0+0x34>)
 8007d22:	4a0c      	ldr	r2, [pc, #48]	@ (8007d54 <global_stdio_init.part.0+0x38>)
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	4620      	mov	r0, r4
 8007d28:	2200      	movs	r2, #0
 8007d2a:	2104      	movs	r1, #4
 8007d2c:	f7ff ff94 	bl	8007c58 <std>
 8007d30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d34:	2201      	movs	r2, #1
 8007d36:	2109      	movs	r1, #9
 8007d38:	f7ff ff8e 	bl	8007c58 <std>
 8007d3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d40:	2202      	movs	r2, #2
 8007d42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d46:	2112      	movs	r1, #18
 8007d48:	f7ff bf86 	b.w	8007c58 <std>
 8007d4c:	200004a4 	.word	0x200004a4
 8007d50:	2000036c 	.word	0x2000036c
 8007d54:	08007cc5 	.word	0x08007cc5

08007d58 <__sfp_lock_acquire>:
 8007d58:	4801      	ldr	r0, [pc, #4]	@ (8007d60 <__sfp_lock_acquire+0x8>)
 8007d5a:	f000 ba00 	b.w	800815e <__retarget_lock_acquire_recursive>
 8007d5e:	bf00      	nop
 8007d60:	200004ad 	.word	0x200004ad

08007d64 <__sfp_lock_release>:
 8007d64:	4801      	ldr	r0, [pc, #4]	@ (8007d6c <__sfp_lock_release+0x8>)
 8007d66:	f000 b9fb 	b.w	8008160 <__retarget_lock_release_recursive>
 8007d6a:	bf00      	nop
 8007d6c:	200004ad 	.word	0x200004ad

08007d70 <__sinit>:
 8007d70:	b510      	push	{r4, lr}
 8007d72:	4604      	mov	r4, r0
 8007d74:	f7ff fff0 	bl	8007d58 <__sfp_lock_acquire>
 8007d78:	6a23      	ldr	r3, [r4, #32]
 8007d7a:	b11b      	cbz	r3, 8007d84 <__sinit+0x14>
 8007d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d80:	f7ff bff0 	b.w	8007d64 <__sfp_lock_release>
 8007d84:	4b04      	ldr	r3, [pc, #16]	@ (8007d98 <__sinit+0x28>)
 8007d86:	6223      	str	r3, [r4, #32]
 8007d88:	4b04      	ldr	r3, [pc, #16]	@ (8007d9c <__sinit+0x2c>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1f5      	bne.n	8007d7c <__sinit+0xc>
 8007d90:	f7ff ffc4 	bl	8007d1c <global_stdio_init.part.0>
 8007d94:	e7f2      	b.n	8007d7c <__sinit+0xc>
 8007d96:	bf00      	nop
 8007d98:	08007cdd 	.word	0x08007cdd
 8007d9c:	200004a4 	.word	0x200004a4

08007da0 <_fwalk_sglue>:
 8007da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007da4:	4607      	mov	r7, r0
 8007da6:	4688      	mov	r8, r1
 8007da8:	4614      	mov	r4, r2
 8007daa:	2600      	movs	r6, #0
 8007dac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007db0:	f1b9 0901 	subs.w	r9, r9, #1
 8007db4:	d505      	bpl.n	8007dc2 <_fwalk_sglue+0x22>
 8007db6:	6824      	ldr	r4, [r4, #0]
 8007db8:	2c00      	cmp	r4, #0
 8007dba:	d1f7      	bne.n	8007dac <_fwalk_sglue+0xc>
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dc2:	89ab      	ldrh	r3, [r5, #12]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d907      	bls.n	8007dd8 <_fwalk_sglue+0x38>
 8007dc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	d003      	beq.n	8007dd8 <_fwalk_sglue+0x38>
 8007dd0:	4629      	mov	r1, r5
 8007dd2:	4638      	mov	r0, r7
 8007dd4:	47c0      	blx	r8
 8007dd6:	4306      	orrs	r6, r0
 8007dd8:	3568      	adds	r5, #104	@ 0x68
 8007dda:	e7e9      	b.n	8007db0 <_fwalk_sglue+0x10>

08007ddc <iprintf>:
 8007ddc:	b40f      	push	{r0, r1, r2, r3}
 8007dde:	b507      	push	{r0, r1, r2, lr}
 8007de0:	4906      	ldr	r1, [pc, #24]	@ (8007dfc <iprintf+0x20>)
 8007de2:	ab04      	add	r3, sp, #16
 8007de4:	6808      	ldr	r0, [r1, #0]
 8007de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dea:	6881      	ldr	r1, [r0, #8]
 8007dec:	9301      	str	r3, [sp, #4]
 8007dee:	f000 fadb 	bl	80083a8 <_vfiprintf_r>
 8007df2:	b003      	add	sp, #12
 8007df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007df8:	b004      	add	sp, #16
 8007dfa:	4770      	bx	lr
 8007dfc:	20000024 	.word	0x20000024

08007e00 <_puts_r>:
 8007e00:	6a03      	ldr	r3, [r0, #32]
 8007e02:	b570      	push	{r4, r5, r6, lr}
 8007e04:	6884      	ldr	r4, [r0, #8]
 8007e06:	4605      	mov	r5, r0
 8007e08:	460e      	mov	r6, r1
 8007e0a:	b90b      	cbnz	r3, 8007e10 <_puts_r+0x10>
 8007e0c:	f7ff ffb0 	bl	8007d70 <__sinit>
 8007e10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e12:	07db      	lsls	r3, r3, #31
 8007e14:	d405      	bmi.n	8007e22 <_puts_r+0x22>
 8007e16:	89a3      	ldrh	r3, [r4, #12]
 8007e18:	0598      	lsls	r0, r3, #22
 8007e1a:	d402      	bmi.n	8007e22 <_puts_r+0x22>
 8007e1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e1e:	f000 f99e 	bl	800815e <__retarget_lock_acquire_recursive>
 8007e22:	89a3      	ldrh	r3, [r4, #12]
 8007e24:	0719      	lsls	r1, r3, #28
 8007e26:	d502      	bpl.n	8007e2e <_puts_r+0x2e>
 8007e28:	6923      	ldr	r3, [r4, #16]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d135      	bne.n	8007e9a <_puts_r+0x9a>
 8007e2e:	4621      	mov	r1, r4
 8007e30:	4628      	mov	r0, r5
 8007e32:	f000 f8c5 	bl	8007fc0 <__swsetup_r>
 8007e36:	b380      	cbz	r0, 8007e9a <_puts_r+0x9a>
 8007e38:	f04f 35ff 	mov.w	r5, #4294967295
 8007e3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e3e:	07da      	lsls	r2, r3, #31
 8007e40:	d405      	bmi.n	8007e4e <_puts_r+0x4e>
 8007e42:	89a3      	ldrh	r3, [r4, #12]
 8007e44:	059b      	lsls	r3, r3, #22
 8007e46:	d402      	bmi.n	8007e4e <_puts_r+0x4e>
 8007e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e4a:	f000 f989 	bl	8008160 <__retarget_lock_release_recursive>
 8007e4e:	4628      	mov	r0, r5
 8007e50:	bd70      	pop	{r4, r5, r6, pc}
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	da04      	bge.n	8007e60 <_puts_r+0x60>
 8007e56:	69a2      	ldr	r2, [r4, #24]
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	dc17      	bgt.n	8007e8c <_puts_r+0x8c>
 8007e5c:	290a      	cmp	r1, #10
 8007e5e:	d015      	beq.n	8007e8c <_puts_r+0x8c>
 8007e60:	6823      	ldr	r3, [r4, #0]
 8007e62:	1c5a      	adds	r2, r3, #1
 8007e64:	6022      	str	r2, [r4, #0]
 8007e66:	7019      	strb	r1, [r3, #0]
 8007e68:	68a3      	ldr	r3, [r4, #8]
 8007e6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	60a3      	str	r3, [r4, #8]
 8007e72:	2900      	cmp	r1, #0
 8007e74:	d1ed      	bne.n	8007e52 <_puts_r+0x52>
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	da11      	bge.n	8007e9e <_puts_r+0x9e>
 8007e7a:	4622      	mov	r2, r4
 8007e7c:	210a      	movs	r1, #10
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f000 f85f 	bl	8007f42 <__swbuf_r>
 8007e84:	3001      	adds	r0, #1
 8007e86:	d0d7      	beq.n	8007e38 <_puts_r+0x38>
 8007e88:	250a      	movs	r5, #10
 8007e8a:	e7d7      	b.n	8007e3c <_puts_r+0x3c>
 8007e8c:	4622      	mov	r2, r4
 8007e8e:	4628      	mov	r0, r5
 8007e90:	f000 f857 	bl	8007f42 <__swbuf_r>
 8007e94:	3001      	adds	r0, #1
 8007e96:	d1e7      	bne.n	8007e68 <_puts_r+0x68>
 8007e98:	e7ce      	b.n	8007e38 <_puts_r+0x38>
 8007e9a:	3e01      	subs	r6, #1
 8007e9c:	e7e4      	b.n	8007e68 <_puts_r+0x68>
 8007e9e:	6823      	ldr	r3, [r4, #0]
 8007ea0:	1c5a      	adds	r2, r3, #1
 8007ea2:	6022      	str	r2, [r4, #0]
 8007ea4:	220a      	movs	r2, #10
 8007ea6:	701a      	strb	r2, [r3, #0]
 8007ea8:	e7ee      	b.n	8007e88 <_puts_r+0x88>
	...

08007eac <puts>:
 8007eac:	4b02      	ldr	r3, [pc, #8]	@ (8007eb8 <puts+0xc>)
 8007eae:	4601      	mov	r1, r0
 8007eb0:	6818      	ldr	r0, [r3, #0]
 8007eb2:	f7ff bfa5 	b.w	8007e00 <_puts_r>
 8007eb6:	bf00      	nop
 8007eb8:	20000024 	.word	0x20000024

08007ebc <__sread>:
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	460c      	mov	r4, r1
 8007ec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec4:	f000 f8fc 	bl	80080c0 <_read_r>
 8007ec8:	2800      	cmp	r0, #0
 8007eca:	bfab      	itete	ge
 8007ecc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ece:	89a3      	ldrhlt	r3, [r4, #12]
 8007ed0:	181b      	addge	r3, r3, r0
 8007ed2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ed6:	bfac      	ite	ge
 8007ed8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007eda:	81a3      	strhlt	r3, [r4, #12]
 8007edc:	bd10      	pop	{r4, pc}

08007ede <__swrite>:
 8007ede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee2:	461f      	mov	r7, r3
 8007ee4:	898b      	ldrh	r3, [r1, #12]
 8007ee6:	05db      	lsls	r3, r3, #23
 8007ee8:	4605      	mov	r5, r0
 8007eea:	460c      	mov	r4, r1
 8007eec:	4616      	mov	r6, r2
 8007eee:	d505      	bpl.n	8007efc <__swrite+0x1e>
 8007ef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f000 f8d0 	bl	800809c <_lseek_r>
 8007efc:	89a3      	ldrh	r3, [r4, #12]
 8007efe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f06:	81a3      	strh	r3, [r4, #12]
 8007f08:	4632      	mov	r2, r6
 8007f0a:	463b      	mov	r3, r7
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f12:	f000 b8e7 	b.w	80080e4 <_write_r>

08007f16 <__sseek>:
 8007f16:	b510      	push	{r4, lr}
 8007f18:	460c      	mov	r4, r1
 8007f1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f1e:	f000 f8bd 	bl	800809c <_lseek_r>
 8007f22:	1c43      	adds	r3, r0, #1
 8007f24:	89a3      	ldrh	r3, [r4, #12]
 8007f26:	bf15      	itete	ne
 8007f28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f32:	81a3      	strheq	r3, [r4, #12]
 8007f34:	bf18      	it	ne
 8007f36:	81a3      	strhne	r3, [r4, #12]
 8007f38:	bd10      	pop	{r4, pc}

08007f3a <__sclose>:
 8007f3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f3e:	f000 b89d 	b.w	800807c <_close_r>

08007f42 <__swbuf_r>:
 8007f42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f44:	460e      	mov	r6, r1
 8007f46:	4614      	mov	r4, r2
 8007f48:	4605      	mov	r5, r0
 8007f4a:	b118      	cbz	r0, 8007f54 <__swbuf_r+0x12>
 8007f4c:	6a03      	ldr	r3, [r0, #32]
 8007f4e:	b90b      	cbnz	r3, 8007f54 <__swbuf_r+0x12>
 8007f50:	f7ff ff0e 	bl	8007d70 <__sinit>
 8007f54:	69a3      	ldr	r3, [r4, #24]
 8007f56:	60a3      	str	r3, [r4, #8]
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	071a      	lsls	r2, r3, #28
 8007f5c:	d501      	bpl.n	8007f62 <__swbuf_r+0x20>
 8007f5e:	6923      	ldr	r3, [r4, #16]
 8007f60:	b943      	cbnz	r3, 8007f74 <__swbuf_r+0x32>
 8007f62:	4621      	mov	r1, r4
 8007f64:	4628      	mov	r0, r5
 8007f66:	f000 f82b 	bl	8007fc0 <__swsetup_r>
 8007f6a:	b118      	cbz	r0, 8007f74 <__swbuf_r+0x32>
 8007f6c:	f04f 37ff 	mov.w	r7, #4294967295
 8007f70:	4638      	mov	r0, r7
 8007f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f74:	6823      	ldr	r3, [r4, #0]
 8007f76:	6922      	ldr	r2, [r4, #16]
 8007f78:	1a98      	subs	r0, r3, r2
 8007f7a:	6963      	ldr	r3, [r4, #20]
 8007f7c:	b2f6      	uxtb	r6, r6
 8007f7e:	4283      	cmp	r3, r0
 8007f80:	4637      	mov	r7, r6
 8007f82:	dc05      	bgt.n	8007f90 <__swbuf_r+0x4e>
 8007f84:	4621      	mov	r1, r4
 8007f86:	4628      	mov	r0, r5
 8007f88:	f000 fd36 	bl	80089f8 <_fflush_r>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d1ed      	bne.n	8007f6c <__swbuf_r+0x2a>
 8007f90:	68a3      	ldr	r3, [r4, #8]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	60a3      	str	r3, [r4, #8]
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	1c5a      	adds	r2, r3, #1
 8007f9a:	6022      	str	r2, [r4, #0]
 8007f9c:	701e      	strb	r6, [r3, #0]
 8007f9e:	6962      	ldr	r2, [r4, #20]
 8007fa0:	1c43      	adds	r3, r0, #1
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d004      	beq.n	8007fb0 <__swbuf_r+0x6e>
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	07db      	lsls	r3, r3, #31
 8007faa:	d5e1      	bpl.n	8007f70 <__swbuf_r+0x2e>
 8007fac:	2e0a      	cmp	r6, #10
 8007fae:	d1df      	bne.n	8007f70 <__swbuf_r+0x2e>
 8007fb0:	4621      	mov	r1, r4
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	f000 fd20 	bl	80089f8 <_fflush_r>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	d0d9      	beq.n	8007f70 <__swbuf_r+0x2e>
 8007fbc:	e7d6      	b.n	8007f6c <__swbuf_r+0x2a>
	...

08007fc0 <__swsetup_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	4b29      	ldr	r3, [pc, #164]	@ (8008068 <__swsetup_r+0xa8>)
 8007fc4:	4605      	mov	r5, r0
 8007fc6:	6818      	ldr	r0, [r3, #0]
 8007fc8:	460c      	mov	r4, r1
 8007fca:	b118      	cbz	r0, 8007fd4 <__swsetup_r+0x14>
 8007fcc:	6a03      	ldr	r3, [r0, #32]
 8007fce:	b90b      	cbnz	r3, 8007fd4 <__swsetup_r+0x14>
 8007fd0:	f7ff fece 	bl	8007d70 <__sinit>
 8007fd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fd8:	0719      	lsls	r1, r3, #28
 8007fda:	d422      	bmi.n	8008022 <__swsetup_r+0x62>
 8007fdc:	06da      	lsls	r2, r3, #27
 8007fde:	d407      	bmi.n	8007ff0 <__swsetup_r+0x30>
 8007fe0:	2209      	movs	r2, #9
 8007fe2:	602a      	str	r2, [r5, #0]
 8007fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fe8:	81a3      	strh	r3, [r4, #12]
 8007fea:	f04f 30ff 	mov.w	r0, #4294967295
 8007fee:	e033      	b.n	8008058 <__swsetup_r+0x98>
 8007ff0:	0758      	lsls	r0, r3, #29
 8007ff2:	d512      	bpl.n	800801a <__swsetup_r+0x5a>
 8007ff4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ff6:	b141      	cbz	r1, 800800a <__swsetup_r+0x4a>
 8007ff8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ffc:	4299      	cmp	r1, r3
 8007ffe:	d002      	beq.n	8008006 <__swsetup_r+0x46>
 8008000:	4628      	mov	r0, r5
 8008002:	f000 f8af 	bl	8008164 <_free_r>
 8008006:	2300      	movs	r3, #0
 8008008:	6363      	str	r3, [r4, #52]	@ 0x34
 800800a:	89a3      	ldrh	r3, [r4, #12]
 800800c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008010:	81a3      	strh	r3, [r4, #12]
 8008012:	2300      	movs	r3, #0
 8008014:	6063      	str	r3, [r4, #4]
 8008016:	6923      	ldr	r3, [r4, #16]
 8008018:	6023      	str	r3, [r4, #0]
 800801a:	89a3      	ldrh	r3, [r4, #12]
 800801c:	f043 0308 	orr.w	r3, r3, #8
 8008020:	81a3      	strh	r3, [r4, #12]
 8008022:	6923      	ldr	r3, [r4, #16]
 8008024:	b94b      	cbnz	r3, 800803a <__swsetup_r+0x7a>
 8008026:	89a3      	ldrh	r3, [r4, #12]
 8008028:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800802c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008030:	d003      	beq.n	800803a <__swsetup_r+0x7a>
 8008032:	4621      	mov	r1, r4
 8008034:	4628      	mov	r0, r5
 8008036:	f000 fd2d 	bl	8008a94 <__smakebuf_r>
 800803a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800803e:	f013 0201 	ands.w	r2, r3, #1
 8008042:	d00a      	beq.n	800805a <__swsetup_r+0x9a>
 8008044:	2200      	movs	r2, #0
 8008046:	60a2      	str	r2, [r4, #8]
 8008048:	6962      	ldr	r2, [r4, #20]
 800804a:	4252      	negs	r2, r2
 800804c:	61a2      	str	r2, [r4, #24]
 800804e:	6922      	ldr	r2, [r4, #16]
 8008050:	b942      	cbnz	r2, 8008064 <__swsetup_r+0xa4>
 8008052:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008056:	d1c5      	bne.n	8007fe4 <__swsetup_r+0x24>
 8008058:	bd38      	pop	{r3, r4, r5, pc}
 800805a:	0799      	lsls	r1, r3, #30
 800805c:	bf58      	it	pl
 800805e:	6962      	ldrpl	r2, [r4, #20]
 8008060:	60a2      	str	r2, [r4, #8]
 8008062:	e7f4      	b.n	800804e <__swsetup_r+0x8e>
 8008064:	2000      	movs	r0, #0
 8008066:	e7f7      	b.n	8008058 <__swsetup_r+0x98>
 8008068:	20000024 	.word	0x20000024

0800806c <memset>:
 800806c:	4402      	add	r2, r0
 800806e:	4603      	mov	r3, r0
 8008070:	4293      	cmp	r3, r2
 8008072:	d100      	bne.n	8008076 <memset+0xa>
 8008074:	4770      	bx	lr
 8008076:	f803 1b01 	strb.w	r1, [r3], #1
 800807a:	e7f9      	b.n	8008070 <memset+0x4>

0800807c <_close_r>:
 800807c:	b538      	push	{r3, r4, r5, lr}
 800807e:	4d06      	ldr	r5, [pc, #24]	@ (8008098 <_close_r+0x1c>)
 8008080:	2300      	movs	r3, #0
 8008082:	4604      	mov	r4, r0
 8008084:	4608      	mov	r0, r1
 8008086:	602b      	str	r3, [r5, #0]
 8008088:	f7f9 fc39 	bl	80018fe <_close>
 800808c:	1c43      	adds	r3, r0, #1
 800808e:	d102      	bne.n	8008096 <_close_r+0x1a>
 8008090:	682b      	ldr	r3, [r5, #0]
 8008092:	b103      	cbz	r3, 8008096 <_close_r+0x1a>
 8008094:	6023      	str	r3, [r4, #0]
 8008096:	bd38      	pop	{r3, r4, r5, pc}
 8008098:	200004a8 	.word	0x200004a8

0800809c <_lseek_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4d07      	ldr	r5, [pc, #28]	@ (80080bc <_lseek_r+0x20>)
 80080a0:	4604      	mov	r4, r0
 80080a2:	4608      	mov	r0, r1
 80080a4:	4611      	mov	r1, r2
 80080a6:	2200      	movs	r2, #0
 80080a8:	602a      	str	r2, [r5, #0]
 80080aa:	461a      	mov	r2, r3
 80080ac:	f7f9 fc4e 	bl	800194c <_lseek>
 80080b0:	1c43      	adds	r3, r0, #1
 80080b2:	d102      	bne.n	80080ba <_lseek_r+0x1e>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	b103      	cbz	r3, 80080ba <_lseek_r+0x1e>
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	bd38      	pop	{r3, r4, r5, pc}
 80080bc:	200004a8 	.word	0x200004a8

080080c0 <_read_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4d07      	ldr	r5, [pc, #28]	@ (80080e0 <_read_r+0x20>)
 80080c4:	4604      	mov	r4, r0
 80080c6:	4608      	mov	r0, r1
 80080c8:	4611      	mov	r1, r2
 80080ca:	2200      	movs	r2, #0
 80080cc:	602a      	str	r2, [r5, #0]
 80080ce:	461a      	mov	r2, r3
 80080d0:	f7f9 fbdc 	bl	800188c <_read>
 80080d4:	1c43      	adds	r3, r0, #1
 80080d6:	d102      	bne.n	80080de <_read_r+0x1e>
 80080d8:	682b      	ldr	r3, [r5, #0]
 80080da:	b103      	cbz	r3, 80080de <_read_r+0x1e>
 80080dc:	6023      	str	r3, [r4, #0]
 80080de:	bd38      	pop	{r3, r4, r5, pc}
 80080e0:	200004a8 	.word	0x200004a8

080080e4 <_write_r>:
 80080e4:	b538      	push	{r3, r4, r5, lr}
 80080e6:	4d07      	ldr	r5, [pc, #28]	@ (8008104 <_write_r+0x20>)
 80080e8:	4604      	mov	r4, r0
 80080ea:	4608      	mov	r0, r1
 80080ec:	4611      	mov	r1, r2
 80080ee:	2200      	movs	r2, #0
 80080f0:	602a      	str	r2, [r5, #0]
 80080f2:	461a      	mov	r2, r3
 80080f4:	f7f9 fbe7 	bl	80018c6 <_write>
 80080f8:	1c43      	adds	r3, r0, #1
 80080fa:	d102      	bne.n	8008102 <_write_r+0x1e>
 80080fc:	682b      	ldr	r3, [r5, #0]
 80080fe:	b103      	cbz	r3, 8008102 <_write_r+0x1e>
 8008100:	6023      	str	r3, [r4, #0]
 8008102:	bd38      	pop	{r3, r4, r5, pc}
 8008104:	200004a8 	.word	0x200004a8

08008108 <__errno>:
 8008108:	4b01      	ldr	r3, [pc, #4]	@ (8008110 <__errno+0x8>)
 800810a:	6818      	ldr	r0, [r3, #0]
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	20000024 	.word	0x20000024

08008114 <__libc_init_array>:
 8008114:	b570      	push	{r4, r5, r6, lr}
 8008116:	4d0d      	ldr	r5, [pc, #52]	@ (800814c <__libc_init_array+0x38>)
 8008118:	4c0d      	ldr	r4, [pc, #52]	@ (8008150 <__libc_init_array+0x3c>)
 800811a:	1b64      	subs	r4, r4, r5
 800811c:	10a4      	asrs	r4, r4, #2
 800811e:	2600      	movs	r6, #0
 8008120:	42a6      	cmp	r6, r4
 8008122:	d109      	bne.n	8008138 <__libc_init_array+0x24>
 8008124:	4d0b      	ldr	r5, [pc, #44]	@ (8008154 <__libc_init_array+0x40>)
 8008126:	4c0c      	ldr	r4, [pc, #48]	@ (8008158 <__libc_init_array+0x44>)
 8008128:	f000 fd22 	bl	8008b70 <_init>
 800812c:	1b64      	subs	r4, r4, r5
 800812e:	10a4      	asrs	r4, r4, #2
 8008130:	2600      	movs	r6, #0
 8008132:	42a6      	cmp	r6, r4
 8008134:	d105      	bne.n	8008142 <__libc_init_array+0x2e>
 8008136:	bd70      	pop	{r4, r5, r6, pc}
 8008138:	f855 3b04 	ldr.w	r3, [r5], #4
 800813c:	4798      	blx	r3
 800813e:	3601      	adds	r6, #1
 8008140:	e7ee      	b.n	8008120 <__libc_init_array+0xc>
 8008142:	f855 3b04 	ldr.w	r3, [r5], #4
 8008146:	4798      	blx	r3
 8008148:	3601      	adds	r6, #1
 800814a:	e7f2      	b.n	8008132 <__libc_init_array+0x1e>
 800814c:	08008d60 	.word	0x08008d60
 8008150:	08008d60 	.word	0x08008d60
 8008154:	08008d60 	.word	0x08008d60
 8008158:	08008d64 	.word	0x08008d64

0800815c <__retarget_lock_init_recursive>:
 800815c:	4770      	bx	lr

0800815e <__retarget_lock_acquire_recursive>:
 800815e:	4770      	bx	lr

08008160 <__retarget_lock_release_recursive>:
 8008160:	4770      	bx	lr
	...

08008164 <_free_r>:
 8008164:	b538      	push	{r3, r4, r5, lr}
 8008166:	4605      	mov	r5, r0
 8008168:	2900      	cmp	r1, #0
 800816a:	d041      	beq.n	80081f0 <_free_r+0x8c>
 800816c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008170:	1f0c      	subs	r4, r1, #4
 8008172:	2b00      	cmp	r3, #0
 8008174:	bfb8      	it	lt
 8008176:	18e4      	addlt	r4, r4, r3
 8008178:	f000 f8e0 	bl	800833c <__malloc_lock>
 800817c:	4a1d      	ldr	r2, [pc, #116]	@ (80081f4 <_free_r+0x90>)
 800817e:	6813      	ldr	r3, [r2, #0]
 8008180:	b933      	cbnz	r3, 8008190 <_free_r+0x2c>
 8008182:	6063      	str	r3, [r4, #4]
 8008184:	6014      	str	r4, [r2, #0]
 8008186:	4628      	mov	r0, r5
 8008188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800818c:	f000 b8dc 	b.w	8008348 <__malloc_unlock>
 8008190:	42a3      	cmp	r3, r4
 8008192:	d908      	bls.n	80081a6 <_free_r+0x42>
 8008194:	6820      	ldr	r0, [r4, #0]
 8008196:	1821      	adds	r1, r4, r0
 8008198:	428b      	cmp	r3, r1
 800819a:	bf01      	itttt	eq
 800819c:	6819      	ldreq	r1, [r3, #0]
 800819e:	685b      	ldreq	r3, [r3, #4]
 80081a0:	1809      	addeq	r1, r1, r0
 80081a2:	6021      	streq	r1, [r4, #0]
 80081a4:	e7ed      	b.n	8008182 <_free_r+0x1e>
 80081a6:	461a      	mov	r2, r3
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	b10b      	cbz	r3, 80081b0 <_free_r+0x4c>
 80081ac:	42a3      	cmp	r3, r4
 80081ae:	d9fa      	bls.n	80081a6 <_free_r+0x42>
 80081b0:	6811      	ldr	r1, [r2, #0]
 80081b2:	1850      	adds	r0, r2, r1
 80081b4:	42a0      	cmp	r0, r4
 80081b6:	d10b      	bne.n	80081d0 <_free_r+0x6c>
 80081b8:	6820      	ldr	r0, [r4, #0]
 80081ba:	4401      	add	r1, r0
 80081bc:	1850      	adds	r0, r2, r1
 80081be:	4283      	cmp	r3, r0
 80081c0:	6011      	str	r1, [r2, #0]
 80081c2:	d1e0      	bne.n	8008186 <_free_r+0x22>
 80081c4:	6818      	ldr	r0, [r3, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	6053      	str	r3, [r2, #4]
 80081ca:	4408      	add	r0, r1
 80081cc:	6010      	str	r0, [r2, #0]
 80081ce:	e7da      	b.n	8008186 <_free_r+0x22>
 80081d0:	d902      	bls.n	80081d8 <_free_r+0x74>
 80081d2:	230c      	movs	r3, #12
 80081d4:	602b      	str	r3, [r5, #0]
 80081d6:	e7d6      	b.n	8008186 <_free_r+0x22>
 80081d8:	6820      	ldr	r0, [r4, #0]
 80081da:	1821      	adds	r1, r4, r0
 80081dc:	428b      	cmp	r3, r1
 80081de:	bf04      	itt	eq
 80081e0:	6819      	ldreq	r1, [r3, #0]
 80081e2:	685b      	ldreq	r3, [r3, #4]
 80081e4:	6063      	str	r3, [r4, #4]
 80081e6:	bf04      	itt	eq
 80081e8:	1809      	addeq	r1, r1, r0
 80081ea:	6021      	streq	r1, [r4, #0]
 80081ec:	6054      	str	r4, [r2, #4]
 80081ee:	e7ca      	b.n	8008186 <_free_r+0x22>
 80081f0:	bd38      	pop	{r3, r4, r5, pc}
 80081f2:	bf00      	nop
 80081f4:	200004b4 	.word	0x200004b4

080081f8 <sbrk_aligned>:
 80081f8:	b570      	push	{r4, r5, r6, lr}
 80081fa:	4e0f      	ldr	r6, [pc, #60]	@ (8008238 <sbrk_aligned+0x40>)
 80081fc:	460c      	mov	r4, r1
 80081fe:	6831      	ldr	r1, [r6, #0]
 8008200:	4605      	mov	r5, r0
 8008202:	b911      	cbnz	r1, 800820a <sbrk_aligned+0x12>
 8008204:	f000 fca4 	bl	8008b50 <_sbrk_r>
 8008208:	6030      	str	r0, [r6, #0]
 800820a:	4621      	mov	r1, r4
 800820c:	4628      	mov	r0, r5
 800820e:	f000 fc9f 	bl	8008b50 <_sbrk_r>
 8008212:	1c43      	adds	r3, r0, #1
 8008214:	d103      	bne.n	800821e <sbrk_aligned+0x26>
 8008216:	f04f 34ff 	mov.w	r4, #4294967295
 800821a:	4620      	mov	r0, r4
 800821c:	bd70      	pop	{r4, r5, r6, pc}
 800821e:	1cc4      	adds	r4, r0, #3
 8008220:	f024 0403 	bic.w	r4, r4, #3
 8008224:	42a0      	cmp	r0, r4
 8008226:	d0f8      	beq.n	800821a <sbrk_aligned+0x22>
 8008228:	1a21      	subs	r1, r4, r0
 800822a:	4628      	mov	r0, r5
 800822c:	f000 fc90 	bl	8008b50 <_sbrk_r>
 8008230:	3001      	adds	r0, #1
 8008232:	d1f2      	bne.n	800821a <sbrk_aligned+0x22>
 8008234:	e7ef      	b.n	8008216 <sbrk_aligned+0x1e>
 8008236:	bf00      	nop
 8008238:	200004b0 	.word	0x200004b0

0800823c <_malloc_r>:
 800823c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008240:	1ccd      	adds	r5, r1, #3
 8008242:	f025 0503 	bic.w	r5, r5, #3
 8008246:	3508      	adds	r5, #8
 8008248:	2d0c      	cmp	r5, #12
 800824a:	bf38      	it	cc
 800824c:	250c      	movcc	r5, #12
 800824e:	2d00      	cmp	r5, #0
 8008250:	4606      	mov	r6, r0
 8008252:	db01      	blt.n	8008258 <_malloc_r+0x1c>
 8008254:	42a9      	cmp	r1, r5
 8008256:	d904      	bls.n	8008262 <_malloc_r+0x26>
 8008258:	230c      	movs	r3, #12
 800825a:	6033      	str	r3, [r6, #0]
 800825c:	2000      	movs	r0, #0
 800825e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008262:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008338 <_malloc_r+0xfc>
 8008266:	f000 f869 	bl	800833c <__malloc_lock>
 800826a:	f8d8 3000 	ldr.w	r3, [r8]
 800826e:	461c      	mov	r4, r3
 8008270:	bb44      	cbnz	r4, 80082c4 <_malloc_r+0x88>
 8008272:	4629      	mov	r1, r5
 8008274:	4630      	mov	r0, r6
 8008276:	f7ff ffbf 	bl	80081f8 <sbrk_aligned>
 800827a:	1c43      	adds	r3, r0, #1
 800827c:	4604      	mov	r4, r0
 800827e:	d158      	bne.n	8008332 <_malloc_r+0xf6>
 8008280:	f8d8 4000 	ldr.w	r4, [r8]
 8008284:	4627      	mov	r7, r4
 8008286:	2f00      	cmp	r7, #0
 8008288:	d143      	bne.n	8008312 <_malloc_r+0xd6>
 800828a:	2c00      	cmp	r4, #0
 800828c:	d04b      	beq.n	8008326 <_malloc_r+0xea>
 800828e:	6823      	ldr	r3, [r4, #0]
 8008290:	4639      	mov	r1, r7
 8008292:	4630      	mov	r0, r6
 8008294:	eb04 0903 	add.w	r9, r4, r3
 8008298:	f000 fc5a 	bl	8008b50 <_sbrk_r>
 800829c:	4581      	cmp	r9, r0
 800829e:	d142      	bne.n	8008326 <_malloc_r+0xea>
 80082a0:	6821      	ldr	r1, [r4, #0]
 80082a2:	1a6d      	subs	r5, r5, r1
 80082a4:	4629      	mov	r1, r5
 80082a6:	4630      	mov	r0, r6
 80082a8:	f7ff ffa6 	bl	80081f8 <sbrk_aligned>
 80082ac:	3001      	adds	r0, #1
 80082ae:	d03a      	beq.n	8008326 <_malloc_r+0xea>
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	442b      	add	r3, r5
 80082b4:	6023      	str	r3, [r4, #0]
 80082b6:	f8d8 3000 	ldr.w	r3, [r8]
 80082ba:	685a      	ldr	r2, [r3, #4]
 80082bc:	bb62      	cbnz	r2, 8008318 <_malloc_r+0xdc>
 80082be:	f8c8 7000 	str.w	r7, [r8]
 80082c2:	e00f      	b.n	80082e4 <_malloc_r+0xa8>
 80082c4:	6822      	ldr	r2, [r4, #0]
 80082c6:	1b52      	subs	r2, r2, r5
 80082c8:	d420      	bmi.n	800830c <_malloc_r+0xd0>
 80082ca:	2a0b      	cmp	r2, #11
 80082cc:	d917      	bls.n	80082fe <_malloc_r+0xc2>
 80082ce:	1961      	adds	r1, r4, r5
 80082d0:	42a3      	cmp	r3, r4
 80082d2:	6025      	str	r5, [r4, #0]
 80082d4:	bf18      	it	ne
 80082d6:	6059      	strne	r1, [r3, #4]
 80082d8:	6863      	ldr	r3, [r4, #4]
 80082da:	bf08      	it	eq
 80082dc:	f8c8 1000 	streq.w	r1, [r8]
 80082e0:	5162      	str	r2, [r4, r5]
 80082e2:	604b      	str	r3, [r1, #4]
 80082e4:	4630      	mov	r0, r6
 80082e6:	f000 f82f 	bl	8008348 <__malloc_unlock>
 80082ea:	f104 000b 	add.w	r0, r4, #11
 80082ee:	1d23      	adds	r3, r4, #4
 80082f0:	f020 0007 	bic.w	r0, r0, #7
 80082f4:	1ac2      	subs	r2, r0, r3
 80082f6:	bf1c      	itt	ne
 80082f8:	1a1b      	subne	r3, r3, r0
 80082fa:	50a3      	strne	r3, [r4, r2]
 80082fc:	e7af      	b.n	800825e <_malloc_r+0x22>
 80082fe:	6862      	ldr	r2, [r4, #4]
 8008300:	42a3      	cmp	r3, r4
 8008302:	bf0c      	ite	eq
 8008304:	f8c8 2000 	streq.w	r2, [r8]
 8008308:	605a      	strne	r2, [r3, #4]
 800830a:	e7eb      	b.n	80082e4 <_malloc_r+0xa8>
 800830c:	4623      	mov	r3, r4
 800830e:	6864      	ldr	r4, [r4, #4]
 8008310:	e7ae      	b.n	8008270 <_malloc_r+0x34>
 8008312:	463c      	mov	r4, r7
 8008314:	687f      	ldr	r7, [r7, #4]
 8008316:	e7b6      	b.n	8008286 <_malloc_r+0x4a>
 8008318:	461a      	mov	r2, r3
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	42a3      	cmp	r3, r4
 800831e:	d1fb      	bne.n	8008318 <_malloc_r+0xdc>
 8008320:	2300      	movs	r3, #0
 8008322:	6053      	str	r3, [r2, #4]
 8008324:	e7de      	b.n	80082e4 <_malloc_r+0xa8>
 8008326:	230c      	movs	r3, #12
 8008328:	6033      	str	r3, [r6, #0]
 800832a:	4630      	mov	r0, r6
 800832c:	f000 f80c 	bl	8008348 <__malloc_unlock>
 8008330:	e794      	b.n	800825c <_malloc_r+0x20>
 8008332:	6005      	str	r5, [r0, #0]
 8008334:	e7d6      	b.n	80082e4 <_malloc_r+0xa8>
 8008336:	bf00      	nop
 8008338:	200004b4 	.word	0x200004b4

0800833c <__malloc_lock>:
 800833c:	4801      	ldr	r0, [pc, #4]	@ (8008344 <__malloc_lock+0x8>)
 800833e:	f7ff bf0e 	b.w	800815e <__retarget_lock_acquire_recursive>
 8008342:	bf00      	nop
 8008344:	200004ac 	.word	0x200004ac

08008348 <__malloc_unlock>:
 8008348:	4801      	ldr	r0, [pc, #4]	@ (8008350 <__malloc_unlock+0x8>)
 800834a:	f7ff bf09 	b.w	8008160 <__retarget_lock_release_recursive>
 800834e:	bf00      	nop
 8008350:	200004ac 	.word	0x200004ac

08008354 <__sfputc_r>:
 8008354:	6893      	ldr	r3, [r2, #8]
 8008356:	3b01      	subs	r3, #1
 8008358:	2b00      	cmp	r3, #0
 800835a:	b410      	push	{r4}
 800835c:	6093      	str	r3, [r2, #8]
 800835e:	da08      	bge.n	8008372 <__sfputc_r+0x1e>
 8008360:	6994      	ldr	r4, [r2, #24]
 8008362:	42a3      	cmp	r3, r4
 8008364:	db01      	blt.n	800836a <__sfputc_r+0x16>
 8008366:	290a      	cmp	r1, #10
 8008368:	d103      	bne.n	8008372 <__sfputc_r+0x1e>
 800836a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800836e:	f7ff bde8 	b.w	8007f42 <__swbuf_r>
 8008372:	6813      	ldr	r3, [r2, #0]
 8008374:	1c58      	adds	r0, r3, #1
 8008376:	6010      	str	r0, [r2, #0]
 8008378:	7019      	strb	r1, [r3, #0]
 800837a:	4608      	mov	r0, r1
 800837c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008380:	4770      	bx	lr

08008382 <__sfputs_r>:
 8008382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008384:	4606      	mov	r6, r0
 8008386:	460f      	mov	r7, r1
 8008388:	4614      	mov	r4, r2
 800838a:	18d5      	adds	r5, r2, r3
 800838c:	42ac      	cmp	r4, r5
 800838e:	d101      	bne.n	8008394 <__sfputs_r+0x12>
 8008390:	2000      	movs	r0, #0
 8008392:	e007      	b.n	80083a4 <__sfputs_r+0x22>
 8008394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008398:	463a      	mov	r2, r7
 800839a:	4630      	mov	r0, r6
 800839c:	f7ff ffda 	bl	8008354 <__sfputc_r>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d1f3      	bne.n	800838c <__sfputs_r+0xa>
 80083a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080083a8 <_vfiprintf_r>:
 80083a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ac:	460d      	mov	r5, r1
 80083ae:	b09d      	sub	sp, #116	@ 0x74
 80083b0:	4614      	mov	r4, r2
 80083b2:	4698      	mov	r8, r3
 80083b4:	4606      	mov	r6, r0
 80083b6:	b118      	cbz	r0, 80083c0 <_vfiprintf_r+0x18>
 80083b8:	6a03      	ldr	r3, [r0, #32]
 80083ba:	b90b      	cbnz	r3, 80083c0 <_vfiprintf_r+0x18>
 80083bc:	f7ff fcd8 	bl	8007d70 <__sinit>
 80083c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083c2:	07d9      	lsls	r1, r3, #31
 80083c4:	d405      	bmi.n	80083d2 <_vfiprintf_r+0x2a>
 80083c6:	89ab      	ldrh	r3, [r5, #12]
 80083c8:	059a      	lsls	r2, r3, #22
 80083ca:	d402      	bmi.n	80083d2 <_vfiprintf_r+0x2a>
 80083cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083ce:	f7ff fec6 	bl	800815e <__retarget_lock_acquire_recursive>
 80083d2:	89ab      	ldrh	r3, [r5, #12]
 80083d4:	071b      	lsls	r3, r3, #28
 80083d6:	d501      	bpl.n	80083dc <_vfiprintf_r+0x34>
 80083d8:	692b      	ldr	r3, [r5, #16]
 80083da:	b99b      	cbnz	r3, 8008404 <_vfiprintf_r+0x5c>
 80083dc:	4629      	mov	r1, r5
 80083de:	4630      	mov	r0, r6
 80083e0:	f7ff fdee 	bl	8007fc0 <__swsetup_r>
 80083e4:	b170      	cbz	r0, 8008404 <_vfiprintf_r+0x5c>
 80083e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083e8:	07dc      	lsls	r4, r3, #31
 80083ea:	d504      	bpl.n	80083f6 <_vfiprintf_r+0x4e>
 80083ec:	f04f 30ff 	mov.w	r0, #4294967295
 80083f0:	b01d      	add	sp, #116	@ 0x74
 80083f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f6:	89ab      	ldrh	r3, [r5, #12]
 80083f8:	0598      	lsls	r0, r3, #22
 80083fa:	d4f7      	bmi.n	80083ec <_vfiprintf_r+0x44>
 80083fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083fe:	f7ff feaf 	bl	8008160 <__retarget_lock_release_recursive>
 8008402:	e7f3      	b.n	80083ec <_vfiprintf_r+0x44>
 8008404:	2300      	movs	r3, #0
 8008406:	9309      	str	r3, [sp, #36]	@ 0x24
 8008408:	2320      	movs	r3, #32
 800840a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800840e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008412:	2330      	movs	r3, #48	@ 0x30
 8008414:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80085c4 <_vfiprintf_r+0x21c>
 8008418:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800841c:	f04f 0901 	mov.w	r9, #1
 8008420:	4623      	mov	r3, r4
 8008422:	469a      	mov	sl, r3
 8008424:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008428:	b10a      	cbz	r2, 800842e <_vfiprintf_r+0x86>
 800842a:	2a25      	cmp	r2, #37	@ 0x25
 800842c:	d1f9      	bne.n	8008422 <_vfiprintf_r+0x7a>
 800842e:	ebba 0b04 	subs.w	fp, sl, r4
 8008432:	d00b      	beq.n	800844c <_vfiprintf_r+0xa4>
 8008434:	465b      	mov	r3, fp
 8008436:	4622      	mov	r2, r4
 8008438:	4629      	mov	r1, r5
 800843a:	4630      	mov	r0, r6
 800843c:	f7ff ffa1 	bl	8008382 <__sfputs_r>
 8008440:	3001      	adds	r0, #1
 8008442:	f000 80a7 	beq.w	8008594 <_vfiprintf_r+0x1ec>
 8008446:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008448:	445a      	add	r2, fp
 800844a:	9209      	str	r2, [sp, #36]	@ 0x24
 800844c:	f89a 3000 	ldrb.w	r3, [sl]
 8008450:	2b00      	cmp	r3, #0
 8008452:	f000 809f 	beq.w	8008594 <_vfiprintf_r+0x1ec>
 8008456:	2300      	movs	r3, #0
 8008458:	f04f 32ff 	mov.w	r2, #4294967295
 800845c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008460:	f10a 0a01 	add.w	sl, sl, #1
 8008464:	9304      	str	r3, [sp, #16]
 8008466:	9307      	str	r3, [sp, #28]
 8008468:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800846c:	931a      	str	r3, [sp, #104]	@ 0x68
 800846e:	4654      	mov	r4, sl
 8008470:	2205      	movs	r2, #5
 8008472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008476:	4853      	ldr	r0, [pc, #332]	@ (80085c4 <_vfiprintf_r+0x21c>)
 8008478:	f7f7 fed2 	bl	8000220 <memchr>
 800847c:	9a04      	ldr	r2, [sp, #16]
 800847e:	b9d8      	cbnz	r0, 80084b8 <_vfiprintf_r+0x110>
 8008480:	06d1      	lsls	r1, r2, #27
 8008482:	bf44      	itt	mi
 8008484:	2320      	movmi	r3, #32
 8008486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800848a:	0713      	lsls	r3, r2, #28
 800848c:	bf44      	itt	mi
 800848e:	232b      	movmi	r3, #43	@ 0x2b
 8008490:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008494:	f89a 3000 	ldrb.w	r3, [sl]
 8008498:	2b2a      	cmp	r3, #42	@ 0x2a
 800849a:	d015      	beq.n	80084c8 <_vfiprintf_r+0x120>
 800849c:	9a07      	ldr	r2, [sp, #28]
 800849e:	4654      	mov	r4, sl
 80084a0:	2000      	movs	r0, #0
 80084a2:	f04f 0c0a 	mov.w	ip, #10
 80084a6:	4621      	mov	r1, r4
 80084a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084ac:	3b30      	subs	r3, #48	@ 0x30
 80084ae:	2b09      	cmp	r3, #9
 80084b0:	d94b      	bls.n	800854a <_vfiprintf_r+0x1a2>
 80084b2:	b1b0      	cbz	r0, 80084e2 <_vfiprintf_r+0x13a>
 80084b4:	9207      	str	r2, [sp, #28]
 80084b6:	e014      	b.n	80084e2 <_vfiprintf_r+0x13a>
 80084b8:	eba0 0308 	sub.w	r3, r0, r8
 80084bc:	fa09 f303 	lsl.w	r3, r9, r3
 80084c0:	4313      	orrs	r3, r2
 80084c2:	9304      	str	r3, [sp, #16]
 80084c4:	46a2      	mov	sl, r4
 80084c6:	e7d2      	b.n	800846e <_vfiprintf_r+0xc6>
 80084c8:	9b03      	ldr	r3, [sp, #12]
 80084ca:	1d19      	adds	r1, r3, #4
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	9103      	str	r1, [sp, #12]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	bfbb      	ittet	lt
 80084d4:	425b      	neglt	r3, r3
 80084d6:	f042 0202 	orrlt.w	r2, r2, #2
 80084da:	9307      	strge	r3, [sp, #28]
 80084dc:	9307      	strlt	r3, [sp, #28]
 80084de:	bfb8      	it	lt
 80084e0:	9204      	strlt	r2, [sp, #16]
 80084e2:	7823      	ldrb	r3, [r4, #0]
 80084e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80084e6:	d10a      	bne.n	80084fe <_vfiprintf_r+0x156>
 80084e8:	7863      	ldrb	r3, [r4, #1]
 80084ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80084ec:	d132      	bne.n	8008554 <_vfiprintf_r+0x1ac>
 80084ee:	9b03      	ldr	r3, [sp, #12]
 80084f0:	1d1a      	adds	r2, r3, #4
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	9203      	str	r2, [sp, #12]
 80084f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084fa:	3402      	adds	r4, #2
 80084fc:	9305      	str	r3, [sp, #20]
 80084fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085d4 <_vfiprintf_r+0x22c>
 8008502:	7821      	ldrb	r1, [r4, #0]
 8008504:	2203      	movs	r2, #3
 8008506:	4650      	mov	r0, sl
 8008508:	f7f7 fe8a 	bl	8000220 <memchr>
 800850c:	b138      	cbz	r0, 800851e <_vfiprintf_r+0x176>
 800850e:	9b04      	ldr	r3, [sp, #16]
 8008510:	eba0 000a 	sub.w	r0, r0, sl
 8008514:	2240      	movs	r2, #64	@ 0x40
 8008516:	4082      	lsls	r2, r0
 8008518:	4313      	orrs	r3, r2
 800851a:	3401      	adds	r4, #1
 800851c:	9304      	str	r3, [sp, #16]
 800851e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008522:	4829      	ldr	r0, [pc, #164]	@ (80085c8 <_vfiprintf_r+0x220>)
 8008524:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008528:	2206      	movs	r2, #6
 800852a:	f7f7 fe79 	bl	8000220 <memchr>
 800852e:	2800      	cmp	r0, #0
 8008530:	d03f      	beq.n	80085b2 <_vfiprintf_r+0x20a>
 8008532:	4b26      	ldr	r3, [pc, #152]	@ (80085cc <_vfiprintf_r+0x224>)
 8008534:	bb1b      	cbnz	r3, 800857e <_vfiprintf_r+0x1d6>
 8008536:	9b03      	ldr	r3, [sp, #12]
 8008538:	3307      	adds	r3, #7
 800853a:	f023 0307 	bic.w	r3, r3, #7
 800853e:	3308      	adds	r3, #8
 8008540:	9303      	str	r3, [sp, #12]
 8008542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008544:	443b      	add	r3, r7
 8008546:	9309      	str	r3, [sp, #36]	@ 0x24
 8008548:	e76a      	b.n	8008420 <_vfiprintf_r+0x78>
 800854a:	fb0c 3202 	mla	r2, ip, r2, r3
 800854e:	460c      	mov	r4, r1
 8008550:	2001      	movs	r0, #1
 8008552:	e7a8      	b.n	80084a6 <_vfiprintf_r+0xfe>
 8008554:	2300      	movs	r3, #0
 8008556:	3401      	adds	r4, #1
 8008558:	9305      	str	r3, [sp, #20]
 800855a:	4619      	mov	r1, r3
 800855c:	f04f 0c0a 	mov.w	ip, #10
 8008560:	4620      	mov	r0, r4
 8008562:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008566:	3a30      	subs	r2, #48	@ 0x30
 8008568:	2a09      	cmp	r2, #9
 800856a:	d903      	bls.n	8008574 <_vfiprintf_r+0x1cc>
 800856c:	2b00      	cmp	r3, #0
 800856e:	d0c6      	beq.n	80084fe <_vfiprintf_r+0x156>
 8008570:	9105      	str	r1, [sp, #20]
 8008572:	e7c4      	b.n	80084fe <_vfiprintf_r+0x156>
 8008574:	fb0c 2101 	mla	r1, ip, r1, r2
 8008578:	4604      	mov	r4, r0
 800857a:	2301      	movs	r3, #1
 800857c:	e7f0      	b.n	8008560 <_vfiprintf_r+0x1b8>
 800857e:	ab03      	add	r3, sp, #12
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	462a      	mov	r2, r5
 8008584:	4b12      	ldr	r3, [pc, #72]	@ (80085d0 <_vfiprintf_r+0x228>)
 8008586:	a904      	add	r1, sp, #16
 8008588:	4630      	mov	r0, r6
 800858a:	f3af 8000 	nop.w
 800858e:	4607      	mov	r7, r0
 8008590:	1c78      	adds	r0, r7, #1
 8008592:	d1d6      	bne.n	8008542 <_vfiprintf_r+0x19a>
 8008594:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008596:	07d9      	lsls	r1, r3, #31
 8008598:	d405      	bmi.n	80085a6 <_vfiprintf_r+0x1fe>
 800859a:	89ab      	ldrh	r3, [r5, #12]
 800859c:	059a      	lsls	r2, r3, #22
 800859e:	d402      	bmi.n	80085a6 <_vfiprintf_r+0x1fe>
 80085a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085a2:	f7ff fddd 	bl	8008160 <__retarget_lock_release_recursive>
 80085a6:	89ab      	ldrh	r3, [r5, #12]
 80085a8:	065b      	lsls	r3, r3, #25
 80085aa:	f53f af1f 	bmi.w	80083ec <_vfiprintf_r+0x44>
 80085ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085b0:	e71e      	b.n	80083f0 <_vfiprintf_r+0x48>
 80085b2:	ab03      	add	r3, sp, #12
 80085b4:	9300      	str	r3, [sp, #0]
 80085b6:	462a      	mov	r2, r5
 80085b8:	4b05      	ldr	r3, [pc, #20]	@ (80085d0 <_vfiprintf_r+0x228>)
 80085ba:	a904      	add	r1, sp, #16
 80085bc:	4630      	mov	r0, r6
 80085be:	f000 f879 	bl	80086b4 <_printf_i>
 80085c2:	e7e4      	b.n	800858e <_vfiprintf_r+0x1e6>
 80085c4:	08008d24 	.word	0x08008d24
 80085c8:	08008d2e 	.word	0x08008d2e
 80085cc:	00000000 	.word	0x00000000
 80085d0:	08008383 	.word	0x08008383
 80085d4:	08008d2a 	.word	0x08008d2a

080085d8 <_printf_common>:
 80085d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085dc:	4616      	mov	r6, r2
 80085de:	4698      	mov	r8, r3
 80085e0:	688a      	ldr	r2, [r1, #8]
 80085e2:	690b      	ldr	r3, [r1, #16]
 80085e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085e8:	4293      	cmp	r3, r2
 80085ea:	bfb8      	it	lt
 80085ec:	4613      	movlt	r3, r2
 80085ee:	6033      	str	r3, [r6, #0]
 80085f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085f4:	4607      	mov	r7, r0
 80085f6:	460c      	mov	r4, r1
 80085f8:	b10a      	cbz	r2, 80085fe <_printf_common+0x26>
 80085fa:	3301      	adds	r3, #1
 80085fc:	6033      	str	r3, [r6, #0]
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	0699      	lsls	r1, r3, #26
 8008602:	bf42      	ittt	mi
 8008604:	6833      	ldrmi	r3, [r6, #0]
 8008606:	3302      	addmi	r3, #2
 8008608:	6033      	strmi	r3, [r6, #0]
 800860a:	6825      	ldr	r5, [r4, #0]
 800860c:	f015 0506 	ands.w	r5, r5, #6
 8008610:	d106      	bne.n	8008620 <_printf_common+0x48>
 8008612:	f104 0a19 	add.w	sl, r4, #25
 8008616:	68e3      	ldr	r3, [r4, #12]
 8008618:	6832      	ldr	r2, [r6, #0]
 800861a:	1a9b      	subs	r3, r3, r2
 800861c:	42ab      	cmp	r3, r5
 800861e:	dc26      	bgt.n	800866e <_printf_common+0x96>
 8008620:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008624:	6822      	ldr	r2, [r4, #0]
 8008626:	3b00      	subs	r3, #0
 8008628:	bf18      	it	ne
 800862a:	2301      	movne	r3, #1
 800862c:	0692      	lsls	r2, r2, #26
 800862e:	d42b      	bmi.n	8008688 <_printf_common+0xb0>
 8008630:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008634:	4641      	mov	r1, r8
 8008636:	4638      	mov	r0, r7
 8008638:	47c8      	blx	r9
 800863a:	3001      	adds	r0, #1
 800863c:	d01e      	beq.n	800867c <_printf_common+0xa4>
 800863e:	6823      	ldr	r3, [r4, #0]
 8008640:	6922      	ldr	r2, [r4, #16]
 8008642:	f003 0306 	and.w	r3, r3, #6
 8008646:	2b04      	cmp	r3, #4
 8008648:	bf02      	ittt	eq
 800864a:	68e5      	ldreq	r5, [r4, #12]
 800864c:	6833      	ldreq	r3, [r6, #0]
 800864e:	1aed      	subeq	r5, r5, r3
 8008650:	68a3      	ldr	r3, [r4, #8]
 8008652:	bf0c      	ite	eq
 8008654:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008658:	2500      	movne	r5, #0
 800865a:	4293      	cmp	r3, r2
 800865c:	bfc4      	itt	gt
 800865e:	1a9b      	subgt	r3, r3, r2
 8008660:	18ed      	addgt	r5, r5, r3
 8008662:	2600      	movs	r6, #0
 8008664:	341a      	adds	r4, #26
 8008666:	42b5      	cmp	r5, r6
 8008668:	d11a      	bne.n	80086a0 <_printf_common+0xc8>
 800866a:	2000      	movs	r0, #0
 800866c:	e008      	b.n	8008680 <_printf_common+0xa8>
 800866e:	2301      	movs	r3, #1
 8008670:	4652      	mov	r2, sl
 8008672:	4641      	mov	r1, r8
 8008674:	4638      	mov	r0, r7
 8008676:	47c8      	blx	r9
 8008678:	3001      	adds	r0, #1
 800867a:	d103      	bne.n	8008684 <_printf_common+0xac>
 800867c:	f04f 30ff 	mov.w	r0, #4294967295
 8008680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008684:	3501      	adds	r5, #1
 8008686:	e7c6      	b.n	8008616 <_printf_common+0x3e>
 8008688:	18e1      	adds	r1, r4, r3
 800868a:	1c5a      	adds	r2, r3, #1
 800868c:	2030      	movs	r0, #48	@ 0x30
 800868e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008692:	4422      	add	r2, r4
 8008694:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008698:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800869c:	3302      	adds	r3, #2
 800869e:	e7c7      	b.n	8008630 <_printf_common+0x58>
 80086a0:	2301      	movs	r3, #1
 80086a2:	4622      	mov	r2, r4
 80086a4:	4641      	mov	r1, r8
 80086a6:	4638      	mov	r0, r7
 80086a8:	47c8      	blx	r9
 80086aa:	3001      	adds	r0, #1
 80086ac:	d0e6      	beq.n	800867c <_printf_common+0xa4>
 80086ae:	3601      	adds	r6, #1
 80086b0:	e7d9      	b.n	8008666 <_printf_common+0x8e>
	...

080086b4 <_printf_i>:
 80086b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086b8:	7e0f      	ldrb	r7, [r1, #24]
 80086ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086bc:	2f78      	cmp	r7, #120	@ 0x78
 80086be:	4691      	mov	r9, r2
 80086c0:	4680      	mov	r8, r0
 80086c2:	460c      	mov	r4, r1
 80086c4:	469a      	mov	sl, r3
 80086c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086ca:	d807      	bhi.n	80086dc <_printf_i+0x28>
 80086cc:	2f62      	cmp	r7, #98	@ 0x62
 80086ce:	d80a      	bhi.n	80086e6 <_printf_i+0x32>
 80086d0:	2f00      	cmp	r7, #0
 80086d2:	f000 80d1 	beq.w	8008878 <_printf_i+0x1c4>
 80086d6:	2f58      	cmp	r7, #88	@ 0x58
 80086d8:	f000 80b8 	beq.w	800884c <_printf_i+0x198>
 80086dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086e4:	e03a      	b.n	800875c <_printf_i+0xa8>
 80086e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086ea:	2b15      	cmp	r3, #21
 80086ec:	d8f6      	bhi.n	80086dc <_printf_i+0x28>
 80086ee:	a101      	add	r1, pc, #4	@ (adr r1, 80086f4 <_printf_i+0x40>)
 80086f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086f4:	0800874d 	.word	0x0800874d
 80086f8:	08008761 	.word	0x08008761
 80086fc:	080086dd 	.word	0x080086dd
 8008700:	080086dd 	.word	0x080086dd
 8008704:	080086dd 	.word	0x080086dd
 8008708:	080086dd 	.word	0x080086dd
 800870c:	08008761 	.word	0x08008761
 8008710:	080086dd 	.word	0x080086dd
 8008714:	080086dd 	.word	0x080086dd
 8008718:	080086dd 	.word	0x080086dd
 800871c:	080086dd 	.word	0x080086dd
 8008720:	0800885f 	.word	0x0800885f
 8008724:	0800878b 	.word	0x0800878b
 8008728:	08008819 	.word	0x08008819
 800872c:	080086dd 	.word	0x080086dd
 8008730:	080086dd 	.word	0x080086dd
 8008734:	08008881 	.word	0x08008881
 8008738:	080086dd 	.word	0x080086dd
 800873c:	0800878b 	.word	0x0800878b
 8008740:	080086dd 	.word	0x080086dd
 8008744:	080086dd 	.word	0x080086dd
 8008748:	08008821 	.word	0x08008821
 800874c:	6833      	ldr	r3, [r6, #0]
 800874e:	1d1a      	adds	r2, r3, #4
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	6032      	str	r2, [r6, #0]
 8008754:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008758:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800875c:	2301      	movs	r3, #1
 800875e:	e09c      	b.n	800889a <_printf_i+0x1e6>
 8008760:	6833      	ldr	r3, [r6, #0]
 8008762:	6820      	ldr	r0, [r4, #0]
 8008764:	1d19      	adds	r1, r3, #4
 8008766:	6031      	str	r1, [r6, #0]
 8008768:	0606      	lsls	r6, r0, #24
 800876a:	d501      	bpl.n	8008770 <_printf_i+0xbc>
 800876c:	681d      	ldr	r5, [r3, #0]
 800876e:	e003      	b.n	8008778 <_printf_i+0xc4>
 8008770:	0645      	lsls	r5, r0, #25
 8008772:	d5fb      	bpl.n	800876c <_printf_i+0xb8>
 8008774:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008778:	2d00      	cmp	r5, #0
 800877a:	da03      	bge.n	8008784 <_printf_i+0xd0>
 800877c:	232d      	movs	r3, #45	@ 0x2d
 800877e:	426d      	negs	r5, r5
 8008780:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008784:	4858      	ldr	r0, [pc, #352]	@ (80088e8 <_printf_i+0x234>)
 8008786:	230a      	movs	r3, #10
 8008788:	e011      	b.n	80087ae <_printf_i+0xfa>
 800878a:	6821      	ldr	r1, [r4, #0]
 800878c:	6833      	ldr	r3, [r6, #0]
 800878e:	0608      	lsls	r0, r1, #24
 8008790:	f853 5b04 	ldr.w	r5, [r3], #4
 8008794:	d402      	bmi.n	800879c <_printf_i+0xe8>
 8008796:	0649      	lsls	r1, r1, #25
 8008798:	bf48      	it	mi
 800879a:	b2ad      	uxthmi	r5, r5
 800879c:	2f6f      	cmp	r7, #111	@ 0x6f
 800879e:	4852      	ldr	r0, [pc, #328]	@ (80088e8 <_printf_i+0x234>)
 80087a0:	6033      	str	r3, [r6, #0]
 80087a2:	bf14      	ite	ne
 80087a4:	230a      	movne	r3, #10
 80087a6:	2308      	moveq	r3, #8
 80087a8:	2100      	movs	r1, #0
 80087aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087ae:	6866      	ldr	r6, [r4, #4]
 80087b0:	60a6      	str	r6, [r4, #8]
 80087b2:	2e00      	cmp	r6, #0
 80087b4:	db05      	blt.n	80087c2 <_printf_i+0x10e>
 80087b6:	6821      	ldr	r1, [r4, #0]
 80087b8:	432e      	orrs	r6, r5
 80087ba:	f021 0104 	bic.w	r1, r1, #4
 80087be:	6021      	str	r1, [r4, #0]
 80087c0:	d04b      	beq.n	800885a <_printf_i+0x1a6>
 80087c2:	4616      	mov	r6, r2
 80087c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80087c8:	fb03 5711 	mls	r7, r3, r1, r5
 80087cc:	5dc7      	ldrb	r7, [r0, r7]
 80087ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087d2:	462f      	mov	r7, r5
 80087d4:	42bb      	cmp	r3, r7
 80087d6:	460d      	mov	r5, r1
 80087d8:	d9f4      	bls.n	80087c4 <_printf_i+0x110>
 80087da:	2b08      	cmp	r3, #8
 80087dc:	d10b      	bne.n	80087f6 <_printf_i+0x142>
 80087de:	6823      	ldr	r3, [r4, #0]
 80087e0:	07df      	lsls	r7, r3, #31
 80087e2:	d508      	bpl.n	80087f6 <_printf_i+0x142>
 80087e4:	6923      	ldr	r3, [r4, #16]
 80087e6:	6861      	ldr	r1, [r4, #4]
 80087e8:	4299      	cmp	r1, r3
 80087ea:	bfde      	ittt	le
 80087ec:	2330      	movle	r3, #48	@ 0x30
 80087ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087f6:	1b92      	subs	r2, r2, r6
 80087f8:	6122      	str	r2, [r4, #16]
 80087fa:	f8cd a000 	str.w	sl, [sp]
 80087fe:	464b      	mov	r3, r9
 8008800:	aa03      	add	r2, sp, #12
 8008802:	4621      	mov	r1, r4
 8008804:	4640      	mov	r0, r8
 8008806:	f7ff fee7 	bl	80085d8 <_printf_common>
 800880a:	3001      	adds	r0, #1
 800880c:	d14a      	bne.n	80088a4 <_printf_i+0x1f0>
 800880e:	f04f 30ff 	mov.w	r0, #4294967295
 8008812:	b004      	add	sp, #16
 8008814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008818:	6823      	ldr	r3, [r4, #0]
 800881a:	f043 0320 	orr.w	r3, r3, #32
 800881e:	6023      	str	r3, [r4, #0]
 8008820:	4832      	ldr	r0, [pc, #200]	@ (80088ec <_printf_i+0x238>)
 8008822:	2778      	movs	r7, #120	@ 0x78
 8008824:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008828:	6823      	ldr	r3, [r4, #0]
 800882a:	6831      	ldr	r1, [r6, #0]
 800882c:	061f      	lsls	r7, r3, #24
 800882e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008832:	d402      	bmi.n	800883a <_printf_i+0x186>
 8008834:	065f      	lsls	r7, r3, #25
 8008836:	bf48      	it	mi
 8008838:	b2ad      	uxthmi	r5, r5
 800883a:	6031      	str	r1, [r6, #0]
 800883c:	07d9      	lsls	r1, r3, #31
 800883e:	bf44      	itt	mi
 8008840:	f043 0320 	orrmi.w	r3, r3, #32
 8008844:	6023      	strmi	r3, [r4, #0]
 8008846:	b11d      	cbz	r5, 8008850 <_printf_i+0x19c>
 8008848:	2310      	movs	r3, #16
 800884a:	e7ad      	b.n	80087a8 <_printf_i+0xf4>
 800884c:	4826      	ldr	r0, [pc, #152]	@ (80088e8 <_printf_i+0x234>)
 800884e:	e7e9      	b.n	8008824 <_printf_i+0x170>
 8008850:	6823      	ldr	r3, [r4, #0]
 8008852:	f023 0320 	bic.w	r3, r3, #32
 8008856:	6023      	str	r3, [r4, #0]
 8008858:	e7f6      	b.n	8008848 <_printf_i+0x194>
 800885a:	4616      	mov	r6, r2
 800885c:	e7bd      	b.n	80087da <_printf_i+0x126>
 800885e:	6833      	ldr	r3, [r6, #0]
 8008860:	6825      	ldr	r5, [r4, #0]
 8008862:	6961      	ldr	r1, [r4, #20]
 8008864:	1d18      	adds	r0, r3, #4
 8008866:	6030      	str	r0, [r6, #0]
 8008868:	062e      	lsls	r6, r5, #24
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	d501      	bpl.n	8008872 <_printf_i+0x1be>
 800886e:	6019      	str	r1, [r3, #0]
 8008870:	e002      	b.n	8008878 <_printf_i+0x1c4>
 8008872:	0668      	lsls	r0, r5, #25
 8008874:	d5fb      	bpl.n	800886e <_printf_i+0x1ba>
 8008876:	8019      	strh	r1, [r3, #0]
 8008878:	2300      	movs	r3, #0
 800887a:	6123      	str	r3, [r4, #16]
 800887c:	4616      	mov	r6, r2
 800887e:	e7bc      	b.n	80087fa <_printf_i+0x146>
 8008880:	6833      	ldr	r3, [r6, #0]
 8008882:	1d1a      	adds	r2, r3, #4
 8008884:	6032      	str	r2, [r6, #0]
 8008886:	681e      	ldr	r6, [r3, #0]
 8008888:	6862      	ldr	r2, [r4, #4]
 800888a:	2100      	movs	r1, #0
 800888c:	4630      	mov	r0, r6
 800888e:	f7f7 fcc7 	bl	8000220 <memchr>
 8008892:	b108      	cbz	r0, 8008898 <_printf_i+0x1e4>
 8008894:	1b80      	subs	r0, r0, r6
 8008896:	6060      	str	r0, [r4, #4]
 8008898:	6863      	ldr	r3, [r4, #4]
 800889a:	6123      	str	r3, [r4, #16]
 800889c:	2300      	movs	r3, #0
 800889e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088a2:	e7aa      	b.n	80087fa <_printf_i+0x146>
 80088a4:	6923      	ldr	r3, [r4, #16]
 80088a6:	4632      	mov	r2, r6
 80088a8:	4649      	mov	r1, r9
 80088aa:	4640      	mov	r0, r8
 80088ac:	47d0      	blx	sl
 80088ae:	3001      	adds	r0, #1
 80088b0:	d0ad      	beq.n	800880e <_printf_i+0x15a>
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	079b      	lsls	r3, r3, #30
 80088b6:	d413      	bmi.n	80088e0 <_printf_i+0x22c>
 80088b8:	68e0      	ldr	r0, [r4, #12]
 80088ba:	9b03      	ldr	r3, [sp, #12]
 80088bc:	4298      	cmp	r0, r3
 80088be:	bfb8      	it	lt
 80088c0:	4618      	movlt	r0, r3
 80088c2:	e7a6      	b.n	8008812 <_printf_i+0x15e>
 80088c4:	2301      	movs	r3, #1
 80088c6:	4632      	mov	r2, r6
 80088c8:	4649      	mov	r1, r9
 80088ca:	4640      	mov	r0, r8
 80088cc:	47d0      	blx	sl
 80088ce:	3001      	adds	r0, #1
 80088d0:	d09d      	beq.n	800880e <_printf_i+0x15a>
 80088d2:	3501      	adds	r5, #1
 80088d4:	68e3      	ldr	r3, [r4, #12]
 80088d6:	9903      	ldr	r1, [sp, #12]
 80088d8:	1a5b      	subs	r3, r3, r1
 80088da:	42ab      	cmp	r3, r5
 80088dc:	dcf2      	bgt.n	80088c4 <_printf_i+0x210>
 80088de:	e7eb      	b.n	80088b8 <_printf_i+0x204>
 80088e0:	2500      	movs	r5, #0
 80088e2:	f104 0619 	add.w	r6, r4, #25
 80088e6:	e7f5      	b.n	80088d4 <_printf_i+0x220>
 80088e8:	08008d35 	.word	0x08008d35
 80088ec:	08008d46 	.word	0x08008d46

080088f0 <__sflush_r>:
 80088f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f8:	0716      	lsls	r6, r2, #28
 80088fa:	4605      	mov	r5, r0
 80088fc:	460c      	mov	r4, r1
 80088fe:	d454      	bmi.n	80089aa <__sflush_r+0xba>
 8008900:	684b      	ldr	r3, [r1, #4]
 8008902:	2b00      	cmp	r3, #0
 8008904:	dc02      	bgt.n	800890c <__sflush_r+0x1c>
 8008906:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008908:	2b00      	cmp	r3, #0
 800890a:	dd48      	ble.n	800899e <__sflush_r+0xae>
 800890c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800890e:	2e00      	cmp	r6, #0
 8008910:	d045      	beq.n	800899e <__sflush_r+0xae>
 8008912:	2300      	movs	r3, #0
 8008914:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008918:	682f      	ldr	r7, [r5, #0]
 800891a:	6a21      	ldr	r1, [r4, #32]
 800891c:	602b      	str	r3, [r5, #0]
 800891e:	d030      	beq.n	8008982 <__sflush_r+0x92>
 8008920:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008922:	89a3      	ldrh	r3, [r4, #12]
 8008924:	0759      	lsls	r1, r3, #29
 8008926:	d505      	bpl.n	8008934 <__sflush_r+0x44>
 8008928:	6863      	ldr	r3, [r4, #4]
 800892a:	1ad2      	subs	r2, r2, r3
 800892c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800892e:	b10b      	cbz	r3, 8008934 <__sflush_r+0x44>
 8008930:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008932:	1ad2      	subs	r2, r2, r3
 8008934:	2300      	movs	r3, #0
 8008936:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008938:	6a21      	ldr	r1, [r4, #32]
 800893a:	4628      	mov	r0, r5
 800893c:	47b0      	blx	r6
 800893e:	1c43      	adds	r3, r0, #1
 8008940:	89a3      	ldrh	r3, [r4, #12]
 8008942:	d106      	bne.n	8008952 <__sflush_r+0x62>
 8008944:	6829      	ldr	r1, [r5, #0]
 8008946:	291d      	cmp	r1, #29
 8008948:	d82b      	bhi.n	80089a2 <__sflush_r+0xb2>
 800894a:	4a2a      	ldr	r2, [pc, #168]	@ (80089f4 <__sflush_r+0x104>)
 800894c:	40ca      	lsrs	r2, r1
 800894e:	07d6      	lsls	r6, r2, #31
 8008950:	d527      	bpl.n	80089a2 <__sflush_r+0xb2>
 8008952:	2200      	movs	r2, #0
 8008954:	6062      	str	r2, [r4, #4]
 8008956:	04d9      	lsls	r1, r3, #19
 8008958:	6922      	ldr	r2, [r4, #16]
 800895a:	6022      	str	r2, [r4, #0]
 800895c:	d504      	bpl.n	8008968 <__sflush_r+0x78>
 800895e:	1c42      	adds	r2, r0, #1
 8008960:	d101      	bne.n	8008966 <__sflush_r+0x76>
 8008962:	682b      	ldr	r3, [r5, #0]
 8008964:	b903      	cbnz	r3, 8008968 <__sflush_r+0x78>
 8008966:	6560      	str	r0, [r4, #84]	@ 0x54
 8008968:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800896a:	602f      	str	r7, [r5, #0]
 800896c:	b1b9      	cbz	r1, 800899e <__sflush_r+0xae>
 800896e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008972:	4299      	cmp	r1, r3
 8008974:	d002      	beq.n	800897c <__sflush_r+0x8c>
 8008976:	4628      	mov	r0, r5
 8008978:	f7ff fbf4 	bl	8008164 <_free_r>
 800897c:	2300      	movs	r3, #0
 800897e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008980:	e00d      	b.n	800899e <__sflush_r+0xae>
 8008982:	2301      	movs	r3, #1
 8008984:	4628      	mov	r0, r5
 8008986:	47b0      	blx	r6
 8008988:	4602      	mov	r2, r0
 800898a:	1c50      	adds	r0, r2, #1
 800898c:	d1c9      	bne.n	8008922 <__sflush_r+0x32>
 800898e:	682b      	ldr	r3, [r5, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d0c6      	beq.n	8008922 <__sflush_r+0x32>
 8008994:	2b1d      	cmp	r3, #29
 8008996:	d001      	beq.n	800899c <__sflush_r+0xac>
 8008998:	2b16      	cmp	r3, #22
 800899a:	d11e      	bne.n	80089da <__sflush_r+0xea>
 800899c:	602f      	str	r7, [r5, #0]
 800899e:	2000      	movs	r0, #0
 80089a0:	e022      	b.n	80089e8 <__sflush_r+0xf8>
 80089a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089a6:	b21b      	sxth	r3, r3
 80089a8:	e01b      	b.n	80089e2 <__sflush_r+0xf2>
 80089aa:	690f      	ldr	r7, [r1, #16]
 80089ac:	2f00      	cmp	r7, #0
 80089ae:	d0f6      	beq.n	800899e <__sflush_r+0xae>
 80089b0:	0793      	lsls	r3, r2, #30
 80089b2:	680e      	ldr	r6, [r1, #0]
 80089b4:	bf08      	it	eq
 80089b6:	694b      	ldreq	r3, [r1, #20]
 80089b8:	600f      	str	r7, [r1, #0]
 80089ba:	bf18      	it	ne
 80089bc:	2300      	movne	r3, #0
 80089be:	eba6 0807 	sub.w	r8, r6, r7
 80089c2:	608b      	str	r3, [r1, #8]
 80089c4:	f1b8 0f00 	cmp.w	r8, #0
 80089c8:	dde9      	ble.n	800899e <__sflush_r+0xae>
 80089ca:	6a21      	ldr	r1, [r4, #32]
 80089cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80089ce:	4643      	mov	r3, r8
 80089d0:	463a      	mov	r2, r7
 80089d2:	4628      	mov	r0, r5
 80089d4:	47b0      	blx	r6
 80089d6:	2800      	cmp	r0, #0
 80089d8:	dc08      	bgt.n	80089ec <__sflush_r+0xfc>
 80089da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089e2:	81a3      	strh	r3, [r4, #12]
 80089e4:	f04f 30ff 	mov.w	r0, #4294967295
 80089e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ec:	4407      	add	r7, r0
 80089ee:	eba8 0800 	sub.w	r8, r8, r0
 80089f2:	e7e7      	b.n	80089c4 <__sflush_r+0xd4>
 80089f4:	20400001 	.word	0x20400001

080089f8 <_fflush_r>:
 80089f8:	b538      	push	{r3, r4, r5, lr}
 80089fa:	690b      	ldr	r3, [r1, #16]
 80089fc:	4605      	mov	r5, r0
 80089fe:	460c      	mov	r4, r1
 8008a00:	b913      	cbnz	r3, 8008a08 <_fflush_r+0x10>
 8008a02:	2500      	movs	r5, #0
 8008a04:	4628      	mov	r0, r5
 8008a06:	bd38      	pop	{r3, r4, r5, pc}
 8008a08:	b118      	cbz	r0, 8008a12 <_fflush_r+0x1a>
 8008a0a:	6a03      	ldr	r3, [r0, #32]
 8008a0c:	b90b      	cbnz	r3, 8008a12 <_fflush_r+0x1a>
 8008a0e:	f7ff f9af 	bl	8007d70 <__sinit>
 8008a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d0f3      	beq.n	8008a02 <_fflush_r+0xa>
 8008a1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a1c:	07d0      	lsls	r0, r2, #31
 8008a1e:	d404      	bmi.n	8008a2a <_fflush_r+0x32>
 8008a20:	0599      	lsls	r1, r3, #22
 8008a22:	d402      	bmi.n	8008a2a <_fflush_r+0x32>
 8008a24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a26:	f7ff fb9a 	bl	800815e <__retarget_lock_acquire_recursive>
 8008a2a:	4628      	mov	r0, r5
 8008a2c:	4621      	mov	r1, r4
 8008a2e:	f7ff ff5f 	bl	80088f0 <__sflush_r>
 8008a32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a34:	07da      	lsls	r2, r3, #31
 8008a36:	4605      	mov	r5, r0
 8008a38:	d4e4      	bmi.n	8008a04 <_fflush_r+0xc>
 8008a3a:	89a3      	ldrh	r3, [r4, #12]
 8008a3c:	059b      	lsls	r3, r3, #22
 8008a3e:	d4e1      	bmi.n	8008a04 <_fflush_r+0xc>
 8008a40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a42:	f7ff fb8d 	bl	8008160 <__retarget_lock_release_recursive>
 8008a46:	e7dd      	b.n	8008a04 <_fflush_r+0xc>

08008a48 <__swhatbuf_r>:
 8008a48:	b570      	push	{r4, r5, r6, lr}
 8008a4a:	460c      	mov	r4, r1
 8008a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a50:	2900      	cmp	r1, #0
 8008a52:	b096      	sub	sp, #88	@ 0x58
 8008a54:	4615      	mov	r5, r2
 8008a56:	461e      	mov	r6, r3
 8008a58:	da0d      	bge.n	8008a76 <__swhatbuf_r+0x2e>
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a60:	f04f 0100 	mov.w	r1, #0
 8008a64:	bf14      	ite	ne
 8008a66:	2340      	movne	r3, #64	@ 0x40
 8008a68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	6031      	str	r1, [r6, #0]
 8008a70:	602b      	str	r3, [r5, #0]
 8008a72:	b016      	add	sp, #88	@ 0x58
 8008a74:	bd70      	pop	{r4, r5, r6, pc}
 8008a76:	466a      	mov	r2, sp
 8008a78:	f000 f848 	bl	8008b0c <_fstat_r>
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	dbec      	blt.n	8008a5a <__swhatbuf_r+0x12>
 8008a80:	9901      	ldr	r1, [sp, #4]
 8008a82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a8a:	4259      	negs	r1, r3
 8008a8c:	4159      	adcs	r1, r3
 8008a8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a92:	e7eb      	b.n	8008a6c <__swhatbuf_r+0x24>

08008a94 <__smakebuf_r>:
 8008a94:	898b      	ldrh	r3, [r1, #12]
 8008a96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a98:	079d      	lsls	r5, r3, #30
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	460c      	mov	r4, r1
 8008a9e:	d507      	bpl.n	8008ab0 <__smakebuf_r+0x1c>
 8008aa0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008aa4:	6023      	str	r3, [r4, #0]
 8008aa6:	6123      	str	r3, [r4, #16]
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	6163      	str	r3, [r4, #20]
 8008aac:	b003      	add	sp, #12
 8008aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ab0:	ab01      	add	r3, sp, #4
 8008ab2:	466a      	mov	r2, sp
 8008ab4:	f7ff ffc8 	bl	8008a48 <__swhatbuf_r>
 8008ab8:	9f00      	ldr	r7, [sp, #0]
 8008aba:	4605      	mov	r5, r0
 8008abc:	4639      	mov	r1, r7
 8008abe:	4630      	mov	r0, r6
 8008ac0:	f7ff fbbc 	bl	800823c <_malloc_r>
 8008ac4:	b948      	cbnz	r0, 8008ada <__smakebuf_r+0x46>
 8008ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aca:	059a      	lsls	r2, r3, #22
 8008acc:	d4ee      	bmi.n	8008aac <__smakebuf_r+0x18>
 8008ace:	f023 0303 	bic.w	r3, r3, #3
 8008ad2:	f043 0302 	orr.w	r3, r3, #2
 8008ad6:	81a3      	strh	r3, [r4, #12]
 8008ad8:	e7e2      	b.n	8008aa0 <__smakebuf_r+0xc>
 8008ada:	89a3      	ldrh	r3, [r4, #12]
 8008adc:	6020      	str	r0, [r4, #0]
 8008ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ae2:	81a3      	strh	r3, [r4, #12]
 8008ae4:	9b01      	ldr	r3, [sp, #4]
 8008ae6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008aea:	b15b      	cbz	r3, 8008b04 <__smakebuf_r+0x70>
 8008aec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008af0:	4630      	mov	r0, r6
 8008af2:	f000 f81d 	bl	8008b30 <_isatty_r>
 8008af6:	b128      	cbz	r0, 8008b04 <__smakebuf_r+0x70>
 8008af8:	89a3      	ldrh	r3, [r4, #12]
 8008afa:	f023 0303 	bic.w	r3, r3, #3
 8008afe:	f043 0301 	orr.w	r3, r3, #1
 8008b02:	81a3      	strh	r3, [r4, #12]
 8008b04:	89a3      	ldrh	r3, [r4, #12]
 8008b06:	431d      	orrs	r5, r3
 8008b08:	81a5      	strh	r5, [r4, #12]
 8008b0a:	e7cf      	b.n	8008aac <__smakebuf_r+0x18>

08008b0c <_fstat_r>:
 8008b0c:	b538      	push	{r3, r4, r5, lr}
 8008b0e:	4d07      	ldr	r5, [pc, #28]	@ (8008b2c <_fstat_r+0x20>)
 8008b10:	2300      	movs	r3, #0
 8008b12:	4604      	mov	r4, r0
 8008b14:	4608      	mov	r0, r1
 8008b16:	4611      	mov	r1, r2
 8008b18:	602b      	str	r3, [r5, #0]
 8008b1a:	f7f8 fefc 	bl	8001916 <_fstat>
 8008b1e:	1c43      	adds	r3, r0, #1
 8008b20:	d102      	bne.n	8008b28 <_fstat_r+0x1c>
 8008b22:	682b      	ldr	r3, [r5, #0]
 8008b24:	b103      	cbz	r3, 8008b28 <_fstat_r+0x1c>
 8008b26:	6023      	str	r3, [r4, #0]
 8008b28:	bd38      	pop	{r3, r4, r5, pc}
 8008b2a:	bf00      	nop
 8008b2c:	200004a8 	.word	0x200004a8

08008b30 <_isatty_r>:
 8008b30:	b538      	push	{r3, r4, r5, lr}
 8008b32:	4d06      	ldr	r5, [pc, #24]	@ (8008b4c <_isatty_r+0x1c>)
 8008b34:	2300      	movs	r3, #0
 8008b36:	4604      	mov	r4, r0
 8008b38:	4608      	mov	r0, r1
 8008b3a:	602b      	str	r3, [r5, #0]
 8008b3c:	f7f8 fefb 	bl	8001936 <_isatty>
 8008b40:	1c43      	adds	r3, r0, #1
 8008b42:	d102      	bne.n	8008b4a <_isatty_r+0x1a>
 8008b44:	682b      	ldr	r3, [r5, #0]
 8008b46:	b103      	cbz	r3, 8008b4a <_isatty_r+0x1a>
 8008b48:	6023      	str	r3, [r4, #0]
 8008b4a:	bd38      	pop	{r3, r4, r5, pc}
 8008b4c:	200004a8 	.word	0x200004a8

08008b50 <_sbrk_r>:
 8008b50:	b538      	push	{r3, r4, r5, lr}
 8008b52:	4d06      	ldr	r5, [pc, #24]	@ (8008b6c <_sbrk_r+0x1c>)
 8008b54:	2300      	movs	r3, #0
 8008b56:	4604      	mov	r4, r0
 8008b58:	4608      	mov	r0, r1
 8008b5a:	602b      	str	r3, [r5, #0]
 8008b5c:	f7f8 ff04 	bl	8001968 <_sbrk>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d102      	bne.n	8008b6a <_sbrk_r+0x1a>
 8008b64:	682b      	ldr	r3, [r5, #0]
 8008b66:	b103      	cbz	r3, 8008b6a <_sbrk_r+0x1a>
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 8008b6c:	200004a8 	.word	0x200004a8

08008b70 <_init>:
 8008b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b72:	bf00      	nop
 8008b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b76:	bc08      	pop	{r3}
 8008b78:	469e      	mov	lr, r3
 8008b7a:	4770      	bx	lr

08008b7c <_fini>:
 8008b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b7e:	bf00      	nop
 8008b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b82:	bc08      	pop	{r3}
 8008b84:	469e      	mov	lr, r3
 8008b86:	4770      	bx	lr
