m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/simulation/modelsim
vcache_controller
Z1 !s110 1722025586
!i10b 1
!s100 PE@;JQ3H=cS2IY4VGd@AX1
I9^mHNTG;4gIQ0jP`D@AS31
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1722025576
8F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v
FF:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1722025586.000000
!s107 F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files|F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files/cache_controller.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Source_Files}
Z6 tCvgOpt 0
vtb_cache_controller
R1
!i10b 1
!s100 bN<FGlYQ4g0Q[^`oR8OlN1
Ic5i:C`lRbbVo^g6kBJU>S2
R2
R0
w1722025410
8F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/../Source_Files/tb_cache_controller.v
FF:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/../Source_Files/tb_cache_controller.v
L0 3
R3
r1
!s85 0
31
R4
!s107 F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/../Source_Files/tb_cache_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/../Source_Files|F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/../Source_Files/tb_cache_controller.v|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+F:/M_tech/IITB/Projects/Cache Controller/D_Cache/Design_Files/../Source_Files}
R6
