#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  3 11:25:22 2024
# Process ID: 11816
# Current directory: C:/Users/Student/KaiEmanuel/NewLab4/lab3.runs/synth_1
# Command line: vivado.exe -log whack_a_mole.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source whack_a_mole.tcl
# Log file: C:/Users/Student/KaiEmanuel/NewLab4/lab3.runs/synth_1/whack_a_mole.vds
# Journal file: C:/Users/Student/KaiEmanuel/NewLab4/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source whack_a_mole.tcl -notrace
Command: synth_design -top whack_a_mole -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.832 ; gain = 99.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'whack_a_mole' [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:87]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:87]
INFO: [Synth 8-6157] synthesizing module 'clock_counter' [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:144]
INFO: [Synth 8-6155] done synthesizing module 'clock_counter' (2#1) [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:144]
INFO: [Synth 8-6157] synthesizing module 'clock_display' [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:204]
WARNING: [Synth 8-151] case item 5'b10000 is unreachable [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:268]
WARNING: [Synth 8-151] case item 5'b10001 is unreachable [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:269]
WARNING: [Synth 8-151] case item 5'b10010 is unreachable [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:270]
WARNING: [Synth 8-151] case item 5'b10011 is unreachable [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:271]
INFO: [Synth 8-226] default block is never used [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:246]
INFO: [Synth 8-6155] done synthesizing module 'clock_display' (3#1) [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:204]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:112]
	Parameter stable_threshold bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (4#1) [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:112]
WARNING: [Synth 8-3848] Net btnRstAll in module/entity whack_a_mole does not have driver. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:75]
WARNING: [Synth 8-3848] Net btnRstGame in module/entity whack_a_mole does not have driver. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:69]
WARNING: [Synth 8-3848] Net btnGo in module/entity whack_a_mole does not have driver. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:81]
INFO: [Synth 8-6155] done synthesizing module 'whack_a_mole' (5#1) [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:23]
WARNING: [Synth 8-3331] design clock_counter has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.422 ; gain = 153.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin db_reset_game:button to constant 0 [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:67]
WARNING: [Synth 8-3295] tying undriven pin db_reset_all:button to constant 0 [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:73]
WARNING: [Synth 8-3295] tying undriven pin db_go:button to constant 0 [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/sources_1/new/whack_a_mole.v:79]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.422 ; gain = 153.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.422 ; gain = 153.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnGo'. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnRstGame'. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnRstAll'. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/KaiEmanuel/NewLab4/lab3.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/whack_a_mole_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/whack_a_mole_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 742.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 742.816 ; gain = 486.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 742.816 ; gain = 486.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 742.816 ; gain = 486.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 742.816 ; gain = 486.129
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'db_reset_game' (debouncer) to 'db_reset_all'
INFO: [Synth 8-223] decloning instance 'db_reset_game' (debouncer) to 'db_go'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module clock_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 742.816 ; gain = 486.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 742.816 ; gain = 486.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (db_reset_game/button_last_reg) is unused and will be removed from module whack_a_mole.
WARNING: [Synth 8-3332] Sequential element (db_reset_game/stable_reg) is unused and will be removed from module whack_a_mole.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     5|
|4     |LUT2   |     6|
|5     |LUT3   |     4|
|6     |LUT4   |    19|
|7     |LUT5   |    10|
|8     |LUT6   |    15|
|9     |MUXF7  |     1|
|10    |FDRE   |    74|
|11    |IBUF   |     1|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   160|
|2     |  counter |clock_counter |    24|
|3     |  display |clock_display |    31|
|4     |  divider |clock_divider |    92|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 756.328 ; gain = 167.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 756.328 ; gain = 499.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 756.730 ; gain = 513.105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/KaiEmanuel/NewLab4/lab3.runs/synth_1/whack_a_mole.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file whack_a_mole_utilization_synth.rpt -pb whack_a_mole_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 756.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 11:25:49 2024...
