Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Dec 05 01:04:28 2017
| Host         : DESKTOP-O5E2KVK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file soc_single_MIPS_FGPA_timing_summary_routed.rpt -rpx soc_single_MIPS_FGPA_timing_summary_routed.rpx
| Design       : soc_single_MIPS_FGPA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 798 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system/fac/fact/u0/curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system/fac/fact/u0/curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/cu/e_reg/Q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/cu/e_reg/Q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system/mips/cu/e_reg/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: system/mips/cu/m_reg/Q_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.339        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.339        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 2.247ns (47.932%)  route 2.441ns (52.068%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.482    clk_gen/count20_carry__4_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.596    clk_gen/count20_carry__5_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.930 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.930    clk_gen/p_0_in__0[30]
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.941    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.301    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.062    15.268    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.133ns (46.634%)  route 2.441ns (53.366%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.482    clk_gen/count20_carry__4_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.816 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.816    clk_gen/p_0_in__0[26]
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.940    clk_gen/CLK
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.062    15.242    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.152ns (46.855%)  route 2.441ns (53.145%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.482    clk_gen/count20_carry__4_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.596    clk_gen/count20_carry__5_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.835 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.835    clk_gen/p_0_in__0[31]
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.941    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.301    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.062    15.268    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 2.112ns (46.388%)  route 2.441ns (53.612%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.482    clk_gen/count20_carry__4_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.795 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.795    clk_gen/p_0_in__0[28]
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.940    clk_gen/CLK
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.062    15.242    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 2.136ns (46.669%)  route 2.441ns (53.331%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.482    clk_gen/count20_carry__4_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.596    clk_gen/count20_carry__5_n_1
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.819 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.819    clk_gen/p_0_in__0[29]
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.941    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.301    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.062    15.268    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.038ns (45.502%)  route 2.441ns (54.498%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.482    clk_gen/count20_carry__4_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.721 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.721    clk_gen/p_0_in__0[27]
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.940    clk_gen/CLK
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.062    15.242    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 2.022ns (45.307%)  route 2.441ns (54.693%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.482 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.482    clk_gen/count20_carry__4_n_1
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.705 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.705    clk_gen/p_0_in__0[25]
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.940    clk_gen/CLK
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.062    15.242    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 2.019ns (45.270%)  route 2.441ns (54.730%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.702 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.702    clk_gen/p_0_in__0[22]
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.940    clk_gen/CLK
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.062    15.242    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.998ns (45.011%)  route 2.441ns (54.989%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.681 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.681    clk_gen/p_0_in__0[24]
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.940    clk_gen/CLK
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.062    15.242    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.924ns (44.079%)  route 2.441ns (55.921%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.639     5.242    clk_gen/CLK
    SLICE_X35Y91         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           1.176     6.874    clk_gen/count2[29]
    SLICE_X34Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.452     7.450    clk_gen/count20_carry_i_9_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           0.813     8.387    clk_gen/count20_carry_i_5_n_1
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.511    clk_gen/count2_0[4]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.912    clk_gen/count20_carry_n_1
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.026 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.026    clk_gen/count20_carry__0_n_1
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.140 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.140    clk_gen/count20_carry__1_n_1
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.254 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.254    clk_gen/count20_carry__2_n_1
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.368 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.368    clk_gen/count20_carry__3_n_1
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.607 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.607    clk_gen/p_0_in__0[23]
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.940    clk_gen/CLK
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.062    15.242    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X34Y86         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.649 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.175     1.825    clk_gen/count2[0]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.043     1.868 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    clk_gen/p_0_in__0[0]
    SLICE_X34Y86         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clk_gen/CLK
    SLICE_X34Y86         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.133     1.618    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.487    clk_gen/CLK
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.746    clk_gen/count2[20]
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.854    clk_gen/p_0_in__0[20]
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clk_gen/CLK
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.105     1.592    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X35Y86         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.747    clk_gen/count2[12]
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.855    clk_gen/p_0_in__0[12]
    SLICE_X35Y86         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clk_gen/CLK
    SLICE_X35Y86         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clk_gen/CLK
    SLICE_X35Y87         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.748    clk_gen/count2[16]
    SLICE_X35Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in__0[16]
    SLICE_X35Y87         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X35Y87         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.105     1.591    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clk_gen/CLK
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.750    clk_gen/count2[28]
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.858    clk_gen/p_0_in__0[28]
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.840     2.005    clk_gen/CLK
    SLICE_X35Y90         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.105     1.593    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.487    clk_gen/CLK
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.749    clk_gen/count2[24]
    SLICE_X35Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.857    clk_gen/p_0_in__0[24]
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clk_gen/CLK
    SLICE_X35Y89         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.105     1.592    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X35Y85         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.115     1.741    clk_gen/count2[5]
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in__0[5]
    SLICE_X35Y85         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clk_gen/CLK
    SLICE_X35Y85         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    clk_gen/CLK
    SLICE_X34Y87         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.177     1.828    clk_gen/index_reg[2]
    SLICE_X34Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.873 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.873    clk_gen/clk_5KHz_i_1_n_1
    SLICE_X34Y87         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    clk_gen/CLK
    SLICE_X34Y87         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.515     1.486    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.120     1.606    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.487    clk_gen/CLK
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.745    clk_gen/count2[17]
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.860    clk_gen/p_0_in__0[17]
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clk_gen/CLK
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.105     1.592    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.487    clk_gen/CLK
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.120     1.749    clk_gen/count2[19]
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.860    clk_gen/p_0_in__0[19]
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clk_gen/CLK
    SLICE_X35Y88         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.105     1.592    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y87    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y86    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y86    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y86    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y86    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y87    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y87    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y87    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y87    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y87    clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y87    clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y87    clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y87    clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y87    clk_gen/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    clk_gen/count2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    clk_gen/count2_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    clk_gen/count2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    clk_gen/count2_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    clk_gen/count2_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    clk_gen/count2_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    clk_gen/count2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    clk_gen/count2_reg[26]/C



