Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Fri Mar 18 00:08:47 2022
| Host             : JuanKaHp running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.890        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.791        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.9         |
| Junction Temperature (C) | 29.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.071 |        3 |       --- |             --- |
| Slice Logic             |     0.219 |    78818 |       --- |             --- |
|   LUT as Logic          |     0.184 |    34102 |     63400 |           53.79 |
|   CARRY4                |     0.030 |     7497 |     15850 |           47.30 |
|   Register              |     0.004 |    23784 |    126800 |           18.76 |
|   LUT as Shift Register |    <0.001 |       32 |     19000 |            0.17 |
|   F7/F8 Muxes           |    <0.001 |        3 |     63400 |           <0.01 |
|   Others                |     0.000 |     1868 |       --- |             --- |
| Signals                 |     0.274 |    74681 |       --- |             --- |
| DSPs                    |     0.208 |      240 |       240 |          100.00 |
| I/O                     |     0.019 |       19 |       210 |            9.05 |
| Static Power            |     0.100 |          |           |                 |
| Total                   |     0.890 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.789 |       0.772 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| TOP                                    |     0.791 |
|   BRAMA                                |     0.026 |
|   BRAMB                                |     0.026 |
|   DISPLAY                              |     0.002 |
|     DIS                                |     0.001 |
|   PROCC                                |     0.711 |
|     inst                               |     0.711 |
|       grp_sqrt_fixed_32_32_s_fu_2143   |     0.008 |
|       mac_muladd_9s_9s_18s_18_4_1_U258 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U259 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U261 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U267 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U268 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U280 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U281 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U291 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U302 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U303 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U304 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U305 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U309 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U311 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U313 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U315 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U318 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U329 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U331 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U332 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U333 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U339 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U347 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U357 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U361 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U362 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U363 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U373 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U374 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U375 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U377 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U379 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U383 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U392 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U397 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U399 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U404 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U405 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U407 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U408 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U413 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U418 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U423 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U427 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U429 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U435 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U440 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U447 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U449 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U451 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U454 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U455 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U460 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U461 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U464 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U470 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U471 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U477 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U479 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U482 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U484 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U485 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U486 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U487 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U491 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U492 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U493 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U495 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U496 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U497 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U498 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U499 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U500 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U501 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U502 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U503 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U504 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U505 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U511 |     0.001 |
|       mac_muladd_9s_9s_18s_18_4_1_U513 |     0.001 |
|       mul_9s_9s_18_1_1_U10             |     0.001 |
|       mul_9s_9s_18_1_1_U100            |     0.001 |
|       mul_9s_9s_18_1_1_U102            |     0.001 |
|       mul_9s_9s_18_1_1_U103            |     0.001 |
|       mul_9s_9s_18_1_1_U104            |     0.001 |
|       mul_9s_9s_18_1_1_U105            |     0.001 |
|       mul_9s_9s_18_1_1_U106            |     0.001 |
|       mul_9s_9s_18_1_1_U107            |     0.001 |
|       mul_9s_9s_18_1_1_U108            |     0.001 |
|       mul_9s_9s_18_1_1_U109            |     0.001 |
|       mul_9s_9s_18_1_1_U11             |     0.001 |
|       mul_9s_9s_18_1_1_U110            |     0.001 |
|       mul_9s_9s_18_1_1_U111            |     0.001 |
|       mul_9s_9s_18_1_1_U112            |     0.001 |
|       mul_9s_9s_18_1_1_U113            |     0.001 |
|       mul_9s_9s_18_1_1_U114            |     0.001 |
|       mul_9s_9s_18_1_1_U115            |     0.001 |
|       mul_9s_9s_18_1_1_U116            |     0.001 |
|       mul_9s_9s_18_1_1_U117            |     0.001 |
|       mul_9s_9s_18_1_1_U118            |     0.001 |
|       mul_9s_9s_18_1_1_U119            |     0.001 |
|       mul_9s_9s_18_1_1_U12             |     0.001 |
|       mul_9s_9s_18_1_1_U120            |     0.001 |
|       mul_9s_9s_18_1_1_U121            |     0.001 |
|       mul_9s_9s_18_1_1_U122            |     0.001 |
|       mul_9s_9s_18_1_1_U123            |     0.001 |
|       mul_9s_9s_18_1_1_U124            |     0.001 |
|       mul_9s_9s_18_1_1_U125            |     0.001 |
|       mul_9s_9s_18_1_1_U126            |     0.001 |
|       mul_9s_9s_18_1_1_U127            |     0.001 |
|       mul_9s_9s_18_1_1_U128            |     0.001 |
|       mul_9s_9s_18_1_1_U129            |     0.001 |
|       mul_9s_9s_18_1_1_U13             |     0.001 |
|       mul_9s_9s_18_1_1_U130            |     0.001 |
|       mul_9s_9s_18_1_1_U131            |     0.001 |
|       mul_9s_9s_18_1_1_U132            |     0.001 |
|       mul_9s_9s_18_1_1_U133            |     0.001 |
|       mul_9s_9s_18_1_1_U134            |     0.001 |
|       mul_9s_9s_18_1_1_U135            |     0.001 |
|       mul_9s_9s_18_1_1_U136            |     0.001 |
|       mul_9s_9s_18_1_1_U137            |     0.001 |
|       mul_9s_9s_18_1_1_U138            |     0.001 |
|       mul_9s_9s_18_1_1_U139            |     0.001 |
|       mul_9s_9s_18_1_1_U14             |     0.001 |
|       mul_9s_9s_18_1_1_U140            |     0.001 |
|       mul_9s_9s_18_1_1_U141            |     0.001 |
|       mul_9s_9s_18_1_1_U142            |     0.001 |
|       mul_9s_9s_18_1_1_U144            |     0.001 |
|       mul_9s_9s_18_1_1_U145            |     0.001 |
|       mul_9s_9s_18_1_1_U146            |     0.001 |
|       mul_9s_9s_18_1_1_U147            |     0.001 |
|       mul_9s_9s_18_1_1_U148            |     0.001 |
|       mul_9s_9s_18_1_1_U149            |     0.001 |
|       mul_9s_9s_18_1_1_U15             |     0.001 |
|       mul_9s_9s_18_1_1_U150            |     0.002 |
|       mul_9s_9s_18_1_1_U151            |     0.002 |
|       mul_9s_9s_18_1_1_U152            |     0.002 |
|       mul_9s_9s_18_1_1_U153            |     0.001 |
|       mul_9s_9s_18_1_1_U154            |     0.001 |
|       mul_9s_9s_18_1_1_U155            |     0.001 |
|       mul_9s_9s_18_1_1_U156            |     0.001 |
|       mul_9s_9s_18_1_1_U157            |     0.001 |
|       mul_9s_9s_18_1_1_U158            |     0.001 |
|       mul_9s_9s_18_1_1_U159            |     0.001 |
|       mul_9s_9s_18_1_1_U16             |     0.001 |
|       mul_9s_9s_18_1_1_U160            |     0.001 |
|       mul_9s_9s_18_1_1_U161            |     0.001 |
|       mul_9s_9s_18_1_1_U162            |     0.001 |
|       mul_9s_9s_18_1_1_U163            |     0.001 |
|       mul_9s_9s_18_1_1_U164            |     0.001 |
|       mul_9s_9s_18_1_1_U165            |     0.001 |
|       mul_9s_9s_18_1_1_U166            |     0.001 |
|       mul_9s_9s_18_1_1_U167            |     0.001 |
|       mul_9s_9s_18_1_1_U168            |     0.001 |
|       mul_9s_9s_18_1_1_U169            |     0.001 |
|       mul_9s_9s_18_1_1_U17             |     0.001 |
|       mul_9s_9s_18_1_1_U170            |     0.001 |
|       mul_9s_9s_18_1_1_U171            |     0.001 |
|       mul_9s_9s_18_1_1_U172            |     0.001 |
|       mul_9s_9s_18_1_1_U173            |     0.001 |
|       mul_9s_9s_18_1_1_U174            |     0.001 |
|       mul_9s_9s_18_1_1_U175            |     0.001 |
|       mul_9s_9s_18_1_1_U176            |     0.001 |
|       mul_9s_9s_18_1_1_U177            |     0.001 |
|       mul_9s_9s_18_1_1_U178            |     0.001 |
|       mul_9s_9s_18_1_1_U179            |     0.001 |
|       mul_9s_9s_18_1_1_U18             |     0.001 |
|       mul_9s_9s_18_1_1_U181            |     0.001 |
|       mul_9s_9s_18_1_1_U182            |     0.001 |
|       mul_9s_9s_18_1_1_U183            |     0.001 |
|       mul_9s_9s_18_1_1_U184            |     0.001 |
|       mul_9s_9s_18_1_1_U185            |     0.001 |
|       mul_9s_9s_18_1_1_U186            |     0.001 |
|       mul_9s_9s_18_1_1_U187            |     0.001 |
|       mul_9s_9s_18_1_1_U188            |     0.001 |
|       mul_9s_9s_18_1_1_U189            |     0.001 |
|       mul_9s_9s_18_1_1_U19             |     0.001 |
|       mul_9s_9s_18_1_1_U190            |     0.001 |
|       mul_9s_9s_18_1_1_U191            |     0.001 |
|       mul_9s_9s_18_1_1_U192            |     0.001 |
|       mul_9s_9s_18_1_1_U193            |     0.001 |
|       mul_9s_9s_18_1_1_U194            |     0.001 |
|       mul_9s_9s_18_1_1_U195            |     0.001 |
|       mul_9s_9s_18_1_1_U196            |     0.001 |
|       mul_9s_9s_18_1_1_U198            |     0.001 |
|       mul_9s_9s_18_1_1_U199            |     0.001 |
|       mul_9s_9s_18_1_1_U2              |     0.002 |
|       mul_9s_9s_18_1_1_U200            |     0.001 |
|       mul_9s_9s_18_1_1_U201            |     0.001 |
|       mul_9s_9s_18_1_1_U202            |     0.001 |
|       mul_9s_9s_18_1_1_U203            |     0.001 |
|       mul_9s_9s_18_1_1_U204            |     0.001 |
|       mul_9s_9s_18_1_1_U206            |     0.001 |
|       mul_9s_9s_18_1_1_U207            |     0.001 |
|       mul_9s_9s_18_1_1_U208            |     0.001 |
|       mul_9s_9s_18_1_1_U209            |     0.001 |
|       mul_9s_9s_18_1_1_U21             |     0.001 |
|       mul_9s_9s_18_1_1_U210            |     0.001 |
|       mul_9s_9s_18_1_1_U211            |     0.001 |
|       mul_9s_9s_18_1_1_U212            |     0.001 |
|       mul_9s_9s_18_1_1_U214            |     0.001 |
|       mul_9s_9s_18_1_1_U215            |     0.001 |
|       mul_9s_9s_18_1_1_U216            |     0.001 |
|       mul_9s_9s_18_1_1_U217            |     0.001 |
|       mul_9s_9s_18_1_1_U218            |     0.001 |
|       mul_9s_9s_18_1_1_U219            |     0.001 |
|       mul_9s_9s_18_1_1_U22             |     0.001 |
|       mul_9s_9s_18_1_1_U220            |     0.001 |
|       mul_9s_9s_18_1_1_U221            |     0.001 |
|       mul_9s_9s_18_1_1_U222            |     0.001 |
|       mul_9s_9s_18_1_1_U223            |     0.001 |
|       mul_9s_9s_18_1_1_U224            |     0.001 |
|       mul_9s_9s_18_1_1_U225            |     0.001 |
|       mul_9s_9s_18_1_1_U226            |     0.001 |
|       mul_9s_9s_18_1_1_U227            |     0.001 |
|       mul_9s_9s_18_1_1_U228            |     0.001 |
|       mul_9s_9s_18_1_1_U229            |     0.001 |
|       mul_9s_9s_18_1_1_U23             |     0.001 |
|       mul_9s_9s_18_1_1_U230            |     0.001 |
|       mul_9s_9s_18_1_1_U232            |     0.001 |
|       mul_9s_9s_18_1_1_U233            |     0.001 |
|       mul_9s_9s_18_1_1_U236            |     0.001 |
|       mul_9s_9s_18_1_1_U24             |     0.001 |
|       mul_9s_9s_18_1_1_U240            |     0.001 |
|       mul_9s_9s_18_1_1_U241            |     0.001 |
|       mul_9s_9s_18_1_1_U242            |     0.001 |
|       mul_9s_9s_18_1_1_U25             |     0.001 |
|       mul_9s_9s_18_1_1_U250            |     0.001 |
|       mul_9s_9s_18_1_1_U251            |     0.001 |
|       mul_9s_9s_18_1_1_U252            |     0.001 |
|       mul_9s_9s_18_1_1_U253            |     0.001 |
|       mul_9s_9s_18_1_1_U254            |     0.001 |
|       mul_9s_9s_18_1_1_U255            |     0.001 |
|       mul_9s_9s_18_1_1_U256            |     0.001 |
|       mul_9s_9s_18_1_1_U257            |     0.001 |
|       mul_9s_9s_18_1_1_U26             |     0.001 |
|       mul_9s_9s_18_1_1_U27             |     0.001 |
|       mul_9s_9s_18_1_1_U28             |     0.001 |
|       mul_9s_9s_18_1_1_U29             |     0.001 |
|       mul_9s_9s_18_1_1_U3              |     0.002 |
|       mul_9s_9s_18_1_1_U30             |     0.001 |
|       mul_9s_9s_18_1_1_U31             |     0.001 |
|       mul_9s_9s_18_1_1_U32             |     0.001 |
|       mul_9s_9s_18_1_1_U33             |     0.001 |
|       mul_9s_9s_18_1_1_U34             |     0.001 |
|       mul_9s_9s_18_1_1_U35             |     0.001 |
|       mul_9s_9s_18_1_1_U36             |     0.001 |
|       mul_9s_9s_18_1_1_U37             |     0.001 |
|       mul_9s_9s_18_1_1_U38             |     0.001 |
|       mul_9s_9s_18_1_1_U39             |     0.001 |
|       mul_9s_9s_18_1_1_U4              |     0.002 |
|       mul_9s_9s_18_1_1_U40             |     0.001 |
|       mul_9s_9s_18_1_1_U41             |     0.001 |
|       mul_9s_9s_18_1_1_U42             |     0.001 |
|       mul_9s_9s_18_1_1_U43             |     0.001 |
|       mul_9s_9s_18_1_1_U44             |     0.001 |
|       mul_9s_9s_18_1_1_U45             |     0.001 |
|       mul_9s_9s_18_1_1_U46             |     0.002 |
|       mul_9s_9s_18_1_1_U47             |     0.002 |
|       mul_9s_9s_18_1_1_U48             |     0.002 |
|       mul_9s_9s_18_1_1_U49             |     0.002 |
|       mul_9s_9s_18_1_1_U5              |     0.002 |
|       mul_9s_9s_18_1_1_U50             |     0.001 |
|       mul_9s_9s_18_1_1_U51             |     0.001 |
|       mul_9s_9s_18_1_1_U52             |     0.001 |
|       mul_9s_9s_18_1_1_U53             |     0.002 |
|       mul_9s_9s_18_1_1_U54             |     0.001 |
|       mul_9s_9s_18_1_1_U55             |     0.002 |
|       mul_9s_9s_18_1_1_U56             |     0.001 |
|       mul_9s_9s_18_1_1_U57             |     0.002 |
|       mul_9s_9s_18_1_1_U58             |     0.001 |
|       mul_9s_9s_18_1_1_U59             |     0.001 |
|       mul_9s_9s_18_1_1_U6              |     0.001 |
|       mul_9s_9s_18_1_1_U60             |     0.001 |
|       mul_9s_9s_18_1_1_U61             |     0.001 |
|       mul_9s_9s_18_1_1_U63             |     0.001 |
|       mul_9s_9s_18_1_1_U64             |     0.001 |
|       mul_9s_9s_18_1_1_U65             |     0.001 |
|       mul_9s_9s_18_1_1_U66             |     0.001 |
|       mul_9s_9s_18_1_1_U67             |     0.001 |
|       mul_9s_9s_18_1_1_U68             |     0.001 |
|       mul_9s_9s_18_1_1_U69             |     0.001 |
|       mul_9s_9s_18_1_1_U7              |     0.001 |
|       mul_9s_9s_18_1_1_U70             |     0.001 |
|       mul_9s_9s_18_1_1_U71             |     0.001 |
|       mul_9s_9s_18_1_1_U72             |     0.001 |
|       mul_9s_9s_18_1_1_U73             |     0.001 |
|       mul_9s_9s_18_1_1_U74             |     0.001 |
|       mul_9s_9s_18_1_1_U75             |     0.001 |
|       mul_9s_9s_18_1_1_U76             |     0.001 |
|       mul_9s_9s_18_1_1_U77             |     0.001 |
|       mul_9s_9s_18_1_1_U78             |     0.001 |
|       mul_9s_9s_18_1_1_U79             |     0.001 |
|       mul_9s_9s_18_1_1_U8              |     0.001 |
|       mul_9s_9s_18_1_1_U80             |     0.001 |
|       mul_9s_9s_18_1_1_U81             |     0.001 |
|       mul_9s_9s_18_1_1_U82             |     0.001 |
|       mul_9s_9s_18_1_1_U83             |     0.001 |
|       mul_9s_9s_18_1_1_U84             |     0.001 |
|       mul_9s_9s_18_1_1_U85             |     0.001 |
|       mul_9s_9s_18_1_1_U86             |     0.001 |
|       mul_9s_9s_18_1_1_U87             |     0.001 |
|       mul_9s_9s_18_1_1_U89             |     0.001 |
|       mul_9s_9s_18_1_1_U9              |     0.001 |
|       mul_9s_9s_18_1_1_U91             |     0.001 |
|       mul_9s_9s_18_1_1_U92             |     0.001 |
|       mul_9s_9s_18_1_1_U93             |     0.001 |
|       mul_9s_9s_18_1_1_U94             |     0.001 |
|       mul_9s_9s_18_1_1_U95             |     0.001 |
|       mul_9s_9s_18_1_1_U96             |     0.001 |
|       mul_9s_9s_18_1_1_U97             |     0.001 |
|       mul_9s_9s_18_1_1_U98             |     0.001 |
|       mul_9s_9s_18_1_1_U99             |     0.001 |
|   UARTRXLOGIC                          |     0.003 |
|     FSMRX                              |     0.003 |
+----------------------------------------+-----------+


