\hypertarget{startup_8c_source}{}\doxysection{startup.\+c}
\label{startup_8c_source}\index{startup/startup.c@{startup/startup.c}}

\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00001}00001 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00002}00002 \textcolor{comment}{ * @file        startup.c}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00003}00003 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00004}00004 \textcolor{comment}{ * @brief       Startup file for the STM32F410 line of microcontrollers}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00005}00005 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00006}00006 \textcolor{comment}{ * @details     This code defines the Nested Vectored Interrupt Controller (NVIC)}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00007}00007 \textcolor{comment}{ *              with the corresponding interrupts defined in the reference manual RM0401.}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00008}00008 \textcolor{comment}{ *              It implements the Reset\_ISR(), which copies the .data section from}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00009}00009 \textcolor{comment}{ *              flash memory to SRAM and initializes it to zero. It also initializes the}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00010}00010 \textcolor{comment}{ *              .bss section in SRAM to zero. Finally, it calls the main() function as}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00011}00011 \textcolor{comment}{ *              the program's entry point}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00012}00012 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00013}00013 \textcolor{comment}{ * @author      Hiram Montejano GÃ³mez}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00014}00014 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00015}00015 \textcolor{comment}{ * @date        Last Updated:   15/07/2023}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00016}00016 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00017}00017 \textcolor{comment}{ * @copyright   This file is part of the "{}STM32F10RB Microcontroller Applications"{} project.}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00018}00018 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00019}00019 \textcolor{comment}{ *              Every file is free software: you can redistribute it and/or modify}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00020}00020 \textcolor{comment}{ *              it under the terms of the GNU General Public License as published by}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00021}00021 \textcolor{comment}{ *              the Free Software Foundation, either version 3 of the License, or}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00022}00022 \textcolor{comment}{ *              (at your option) any later version.}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00023}00023 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00024}00024 \textcolor{comment}{ *              These files are distributed in the hope that they will be useful,}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00025}00025 \textcolor{comment}{ *              but WITHOUT ANY WARRANTY; without even the implied warranty of}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00026}00026 \textcolor{comment}{ *              MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00027}00027 \textcolor{comment}{ *              GNU General Public License for more details.}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00028}00028 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00029}00029 \textcolor{comment}{ *              You should have received a copy of the GNU General Public License}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00030}00030 \textcolor{comment}{ *              along with the "{}STM32F10RB Microcontroller Applications"{} project. If not, }}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00031}00031 \textcolor{comment}{ *              see <http://www.gnu.org/licenses/>.}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00032}00032 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00033}00033 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00034}00034 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00035}00035 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00036}00036 \textcolor{preprocessor}{\#define     SRAM\_START      (0x20000000U)}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00037}00037 \textcolor{preprocessor}{\#define     SRAM\_SIZE       (32U * 1024U)}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00038}00038 \textcolor{preprocessor}{\#define     SRAM\_END        (SRAM\_START + SRAM\_SIZE)}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00039}00039 \textcolor{preprocessor}{\#define     STACK\_START     (SRAM\_END)}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00040}00040 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00041}00041 \textcolor{preprocessor}{\#define OVERRIDABLE\_ISR     \_\_attribute\_\_((weak, alias("{}Default\_ISR"{}})))}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00042}00042 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00043}00043 \textcolor{keywordtype}{void} Default\_ISR(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00044}00044 \textcolor{keywordtype}{void} Reset\_ISR(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00045}00045 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00046}00046 \textcolor{keywordtype}{void} NMI\_ISR(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00047}00047 \textcolor{keywordtype}{void} HardFault\_ISR(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00048}00048 \textcolor{keywordtype}{void} MemManage\_ISR(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00049}00049 \textcolor{keywordtype}{void} BusFault\_ISR(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00050}00050 \textcolor{keywordtype}{void} UsageFault\_ISR(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00051}00051 \textcolor{keywordtype}{void} SVCall\_ISR(\textcolor{keywordtype}{void})                   OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00052}00052 \textcolor{keywordtype}{void} DebugMonitor\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00053}00053 \textcolor{keywordtype}{void} PendSV\_ISR(\textcolor{keywordtype}{void})                   OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00054}00054 \textcolor{keywordtype}{void} Systick\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00055}00055 \textcolor{keywordtype}{void} WWDG\_ISR(\textcolor{keywordtype}{void})                     OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00056}00056 \textcolor{keywordtype}{void} PVD\_ISR(\textcolor{keywordtype}{void})                      OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00057}00057 \textcolor{keywordtype}{void} EXTI21\_TAMP\_STAMP\_ISR(\textcolor{keywordtype}{void})        OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00058}00058 \textcolor{keywordtype}{void} EXTI22\_RTC\_WKUP\_ISR(\textcolor{keywordtype}{void})          OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00059}00059 \textcolor{keywordtype}{void} TAMPER\_STAMP\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00060}00060 \textcolor{keywordtype}{void} RTC\_WKUP\_ISR(\textcolor{keywordtype}{void})                 OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00061}00061 \textcolor{keywordtype}{void} FLASH\_ISR(\textcolor{keywordtype}{void})                    OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00062}00062 \textcolor{keywordtype}{void} RCC\_ISR(\textcolor{keywordtype}{void})                      OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00063}00063 \textcolor{keywordtype}{void} EXTI0\_ISR(\textcolor{keywordtype}{void})                    OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00064}00064 \textcolor{keywordtype}{void} EXTI1\_ISR(\textcolor{keywordtype}{void})                    OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00065}00065 \textcolor{keywordtype}{void} EXTI2\_ISR(\textcolor{keywordtype}{void})                    OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00066}00066 \textcolor{keywordtype}{void} EXTI3\_ISR(\textcolor{keywordtype}{void})                    OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00067}00067 \textcolor{keywordtype}{void} EXTI4\_ISR(\textcolor{keywordtype}{void})                    OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00068}00068 \textcolor{keywordtype}{void} DMA1\_Stream0\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00069}00069 \textcolor{keywordtype}{void} DMA1\_Stream1\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00070}00070 \textcolor{keywordtype}{void} DMA1\_Stream2\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00071}00071 \textcolor{keywordtype}{void} DMA1\_Stream3\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00072}00072 \textcolor{keywordtype}{void} DMA1\_Stream4\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00073}00073 \textcolor{keywordtype}{void} DMA1\_Stream5\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00074}00074 \textcolor{keywordtype}{void} DMA1\_Stream6\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00075}00075 \textcolor{keywordtype}{void} ADC\_ISR(\textcolor{keywordtype}{void})                      OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00076}00076 \textcolor{keywordtype}{void} EXTI9\_5\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00077}00077 \textcolor{keywordtype}{void} TIM1\_BRK\_TIM9\_ISR(\textcolor{keywordtype}{void})            OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00078}00078 \textcolor{keywordtype}{void} TIM1\_UP\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00079}00079 \textcolor{keywordtype}{void} TIM1\_TRG\_COM\_TIM11\_ISR(\textcolor{keywordtype}{void})       OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00080}00080 \textcolor{keywordtype}{void} TIM1\_CC\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00081}00081 \textcolor{keywordtype}{void} I2C1\_EV\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00082}00082 \textcolor{keywordtype}{void} I2C1\_ER\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00083}00083 \textcolor{keywordtype}{void} I2C2\_EV\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00084}00084 \textcolor{keywordtype}{void} I2C2\_ER\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00085}00085 \textcolor{keywordtype}{void} SPI1\_ISR(\textcolor{keywordtype}{void})                     OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00086}00086 \textcolor{keywordtype}{void} SPI2\_ISR(\textcolor{keywordtype}{void})                     OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00087}00087 \textcolor{keywordtype}{void} USART1\_ISR(\textcolor{keywordtype}{void})                   OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00088}00088 \textcolor{keywordtype}{void} USART2\_ISR(\textcolor{keywordtype}{void})                   OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00089}00089 \textcolor{keywordtype}{void} EXTI15\_10\_ISR(\textcolor{keywordtype}{void})                OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00090}00090 \textcolor{keywordtype}{void} EXTI17\_RTC\_Alarm\_ISR(\textcolor{keywordtype}{void})         OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00091}00091 \textcolor{keywordtype}{void} RTC\_Alarm\_ISR(\textcolor{keywordtype}{void})                OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00092}00092 \textcolor{keywordtype}{void} DMA1\_Stream7\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00093}00093 \textcolor{keywordtype}{void} TIM5\_ISR(\textcolor{keywordtype}{void})                     OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00094}00094 \textcolor{keywordtype}{void} TIM6\_DAC\_ISR(\textcolor{keywordtype}{void})                 OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00095}00095 \textcolor{keywordtype}{void} DMA2\_Stream0\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00096}00096 \textcolor{keywordtype}{void} DMA2\_Stream1\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00097}00097 \textcolor{keywordtype}{void} DMA2\_Stream2\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00098}00098 \textcolor{keywordtype}{void} DMA2\_Stream3\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00099}00099 \textcolor{keywordtype}{void} DMA2\_Stream4\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00100}00100 \textcolor{keywordtype}{void} EXTI19\_ISR(\textcolor{keywordtype}{void})                   OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00101}00101 \textcolor{keywordtype}{void} DMA2\_Stream5\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00102}00102 \textcolor{keywordtype}{void} DMA2\_Stream6\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00103}00103 \textcolor{keywordtype}{void} DMA2\_Stream7\_ISR(\textcolor{keywordtype}{void})             OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00104}00104 \textcolor{keywordtype}{void} USART6\_ISR(\textcolor{keywordtype}{void})                   OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00105}00105 \textcolor{keywordtype}{void} EXTI20\_ISR(\textcolor{keywordtype}{void})                   OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00106}00106 \textcolor{keywordtype}{void} RNG\_ISR(\textcolor{keywordtype}{void})                      OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00107}00107 \textcolor{keywordtype}{void} FPU\_ISR(\textcolor{keywordtype}{void})                      OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00108}00108 \textcolor{keywordtype}{void} SPI5\_ISR(\textcolor{keywordtype}{void})                     OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00109}00109 \textcolor{keywordtype}{void} I2C4\_EV\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00110}00110 \textcolor{keywordtype}{void} I2C4\_ER\_ISR(\textcolor{keywordtype}{void})                  OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00111}00111 \textcolor{keywordtype}{void} EXTI23\_LPTIM1\_ISR(\textcolor{keywordtype}{void})            OVERRIDABLE\_ISR;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00112}00112 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00113}00113 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00128}00128 uint32\_t NVIC[] \_\_attribute\_\_((section(\textcolor{stringliteral}{"{}.isr\_vector"{}}))) = \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00129}00129   STACK\_START,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00130}00130   (uint32\_t)\&Reset\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00131}00131   (uint32\_t)\&NMI\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00132}00132   (uint32\_t)\&HardFault\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00133}00133   (uint32\_t)\&MemManage\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00134}00134   (uint32\_t)\&BusFault\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00135}00135   (uint32\_t)\&UsageFault\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00136}00136   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00137}00137   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00138}00138   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00139}00139   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00140}00140   (uint32\_t)\&SVCall\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00141}00141   (uint32\_t)\&DebugMonitor\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00142}00142   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00143}00143   (uint32\_t)\&PendSV\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00144}00144   (uint32\_t)\&Systick\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00145}00145   (uint32\_t)\&WWDG\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00146}00146   (uint32\_t)\&PVD\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00147}00147   (uint32\_t)\&EXTI21\_TAMP\_STAMP\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00148}00148   (uint32\_t)\&EXTI22\_RTC\_WKUP\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00149}00149   (uint32\_t)\&FLASH\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00150}00150   (uint32\_t)\&RCC\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00151}00151   (uint32\_t)\&EXTI0\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00152}00152   (uint32\_t)\&EXTI1\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00153}00153   (uint32\_t)\&EXTI2\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00154}00154   (uint32\_t)\&EXTI3\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00155}00155   (uint32\_t)\&EXTI4\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00156}00156   (uint32\_t)\&DMA1\_Stream0\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00157}00157   (uint32\_t)\&DMA1\_Stream1\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00158}00158   (uint32\_t)\&DMA1\_Stream2\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00159}00159   (uint32\_t)\&DMA1\_Stream3\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00160}00160   (uint32\_t)\&DMA1\_Stream4\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00161}00161   (uint32\_t)\&DMA1\_Stream5\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00162}00162   (uint32\_t)\&DMA1\_Stream6\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00163}00163   (uint32\_t)\&ADC\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00164}00164   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00165}00165   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00166}00166   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00167}00167   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00168}00168   (uint32\_t)\&EXTI9\_5\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00169}00169   (uint32\_t)\&TIM1\_BRK\_TIM9\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00170}00170   (uint32\_t)\&TIM1\_UP\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00171}00171   (uint32\_t)\&TIM1\_TRG\_COM\_TIM11\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00172}00172   (uint32\_t)\&TIM1\_CC\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00173}00173   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00174}00174   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00175}00175   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00176}00176   (uint32\_t)\&I2C1\_EV\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00177}00177   (uint32\_t)\&I2C1\_ER\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00178}00178   (uint32\_t)\&I2C2\_EV\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00179}00179   (uint32\_t)\&I2C2\_ER\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00180}00180   (uint32\_t)\&SPI1\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00181}00181   (uint32\_t)\&SPI2\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00182}00182   (uint32\_t)\&USART1\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00183}00183   (uint32\_t)\&USART2\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00184}00184   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00185}00185   (uint32\_t)\&EXTI15\_10\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00186}00186   (uint32\_t)\&EXTI17\_RTC\_Alarm\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00187}00187   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00188}00188   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00189}00189   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00190}00190   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00191}00191   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00192}00192   (uint32\_t)\&DMA1\_Stream7\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00193}00193   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00194}00194   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00195}00195   (uint32\_t)\&TIM5\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00196}00196   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00197}00197   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00198}00198   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00199}00199   (uint32\_t)\&TIM6\_DAC\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00200}00200   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00201}00201   (uint32\_t)\&DMA2\_Stream0\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00202}00202   (uint32\_t)\&DMA2\_Stream1\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00203}00203   (uint32\_t)\&DMA2\_Stream2\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00204}00204   (uint32\_t)\&DMA2\_Stream3\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00205}00205   (uint32\_t)\&DMA2\_Stream4\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00206}00206   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00207}00207   (uint32\_t)\&EXTI19\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00208}00208   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00209}00209   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00210}00210   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00211}00211   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00212}00212   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00213}00213   (uint32\_t)\&DMA2\_Stream5\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00214}00214   (uint32\_t)\&DMA2\_Stream6\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00215}00215   (uint32\_t)\&DMA2\_Stream7\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00216}00216   (uint32\_t)\&USART6\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00217}00217   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00218}00218   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00219}00219   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00220}00220   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00221}00221   (uint32\_t)\&EXTI20\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00222}00222   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00223}00223   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00224}00224   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00225}00225   (uint32\_t)\&RNG\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00226}00226   (uint32\_t)\&FPU\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00227}00227   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00228}00228   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00229}00229   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00230}00230   (uint32\_t)\&SPI5\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00231}00231   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00232}00232   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00233}00233   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00234}00234   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00235}00235   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00236}00236   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00237}00237   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00238}00238   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00239}00239   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00240}00240   0,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00241}00241   (uint32\_t)\&I2C4\_EV\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00242}00242   (uint32\_t)\&I2C4\_ER\_ISR,}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00243}00243   (uint32\_t)\&EXTI23\_LPTIM1\_ISR}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00244}00244 \};}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00245}00245 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00246}00246 \textcolor{keyword}{extern} uint32\_t \_etext;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00247}00247 \textcolor{keyword}{extern} uint32\_t \_sdata;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00248}00248 \textcolor{keyword}{extern} uint32\_t \_edata;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00249}00249 \textcolor{keyword}{extern} uint32\_t \_sbss;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00250}00250 \textcolor{keyword}{extern} uint32\_t \_ebss;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00251}00251 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00260}00260 \textcolor{keywordtype}{int} main(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00261}00261 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00269}00269 \textcolor{keywordtype}{void} Reset\_ISR(\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00270}00270   \textcolor{comment}{// Copy .data section to SRAM}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00271}00271   uint32\_t size = (uint32\_t)\&\_edata -\/ (uint32\_t)\&\_sdata;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00272}00272   uint8\_t *pDestination = (uint8\_t*)\&\_sdata;  \textcolor{comment}{// SRAM}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00273}00273   uint8\_t *pSource = (uint8\_t*)\&\_etext;   \textcolor{comment}{// FLASH}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00274}00274 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00275}00275   \textcolor{keyword}{asm} \textcolor{keyword}{volatile}(}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00276}00276     \textcolor{stringliteral}{"{}mov r0, \%[pDestination]\(\backslash\)n"{}}     \textcolor{comment}{// Load the start address of the destination into r0}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00277}00277     \textcolor{stringliteral}{"{}mov r1, \%[size]\(\backslash\)n"{}}             \textcolor{comment}{// Load the size of the copy into r1}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00278}00278     \textcolor{stringliteral}{"{}mov r2, \#0\(\backslash\)n"{}}                  \textcolor{comment}{// Initialize r2 with zero}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00279}00279 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00280}00280     \textcolor{stringliteral}{"{}copy\_loop:\(\backslash\)n"{}}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00281}00281       \textcolor{stringliteral}{"{}cmp r1, \#0\(\backslash\)n"{}}              \textcolor{comment}{// Compare the size with zero}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00282}00282       \textcolor{stringliteral}{"{}beq copy\_end\(\backslash\)n"{}}            \textcolor{comment}{// Branch to copy\_end if size is zero}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00283}00283       \textcolor{stringliteral}{"{}ldrb r3, [\%[pSource]]\(\backslash\)n"{}}   \textcolor{comment}{// Load a byte from the source address}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00284}00284       \textcolor{stringliteral}{"{}strb r3, [r0], \#1\(\backslash\)n"{}}       \textcolor{comment}{// Store the byte to the destination address and increment the destination pointer}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00285}00285       \textcolor{stringliteral}{"{}subs r1, r1, \#1\(\backslash\)n"{}}         \textcolor{comment}{// Subtract 1 from size}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00286}00286       \textcolor{stringliteral}{"{}b copy\_loop\(\backslash\)n"{}}             \textcolor{comment}{// Branch back to copy\_loop}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00287}00287 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00288}00288     \textcolor{stringliteral}{"{}copy\_end:\(\backslash\)n"{}}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00289}00289     :}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00290}00290     : [pDestination] \textcolor{stringliteral}{"{}r"{}} (pDestination), [size] \textcolor{stringliteral}{"{}r"{}} (size), [pSource] \textcolor{stringliteral}{"{}r"{}} (pSource)}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00291}00291     : \textcolor{stringliteral}{"{}r0"{}}, \textcolor{stringliteral}{"{}r1"{}}, \textcolor{stringliteral}{"{}r2"{}}, \textcolor{stringliteral}{"{}r3"{}}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00292}00292   );}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00293}00293 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00294}00294   \textcolor{comment}{// Initialize .bss section to zero}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00295}00295   size = (uint32\_t)\&\_ebss -\/ (uint32\_t)\&\_sbss;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00296}00296   pDestination = (uint8\_t*)\&\_sbss;}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00297}00297       }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00298}00298   \textcolor{keyword}{asm} \textcolor{keyword}{volatile}(}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00299}00299     \textcolor{stringliteral}{"{}mov r0, \%[dest]\(\backslash\)n"{}}             \textcolor{comment}{// Load the start address of .bss section into r0}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00300}00300     \textcolor{stringliteral}{"{}mov r1, \%[size]\(\backslash\)n"{}}             \textcolor{comment}{// Load the size of .bss section into r1}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00301}00301     \textcolor{stringliteral}{"{}mov r2, \#0\(\backslash\)n"{}}                  \textcolor{comment}{// Initialize r2 with zero}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00302}00302 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00303}00303     \textcolor{stringliteral}{"{}loop:\(\backslash\)n"{}}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00304}00304       \textcolor{stringliteral}{"{}cmp r1, \#0\(\backslash\)n"{}}              \textcolor{comment}{// Compare the size with zero}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00305}00305       \textcolor{stringliteral}{"{}beq end\(\backslash\)n"{}}                 \textcolor{comment}{// Branch to end if size is zero}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00306}00306       \textcolor{stringliteral}{"{}strb r2, [r0], \#1\(\backslash\)n"{}}       \textcolor{comment}{// Store byte zero at the current address and increment the address}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00307}00307       \textcolor{stringliteral}{"{}subs r1, r1, \#1\(\backslash\)n"{}}         \textcolor{comment}{// Subtract 1 from size}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00308}00308       \textcolor{stringliteral}{"{}b loop\(\backslash\)n"{}}                  \textcolor{comment}{// Branch back to the loop}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00309}00309 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00310}00310     \textcolor{stringliteral}{"{}end:\(\backslash\)n"{}}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00311}00311     :}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00312}00312     : [dest] \textcolor{stringliteral}{"{}r"{}} (pDestination), [size] \textcolor{stringliteral}{"{}r"{}} (size)}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00313}00313     : \textcolor{stringliteral}{"{}r0"{}}, \textcolor{stringliteral}{"{}r1"{}}, \textcolor{stringliteral}{"{}r2"{}}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00314}00314   );}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00315}00315 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00316}00316   \textcolor{comment}{// Call program entry point}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00317}00317   main();}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00318}00318 \}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00319}00319 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00320}00320 \textcolor{keywordtype}{void} NMI\_ISR(\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00321}00321   \textcolor{keywordflow}{while}(1);}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00322}00322 \}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00323}00323 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00324}00324 \textcolor{keywordtype}{void} HardFault\_ISR(\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00325}00325   \textcolor{keywordflow}{while}(1);}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00326}00326 \}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00327}00327 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00328}00328 \textcolor{keywordtype}{void} MemManage\_ISR(\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00329}00329   \textcolor{keywordflow}{while}(1);}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00330}00330 \}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00331}00331 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00332}00332 \textcolor{keywordtype}{void} BusFault\_ISR(\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00333}00333   \textcolor{keywordflow}{while}(1);}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00334}00334 \}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00335}00335 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00336}00336 \textcolor{keywordtype}{void} UsageFault\_ISR(\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00337}00337   \textcolor{keywordflow}{while}(1);}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00338}00338 \}}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00339}00339 }
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00346}00346 \textcolor{keywordtype}{void} Default\_ISR(\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00347}00347   \textcolor{keywordflow}{while}(1);}
\DoxyCodeLine{\Hypertarget{startup_8c_source_l00348}00348 \}}

\end{DoxyCode}
