

================================================================
== Vivado HLS Report for 'simple_fft'
================================================================
* Date:           Wed Mar 11 13:31:25 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        simple_fft
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  3195|  3195|  3196|  3196| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+------+------+------+------+---------+
        |                         |               |   Latency   |   Interval  | Pipeline|
        |         Instance        |     Module    |  min |  max |  min |  max |   Type  |
        +-------------------------+---------------+------+------+------+------+---------+
        |grp_fft_config1_s_fu_39  |fft_config1_s  |  3195|  3195|  3195|  3195|   none  |
        +-------------------------+---------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      0|    9883|   7835|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    9884|   7835|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       9|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------+---------------+---------+-------+------+------+
    |    Instance    |     Module    | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------+---------------+---------+-------+------+------+
    |fft_config1_U0  |fft_config1_s  |        0|      0|  9883|  7835|
    +----------------+---------------+---------+-------+------+------+
    |Total           |               |        0|      0|  9883|  7835|
    +----------------+---------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_reg_procdone_fft_config1_U0  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|in_r_dout     |  in |   32|   ap_fifo  |     in_r     |    pointer   |
|in_r_empty_n  |  in |    1|   ap_fifo  |     in_r     |    pointer   |
|in_r_read     | out |    1|   ap_fifo  |     in_r     |    pointer   |
|out_r_din     | out |   32|   ap_fifo  |     out_r    |    pointer   |
|out_r_full_n  |  in |    1|   ap_fifo  |     out_r    |    pointer   |
|out_r_write   | out |    1|   ap_fifo  |     out_r    |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  simple_fft  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  simple_fft  | return value |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: fft_config_data_V [1/1] 0.00ns
:4  %fft_config_data_V = alloca i16, align 2

ST_1: fft_status_data_V [1/1] 0.00ns
:5  %fft_status_data_V = alloca i8, align 1

ST_1: stg_5 [2/2] 8.75ns
:10  call void @"fft<config1>"(i32* %in_r, i32* %out_r, i8* %fft_status_data_V, i16* %fft_config_data_V)


 <State 2>: 8.75ns
ST_2: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_2: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r), !map !7

ST_2: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r), !map !16

ST_2: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_2: stg_10 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %out_r, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_11 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecFifo(i32* %out_r, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_12 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecIFCore(i32* %in_r, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_13 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecFifo(i32* %in_r, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_14 [1/2] 8.75ns
:10  call void @"fft<config1>"(i32* %in_r, i32* %out_r, i8* %fft_status_data_V, i16* %fft_config_data_V)

ST_2: stg_15 [1/1] 0.00ns
:11  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x6bbd7d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x6bbd740; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fft_config_data_V (alloca              ) [ 011]
fft_status_data_V (alloca              ) [ 011]
stg_6             (specdataflowpipeline) [ 000]
stg_7             (specbitsmap         ) [ 000]
stg_8             (specbitsmap         ) [ 000]
stg_9             (spectopmodule       ) [ 000]
stg_10            (specifcore          ) [ 000]
stg_11            (specfifo            ) [ 000]
stg_12            (specifcore          ) [ 000]
stg_13            (specfifo            ) [ 000]
stg_14            (call                ) [ 000]
stg_15            (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft<config1>"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="fft_config_data_V_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_config_data_V/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="fft_status_data_V_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_status_data_V/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_fft_config1_s_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="0" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="0" index="2" bw="32" slack="0"/>
<pin id="43" dir="0" index="3" bw="8" slack="0"/>
<pin id="44" dir="0" index="4" bw="16" slack="0"/>
<pin id="45" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_5/1 "/>
</bind>
</comp>

<comp id="49" class="1005" name="fft_config_data_V_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="fft_config_data_V "/>
</bind>
</comp>

<comp id="54" class="1005" name="fft_status_data_V_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="fft_status_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="39" pin=2"/></net>

<net id="52"><net_src comp="30" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="53"><net_src comp="49" pin="1"/><net_sink comp="39" pin=4"/></net>

<net id="57"><net_src comp="34" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="39" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_5 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   | grp_fft_config1_s_fu_39 |    0    |    0    |   9883  |   7835  |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   9883  |   7835  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|fft_config_data_V_reg_49|   16   |
|fft_status_data_V_reg_54|    8   |
+------------------------+--------+
|          Total         |   24   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    0   |  9883  |  7835  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |  9907  |  7835  |
+-----------+--------+--------+--------+--------+
