{"Source Block": ["hdl/library/common/ad_gt_channel_1.v@246:256@HdlStmAssign", "                      (rx_rate_p_s == 3'd5) ? 8'h10 : 8'h00;\n\n  // pll locked\n\n  assign rx_pll_locked = (rx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;\n  assign tx_pll_locked = (tx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;\n\n  generate\n  if (GTH_GTX_N == 0) begin\n  assign rx_sys_clk_sel_s = rx_sys_clk_sel;\n  assign tx_sys_clk_sel_s = tx_sys_clk_sel;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel_1.v@245:255", "                      (rx_rate_p_s == 3'd4) ? 8'h08 :\n                      (rx_rate_p_s == 3'd5) ? 8'h10 : 8'h00;\n\n  // pll locked\n\n  assign rx_pll_locked = (rx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;\n  assign tx_pll_locked = (tx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;\n\n  generate\n  if (GTH_GTX_N == 0) begin\n  assign rx_sys_clk_sel_s = rx_sys_clk_sel;\n"]], "Diff Content": {"Delete": [[251, "  assign tx_pll_locked = (tx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;\n"]], "Add": []}}