/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  reg [16:0] _04_;
  wire [6:0] _05_;
  wire [16:0] _06_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [14:0] celloutsig_0_63z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire [4:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [22:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = _00_ ? celloutsig_0_7z : celloutsig_0_28z;
  assign celloutsig_1_18z = celloutsig_1_6z ? celloutsig_1_7z : celloutsig_1_11z[22];
  assign celloutsig_0_45z = ~(celloutsig_0_8z & celloutsig_0_36z);
  assign celloutsig_0_33z = !(celloutsig_0_10z ? celloutsig_0_2z : _01_);
  assign celloutsig_0_43z = !(celloutsig_0_16z ? celloutsig_0_37z : celloutsig_0_9z[2]);
  assign celloutsig_0_10z = !(in_data[94] ? celloutsig_0_8z : celloutsig_0_6z[4]);
  assign celloutsig_0_54z = ~(celloutsig_0_37z | 1'h1);
  assign celloutsig_0_28z = ~(celloutsig_0_3z | celloutsig_0_12z);
  assign celloutsig_0_3z = ~_02_;
  assign celloutsig_0_4z = ~in_data[54];
  assign celloutsig_1_7z = celloutsig_1_0z[1] | celloutsig_1_0z[3];
  assign celloutsig_0_13z = celloutsig_0_9z[0] | celloutsig_0_5z;
  assign celloutsig_0_7z = celloutsig_0_5z ^ celloutsig_0_1z[1];
  assign celloutsig_1_6z = celloutsig_1_2z[5] ^ celloutsig_1_2z[2];
  assign celloutsig_0_12z = celloutsig_0_3z ^ celloutsig_0_6z[5];
  assign celloutsig_0_19z = celloutsig_0_7z ^ celloutsig_0_15z;
  assign celloutsig_0_37z = ~(celloutsig_0_36z ^ celloutsig_0_30z[4]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z ^ celloutsig_0_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[1] ^ celloutsig_1_4z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_1z[1] ^ celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_12z ^ celloutsig_0_4z);
  assign celloutsig_0_27z = ~(in_data[58] ^ celloutsig_0_10z);
  reg [6:0] _29_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 7'h00;
    else _29_ <= in_data[31:25];
  assign { _05_[6:3], _02_, _01_, _05_[0] } = _29_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 17'h00000;
    else _04_ <= { celloutsig_1_0z[6:1], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  reg [16:0] _31_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _31_ <= 17'h00000;
    else _31_ <= { celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z };
  assign { _06_[16:11], _00_, _06_[9:0] } = _31_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_10z, celloutsig_0_9z, in_data[54] };
  assign celloutsig_0_51z = { celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_46z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_27z, in_data[54] } === { celloutsig_0_39z[12:4], 1'h1, celloutsig_0_39z[2:1] };
  assign celloutsig_0_56z = _03_[3:1] === { celloutsig_0_8z, celloutsig_0_51z, celloutsig_0_18z };
  assign celloutsig_0_8z = { in_data[83:78], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } === { in_data[38:24], celloutsig_0_7z, celloutsig_0_4z, _05_[6:3], _02_, _01_, _05_[0] };
  assign celloutsig_0_35z = { celloutsig_0_22z[20:17], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_5z } % { 1'h1, in_data[90], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_63z = { celloutsig_0_62z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_45z } % { 1'h1, celloutsig_0_25z[14:2], celloutsig_0_56z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } % { 1'h1, _05_[5:3], _02_, _01_, _05_[0] };
  assign celloutsig_0_9z = celloutsig_0_1z % { 1'h1, celloutsig_0_6z[4], celloutsig_0_7z };
  assign celloutsig_0_79z = { celloutsig_0_63z[9:8], celloutsig_0_77z, celloutsig_0_15z, celloutsig_0_16z } % { 1'h1, _03_[2:0], celloutsig_0_54z };
  assign celloutsig_1_4z = celloutsig_1_1z[6:2] % { 1'h1, celloutsig_1_1z[6:3] };
  assign celloutsig_0_1z = in_data[13:11] % { 1'h1, _05_[4:3] };
  assign celloutsig_0_57z = { celloutsig_0_48z, celloutsig_0_37z, celloutsig_0_54z, celloutsig_0_19z } !== { celloutsig_0_35z[3:1], celloutsig_0_43z };
  assign celloutsig_0_62z = celloutsig_0_6z[5:1] !== celloutsig_0_35z[4:0];
  assign celloutsig_0_14z = { celloutsig_0_9z[1:0], celloutsig_0_12z, celloutsig_0_8z } !== { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_16z = { in_data[30:20], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_3z } !== { in_data[33:28], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_3z } !== { celloutsig_0_2z, celloutsig_0_18z, in_data[54], celloutsig_0_5z };
  assign celloutsig_0_21z = { in_data[72:71], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_20z } | { in_data[48:38], celloutsig_0_11z };
  assign celloutsig_0_36z = & { _01_, celloutsig_0_27z, celloutsig_0_7z, _02_, _05_[6:3] };
  assign celloutsig_0_41z = & { celloutsig_0_30z[5:3], celloutsig_0_10z };
  assign celloutsig_1_3z = & { celloutsig_1_1z[9:5], celloutsig_1_0z };
  assign celloutsig_1_19z = & celloutsig_1_5z[6:2];
  assign celloutsig_0_48z = ~^ { celloutsig_0_39z[6:4], 1'h1, celloutsig_0_39z[2] };
  assign celloutsig_0_77z = ~^ { _06_[11], _00_, _06_[9:5] };
  assign celloutsig_0_46z = ^ { celloutsig_0_21z[4:3], 1'h1, celloutsig_0_5z, _05_[6:3], _02_, _01_, _05_[0], celloutsig_0_15z, _05_[6:3], _02_, _01_, _05_[0], celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_14z };
  assign celloutsig_0_23z = ^ celloutsig_0_21z[11:9];
  assign celloutsig_1_0z = in_data[126:119] >> in_data[122:115];
  assign celloutsig_1_1z = { in_data[172:171], celloutsig_1_0z } >> { celloutsig_1_0z[7:6], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_0z >> celloutsig_1_1z[9:2];
  assign celloutsig_1_11z = { celloutsig_1_2z[7:2], _04_ } >> { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_30z = { celloutsig_0_22z[10:7], celloutsig_0_22z[10], celloutsig_0_3z } - { _05_[6:3], _02_, in_data[54] };
  assign celloutsig_1_8z = in_data[119:117] ~^ { celloutsig_1_2z[1:0], celloutsig_1_6z };
  assign celloutsig_1_5z = celloutsig_1_1z[9:3] ^ in_data[110:104];
  assign celloutsig_0_25z = { celloutsig_0_13z, _05_[6:3], _02_, _01_, _05_[0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z } ^ { celloutsig_0_21z[11:2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_11z = ~((celloutsig_0_1z[1] & _05_[5]) | (_01_ & celloutsig_0_3z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[1] & celloutsig_0_1z[2]) | (in_data[86] & celloutsig_0_1z[0]));
  assign out_data[33] = ~ _06_[8];
  assign { celloutsig_0_22z[3:2], celloutsig_0_22z[7], celloutsig_0_22z[10:8], celloutsig_0_22z[21:11] } = ~ { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_1z, in_data[89:79] };
  assign { celloutsig_0_39z[12:4], celloutsig_0_39z[0], celloutsig_0_39z[2:1] } = { celloutsig_0_22z[20:12], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_4z } | { celloutsig_0_25z[12:4], celloutsig_0_25z[0], celloutsig_0_25z[2:1] };
  assign { out_data[37], out_data[32], out_data[36], out_data[34], out_data[35] } = { celloutsig_0_57z, celloutsig_0_51z, celloutsig_0_43z, celloutsig_0_27z, celloutsig_0_12z } ^ { _06_[12], _06_[7], _06_[11], _06_[9], _00_ };
  assign _05_[2:1] = { _02_, _01_ };
  assign _06_[10] = _00_;
  assign { celloutsig_0_22z[6:4], celloutsig_0_22z[1:0] } = { celloutsig_0_22z[10:7], celloutsig_0_22z[7] };
  assign celloutsig_0_39z[3] = 1'h1;
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z };
endmodule
