Warning (10273): Verilog HDL warning at myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s.v(768): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config10_s.v Line: 768
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8532): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8532
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8542): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8542
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8552): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8552
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8562): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8562
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8572): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8572
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8582): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8582
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8592): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8592
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8602): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8602
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8612): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8612
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v(8622): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v Line: 8622
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1037): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1037
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1047): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1047
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1057): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1057
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1067): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1067
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1077): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1077
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1087): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1087
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1097): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1097
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1107): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1107
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1117): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1117
Warning (10273): Verilog HDL warning at myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v(1127): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.v Line: 1127
Warning (10273): Verilog HDL warning at myproject.v(771): extended using "x" or "z" File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/syn/myproject.v Line: 771
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_top.v(91): object "HEX0" differs only in case from object "hex0" in the same scope File: C:/intelFPGA_lite/22.1std/quartus/final_proj1.2/ghrd_top.v Line: 91
