===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 3.1921 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3801 (  9.6%)    0.3801 ( 11.9%)  FIR Parser
    1.4282 ( 36.1%)    1.1723 ( 36.7%)  'firrtl.circuit' Pipeline
    0.8530 ( 21.5%)    0.8530 ( 26.7%)    LowerFIRRTLTypes
    0.5289 ( 13.3%)    0.2730 (  8.6%)    'firrtl.module' Pipeline
    0.1023 (  2.6%)    0.0525 (  1.6%)      CSE
    0.0026 (  0.1%)    0.0015 (  0.0%)        (A) DominanceInfo
    0.3878 (  9.8%)    0.1993 (  6.2%)      SimpleCanonicalizer
    0.0387 (  1.0%)    0.0211 (  0.7%)      CheckWidths
    0.2987 (  7.5%)    0.2987 (  9.4%)  LowerFIRRTLToRTL
    0.1094 (  2.8%)    0.1094 (  3.4%)  RTLMemSimImpl
    1.0282 ( 26.0%)    0.5406 ( 16.9%)  'rtl.module' Pipeline
    0.0812 (  2.0%)    0.0496 (  1.6%)    RTLCleanup
    0.2173 (  5.5%)    0.1146 (  3.6%)    CSE
    0.0079 (  0.2%)    0.0051 (  0.2%)      (A) DominanceInfo
    0.7297 ( 18.4%)    0.3764 ( 11.8%)    SimpleCanonicalizer
    0.1171 (  3.0%)    0.1171 (  3.7%)  RTLLegalizeNames
    0.0652 (  1.6%)    0.0391 (  1.2%)  'rtl.module' Pipeline
    0.0652 (  1.6%)    0.0391 (  1.2%)    PrettifyVerilog
    0.3014 (  7.6%)    0.3014 (  9.4%)  Output
    0.0017 (  0.0%)    0.0017 (  0.1%)  Rest
    3.9616 (100.0%)    3.1921 (100.0%)  Total

{
  totalTime: 3.205,
  maxMemory: 96808960
}
