Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:16:52 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.074        0.000                      0                  378        0.184        0.000                      0                  378        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.074        0.000                      0                  378        0.184        0.000                      0                  378        3.000        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg[16]__0/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.014ns (18.734%)  route 4.399ns (81.266%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 f  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 f  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 r  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.064     5.335    multp0/out_tmp0__0_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  multp0/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.927     6.386    multp0/p_0_in
    SLICE_X35Y64         FDRE                                         r  multp0/out_tmp_reg[16]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    SLICE_X35Y64         FDRE                                         r  multp0/out_tmp_reg[16]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y64         FDRE (Setup_fdre_C_R)       -0.429     7.460    multp0/out_tmp_reg[16]__0
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.014ns (18.870%)  route 4.360ns (81.130%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 r  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 r  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 f  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.130     5.400    multp0/out_tmp0__0_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     5.524 r  multp0/out_tmp0_i_28/O
                         net (fo=2, routed)           0.823     6.347    multp0/out_tmp0_i_28_n_0
    DSP48_X2Y24          DSP48E1                                      r  multp0/out_tmp0__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y24          DSP48E1                                      r  multp0/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.439    multp0/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 1.014ns (18.885%)  route 4.355ns (81.115%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 r  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 r  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 f  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.126     5.396    multp0/out_tmp0__0_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     5.520 r  multp0/out_tmp0_i_26/O
                         net (fo=2, routed)           0.822     6.342    multp0/out_tmp0_i_26_n_0
    DSP48_X2Y24          DSP48E1                                      r  multp0/out_tmp0__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y24          DSP48E1                                      r  multp0/out_tmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    multp0/out_tmp0__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.870ns (48.939%)  route 2.994ns (51.061%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 f  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.659     3.048    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y63         LUT5 (Prop_lut5_I4_O)        0.152     3.200 f  fsm1/out[3]_i_8/O
                         net (fo=4, routed)           0.441     3.642    fsm1/out[3]_i_8_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.332     3.974 f  fsm1/out[3]_i_7__0/O
                         net (fo=37, routed)          0.576     4.550    fsm0/out_reg[0]_1
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.674 r  fsm0/out[3]_i_2__1/O
                         net (fo=1, routed)           0.544     5.217    fsm0/out[3]_i_2__1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.812 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.812    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.929 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.929    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.046 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.046    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.163 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.163    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.280 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.280    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.397 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.397    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.514 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.514    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.837 r  fsm0/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     6.837    fsm0/out_reg[31]_i_2__0_n_6
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    fsm0/clk
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 2.862ns (48.869%)  route 2.994ns (51.131%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 f  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.659     3.048    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y63         LUT5 (Prop_lut5_I4_O)        0.152     3.200 f  fsm1/out[3]_i_8/O
                         net (fo=4, routed)           0.441     3.642    fsm1/out[3]_i_8_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I2_O)        0.332     3.974 f  fsm1/out[3]_i_7__0/O
                         net (fo=37, routed)          0.576     4.550    fsm0/out_reg[0]_1
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.674 r  fsm0/out[3]_i_2__1/O
                         net (fo=1, routed)           0.544     5.217    fsm0/out[3]_i_2__1_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.812 r  fsm0/out_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.812    fsm0/out_reg[3]_i_1__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.929 r  fsm0/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.929    fsm0/out_reg[7]_i_1__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.046 r  fsm0/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.046    fsm0/out_reg[11]_i_1__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.163 r  fsm0/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.163    fsm0/out_reg[15]_i_1__0_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.280 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.280    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.397 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.397    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.514 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.514    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.829 r  fsm0/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     6.829    fsm0/out_reg[31]_i_2__0_n_4
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    fsm0/clk
    SLICE_X30Y68         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.014ns (19.158%)  route 4.279ns (80.842%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 r  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 r  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 f  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.281     5.551    multp0/out_tmp0__0_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.124     5.675 r  multp0/out_tmp0_i_6/O
                         net (fo=1, routed)           0.591     6.266    multp0/out_tmp0_i_6_n_0
    DSP48_X2Y22          DSP48E1                                      r  multp0/out_tmp0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y22          DSP48E1                                      r  multp0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     7.439    multp0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 1.014ns (19.173%)  route 4.275ns (80.827%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 r  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 r  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 f  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.277     5.547    multp0/out_tmp0__0_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.671 r  multp0/out_tmp0_i_8/O
                         net (fo=1, routed)           0.591     6.262    multp0/out_tmp0_i_8_n_0
    DSP48_X2Y22          DSP48E1                                      r  multp0/out_tmp0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y22          DSP48E1                                      r  multp0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     7.439    multp0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.014ns (19.508%)  route 4.184ns (80.492%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 f  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 f  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 r  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.064     5.335    multp0/out_tmp0__0_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  multp0/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.712     6.171    multp0/p_0_in
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.014ns (19.508%)  route 4.184ns (80.492%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 f  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 f  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 r  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.064     5.335    multp0/out_tmp0__0_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  multp0/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.712     6.171    multp0/p_0_in
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[10]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 fsm1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.014ns (19.508%)  route 4.184ns (80.492%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.973     0.973    fsm1/clk
    SLICE_X26Y64         FDRE                                         r  fsm1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[8]/Q
                         net (fo=2, routed)           0.775     2.266    fsm1/fsm1_out[8]
    SLICE_X27Y64         LUT4 (Prop_lut4_I1_O)        0.124     2.390 f  fsm1/v_write_data[31]_INST_0_i_12/O
                         net (fo=3, routed)           0.821     3.210    fsm1/v_write_data[31]_INST_0_i_12_n_0
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.334 f  fsm1/v_write_data[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.812     4.146    fsm1/v_write_data[31]_INST_0_i_4_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.270 r  fsm1/v_write_data[31]_INST_0_i_1/O
                         net (fo=103, routed)         1.064     5.335    multp0/out_tmp0__0_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     5.459 r  multp0/done_buf[1]_i_1/O
                         net (fo=53, routed)          0.712     6.171    multp0/p_0_in
    SLICE_X36Y60         FDRE                                         r  multp0/out_tmp_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=126, unset)          0.924     7.924    multp0/clk
    SLICE_X36Y60         FDRE                                         r  multp0/out_tmp_reg[0]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.524     7.365    multp0/out_tmp_reg[0]__0
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X37Y60         FDRE                                         r  multp0/out_tmp_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[10]__0/Q
                         net (fo=1, routed)           0.116     0.667    multp0/out_tmp_reg[10]__0_n_0
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.052     0.484    multp0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X36Y58         FDRE                                         r  multp0/out_tmp_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[4]__0/Q
                         net (fo=1, routed)           0.113     0.687    multp0/out_tmp_reg[4]__0_n_0
    SLICE_X37Y58         FDRE                                         r  multp0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X37Y58         FDRE                                         r  multp0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X36Y62         FDRE                                         r  multp0/out_tmp_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[12]__0/Q
                         net (fo=1, routed)           0.116     0.690    multp0/out_tmp_reg[12]__0_n_0
    SLICE_X37Y62         FDRE                                         r  multp0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X37Y62         FDRE                                         r  multp0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X36Y62         FDRE                                         r  multp0/out_tmp_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[8]__0/Q
                         net (fo=1, routed)           0.116     0.690    multp0/out_tmp_reg[8]__0_n_0
    SLICE_X37Y62         FDRE                                         r  multp0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X37Y62         FDRE                                         r  multp0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.066     0.498    multp0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X36Y62         FDRE                                         r  multp0/out_tmp_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[9]__0/Q
                         net (fo=1, routed)           0.112     0.686    multp0/out_tmp_reg[9]__0_n_0
    SLICE_X36Y62         FDRE                                         r  multp0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X36Y62         FDRE                                         r  multp0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.059     0.491    multp0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X36Y60         FDRE                                         r  multp0/out_tmp_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[0]__0/Q
                         net (fo=1, routed)           0.116     0.690    multp0/out_tmp_reg[0]__0_n_0
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X36Y60         FDRE                                         r  multp0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.059     0.491    multp0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X34Y62         FDRE                                         r  multp0/out_tmp_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[14]__0/Q
                         net (fo=1, routed)           0.116     0.690    multp0/out_tmp_reg[14]__0_n_0
    SLICE_X34Y62         FDRE                                         r  multp0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X34Y62         FDRE                                         r  multp0/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.059     0.491    multp0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X36Y59         FDRE                                         r  multp0/out_tmp_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[7]__0/Q
                         net (fo=1, routed)           0.110     0.684    multp0/out_tmp_reg[7]__0_n_0
    SLICE_X36Y58         FDRE                                         r  multp0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X36Y58         FDRE                                         r  multp0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.052     0.484    multp0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X34Y62         FDRE                                         r  multp0/out_tmp_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  multp0/out_tmp_reg[15]__0/Q
                         net (fo=1, routed)           0.116     0.690    multp0/out_tmp_reg[15]__0_n_0
    SLICE_X34Y62         FDRE                                         r  multp0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X34Y62         FDRE                                         r  multp0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.052     0.484    multp0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 multp0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.474%)  route 0.169ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.410     0.410    multp0/clk
    SLICE_X33Y60         FDRE                                         r  multp0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.169     0.720    multp0/done_buf_reg[0]__0
    SLICE_X34Y60         FDRE                                         r  multp0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=126, unset)          0.432     0.432    multp0/clk
    SLICE_X34Y60         FDRE                                         r  multp0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.059     0.491    multp0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   multp0/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y25   multp0/out_tmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X29Y61  dot0/done_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y60  multp0/out_tmp_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y60  multp0/out_tmp_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y60  multp0/out_tmp_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y62  multp0/out_tmp_reg[12]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y63  multp0/out_tmp_reg[13]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y62  multp0/out_tmp_reg[14]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y62  multp0/out_tmp_reg[15]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X29Y61  dot0/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  multp0/out_tmp_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y60  multp0/out_tmp_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y60  multp0/out_tmp_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y62  multp0/out_tmp_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  multp0/out_tmp_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y62  multp0/out_tmp_reg[14]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y62  multp0/out_tmp_reg[15]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y64  multp0/out_tmp_reg[16]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  multp0/out_tmp_reg[1]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X29Y61  dot0/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  multp0/out_tmp_reg[0]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y60  multp0/out_tmp_reg[10]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y60  multp0/out_tmp_reg[11]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y62  multp0/out_tmp_reg[12]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y63  multp0/out_tmp_reg[13]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y62  multp0/out_tmp_reg[14]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y62  multp0/out_tmp_reg[15]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y64  multp0/out_tmp_reg[16]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y60  multp0/out_tmp_reg[1]__0/C



