{
  "title": "GitHub Systemverilog Languages Monthly Trending",
  "description": "Monthly Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Tue, 19 Aug 2025 19:06:48 GMT",
  "items": [
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "2,933",
      "forks": "881",
      "addStars": "42",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    },
    {
      "title": "pulp-platform/axi",
      "url": "https://github.com/pulp-platform/axi",
      "description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,353",
      "forks": "305",
      "addStars": "30",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6261373?s=40&v=4",
          "name": "suehtamacv",
          "url": "https://github.com/suehtamacv"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        }
      ]
    },
    {
      "title": "pulp-platform/common_cells",
      "url": "https://github.com/pulp-platform/common_cells",
      "description": "Common SystemVerilog components",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "647",
      "forks": "174",
      "addStars": "10",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7882682?s=40&v=4",
          "name": "FrancescoConti",
          "url": "https://github.com/FrancescoConti"
        }
      ]
    },
    {
      "title": "pulp-platform/riscv-dbg",
      "url": "https://github.com/pulp-platform/riscv-dbg",
      "description": "RISC-V Debug Support for our PULP RISC-V Cores",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "266",
      "forks": "86",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13798471?s=40&v=4",
          "name": "bluewww",
          "url": "https://github.com/bluewww"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/40633348?s=40&v=4",
          "name": "Silabs-ArjanB",
          "url": "https://github.com/Silabs-ArjanB"
        }
      ]
    },
    {
      "title": "openhwgroup/cvfpu",
      "url": "https://github.com/openhwgroup/cvfpu",
      "description": "Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "525",
      "forks": "138",
      "addStars": "13",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/9446837?s=40&v=4",
          "name": "michael-platzer",
          "url": "https://github.com/michael-platzer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/55843305?s=40&v=4",
          "name": "lucabertaccini",
          "url": "https://github.com/lucabertaccini"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18549773?s=40&v=4",
          "name": "davideschiavone",
          "url": "https://github.com/davideschiavone"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        }
      ]
    },
    {
      "title": "hdl-util/hdmi",
      "url": "https://github.com/hdl-util/hdmi",
      "description": "Send video/audio over HDMI on an FPGA",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,195",
      "forks": "129",
      "addStars": "16",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11097096?s=40&v=4",
          "name": "sameer",
          "url": "https://github.com/sameer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2101303?s=40&v=4",
          "name": "bkoropoff",
          "url": "https://github.com/bkoropoff"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/163115?s=40&v=4",
          "name": "dnet",
          "url": "https://github.com/dnet"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/894763?s=40&v=4",
          "name": "jamesbowman",
          "url": "https://github.com/jamesbowman"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/57590389?s=40&v=4",
          "name": "zwenergy",
          "url": "https://github.com/zwenergy"
        }
      ]
    }
  ]
}