
cnc_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039d0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003a90  08003a90  00004a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003afc  08003afc  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003afc  08003afc  00004afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b04  08003b04  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b04  08003b04  00004b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b08  08003b08  00004b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003b0c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000000c  08003b18  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08003b18  00005134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c5db  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c75  00000000  00000000  0001160f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  00013288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a0  00000000  00000000  00013da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000137f0  00000000  00000000  00014640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d02c  00000000  00000000  00027e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007a636  00000000  00000000  00034e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af492  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002790  00000000  00000000  000af4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000b1c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003a78 	.word	0x08003a78

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003a78 	.word	0x08003a78

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <set_dir>:
UART_HandleTypeDef huart1;

/* USER CODE BEGIN PV */
/* Helper: set direction */
void set_dir(GPIO_TypeDef *port, uint16_t pin, uint8_t dir)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
 8000454:	0008      	movs	r0, r1
 8000456:	0011      	movs	r1, r2
 8000458:	1cbb      	adds	r3, r7, #2
 800045a:	1c02      	adds	r2, r0, #0
 800045c:	801a      	strh	r2, [r3, #0]
 800045e:	1c7b      	adds	r3, r7, #1
 8000460:	1c0a      	adds	r2, r1, #0
 8000462:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(port, pin, dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000464:	1c7b      	adds	r3, r7, #1
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	1e5a      	subs	r2, r3, #1
 800046a:	4193      	sbcs	r3, r2
 800046c:	b2db      	uxtb	r3, r3
 800046e:	001a      	movs	r2, r3
 8000470:	1cbb      	adds	r3, r7, #2
 8000472:	8819      	ldrh	r1, [r3, #0]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	0018      	movs	r0, r3
 8000478:	f000 ff8c 	bl	8001394 <HAL_GPIO_WritePin>
}
 800047c:	46c0      	nop			@ (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b002      	add	sp, #8
 8000482:	bd80      	pop	{r7, pc}

08000484 <start_steps>:

/* Start step pulses on chosen channel */
void start_steps(uint8_t axis, uint32_t freq_hz)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	0002      	movs	r2, r0
 800048c:	6039      	str	r1, [r7, #0]
 800048e:	1dfb      	adds	r3, r7, #7
 8000490:	701a      	strb	r2, [r3, #0]
//    uint32_t timer_clk = HAL_RCC_GetPCLK1Freq(); // e.g. 32 MHz
    uint32_t prescaler = 31;                     // 1 MHz tick
 8000492:	231f      	movs	r3, #31
 8000494:	60fb      	str	r3, [r7, #12]
    uint32_t arr = (1000000 / freq_hz) - 1;
 8000496:	6839      	ldr	r1, [r7, #0]
 8000498:	4825      	ldr	r0, [pc, #148]	@ (8000530 <start_steps+0xac>)
 800049a:	f7ff fe35 	bl	8000108 <__udivsi3>
 800049e:	0003      	movs	r3, r0
 80004a0:	3b01      	subs	r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]

    htim2.Instance->PSC = prescaler;
 80004a4:	4b23      	ldr	r3, [pc, #140]	@ (8000534 <start_steps+0xb0>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	629a      	str	r2, [r3, #40]	@ 0x28
    htim2.Instance->ARR = arr;
 80004ac:	4b21      	ldr	r3, [pc, #132]	@ (8000534 <start_steps+0xb0>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	68ba      	ldr	r2, [r7, #8]
 80004b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    htim2.Instance->CCR1 = arr / 2;
 80004b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000534 <start_steps+0xb0>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	68ba      	ldr	r2, [r7, #8]
 80004ba:	0852      	lsrs	r2, r2, #1
 80004bc:	635a      	str	r2, [r3, #52]	@ 0x34
    htim2.Instance->CCR2 = arr / 2;
 80004be:	4b1d      	ldr	r3, [pc, #116]	@ (8000534 <start_steps+0xb0>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	68ba      	ldr	r2, [r7, #8]
 80004c4:	0852      	lsrs	r2, r2, #1
 80004c6:	639a      	str	r2, [r3, #56]	@ 0x38
    htim2.Instance->CCR3 = arr / 2;
 80004c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000534 <start_steps+0xb0>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	68ba      	ldr	r2, [r7, #8]
 80004ce:	0852      	lsrs	r2, r2, #1
 80004d0:	63da      	str	r2, [r3, #60]	@ 0x3c
    htim2.Instance->CCR4 = arr / 2;
 80004d2:	4b18      	ldr	r3, [pc, #96]	@ (8000534 <start_steps+0xb0>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	68ba      	ldr	r2, [r7, #8]
 80004d8:	0852      	lsrs	r2, r2, #1
 80004da:	641a      	str	r2, [r3, #64]	@ 0x40

    switch(axis) {
 80004dc:	1dfb      	adds	r3, r7, #7
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	2b03      	cmp	r3, #3
 80004e2:	d01a      	beq.n	800051a <start_steps+0x96>
 80004e4:	dc1f      	bgt.n	8000526 <start_steps+0xa2>
 80004e6:	2b02      	cmp	r3, #2
 80004e8:	d011      	beq.n	800050e <start_steps+0x8a>
 80004ea:	dc1c      	bgt.n	8000526 <start_steps+0xa2>
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d002      	beq.n	80004f6 <start_steps+0x72>
 80004f0:	2b01      	cmp	r3, #1
 80004f2:	d006      	beq.n	8000502 <start_steps+0x7e>
        case 0: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); break; // X
        case 1: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); break; // Y
        case 2: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); break; // Z
        case 3: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4); break; // A
    }
}
 80004f4:	e017      	b.n	8000526 <start_steps+0xa2>
        case 0: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); break; // X
 80004f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000534 <start_steps+0xb0>)
 80004f8:	2100      	movs	r1, #0
 80004fa:	0018      	movs	r0, r3
 80004fc:	f001 ffc4 	bl	8002488 <HAL_TIM_PWM_Start>
 8000500:	e011      	b.n	8000526 <start_steps+0xa2>
        case 1: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); break; // Y
 8000502:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <start_steps+0xb0>)
 8000504:	2104      	movs	r1, #4
 8000506:	0018      	movs	r0, r3
 8000508:	f001 ffbe 	bl	8002488 <HAL_TIM_PWM_Start>
 800050c:	e00b      	b.n	8000526 <start_steps+0xa2>
        case 2: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); break; // Z
 800050e:	4b09      	ldr	r3, [pc, #36]	@ (8000534 <start_steps+0xb0>)
 8000510:	2108      	movs	r1, #8
 8000512:	0018      	movs	r0, r3
 8000514:	f001 ffb8 	bl	8002488 <HAL_TIM_PWM_Start>
 8000518:	e005      	b.n	8000526 <start_steps+0xa2>
        case 3: HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4); break; // A
 800051a:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <start_steps+0xb0>)
 800051c:	210c      	movs	r1, #12
 800051e:	0018      	movs	r0, r3
 8000520:	f001 ffb2 	bl	8002488 <HAL_TIM_PWM_Start>
 8000524:	46c0      	nop			@ (mov r8, r8)
}
 8000526:	46c0      	nop			@ (mov r8, r8)
 8000528:	46bd      	mov	sp, r7
 800052a:	b004      	add	sp, #16
 800052c:	bd80      	pop	{r7, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	000f4240 	.word	0x000f4240
 8000534:	20000028 	.word	0x20000028

08000538 <stop_steps>:

/* Stop step pulses */
void stop_steps(uint8_t axis) {
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	0002      	movs	r2, r0
 8000540:	1dfb      	adds	r3, r7, #7
 8000542:	701a      	strb	r2, [r3, #0]
    switch(axis) {
 8000544:	1dfb      	adds	r3, r7, #7
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	2b03      	cmp	r3, #3
 800054a:	d01a      	beq.n	8000582 <stop_steps+0x4a>
 800054c:	dc1f      	bgt.n	800058e <stop_steps+0x56>
 800054e:	2b02      	cmp	r3, #2
 8000550:	d011      	beq.n	8000576 <stop_steps+0x3e>
 8000552:	dc1c      	bgt.n	800058e <stop_steps+0x56>
 8000554:	2b00      	cmp	r3, #0
 8000556:	d002      	beq.n	800055e <stop_steps+0x26>
 8000558:	2b01      	cmp	r3, #1
 800055a:	d006      	beq.n	800056a <stop_steps+0x32>
        case 0: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); break; // X
        case 1: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2); break; // Y
        case 2: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3); break; // Z
        case 3: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4); break; // A
    }
}
 800055c:	e017      	b.n	800058e <stop_steps+0x56>
        case 0: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); break; // X
 800055e:	4b0e      	ldr	r3, [pc, #56]	@ (8000598 <stop_steps+0x60>)
 8000560:	2100      	movs	r1, #0
 8000562:	0018      	movs	r0, r3
 8000564:	f002 f81c 	bl	80025a0 <HAL_TIM_PWM_Stop>
 8000568:	e011      	b.n	800058e <stop_steps+0x56>
        case 1: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2); break; // Y
 800056a:	4b0b      	ldr	r3, [pc, #44]	@ (8000598 <stop_steps+0x60>)
 800056c:	2104      	movs	r1, #4
 800056e:	0018      	movs	r0, r3
 8000570:	f002 f816 	bl	80025a0 <HAL_TIM_PWM_Stop>
 8000574:	e00b      	b.n	800058e <stop_steps+0x56>
        case 2: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3); break; // Z
 8000576:	4b08      	ldr	r3, [pc, #32]	@ (8000598 <stop_steps+0x60>)
 8000578:	2108      	movs	r1, #8
 800057a:	0018      	movs	r0, r3
 800057c:	f002 f810 	bl	80025a0 <HAL_TIM_PWM_Stop>
 8000580:	e005      	b.n	800058e <stop_steps+0x56>
        case 3: HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4); break; // A
 8000582:	4b05      	ldr	r3, [pc, #20]	@ (8000598 <stop_steps+0x60>)
 8000584:	210c      	movs	r1, #12
 8000586:	0018      	movs	r0, r3
 8000588:	f002 f80a 	bl	80025a0 <HAL_TIM_PWM_Stop>
 800058c:	46c0      	nop			@ (mov r8, r8)
}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b002      	add	sp, #8
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	20000028 	.word	0x20000028

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a2:	f000 fc73 	bl	8000e8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a6:	f000 f847 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005aa:	f000 f97f 	bl	80008ac <MX_GPIO_Init>
  MX_TIM2_Init();
 80005ae:	f000 f8af 	bl	8000710 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80005b2:	f000 f94b 	bl	800084c <MX_USART1_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char buf[20];
  uint8_t bufLen = 0;
 80005b6:	231f      	movs	r3, #31
 80005b8:	18fb      	adds	r3, r7, r3
 80005ba:	2200      	movs	r2, #0
 80005bc:	701a      	strb	r2, [r3, #0]
  HAL_TIM_StateTypeDef done = 0;
 80005be:	231e      	movs	r3, #30
 80005c0:	18fb      	adds	r3, r7, r3
 80005c2:	2200      	movs	r2, #0
 80005c4:	701a      	strb	r2, [r3, #0]
  uint32_t steps = 2000;
 80005c6:	23fa      	movs	r3, #250	@ 0xfa
 80005c8:	00db      	lsls	r3, r3, #3
 80005ca:	61bb      	str	r3, [r7, #24]
//	  HAL_UART_Transmit(&huart1, buf, bufLen, 100);
//
//	  HAL_Delay(500);

	  // Example: Move Y axis forward at 1 kHz for ~2s
	  set_dir(Y_DIR_Port, Y_DIR_Pin, 1);   // forward
 80005cc:	23a0      	movs	r3, #160	@ 0xa0
 80005ce:	05db      	lsls	r3, r3, #23
 80005d0:	2201      	movs	r2, #1
 80005d2:	2110      	movs	r1, #16
 80005d4:	0018      	movs	r0, r3
 80005d6:	f7ff ff39 	bl	800044c <set_dir>
	  start_steps(1, 500);                // 1 kHz pulses
 80005da:	23fa      	movs	r3, #250	@ 0xfa
 80005dc:	005b      	lsls	r3, r3, #1
 80005de:	0019      	movs	r1, r3
 80005e0:	2001      	movs	r0, #1
 80005e2:	f7ff ff4f 	bl	8000484 <start_steps>
	  HAL_Delay(10000);
 80005e6:	4b13      	ldr	r3, [pc, #76]	@ (8000634 <main+0x98>)
 80005e8:	0018      	movs	r0, r3
 80005ea:	f000 fc8b 	bl	8000f04 <HAL_Delay>
	  stop_steps(1);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f7ff ffa2 	bl	8000538 <stop_steps>

	  HAL_Delay(500);
 80005f4:	23fa      	movs	r3, #250	@ 0xfa
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 fc83 	bl	8000f04 <HAL_Delay>

	  set_dir(Y_DIR_Port, Y_DIR_Pin, 0);   // forward
 80005fe:	23a0      	movs	r3, #160	@ 0xa0
 8000600:	05db      	lsls	r3, r3, #23
 8000602:	2200      	movs	r2, #0
 8000604:	2110      	movs	r1, #16
 8000606:	0018      	movs	r0, r3
 8000608:	f7ff ff20 	bl	800044c <set_dir>
	  start_steps(1, 500);                // 1 kHz pulses
 800060c:	23fa      	movs	r3, #250	@ 0xfa
 800060e:	005b      	lsls	r3, r3, #1
 8000610:	0019      	movs	r1, r3
 8000612:	2001      	movs	r0, #1
 8000614:	f7ff ff36 	bl	8000484 <start_steps>
	  HAL_Delay(10000);
 8000618:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <main+0x98>)
 800061a:	0018      	movs	r0, r3
 800061c:	f000 fc72 	bl	8000f04 <HAL_Delay>
	  stop_steps(1);
 8000620:	2001      	movs	r0, #1
 8000622:	f7ff ff89 	bl	8000538 <stop_steps>

	  HAL_Delay(500);
 8000626:	23fa      	movs	r3, #250	@ 0xfa
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	0018      	movs	r0, r3
 800062c:	f000 fc6a 	bl	8000f04 <HAL_Delay>
	  set_dir(Y_DIR_Port, Y_DIR_Pin, 1);   // forward
 8000630:	46c0      	nop			@ (mov r8, r8)
 8000632:	e7cb      	b.n	80005cc <main+0x30>
 8000634:	00002710 	.word	0x00002710

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b09d      	sub	sp, #116	@ 0x74
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	2438      	movs	r4, #56	@ 0x38
 8000640:	193b      	adds	r3, r7, r4
 8000642:	0018      	movs	r0, r3
 8000644:	2338      	movs	r3, #56	@ 0x38
 8000646:	001a      	movs	r2, r3
 8000648:	2100      	movs	r1, #0
 800064a:	f003 f9e9 	bl	8003a20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064e:	2324      	movs	r3, #36	@ 0x24
 8000650:	18fb      	adds	r3, r7, r3
 8000652:	0018      	movs	r0, r3
 8000654:	2314      	movs	r3, #20
 8000656:	001a      	movs	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	f003 f9e1 	bl	8003a20 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800065e:	003b      	movs	r3, r7
 8000660:	0018      	movs	r0, r3
 8000662:	2324      	movs	r3, #36	@ 0x24
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f003 f9da 	bl	8003a20 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <SystemClock_Config+0xd0>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a26      	ldr	r2, [pc, #152]	@ (800070c <SystemClock_Config+0xd4>)
 8000672:	401a      	ands	r2, r3
 8000674:	4b24      	ldr	r3, [pc, #144]	@ (8000708 <SystemClock_Config+0xd0>)
 8000676:	2180      	movs	r1, #128	@ 0x80
 8000678:	0109      	lsls	r1, r1, #4
 800067a:	430a      	orrs	r2, r1
 800067c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800067e:	0021      	movs	r1, r4
 8000680:	187b      	adds	r3, r7, r1
 8000682:	2210      	movs	r2, #16
 8000684:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2201      	movs	r2, #1
 800068a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2200      	movs	r2, #0
 8000690:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	22a0      	movs	r2, #160	@ 0xa0
 8000696:	0212      	lsls	r2, r2, #8
 8000698:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2200      	movs	r2, #0
 800069e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 fe94 	bl	80013d0 <HAL_RCC_OscConfig>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d001      	beq.n	80006b0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006ac:	f000 fa24 	bl	8000af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b0:	2124      	movs	r1, #36	@ 0x24
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	220f      	movs	r2, #15
 80006b6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	2200      	movs	r2, #0
 80006bc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006be:	187b      	adds	r3, r7, r1
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2100      	movs	r1, #0
 80006d4:	0018      	movs	r0, r3
 80006d6:	f001 fa3f 	bl	8001b58 <HAL_RCC_ClockConfig>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006de:	f000 fa0b 	bl	8000af8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80006e2:	003b      	movs	r3, r7
 80006e4:	2201      	movs	r2, #1
 80006e6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80006e8:	003b      	movs	r3, r7
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ee:	003b      	movs	r3, r7
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 fc67 	bl	8001fc4 <HAL_RCCEx_PeriphCLKConfig>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006fa:	f000 f9fd 	bl	8000af8 <Error_Handler>
  }
}
 80006fe:	46c0      	nop			@ (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b01d      	add	sp, #116	@ 0x74
 8000704:	bd90      	pop	{r4, r7, pc}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	40007000 	.word	0x40007000
 800070c:	ffffe7ff 	.word	0xffffe7ff

08000710 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08a      	sub	sp, #40	@ 0x28
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000716:	2318      	movs	r3, #24
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	0018      	movs	r0, r3
 800071c:	2310      	movs	r3, #16
 800071e:	001a      	movs	r2, r3
 8000720:	2100      	movs	r1, #0
 8000722:	f003 f97d 	bl	8003a20 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000726:	2310      	movs	r3, #16
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	0018      	movs	r0, r3
 800072c:	2308      	movs	r3, #8
 800072e:	001a      	movs	r2, r3
 8000730:	2100      	movs	r1, #0
 8000732:	f003 f975 	bl	8003a20 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000736:	003b      	movs	r3, r7
 8000738:	0018      	movs	r0, r3
 800073a:	2310      	movs	r3, #16
 800073c:	001a      	movs	r2, r3
 800073e:	2100      	movs	r1, #0
 8000740:	f003 f96e 	bl	8003a20 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000744:	4b3f      	ldr	r3, [pc, #252]	@ (8000844 <MX_TIM2_Init+0x134>)
 8000746:	2280      	movs	r2, #128	@ 0x80
 8000748:	05d2      	lsls	r2, r2, #23
 800074a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 800074c:	4b3d      	ldr	r3, [pc, #244]	@ (8000844 <MX_TIM2_Init+0x134>)
 800074e:	221f      	movs	r2, #31
 8000750:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000752:	4b3c      	ldr	r3, [pc, #240]	@ (8000844 <MX_TIM2_Init+0x134>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000758:	4b3a      	ldr	r3, [pc, #232]	@ (8000844 <MX_TIM2_Init+0x134>)
 800075a:	4a3b      	ldr	r2, [pc, #236]	@ (8000848 <MX_TIM2_Init+0x138>)
 800075c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800075e:	4b39      	ldr	r3, [pc, #228]	@ (8000844 <MX_TIM2_Init+0x134>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000764:	4b37      	ldr	r3, [pc, #220]	@ (8000844 <MX_TIM2_Init+0x134>)
 8000766:	2200      	movs	r2, #0
 8000768:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800076a:	4b36      	ldr	r3, [pc, #216]	@ (8000844 <MX_TIM2_Init+0x134>)
 800076c:	0018      	movs	r0, r3
 800076e:	f001 fdb7 	bl	80022e0 <HAL_TIM_Base_Init>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000776:	f000 f9bf 	bl	8000af8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800077a:	2118      	movs	r1, #24
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2280      	movs	r2, #128	@ 0x80
 8000780:	0152      	lsls	r2, r2, #5
 8000782:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000784:	187a      	adds	r2, r7, r1
 8000786:	4b2f      	ldr	r3, [pc, #188]	@ (8000844 <MX_TIM2_Init+0x134>)
 8000788:	0011      	movs	r1, r2
 800078a:	0018      	movs	r0, r3
 800078c:	f002 f8d8 	bl	8002940 <HAL_TIM_ConfigClockSource>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000794:	f000 f9b0 	bl	8000af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000798:	4b2a      	ldr	r3, [pc, #168]	@ (8000844 <MX_TIM2_Init+0x134>)
 800079a:	0018      	movs	r0, r3
 800079c:	f001 fe2c 	bl	80023f8 <HAL_TIM_PWM_Init>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80007a4:	f000 f9a8 	bl	8000af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a8:	2110      	movs	r1, #16
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	2200      	movs	r2, #0
 80007b4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007b6:	187a      	adds	r2, r7, r1
 80007b8:	4b22      	ldr	r3, [pc, #136]	@ (8000844 <MX_TIM2_Init+0x134>)
 80007ba:	0011      	movs	r1, r2
 80007bc:	0018      	movs	r0, r3
 80007be:	f002 fbcf 	bl	8002f60 <HAL_TIMEx_MasterConfigSynchronization>
 80007c2:	1e03      	subs	r3, r0, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80007c6:	f000 f997 	bl	8000af8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ca:	003b      	movs	r3, r7
 80007cc:	2260      	movs	r2, #96	@ 0x60
 80007ce:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007d0:	003b      	movs	r3, r7
 80007d2:	2200      	movs	r2, #0
 80007d4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007d6:	003b      	movs	r3, r7
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007dc:	003b      	movs	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007e2:	0039      	movs	r1, r7
 80007e4:	4b17      	ldr	r3, [pc, #92]	@ (8000844 <MX_TIM2_Init+0x134>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	0018      	movs	r0, r3
 80007ea:	f001 ffe3 	bl	80027b4 <HAL_TIM_PWM_ConfigChannel>
 80007ee:	1e03      	subs	r3, r0, #0
 80007f0:	d001      	beq.n	80007f6 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80007f2:	f000 f981 	bl	8000af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007f6:	0039      	movs	r1, r7
 80007f8:	4b12      	ldr	r3, [pc, #72]	@ (8000844 <MX_TIM2_Init+0x134>)
 80007fa:	2204      	movs	r2, #4
 80007fc:	0018      	movs	r0, r3
 80007fe:	f001 ffd9 	bl	80027b4 <HAL_TIM_PWM_ConfigChannel>
 8000802:	1e03      	subs	r3, r0, #0
 8000804:	d001      	beq.n	800080a <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8000806:	f000 f977 	bl	8000af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800080a:	0039      	movs	r1, r7
 800080c:	4b0d      	ldr	r3, [pc, #52]	@ (8000844 <MX_TIM2_Init+0x134>)
 800080e:	2208      	movs	r2, #8
 8000810:	0018      	movs	r0, r3
 8000812:	f001 ffcf 	bl	80027b4 <HAL_TIM_PWM_ConfigChannel>
 8000816:	1e03      	subs	r3, r0, #0
 8000818:	d001      	beq.n	800081e <MX_TIM2_Init+0x10e>
  {
    Error_Handler();
 800081a:	f000 f96d 	bl	8000af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800081e:	0039      	movs	r1, r7
 8000820:	4b08      	ldr	r3, [pc, #32]	@ (8000844 <MX_TIM2_Init+0x134>)
 8000822:	220c      	movs	r2, #12
 8000824:	0018      	movs	r0, r3
 8000826:	f001 ffc5 	bl	80027b4 <HAL_TIM_PWM_ConfigChannel>
 800082a:	1e03      	subs	r3, r0, #0
 800082c:	d001      	beq.n	8000832 <MX_TIM2_Init+0x122>
  {
    Error_Handler();
 800082e:	f000 f963 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000832:	4b04      	ldr	r3, [pc, #16]	@ (8000844 <MX_TIM2_Init+0x134>)
 8000834:	0018      	movs	r0, r3
 8000836:	f000 f98f 	bl	8000b58 <HAL_TIM_MspPostInit>

}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	b00a      	add	sp, #40	@ 0x28
 8000840:	bd80      	pop	{r7, pc}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	20000028 	.word	0x20000028
 8000848:	000003e7 	.word	0x000003e7

0800084c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000850:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000852:	4a15      	ldr	r2, [pc, #84]	@ (80008a8 <MX_USART1_UART_Init+0x5c>)
 8000854:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000856:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000858:	22e1      	movs	r2, #225	@ 0xe1
 800085a:	0252      	lsls	r2, r2, #9
 800085c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800085e:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000872:	220c      	movs	r2, #12
 8000874:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000876:	4b0b      	ldr	r3, [pc, #44]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000882:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800088e:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <MX_USART1_UART_Init+0x58>)
 8000890:	0018      	movs	r0, r3
 8000892:	f002 fbbd 	bl	8003010 <HAL_UART_Init>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d001      	beq.n	800089e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800089a:	f000 f92d 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000068 	.word	0x20000068
 80008a8:	40013800 	.word	0x40013800

080008ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b08b      	sub	sp, #44	@ 0x2c
 80008b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b2:	2414      	movs	r4, #20
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	0018      	movs	r0, r3
 80008b8:	2314      	movs	r3, #20
 80008ba:	001a      	movs	r2, r3
 80008bc:	2100      	movs	r1, #0
 80008be:	f003 f8af 	bl	8003a20 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c2:	4b7f      	ldr	r3, [pc, #508]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008c6:	4b7e      	ldr	r3, [pc, #504]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008c8:	2104      	movs	r1, #4
 80008ca:	430a      	orrs	r2, r1
 80008cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ce:	4b7c      	ldr	r3, [pc, #496]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008d2:	2204      	movs	r2, #4
 80008d4:	4013      	ands	r3, r2
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008da:	4b79      	ldr	r3, [pc, #484]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008de:	4b78      	ldr	r3, [pc, #480]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008e0:	2180      	movs	r1, #128	@ 0x80
 80008e2:	430a      	orrs	r2, r1
 80008e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008e6:	4b76      	ldr	r3, [pc, #472]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ea:	2280      	movs	r2, #128	@ 0x80
 80008ec:	4013      	ands	r3, r2
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	4b73      	ldr	r3, [pc, #460]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008f6:	4b72      	ldr	r3, [pc, #456]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 80008f8:	2101      	movs	r1, #1
 80008fa:	430a      	orrs	r2, r1
 80008fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008fe:	4b70      	ldr	r3, [pc, #448]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 8000900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000902:	2201      	movs	r2, #1
 8000904:	4013      	ands	r3, r2
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	4b6d      	ldr	r3, [pc, #436]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 800090c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800090e:	4b6c      	ldr	r3, [pc, #432]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 8000910:	2102      	movs	r1, #2
 8000912:	430a      	orrs	r2, r1
 8000914:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000916:	4b6a      	ldr	r3, [pc, #424]	@ (8000ac0 <MX_GPIO_Init+0x214>)
 8000918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800091a:	2202      	movs	r2, #2
 800091c:	4013      	ands	r3, r2
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, X_DIR_Pin|Y_DIR_Pin|Z_DIR_Pin|ENA9_Pin, GPIO_PIN_RESET);
 8000922:	238e      	movs	r3, #142	@ 0x8e
 8000924:	0099      	lsls	r1, r3, #2
 8000926:	23a0      	movs	r3, #160	@ 0xa0
 8000928:	05db      	lsls	r3, r3, #23
 800092a:	2200      	movs	r2, #0
 800092c:	0018      	movs	r0, r3
 800092e:	f000 fd31 	bl	8001394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_Pin|A_DIR_Pin|Y_DIRB10_Pin, GPIO_PIN_RESET);
 8000932:	4964      	ldr	r1, [pc, #400]	@ (8000ac4 <MX_GPIO_Init+0x218>)
 8000934:	4b64      	ldr	r3, [pc, #400]	@ (8000ac8 <MX_GPIO_Init+0x21c>)
 8000936:	2200      	movs	r2, #0
 8000938:	0018      	movs	r0, r3
 800093a:	f000 fd2b 	bl	8001394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800093e:	193b      	adds	r3, r7, r4
 8000940:	2280      	movs	r2, #128	@ 0x80
 8000942:	0192      	lsls	r2, r2, #6
 8000944:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	2284      	movs	r2, #132	@ 0x84
 800094a:	0392      	lsls	r2, r2, #14
 800094c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	193b      	adds	r3, r7, r4
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000954:	193b      	adds	r3, r7, r4
 8000956:	4a5d      	ldr	r2, [pc, #372]	@ (8000acc <MX_GPIO_Init+0x220>)
 8000958:	0019      	movs	r1, r3
 800095a:	0010      	movs	r0, r2
 800095c:	f000 fba4 	bl	80010a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : X_DIR_Pin Y_DIR_Pin Z_DIR_Pin */
  GPIO_InitStruct.Pin = X_DIR_Pin|Y_DIR_Pin|Z_DIR_Pin;
 8000960:	193b      	adds	r3, r7, r4
 8000962:	2238      	movs	r2, #56	@ 0x38
 8000964:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000966:	193b      	adds	r3, r7, r4
 8000968:	2201      	movs	r2, #1
 800096a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800096c:	193b      	adds	r3, r7, r4
 800096e:	2201      	movs	r2, #1
 8000970:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	193b      	adds	r3, r7, r4
 8000974:	2200      	movs	r2, #0
 8000976:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000978:	193a      	adds	r2, r7, r4
 800097a:	23a0      	movs	r3, #160	@ 0xa0
 800097c:	05db      	lsls	r3, r3, #23
 800097e:	0011      	movs	r1, r2
 8000980:	0018      	movs	r0, r3
 8000982:	f000 fb91 	bl	80010a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_Pin Y_DIRB10_Pin */
  GPIO_InitStruct.Pin = EN_Pin|Y_DIRB10_Pin;
 8000986:	193b      	adds	r3, r7, r4
 8000988:	4a51      	ldr	r2, [pc, #324]	@ (8000ad0 <MX_GPIO_Init+0x224>)
 800098a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098c:	193b      	adds	r3, r7, r4
 800098e:	2201      	movs	r2, #1
 8000990:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	193b      	adds	r3, r7, r4
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	193b      	adds	r3, r7, r4
 800099a:	2200      	movs	r2, #0
 800099c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099e:	193b      	adds	r3, r7, r4
 80009a0:	4a49      	ldr	r2, [pc, #292]	@ (8000ac8 <MX_GPIO_Init+0x21c>)
 80009a2:	0019      	movs	r1, r3
 80009a4:	0010      	movs	r0, r2
 80009a6:	f000 fb7f 	bl	80010a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : A_DIR_Pin */
  GPIO_InitStruct.Pin = A_DIR_Pin;
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	2202      	movs	r2, #2
 80009ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b0:	193b      	adds	r3, r7, r4
 80009b2:	2201      	movs	r2, #1
 80009b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	2201      	movs	r2, #1
 80009ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009bc:	193b      	adds	r3, r7, r4
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(A_DIR_GPIO_Port, &GPIO_InitStruct);
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	4a40      	ldr	r2, [pc, #256]	@ (8000ac8 <MX_GPIO_Init+0x21c>)
 80009c6:	0019      	movs	r1, r3
 80009c8:	0010      	movs	r0, r2
 80009ca:	f000 fb6d 	bl	80010a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENA9_Pin */
  GPIO_InitStruct.Pin = ENA9_Pin;
 80009ce:	0021      	movs	r1, r4
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	2280      	movs	r2, #128	@ 0x80
 80009d4:	0092      	lsls	r2, r2, #2
 80009d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d8:	000c      	movs	r4, r1
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	2201      	movs	r2, #1
 80009de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	2200      	movs	r2, #0
 80009ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ENA9_GPIO_Port, &GPIO_InitStruct);
 80009ec:	193a      	adds	r2, r7, r4
 80009ee:	23a0      	movs	r3, #160	@ 0xa0
 80009f0:	05db      	lsls	r3, r3, #23
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f000 fb57 	bl	80010a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  	/*Configure GPIO pins : X_DIR_Pin Y_DIR_Pin Z_DIR_Pin */
	GPIO_InitStruct.Pin = X_DIR_Pin;
 80009fa:	193b      	adds	r3, r7, r4
 80009fc:	2208      	movs	r2, #8
 80009fe:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a00:	193b      	adds	r3, r7, r4
 8000a02:	2201      	movs	r2, #1
 8000a04:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a06:	193b      	adds	r3, r7, r4
 8000a08:	2201      	movs	r2, #1
 8000a0a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	193b      	adds	r3, r7, r4
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	193a      	adds	r2, r7, r4
 8000a14:	23a0      	movs	r3, #160	@ 0xa0
 8000a16:	05db      	lsls	r3, r3, #23
 8000a18:	0011      	movs	r1, r2
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f000 fb44 	bl	80010a8 <HAL_GPIO_Init>

  	/*Configure GPIO pins : X_DIR_Pin Y_DIR_Pin Z_DIR_Pin */
	GPIO_InitStruct.Pin = Y_DIR_Pin;
 8000a20:	193b      	adds	r3, r7, r4
 8000a22:	2210      	movs	r2, #16
 8000a24:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	193b      	adds	r3, r7, r4
 8000a28:	2201      	movs	r2, #1
 8000a2a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	2201      	movs	r2, #1
 8000a30:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a32:	193b      	adds	r3, r7, r4
 8000a34:	2200      	movs	r2, #0
 8000a36:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	193a      	adds	r2, r7, r4
 8000a3a:	23a0      	movs	r3, #160	@ 0xa0
 8000a3c:	05db      	lsls	r3, r3, #23
 8000a3e:	0011      	movs	r1, r2
 8000a40:	0018      	movs	r0, r3
 8000a42:	f000 fb31 	bl	80010a8 <HAL_GPIO_Init>

  	/*Configure GPIO pins : X_DIR_Pin Y_DIR_Pin Z_DIR_Pin */
	GPIO_InitStruct.Pin = Z_DIR_Pin;
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	2220      	movs	r2, #32
 8000a4a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	2201      	movs	r2, #1
 8000a50:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	2201      	movs	r2, #1
 8000a56:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5e:	193a      	adds	r2, r7, r4
 8000a60:	23a0      	movs	r3, #160	@ 0xa0
 8000a62:	05db      	lsls	r3, r3, #23
 8000a64:	0011      	movs	r1, r2
 8000a66:	0018      	movs	r0, r3
 8000a68:	f000 fb1e 	bl	80010a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : A_DIR_Pin */
	GPIO_InitStruct.Pin = A_DIR_Pin;
 8000a6c:	193b      	adds	r3, r7, r4
 8000a6e:	2202      	movs	r2, #2
 8000a70:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	193b      	adds	r3, r7, r4
 8000a74:	2201      	movs	r2, #1
 8000a76:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a78:	193b      	adds	r3, r7, r4
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	193b      	adds	r3, r7, r4
 8000a80:	2200      	movs	r2, #0
 8000a82:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(A_DIR_Port, &GPIO_InitStruct);
 8000a84:	193b      	adds	r3, r7, r4
 8000a86:	4a10      	ldr	r2, [pc, #64]	@ (8000ac8 <MX_GPIO_Init+0x21c>)
 8000a88:	0019      	movs	r1, r3
 8000a8a:	0010      	movs	r0, r2
 8000a8c:	f000 fb0c 	bl	80010a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ENA9_Pin */
	GPIO_InitStruct.Pin = EN_Pin;
 8000a90:	0021      	movs	r1, r4
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	2201      	movs	r2, #1
 8000a96:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	187b      	adds	r3, r7, r1
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(EN_Port, &GPIO_InitStruct);
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	4a06      	ldr	r2, [pc, #24]	@ (8000ac8 <MX_GPIO_Init+0x21c>)
 8000aae:	0019      	movs	r1, r3
 8000ab0:	0010      	movs	r0, r2
 8000ab2:	f000 faf9 	bl	80010a8 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b00b      	add	sp, #44	@ 0x2c
 8000abc:	bd90      	pop	{r4, r7, pc}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	00000403 	.word	0x00000403
 8000ac8:	50000400 	.word	0x50000400
 8000acc:	50000800 	.word	0x50000800
 8000ad0:	00000401 	.word	0x00000401

08000ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d101      	bne.n	8000aea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ae6:	f000 f9f1 	bl	8000ecc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b002      	add	sp, #8
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	40001000 	.word	0x40001000

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
}
 8000afe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b00:	46c0      	nop			@ (mov r8, r8)
 8000b02:	e7fd      	b.n	8000b00 <Error_Handler+0x8>

08000b04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b08:	4b07      	ldr	r3, [pc, #28]	@ (8000b28 <HAL_MspInit+0x24>)
 8000b0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <HAL_MspInit+0x24>)
 8000b0e:	2101      	movs	r1, #1
 8000b10:	430a      	orrs	r2, r1
 8000b12:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b14:	4b04      	ldr	r3, [pc, #16]	@ (8000b28 <HAL_MspInit+0x24>)
 8000b16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b18:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <HAL_MspInit+0x24>)
 8000b1a:	2180      	movs	r1, #128	@ 0x80
 8000b1c:	0549      	lsls	r1, r1, #21
 8000b1e:	430a      	orrs	r2, r1
 8000b20:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40021000 	.word	0x40021000

08000b2c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	2380      	movs	r3, #128	@ 0x80
 8000b3a:	05db      	lsls	r3, r3, #23
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d105      	bne.n	8000b4c <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b40:	4b04      	ldr	r3, [pc, #16]	@ (8000b54 <HAL_TIM_Base_MspInit+0x28>)
 8000b42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b44:	4b03      	ldr	r3, [pc, #12]	@ (8000b54 <HAL_TIM_Base_MspInit+0x28>)
 8000b46:	2101      	movs	r1, #1
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000b4c:	46c0      	nop			@ (mov r8, r8)
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	b002      	add	sp, #8
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40021000 	.word	0x40021000

08000b58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b08b      	sub	sp, #44	@ 0x2c
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	2414      	movs	r4, #20
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	0018      	movs	r0, r3
 8000b66:	2314      	movs	r3, #20
 8000b68:	001a      	movs	r2, r3
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	f002 ff58 	bl	8003a20 <memset>
  if(htim->Instance==TIM2)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	2380      	movs	r3, #128	@ 0x80
 8000b76:	05db      	lsls	r3, r3, #23
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d144      	bne.n	8000c06 <HAL_TIM_MspPostInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7c:	4b24      	ldr	r3, [pc, #144]	@ (8000c10 <HAL_TIM_MspPostInit+0xb8>)
 8000b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b80:	4b23      	ldr	r3, [pc, #140]	@ (8000c10 <HAL_TIM_MspPostInit+0xb8>)
 8000b82:	2101      	movs	r1, #1
 8000b84:	430a      	orrs	r2, r1
 8000b86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b88:	4b21      	ldr	r3, [pc, #132]	@ (8000c10 <HAL_TIM_MspPostInit+0xb8>)
 8000b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4013      	ands	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b94:	4b1e      	ldr	r3, [pc, #120]	@ (8000c10 <HAL_TIM_MspPostInit+0xb8>)
 8000b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b98:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <HAL_TIM_MspPostInit+0xb8>)
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	430a      	orrs	r2, r1
 8000b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c10 <HAL_TIM_MspPostInit+0xb8>)
 8000ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba4:	2202      	movs	r2, #2
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = X_STEP_Pin|Y_STEP_Pin|Z_STEP_Pin;
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	2207      	movs	r2, #7
 8000bb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	2202      	movs	r2, #2
 8000bc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	193a      	adds	r2, r7, r4
 8000bcc:	23a0      	movs	r3, #160	@ 0xa0
 8000bce:	05db      	lsls	r3, r3, #23
 8000bd0:	0011      	movs	r1, r2
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f000 fa68 	bl	80010a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A_STEP_Pin;
 8000bd8:	0021      	movs	r1, r4
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2280      	movs	r2, #128	@ 0x80
 8000bde:	0112      	lsls	r2, r2, #4
 8000be0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	187b      	adds	r3, r7, r1
 8000be4:	2202      	movs	r2, #2
 8000be6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(A_STEP_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	187b      	adds	r3, r7, r1
 8000bfc:	4a05      	ldr	r2, [pc, #20]	@ (8000c14 <HAL_TIM_MspPostInit+0xbc>)
 8000bfe:	0019      	movs	r1, r3
 8000c00:	0010      	movs	r0, r2
 8000c02:	f000 fa51 	bl	80010a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000c06:	46c0      	nop			@ (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b00b      	add	sp, #44	@ 0x2c
 8000c0c:	bd90      	pop	{r4, r7, pc}
 8000c0e:	46c0      	nop			@ (mov r8, r8)
 8000c10:	40021000 	.word	0x40021000
 8000c14:	50000400 	.word	0x50000400

08000c18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b08b      	sub	sp, #44	@ 0x2c
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	2414      	movs	r4, #20
 8000c22:	193b      	adds	r3, r7, r4
 8000c24:	0018      	movs	r0, r3
 8000c26:	2314      	movs	r3, #20
 8000c28:	001a      	movs	r2, r3
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	f002 fef8 	bl	8003a20 <memset>
  if(huart->Instance==USART1)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a29      	ldr	r2, [pc, #164]	@ (8000cdc <HAL_UART_MspInit+0xc4>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d14b      	bne.n	8000cd2 <HAL_UART_MspInit+0xba>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c3a:	4b29      	ldr	r3, [pc, #164]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c3e:	4b28      	ldr	r3, [pc, #160]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c40:	2180      	movs	r1, #128	@ 0x80
 8000c42:	01c9      	lsls	r1, r1, #7
 8000c44:	430a      	orrs	r2, r1
 8000c46:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c48:	4b25      	ldr	r3, [pc, #148]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c4e:	2101      	movs	r1, #1
 8000c50:	430a      	orrs	r2, r1
 8000c52:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c54:	4b22      	ldr	r3, [pc, #136]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
 8000c5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c64:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c66:	2102      	movs	r1, #2
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce0 <HAL_UART_MspInit+0xc8>)
 8000c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c70:	2202      	movs	r2, #2
 8000c72:	4013      	ands	r3, r2
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c78:	193b      	adds	r3, r7, r4
 8000c7a:	2280      	movs	r2, #128	@ 0x80
 8000c7c:	00d2      	lsls	r2, r2, #3
 8000c7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c80:	193b      	adds	r3, r7, r4
 8000c82:	2202      	movs	r2, #2
 8000c84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8c:	193b      	adds	r3, r7, r4
 8000c8e:	2203      	movs	r2, #3
 8000c90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000c92:	193b      	adds	r3, r7, r4
 8000c94:	2204      	movs	r2, #4
 8000c96:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	193a      	adds	r2, r7, r4
 8000c9a:	23a0      	movs	r3, #160	@ 0xa0
 8000c9c:	05db      	lsls	r3, r3, #23
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f000 fa01 	bl	80010a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ca6:	0021      	movs	r1, r4
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2240      	movs	r2, #64	@ 0x40
 8000cac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2203      	movs	r2, #3
 8000cbe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	4a06      	ldr	r2, [pc, #24]	@ (8000ce4 <HAL_UART_MspInit+0xcc>)
 8000cca:	0019      	movs	r1, r3
 8000ccc:	0010      	movs	r0, r2
 8000cce:	f000 f9eb 	bl	80010a8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b00b      	add	sp, #44	@ 0x2c
 8000cd8:	bd90      	pop	{r4, r7, pc}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	40013800 	.word	0x40013800
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	50000400 	.word	0x50000400

08000ce8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ce8:	b5b0      	push	{r4, r5, r7, lr}
 8000cea:	b08c      	sub	sp, #48	@ 0x30
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	0019      	movs	r1, r3
 8000cf6:	2011      	movs	r0, #17
 8000cf8:	f000 f9b0 	bl	800105c <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cfc:	2011      	movs	r0, #17
 8000cfe:	f000 f9c2 	bl	8001086 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d02:	4b32      	ldr	r3, [pc, #200]	@ (8000dcc <HAL_InitTick+0xe4>)
 8000d04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d06:	4b31      	ldr	r3, [pc, #196]	@ (8000dcc <HAL_InitTick+0xe4>)
 8000d08:	2110      	movs	r1, #16
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d0e:	2308      	movs	r3, #8
 8000d10:	18fa      	adds	r2, r7, r3
 8000d12:	240c      	movs	r4, #12
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	0011      	movs	r1, r2
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f001 f921 	bl	8001f60 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d1e:	193b      	adds	r3, r7, r4
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d104      	bne.n	8000d34 <HAL_InitTick+0x4c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d2a:	f001 f8ed 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 8000d2e:	0003      	movs	r3, r0
 8000d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d32:	e004      	b.n	8000d3e <HAL_InitTick+0x56>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d34:	f001 f8e8 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 8000d38:	0003      	movs	r3, r0
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d40:	4923      	ldr	r1, [pc, #140]	@ (8000dd0 <HAL_InitTick+0xe8>)
 8000d42:	0018      	movs	r0, r3
 8000d44:	f7ff f9e0 	bl	8000108 <__udivsi3>
 8000d48:	0003      	movs	r3, r0
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d4e:	4b21      	ldr	r3, [pc, #132]	@ (8000dd4 <HAL_InitTick+0xec>)
 8000d50:	4a21      	ldr	r2, [pc, #132]	@ (8000dd8 <HAL_InitTick+0xf0>)
 8000d52:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d54:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd4 <HAL_InitTick+0xec>)
 8000d56:	4a21      	ldr	r2, [pc, #132]	@ (8000ddc <HAL_InitTick+0xf4>)
 8000d58:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd4 <HAL_InitTick+0xec>)
 8000d5c:	6a3a      	ldr	r2, [r7, #32]
 8000d5e:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8000d60:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd4 <HAL_InitTick+0xec>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d66:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd4 <HAL_InitTick+0xec>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000d6c:	252b      	movs	r5, #43	@ 0x2b
 8000d6e:	197c      	adds	r4, r7, r5
 8000d70:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <HAL_InitTick+0xec>)
 8000d72:	0018      	movs	r0, r3
 8000d74:	f001 fab4 	bl	80022e0 <HAL_TIM_Base_Init>
 8000d78:	0003      	movs	r3, r0
 8000d7a:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000d7c:	197b      	adds	r3, r7, r5
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d11b      	bne.n	8000dbc <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d84:	197c      	adds	r4, r7, r5
 8000d86:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <HAL_InitTick+0xec>)
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f001 fae9 	bl	8002360 <HAL_TIM_Base_Start_IT>
 8000d8e:	0003      	movs	r3, r0
 8000d90:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000d92:	197b      	adds	r3, r7, r5
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d110      	bne.n	8000dbc <HAL_InitTick+0xd4>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d809      	bhi.n	8000db4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2200      	movs	r2, #0
 8000da4:	0019      	movs	r1, r3
 8000da6:	2011      	movs	r0, #17
 8000da8:	f000 f958 	bl	800105c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dac:	4b0c      	ldr	r3, [pc, #48]	@ (8000de0 <HAL_InitTick+0xf8>)
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	e003      	b.n	8000dbc <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000db4:	232b      	movs	r3, #43	@ 0x2b
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000dbc:	232b      	movs	r3, #43	@ 0x2b
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	781b      	ldrb	r3, [r3, #0]
}
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	b00c      	add	sp, #48	@ 0x30
 8000dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	000f4240 	.word	0x000f4240
 8000dd4:	200000f0 	.word	0x200000f0
 8000dd8:	40001000 	.word	0x40001000
 8000ddc:	000003e7 	.word	0x000003e7
 8000de0:	20000004 	.word	0x20000004

08000de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	e7fd      	b.n	8000de8 <NMI_Handler+0x4>

08000dec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df0:	46c0      	nop			@ (mov r8, r8)
 8000df2:	e7fd      	b.n	8000df0 <HardFault_Handler+0x4>

08000df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000df8:	46c0      	nop			@ (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e0c:	46c0      	nop			@ (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e18:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <TIM6_DAC_IRQHandler+0x14>)
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f001 fbfe 	bl	800261c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	46c0      	nop			@ (mov r8, r8)
 8000e28:	200000f0 	.word	0x200000f0

08000e2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e30:	46c0      	nop			@ (mov r8, r8)
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000e38:	480d      	ldr	r0, [pc, #52]	@ (8000e70 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e3a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e3c:	f7ff fff6 	bl	8000e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e40:	480c      	ldr	r0, [pc, #48]	@ (8000e74 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e42:	490d      	ldr	r1, [pc, #52]	@ (8000e78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e44:	4a0d      	ldr	r2, [pc, #52]	@ (8000e7c <LoopForever+0xe>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e48:	e002      	b.n	8000e50 <LoopCopyDataInit>

08000e4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4e:	3304      	adds	r3, #4

08000e50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e54:	d3f9      	bcc.n	8000e4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e56:	4a0a      	ldr	r2, [pc, #40]	@ (8000e80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e58:	4c0a      	ldr	r4, [pc, #40]	@ (8000e84 <LoopForever+0x16>)
  movs r3, #0
 8000e5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e5c:	e001      	b.n	8000e62 <LoopFillZerobss>

08000e5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e60:	3204      	adds	r2, #4

08000e62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e64:	d3fb      	bcc.n	8000e5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e66:	f002 fde3 	bl	8003a30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e6a:	f7ff fb97 	bl	800059c <main>

08000e6e <LoopForever>:

LoopForever:
    b LoopForever
 8000e6e:	e7fe      	b.n	8000e6e <LoopForever>
  ldr   r0, =_estack
 8000e70:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e78:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e7c:	08003b0c 	.word	0x08003b0c
  ldr r2, =_sbss
 8000e80:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e84:	20000134 	.word	0x20000134

08000e88 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e88:	e7fe      	b.n	8000e88 <ADC1_COMP_IRQHandler>
	...

08000e8c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e92:	1dfb      	adds	r3, r7, #7
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e98:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec8 <HAL_Init+0x3c>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec8 <HAL_Init+0x3c>)
 8000e9e:	2140      	movs	r1, #64	@ 0x40
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ea4:	2003      	movs	r0, #3
 8000ea6:	f7ff ff1f 	bl	8000ce8 <HAL_InitTick>
 8000eaa:	1e03      	subs	r3, r0, #0
 8000eac:	d003      	beq.n	8000eb6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000eae:	1dfb      	adds	r3, r7, #7
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	701a      	strb	r2, [r3, #0]
 8000eb4:	e001      	b.n	8000eba <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eb6:	f7ff fe25 	bl	8000b04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eba:	1dfb      	adds	r3, r7, #7
 8000ebc:	781b      	ldrb	r3, [r3, #0]
}
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	40022000 	.word	0x40022000

08000ecc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed0:	4b05      	ldr	r3, [pc, #20]	@ (8000ee8 <HAL_IncTick+0x1c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	001a      	movs	r2, r3
 8000ed6:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <HAL_IncTick+0x20>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	18d2      	adds	r2, r2, r3
 8000edc:	4b03      	ldr	r3, [pc, #12]	@ (8000eec <HAL_IncTick+0x20>)
 8000ede:	601a      	str	r2, [r3, #0]
}
 8000ee0:	46c0      	nop			@ (mov r8, r8)
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	20000130 	.word	0x20000130

08000ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef4:	4b02      	ldr	r3, [pc, #8]	@ (8000f00 <HAL_GetTick+0x10>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			@ (mov r8, r8)
 8000f00:	20000130 	.word	0x20000130

08000f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f0c:	f7ff fff0 	bl	8000ef0 <HAL_GetTick>
 8000f10:	0003      	movs	r3, r0
 8000f12:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	d005      	beq.n	8000f2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f48 <HAL_Delay+0x44>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	001a      	movs	r2, r3
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	189b      	adds	r3, r3, r2
 8000f28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	f7ff ffe0 	bl	8000ef0 <HAL_GetTick>
 8000f30:	0002      	movs	r2, r0
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d8f7      	bhi.n	8000f2c <HAL_Delay+0x28>
  {
  }
}
 8000f3c:	46c0      	nop			@ (mov r8, r8)
 8000f3e:	46c0      	nop			@ (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b004      	add	sp, #16
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	46c0      	nop			@ (mov r8, r8)
 8000f48:	20000008 	.word	0x20000008

08000f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	0002      	movs	r2, r0
 8000f54:	1dfb      	adds	r3, r7, #7
 8000f56:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f58:	1dfb      	adds	r3, r7, #7
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f5e:	d809      	bhi.n	8000f74 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f60:	1dfb      	adds	r3, r7, #7
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	001a      	movs	r2, r3
 8000f66:	231f      	movs	r3, #31
 8000f68:	401a      	ands	r2, r3
 8000f6a:	4b04      	ldr	r3, [pc, #16]	@ (8000f7c <__NVIC_EnableIRQ+0x30>)
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	4091      	lsls	r1, r2
 8000f70:	000a      	movs	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]
  }
}
 8000f74:	46c0      	nop			@ (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b002      	add	sp, #8
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	e000e100 	.word	0xe000e100

08000f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	0002      	movs	r2, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	1dfb      	adds	r3, r7, #7
 8000f8c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f94:	d828      	bhi.n	8000fe8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f96:	4a2f      	ldr	r2, [pc, #188]	@ (8001054 <__NVIC_SetPriority+0xd4>)
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b25b      	sxtb	r3, r3
 8000f9e:	089b      	lsrs	r3, r3, #2
 8000fa0:	33c0      	adds	r3, #192	@ 0xc0
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	589b      	ldr	r3, [r3, r2]
 8000fa6:	1dfa      	adds	r2, r7, #7
 8000fa8:	7812      	ldrb	r2, [r2, #0]
 8000faa:	0011      	movs	r1, r2
 8000fac:	2203      	movs	r2, #3
 8000fae:	400a      	ands	r2, r1
 8000fb0:	00d2      	lsls	r2, r2, #3
 8000fb2:	21ff      	movs	r1, #255	@ 0xff
 8000fb4:	4091      	lsls	r1, r2
 8000fb6:	000a      	movs	r2, r1
 8000fb8:	43d2      	mvns	r2, r2
 8000fba:	401a      	ands	r2, r3
 8000fbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	019b      	lsls	r3, r3, #6
 8000fc2:	22ff      	movs	r2, #255	@ 0xff
 8000fc4:	401a      	ands	r2, r3
 8000fc6:	1dfb      	adds	r3, r7, #7
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	0018      	movs	r0, r3
 8000fcc:	2303      	movs	r3, #3
 8000fce:	4003      	ands	r3, r0
 8000fd0:	00db      	lsls	r3, r3, #3
 8000fd2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd4:	481f      	ldr	r0, [pc, #124]	@ (8001054 <__NVIC_SetPriority+0xd4>)
 8000fd6:	1dfb      	adds	r3, r7, #7
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b25b      	sxtb	r3, r3
 8000fdc:	089b      	lsrs	r3, r3, #2
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	33c0      	adds	r3, #192	@ 0xc0
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fe6:	e031      	b.n	800104c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8001058 <__NVIC_SetPriority+0xd8>)
 8000fea:	1dfb      	adds	r3, r7, #7
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	0019      	movs	r1, r3
 8000ff0:	230f      	movs	r3, #15
 8000ff2:	400b      	ands	r3, r1
 8000ff4:	3b08      	subs	r3, #8
 8000ff6:	089b      	lsrs	r3, r3, #2
 8000ff8:	3306      	adds	r3, #6
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	18d3      	adds	r3, r2, r3
 8000ffe:	3304      	adds	r3, #4
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	1dfa      	adds	r2, r7, #7
 8001004:	7812      	ldrb	r2, [r2, #0]
 8001006:	0011      	movs	r1, r2
 8001008:	2203      	movs	r2, #3
 800100a:	400a      	ands	r2, r1
 800100c:	00d2      	lsls	r2, r2, #3
 800100e:	21ff      	movs	r1, #255	@ 0xff
 8001010:	4091      	lsls	r1, r2
 8001012:	000a      	movs	r2, r1
 8001014:	43d2      	mvns	r2, r2
 8001016:	401a      	ands	r2, r3
 8001018:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	019b      	lsls	r3, r3, #6
 800101e:	22ff      	movs	r2, #255	@ 0xff
 8001020:	401a      	ands	r2, r3
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	0018      	movs	r0, r3
 8001028:	2303      	movs	r3, #3
 800102a:	4003      	ands	r3, r0
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001030:	4809      	ldr	r0, [pc, #36]	@ (8001058 <__NVIC_SetPriority+0xd8>)
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	001c      	movs	r4, r3
 8001038:	230f      	movs	r3, #15
 800103a:	4023      	ands	r3, r4
 800103c:	3b08      	subs	r3, #8
 800103e:	089b      	lsrs	r3, r3, #2
 8001040:	430a      	orrs	r2, r1
 8001042:	3306      	adds	r3, #6
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	18c3      	adds	r3, r0, r3
 8001048:	3304      	adds	r3, #4
 800104a:	601a      	str	r2, [r3, #0]
}
 800104c:	46c0      	nop			@ (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	b003      	add	sp, #12
 8001052:	bd90      	pop	{r4, r7, pc}
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	607a      	str	r2, [r7, #4]
 8001066:	210f      	movs	r1, #15
 8001068:	187b      	adds	r3, r7, r1
 800106a:	1c02      	adds	r2, r0, #0
 800106c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	187b      	adds	r3, r7, r1
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b25b      	sxtb	r3, r3
 8001076:	0011      	movs	r1, r2
 8001078:	0018      	movs	r0, r3
 800107a:	f7ff ff81 	bl	8000f80 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800107e:	46c0      	nop			@ (mov r8, r8)
 8001080:	46bd      	mov	sp, r7
 8001082:	b004      	add	sp, #16
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	0002      	movs	r2, r0
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	b25b      	sxtb	r3, r3
 8001098:	0018      	movs	r0, r3
 800109a:	f7ff ff57 	bl	8000f4c <__NVIC_EnableIRQ>
}
 800109e:	46c0      	nop			@ (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80010be:	e14f      	b.n	8001360 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2101      	movs	r1, #1
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	4091      	lsls	r1, r2
 80010ca:	000a      	movs	r2, r1
 80010cc:	4013      	ands	r3, r2
 80010ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d100      	bne.n	80010d8 <HAL_GPIO_Init+0x30>
 80010d6:	e140      	b.n	800135a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	2203      	movs	r2, #3
 80010de:	4013      	ands	r3, r2
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d005      	beq.n	80010f0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	2203      	movs	r2, #3
 80010ea:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d130      	bne.n	8001152 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	409a      	lsls	r2, r3
 80010fe:	0013      	movs	r3, r2
 8001100:	43da      	mvns	r2, r3
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	4013      	ands	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	68da      	ldr	r2, [r3, #12]
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	409a      	lsls	r2, r3
 8001112:	0013      	movs	r3, r2
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	4313      	orrs	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001126:	2201      	movs	r2, #1
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	409a      	lsls	r2, r3
 800112c:	0013      	movs	r3, r2
 800112e:	43da      	mvns	r2, r3
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	4013      	ands	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	091b      	lsrs	r3, r3, #4
 800113c:	2201      	movs	r2, #1
 800113e:	401a      	ands	r2, r3
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	409a      	lsls	r2, r3
 8001144:	0013      	movs	r3, r2
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	4313      	orrs	r3, r2
 800114a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2203      	movs	r2, #3
 8001158:	4013      	ands	r3, r2
 800115a:	2b03      	cmp	r3, #3
 800115c:	d017      	beq.n	800118e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	2203      	movs	r2, #3
 800116a:	409a      	lsls	r2, r3
 800116c:	0013      	movs	r3, r2
 800116e:	43da      	mvns	r2, r3
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	409a      	lsls	r2, r3
 8001180:	0013      	movs	r3, r2
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	4313      	orrs	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	2203      	movs	r2, #3
 8001194:	4013      	ands	r3, r2
 8001196:	2b02      	cmp	r3, #2
 8001198:	d123      	bne.n	80011e2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	08da      	lsrs	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3208      	adds	r2, #8
 80011a2:	0092      	lsls	r2, r2, #2
 80011a4:	58d3      	ldr	r3, [r2, r3]
 80011a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	2207      	movs	r2, #7
 80011ac:	4013      	ands	r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	220f      	movs	r2, #15
 80011b2:	409a      	lsls	r2, r3
 80011b4:	0013      	movs	r3, r2
 80011b6:	43da      	mvns	r2, r3
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	4013      	ands	r3, r2
 80011bc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	691a      	ldr	r2, [r3, #16]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	2107      	movs	r1, #7
 80011c6:	400b      	ands	r3, r1
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	409a      	lsls	r2, r3
 80011cc:	0013      	movs	r3, r2
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	08da      	lsrs	r2, r3, #3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3208      	adds	r2, #8
 80011dc:	0092      	lsls	r2, r2, #2
 80011de:	6939      	ldr	r1, [r7, #16]
 80011e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	2203      	movs	r2, #3
 80011ee:	409a      	lsls	r2, r3
 80011f0:	0013      	movs	r3, r2
 80011f2:	43da      	mvns	r2, r3
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	4013      	ands	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2203      	movs	r2, #3
 8001200:	401a      	ands	r2, r3
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	409a      	lsls	r2, r3
 8001208:	0013      	movs	r3, r2
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4313      	orrs	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	23c0      	movs	r3, #192	@ 0xc0
 800121c:	029b      	lsls	r3, r3, #10
 800121e:	4013      	ands	r3, r2
 8001220:	d100      	bne.n	8001224 <HAL_GPIO_Init+0x17c>
 8001222:	e09a      	b.n	800135a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001224:	4b54      	ldr	r3, [pc, #336]	@ (8001378 <HAL_GPIO_Init+0x2d0>)
 8001226:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001228:	4b53      	ldr	r3, [pc, #332]	@ (8001378 <HAL_GPIO_Init+0x2d0>)
 800122a:	2101      	movs	r1, #1
 800122c:	430a      	orrs	r2, r1
 800122e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001230:	4a52      	ldr	r2, [pc, #328]	@ (800137c <HAL_GPIO_Init+0x2d4>)
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	089b      	lsrs	r3, r3, #2
 8001236:	3302      	adds	r3, #2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	589b      	ldr	r3, [r3, r2]
 800123c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	2203      	movs	r2, #3
 8001242:	4013      	ands	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	220f      	movs	r2, #15
 8001248:	409a      	lsls	r2, r3
 800124a:	0013      	movs	r3, r2
 800124c:	43da      	mvns	r2, r3
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	23a0      	movs	r3, #160	@ 0xa0
 8001258:	05db      	lsls	r3, r3, #23
 800125a:	429a      	cmp	r2, r3
 800125c:	d019      	beq.n	8001292 <HAL_GPIO_Init+0x1ea>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a47      	ldr	r2, [pc, #284]	@ (8001380 <HAL_GPIO_Init+0x2d8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d013      	beq.n	800128e <HAL_GPIO_Init+0x1e6>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a46      	ldr	r2, [pc, #280]	@ (8001384 <HAL_GPIO_Init+0x2dc>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d00d      	beq.n	800128a <HAL_GPIO_Init+0x1e2>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a45      	ldr	r2, [pc, #276]	@ (8001388 <HAL_GPIO_Init+0x2e0>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d007      	beq.n	8001286 <HAL_GPIO_Init+0x1de>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a44      	ldr	r2, [pc, #272]	@ (800138c <HAL_GPIO_Init+0x2e4>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d101      	bne.n	8001282 <HAL_GPIO_Init+0x1da>
 800127e:	2305      	movs	r3, #5
 8001280:	e008      	b.n	8001294 <HAL_GPIO_Init+0x1ec>
 8001282:	2306      	movs	r3, #6
 8001284:	e006      	b.n	8001294 <HAL_GPIO_Init+0x1ec>
 8001286:	2303      	movs	r3, #3
 8001288:	e004      	b.n	8001294 <HAL_GPIO_Init+0x1ec>
 800128a:	2302      	movs	r3, #2
 800128c:	e002      	b.n	8001294 <HAL_GPIO_Init+0x1ec>
 800128e:	2301      	movs	r3, #1
 8001290:	e000      	b.n	8001294 <HAL_GPIO_Init+0x1ec>
 8001292:	2300      	movs	r3, #0
 8001294:	697a      	ldr	r2, [r7, #20]
 8001296:	2103      	movs	r1, #3
 8001298:	400a      	ands	r2, r1
 800129a:	0092      	lsls	r2, r2, #2
 800129c:	4093      	lsls	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012a4:	4935      	ldr	r1, [pc, #212]	@ (800137c <HAL_GPIO_Init+0x2d4>)
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	3302      	adds	r3, #2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012b2:	4b37      	ldr	r3, [pc, #220]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	43da      	mvns	r2, r3
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	4013      	ands	r3, r2
 80012c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	2380      	movs	r3, #128	@ 0x80
 80012c8:	035b      	lsls	r3, r3, #13
 80012ca:	4013      	ands	r3, r2
 80012cc:	d003      	beq.n	80012d6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80012dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	43da      	mvns	r2, r3
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	4013      	ands	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	2380      	movs	r3, #128	@ 0x80
 80012f2:	039b      	lsls	r3, r3, #14
 80012f4:	4013      	ands	r3, r2
 80012f6:	d003      	beq.n	8001300 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001300:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001306:	4b22      	ldr	r3, [pc, #136]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	43da      	mvns	r2, r3
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	2380      	movs	r3, #128	@ 0x80
 800131c:	029b      	lsls	r3, r3, #10
 800131e:	4013      	ands	r3, r2
 8001320:	d003      	beq.n	800132a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4313      	orrs	r3, r2
 8001328:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001330:	4b17      	ldr	r3, [pc, #92]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	43da      	mvns	r2, r3
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	4013      	ands	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	2380      	movs	r3, #128	@ 0x80
 8001346:	025b      	lsls	r3, r3, #9
 8001348:	4013      	ands	r3, r2
 800134a:	d003      	beq.n	8001354 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001354:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <HAL_GPIO_Init+0x2e8>)
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	3301      	adds	r3, #1
 800135e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	40da      	lsrs	r2, r3
 8001368:	1e13      	subs	r3, r2, #0
 800136a:	d000      	beq.n	800136e <HAL_GPIO_Init+0x2c6>
 800136c:	e6a8      	b.n	80010c0 <HAL_GPIO_Init+0x18>
  }
}
 800136e:	46c0      	nop			@ (mov r8, r8)
 8001370:	46c0      	nop			@ (mov r8, r8)
 8001372:	46bd      	mov	sp, r7
 8001374:	b006      	add	sp, #24
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40021000 	.word	0x40021000
 800137c:	40010000 	.word	0x40010000
 8001380:	50000400 	.word	0x50000400
 8001384:	50000800 	.word	0x50000800
 8001388:	50000c00 	.word	0x50000c00
 800138c:	50001c00 	.word	0x50001c00
 8001390:	40010400 	.word	0x40010400

08001394 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	0008      	movs	r0, r1
 800139e:	0011      	movs	r1, r2
 80013a0:	1cbb      	adds	r3, r7, #2
 80013a2:	1c02      	adds	r2, r0, #0
 80013a4:	801a      	strh	r2, [r3, #0]
 80013a6:	1c7b      	adds	r3, r7, #1
 80013a8:	1c0a      	adds	r2, r1, #0
 80013aa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013ac:	1c7b      	adds	r3, r7, #1
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d004      	beq.n	80013be <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013b4:	1cbb      	adds	r3, r7, #2
 80013b6:	881a      	ldrh	r2, [r3, #0]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80013bc:	e003      	b.n	80013c6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80013be:	1cbb      	adds	r3, r7, #2
 80013c0:	881a      	ldrh	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b002      	add	sp, #8
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013d0:	b5b0      	push	{r4, r5, r7, lr}
 80013d2:	b08a      	sub	sp, #40	@ 0x28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d102      	bne.n	80013e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	f000 fbaf 	bl	8001b42 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013e4:	4bcf      	ldr	r3, [pc, #828]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	220c      	movs	r2, #12
 80013ea:	4013      	ands	r3, r2
 80013ec:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013ee:	4bcd      	ldr	r3, [pc, #820]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80013f0:	68da      	ldr	r2, [r3, #12]
 80013f2:	2380      	movs	r3, #128	@ 0x80
 80013f4:	025b      	lsls	r3, r3, #9
 80013f6:	4013      	ands	r3, r2
 80013f8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2201      	movs	r2, #1
 8001400:	4013      	ands	r3, r2
 8001402:	d100      	bne.n	8001406 <HAL_RCC_OscConfig+0x36>
 8001404:	e07e      	b.n	8001504 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001406:	6a3b      	ldr	r3, [r7, #32]
 8001408:	2b08      	cmp	r3, #8
 800140a:	d007      	beq.n	800141c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800140c:	6a3b      	ldr	r3, [r7, #32]
 800140e:	2b0c      	cmp	r3, #12
 8001410:	d112      	bne.n	8001438 <HAL_RCC_OscConfig+0x68>
 8001412:	69fa      	ldr	r2, [r7, #28]
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	025b      	lsls	r3, r3, #9
 8001418:	429a      	cmp	r2, r3
 800141a:	d10d      	bne.n	8001438 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800141c:	4bc1      	ldr	r3, [pc, #772]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	2380      	movs	r3, #128	@ 0x80
 8001422:	029b      	lsls	r3, r3, #10
 8001424:	4013      	ands	r3, r2
 8001426:	d100      	bne.n	800142a <HAL_RCC_OscConfig+0x5a>
 8001428:	e06b      	b.n	8001502 <HAL_RCC_OscConfig+0x132>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d167      	bne.n	8001502 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	f000 fb85 	bl	8001b42 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	2380      	movs	r3, #128	@ 0x80
 800143e:	025b      	lsls	r3, r3, #9
 8001440:	429a      	cmp	r2, r3
 8001442:	d107      	bne.n	8001454 <HAL_RCC_OscConfig+0x84>
 8001444:	4bb7      	ldr	r3, [pc, #732]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4bb6      	ldr	r3, [pc, #728]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800144a:	2180      	movs	r1, #128	@ 0x80
 800144c:	0249      	lsls	r1, r1, #9
 800144e:	430a      	orrs	r2, r1
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	e027      	b.n	80014a4 <HAL_RCC_OscConfig+0xd4>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	23a0      	movs	r3, #160	@ 0xa0
 800145a:	02db      	lsls	r3, r3, #11
 800145c:	429a      	cmp	r2, r3
 800145e:	d10e      	bne.n	800147e <HAL_RCC_OscConfig+0xae>
 8001460:	4bb0      	ldr	r3, [pc, #704]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	4baf      	ldr	r3, [pc, #700]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001466:	2180      	movs	r1, #128	@ 0x80
 8001468:	02c9      	lsls	r1, r1, #11
 800146a:	430a      	orrs	r2, r1
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	4bad      	ldr	r3, [pc, #692]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4bac      	ldr	r3, [pc, #688]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001474:	2180      	movs	r1, #128	@ 0x80
 8001476:	0249      	lsls	r1, r1, #9
 8001478:	430a      	orrs	r2, r1
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	e012      	b.n	80014a4 <HAL_RCC_OscConfig+0xd4>
 800147e:	4ba9      	ldr	r3, [pc, #676]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4ba8      	ldr	r3, [pc, #672]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001484:	49a8      	ldr	r1, [pc, #672]	@ (8001728 <HAL_RCC_OscConfig+0x358>)
 8001486:	400a      	ands	r2, r1
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	4ba6      	ldr	r3, [pc, #664]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	2380      	movs	r3, #128	@ 0x80
 8001490:	025b      	lsls	r3, r3, #9
 8001492:	4013      	ands	r3, r2
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	4ba2      	ldr	r3, [pc, #648]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	4ba1      	ldr	r3, [pc, #644]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800149e:	49a3      	ldr	r1, [pc, #652]	@ (800172c <HAL_RCC_OscConfig+0x35c>)
 80014a0:	400a      	ands	r2, r1
 80014a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d015      	beq.n	80014d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ac:	f7ff fd20 	bl	8000ef0 <HAL_GetTick>
 80014b0:	0003      	movs	r3, r0
 80014b2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014b4:	e009      	b.n	80014ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014b6:	f7ff fd1b 	bl	8000ef0 <HAL_GetTick>
 80014ba:	0002      	movs	r2, r0
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	2b64      	cmp	r3, #100	@ 0x64
 80014c2:	d902      	bls.n	80014ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	f000 fb3c 	bl	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014ca:	4b96      	ldr	r3, [pc, #600]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	2380      	movs	r3, #128	@ 0x80
 80014d0:	029b      	lsls	r3, r3, #10
 80014d2:	4013      	ands	r3, r2
 80014d4:	d0ef      	beq.n	80014b6 <HAL_RCC_OscConfig+0xe6>
 80014d6:	e015      	b.n	8001504 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d8:	f7ff fd0a 	bl	8000ef0 <HAL_GetTick>
 80014dc:	0003      	movs	r3, r0
 80014de:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014e0:	e008      	b.n	80014f4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014e2:	f7ff fd05 	bl	8000ef0 <HAL_GetTick>
 80014e6:	0002      	movs	r2, r0
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	2b64      	cmp	r3, #100	@ 0x64
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e326      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014f4:	4b8b      	ldr	r3, [pc, #556]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2380      	movs	r3, #128	@ 0x80
 80014fa:	029b      	lsls	r3, r3, #10
 80014fc:	4013      	ands	r3, r2
 80014fe:	d1f0      	bne.n	80014e2 <HAL_RCC_OscConfig+0x112>
 8001500:	e000      	b.n	8001504 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001502:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2202      	movs	r2, #2
 800150a:	4013      	ands	r3, r2
 800150c:	d100      	bne.n	8001510 <HAL_RCC_OscConfig+0x140>
 800150e:	e08b      	b.n	8001628 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001516:	6a3b      	ldr	r3, [r7, #32]
 8001518:	2b04      	cmp	r3, #4
 800151a:	d005      	beq.n	8001528 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800151c:	6a3b      	ldr	r3, [r7, #32]
 800151e:	2b0c      	cmp	r3, #12
 8001520:	d13e      	bne.n	80015a0 <HAL_RCC_OscConfig+0x1d0>
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d13b      	bne.n	80015a0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001528:	4b7e      	ldr	r3, [pc, #504]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2204      	movs	r2, #4
 800152e:	4013      	ands	r3, r2
 8001530:	d004      	beq.n	800153c <HAL_RCC_OscConfig+0x16c>
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e302      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153c:	4b79      	ldr	r3, [pc, #484]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	4a7b      	ldr	r2, [pc, #492]	@ (8001730 <HAL_RCC_OscConfig+0x360>)
 8001542:	4013      	ands	r3, r2
 8001544:	0019      	movs	r1, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	021a      	lsls	r2, r3, #8
 800154c:	4b75      	ldr	r3, [pc, #468]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800154e:	430a      	orrs	r2, r1
 8001550:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001552:	4b74      	ldr	r3, [pc, #464]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2209      	movs	r2, #9
 8001558:	4393      	bics	r3, r2
 800155a:	0019      	movs	r1, r3
 800155c:	4b71      	ldr	r3, [pc, #452]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800155e:	697a      	ldr	r2, [r7, #20]
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001564:	f000 fc40 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
 8001568:	0001      	movs	r1, r0
 800156a:	4b6e      	ldr	r3, [pc, #440]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	091b      	lsrs	r3, r3, #4
 8001570:	220f      	movs	r2, #15
 8001572:	4013      	ands	r3, r2
 8001574:	4a6f      	ldr	r2, [pc, #444]	@ (8001734 <HAL_RCC_OscConfig+0x364>)
 8001576:	5cd3      	ldrb	r3, [r2, r3]
 8001578:	000a      	movs	r2, r1
 800157a:	40da      	lsrs	r2, r3
 800157c:	4b6e      	ldr	r3, [pc, #440]	@ (8001738 <HAL_RCC_OscConfig+0x368>)
 800157e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001580:	4b6e      	ldr	r3, [pc, #440]	@ (800173c <HAL_RCC_OscConfig+0x36c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2513      	movs	r5, #19
 8001586:	197c      	adds	r4, r7, r5
 8001588:	0018      	movs	r0, r3
 800158a:	f7ff fbad 	bl	8000ce8 <HAL_InitTick>
 800158e:	0003      	movs	r3, r0
 8001590:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001592:	197b      	adds	r3, r7, r5
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d046      	beq.n	8001628 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800159a:	197b      	adds	r3, r7, r5
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	e2d0      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d027      	beq.n	80015f6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2209      	movs	r2, #9
 80015ac:	4393      	bics	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80015b2:	697a      	ldr	r2, [r7, #20]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fc9a 	bl	8000ef0 <HAL_GetTick>
 80015bc:	0003      	movs	r3, r0
 80015be:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c2:	f7ff fc95 	bl	8000ef0 <HAL_GetTick>
 80015c6:	0002      	movs	r2, r0
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e2b6      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015d4:	4b53      	ldr	r3, [pc, #332]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2204      	movs	r2, #4
 80015da:	4013      	ands	r3, r2
 80015dc:	d0f1      	beq.n	80015c2 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015de:	4b51      	ldr	r3, [pc, #324]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	4a53      	ldr	r2, [pc, #332]	@ (8001730 <HAL_RCC_OscConfig+0x360>)
 80015e4:	4013      	ands	r3, r2
 80015e6:	0019      	movs	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	021a      	lsls	r2, r3, #8
 80015ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80015f0:	430a      	orrs	r2, r1
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	e018      	b.n	8001628 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80015fc:	2101      	movs	r1, #1
 80015fe:	438a      	bics	r2, r1
 8001600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001602:	f7ff fc75 	bl	8000ef0 <HAL_GetTick>
 8001606:	0003      	movs	r3, r0
 8001608:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160c:	f7ff fc70 	bl	8000ef0 <HAL_GetTick>
 8001610:	0002      	movs	r2, r0
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e291      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800161e:	4b41      	ldr	r3, [pc, #260]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2204      	movs	r2, #4
 8001624:	4013      	ands	r3, r2
 8001626:	d1f1      	bne.n	800160c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2210      	movs	r2, #16
 800162e:	4013      	ands	r3, r2
 8001630:	d100      	bne.n	8001634 <HAL_RCC_OscConfig+0x264>
 8001632:	e0a1      	b.n	8001778 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001634:	6a3b      	ldr	r3, [r7, #32]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d140      	bne.n	80016bc <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800163a:	4b3a      	ldr	r3, [pc, #232]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	2380      	movs	r3, #128	@ 0x80
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4013      	ands	r3, r2
 8001644:	d005      	beq.n	8001652 <HAL_RCC_OscConfig+0x282>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e277      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001652:	4b34      	ldr	r3, [pc, #208]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	4a3a      	ldr	r2, [pc, #232]	@ (8001740 <HAL_RCC_OscConfig+0x370>)
 8001658:	4013      	ands	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001660:	4b30      	ldr	r3, [pc, #192]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001662:	430a      	orrs	r2, r1
 8001664:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001666:	4b2f      	ldr	r3, [pc, #188]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	0a19      	lsrs	r1, r3, #8
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	061a      	lsls	r2, r3, #24
 8001674:	4b2b      	ldr	r3, [pc, #172]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001676:	430a      	orrs	r2, r1
 8001678:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800167e:	0b5b      	lsrs	r3, r3, #13
 8001680:	3301      	adds	r3, #1
 8001682:	2280      	movs	r2, #128	@ 0x80
 8001684:	0212      	lsls	r2, r2, #8
 8001686:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001688:	4b26      	ldr	r3, [pc, #152]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	091b      	lsrs	r3, r3, #4
 800168e:	210f      	movs	r1, #15
 8001690:	400b      	ands	r3, r1
 8001692:	4928      	ldr	r1, [pc, #160]	@ (8001734 <HAL_RCC_OscConfig+0x364>)
 8001694:	5ccb      	ldrb	r3, [r1, r3]
 8001696:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001698:	4b27      	ldr	r3, [pc, #156]	@ (8001738 <HAL_RCC_OscConfig+0x368>)
 800169a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800169c:	4b27      	ldr	r3, [pc, #156]	@ (800173c <HAL_RCC_OscConfig+0x36c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2513      	movs	r5, #19
 80016a2:	197c      	adds	r4, r7, r5
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff fb1f 	bl	8000ce8 <HAL_InitTick>
 80016aa:	0003      	movs	r3, r0
 80016ac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80016ae:	197b      	adds	r3, r7, r5
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d060      	beq.n	8001778 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80016b6:	197b      	adds	r3, r7, r5
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	e242      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69db      	ldr	r3, [r3, #28]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d03f      	beq.n	8001744 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016c4:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80016ca:	2180      	movs	r1, #128	@ 0x80
 80016cc:	0049      	lsls	r1, r1, #1
 80016ce:	430a      	orrs	r2, r1
 80016d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d2:	f7ff fc0d 	bl	8000ef0 <HAL_GetTick>
 80016d6:	0003      	movs	r3, r0
 80016d8:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016dc:	f7ff fc08 	bl	8000ef0 <HAL_GetTick>
 80016e0:	0002      	movs	r2, r0
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e229      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	2380      	movs	r3, #128	@ 0x80
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4013      	ands	r3, r2
 80016f8:	d0f0      	beq.n	80016dc <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	4a10      	ldr	r2, [pc, #64]	@ (8001740 <HAL_RCC_OscConfig+0x370>)
 8001700:	4013      	ands	r3, r2
 8001702:	0019      	movs	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001708:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800170a:	430a      	orrs	r2, r1
 800170c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800170e:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	021b      	lsls	r3, r3, #8
 8001714:	0a19      	lsrs	r1, r3, #8
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	061a      	lsls	r2, r3, #24
 800171c:	4b01      	ldr	r3, [pc, #4]	@ (8001724 <HAL_RCC_OscConfig+0x354>)
 800171e:	430a      	orrs	r2, r1
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	e029      	b.n	8001778 <HAL_RCC_OscConfig+0x3a8>
 8001724:	40021000 	.word	0x40021000
 8001728:	fffeffff 	.word	0xfffeffff
 800172c:	fffbffff 	.word	0xfffbffff
 8001730:	ffffe0ff 	.word	0xffffe0ff
 8001734:	08003a90 	.word	0x08003a90
 8001738:	20000000 	.word	0x20000000
 800173c:	20000004 	.word	0x20000004
 8001740:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001744:	4bbd      	ldr	r3, [pc, #756]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4bbc      	ldr	r3, [pc, #752]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800174a:	49bd      	ldr	r1, [pc, #756]	@ (8001a40 <HAL_RCC_OscConfig+0x670>)
 800174c:	400a      	ands	r2, r1
 800174e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001750:	f7ff fbce 	bl	8000ef0 <HAL_GetTick>
 8001754:	0003      	movs	r3, r0
 8001756:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800175a:	f7ff fbc9 	bl	8000ef0 <HAL_GetTick>
 800175e:	0002      	movs	r2, r0
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e1ea      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800176c:	4bb3      	ldr	r3, [pc, #716]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	2380      	movs	r3, #128	@ 0x80
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	4013      	ands	r3, r2
 8001776:	d1f0      	bne.n	800175a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2208      	movs	r2, #8
 800177e:	4013      	ands	r3, r2
 8001780:	d036      	beq.n	80017f0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d019      	beq.n	80017be <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800178a:	4bac      	ldr	r3, [pc, #688]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800178c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800178e:	4bab      	ldr	r3, [pc, #684]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001790:	2101      	movs	r1, #1
 8001792:	430a      	orrs	r2, r1
 8001794:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001796:	f7ff fbab 	bl	8000ef0 <HAL_GetTick>
 800179a:	0003      	movs	r3, r0
 800179c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a0:	f7ff fba6 	bl	8000ef0 <HAL_GetTick>
 80017a4:	0002      	movs	r2, r0
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e1c7      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017b2:	4ba2      	ldr	r3, [pc, #648]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80017b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017b6:	2202      	movs	r2, #2
 80017b8:	4013      	ands	r3, r2
 80017ba:	d0f1      	beq.n	80017a0 <HAL_RCC_OscConfig+0x3d0>
 80017bc:	e018      	b.n	80017f0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017be:	4b9f      	ldr	r3, [pc, #636]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80017c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017c2:	4b9e      	ldr	r3, [pc, #632]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80017c4:	2101      	movs	r1, #1
 80017c6:	438a      	bics	r2, r1
 80017c8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ca:	f7ff fb91 	bl	8000ef0 <HAL_GetTick>
 80017ce:	0003      	movs	r3, r0
 80017d0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d4:	f7ff fb8c 	bl	8000ef0 <HAL_GetTick>
 80017d8:	0002      	movs	r2, r0
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e1ad      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017e6:	4b95      	ldr	r3, [pc, #596]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80017e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017ea:	2202      	movs	r2, #2
 80017ec:	4013      	ands	r3, r2
 80017ee:	d1f1      	bne.n	80017d4 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2204      	movs	r2, #4
 80017f6:	4013      	ands	r3, r2
 80017f8:	d100      	bne.n	80017fc <HAL_RCC_OscConfig+0x42c>
 80017fa:	e0ae      	b.n	800195a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017fc:	2027      	movs	r0, #39	@ 0x27
 80017fe:	183b      	adds	r3, r7, r0
 8001800:	2200      	movs	r2, #0
 8001802:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001804:	4b8d      	ldr	r3, [pc, #564]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001806:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001808:	2380      	movs	r3, #128	@ 0x80
 800180a:	055b      	lsls	r3, r3, #21
 800180c:	4013      	ands	r3, r2
 800180e:	d109      	bne.n	8001824 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001810:	4b8a      	ldr	r3, [pc, #552]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001812:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001814:	4b89      	ldr	r3, [pc, #548]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001816:	2180      	movs	r1, #128	@ 0x80
 8001818:	0549      	lsls	r1, r1, #21
 800181a:	430a      	orrs	r2, r1
 800181c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800181e:	183b      	adds	r3, r7, r0
 8001820:	2201      	movs	r2, #1
 8001822:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001824:	4b87      	ldr	r3, [pc, #540]	@ (8001a44 <HAL_RCC_OscConfig+0x674>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	2380      	movs	r3, #128	@ 0x80
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4013      	ands	r3, r2
 800182e:	d11a      	bne.n	8001866 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001830:	4b84      	ldr	r3, [pc, #528]	@ (8001a44 <HAL_RCC_OscConfig+0x674>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4b83      	ldr	r3, [pc, #524]	@ (8001a44 <HAL_RCC_OscConfig+0x674>)
 8001836:	2180      	movs	r1, #128	@ 0x80
 8001838:	0049      	lsls	r1, r1, #1
 800183a:	430a      	orrs	r2, r1
 800183c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800183e:	f7ff fb57 	bl	8000ef0 <HAL_GetTick>
 8001842:	0003      	movs	r3, r0
 8001844:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001848:	f7ff fb52 	bl	8000ef0 <HAL_GetTick>
 800184c:	0002      	movs	r2, r0
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b64      	cmp	r3, #100	@ 0x64
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e173      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185a:	4b7a      	ldr	r3, [pc, #488]	@ (8001a44 <HAL_RCC_OscConfig+0x674>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	2380      	movs	r3, #128	@ 0x80
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	4013      	ands	r3, r2
 8001864:	d0f0      	beq.n	8001848 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689a      	ldr	r2, [r3, #8]
 800186a:	2380      	movs	r3, #128	@ 0x80
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	429a      	cmp	r2, r3
 8001870:	d107      	bne.n	8001882 <HAL_RCC_OscConfig+0x4b2>
 8001872:	4b72      	ldr	r3, [pc, #456]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001874:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001876:	4b71      	ldr	r3, [pc, #452]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001878:	2180      	movs	r1, #128	@ 0x80
 800187a:	0049      	lsls	r1, r1, #1
 800187c:	430a      	orrs	r2, r1
 800187e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001880:	e031      	b.n	80018e6 <HAL_RCC_OscConfig+0x516>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10c      	bne.n	80018a4 <HAL_RCC_OscConfig+0x4d4>
 800188a:	4b6c      	ldr	r3, [pc, #432]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800188c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800188e:	4b6b      	ldr	r3, [pc, #428]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001890:	496b      	ldr	r1, [pc, #428]	@ (8001a40 <HAL_RCC_OscConfig+0x670>)
 8001892:	400a      	ands	r2, r1
 8001894:	651a      	str	r2, [r3, #80]	@ 0x50
 8001896:	4b69      	ldr	r3, [pc, #420]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001898:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800189a:	4b68      	ldr	r3, [pc, #416]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800189c:	496a      	ldr	r1, [pc, #424]	@ (8001a48 <HAL_RCC_OscConfig+0x678>)
 800189e:	400a      	ands	r2, r1
 80018a0:	651a      	str	r2, [r3, #80]	@ 0x50
 80018a2:	e020      	b.n	80018e6 <HAL_RCC_OscConfig+0x516>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	23a0      	movs	r3, #160	@ 0xa0
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d10e      	bne.n	80018ce <HAL_RCC_OscConfig+0x4fe>
 80018b0:	4b62      	ldr	r3, [pc, #392]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018b4:	4b61      	ldr	r3, [pc, #388]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018b6:	2180      	movs	r1, #128	@ 0x80
 80018b8:	00c9      	lsls	r1, r1, #3
 80018ba:	430a      	orrs	r2, r1
 80018bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80018be:	4b5f      	ldr	r3, [pc, #380]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018c2:	4b5e      	ldr	r3, [pc, #376]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018c4:	2180      	movs	r1, #128	@ 0x80
 80018c6:	0049      	lsls	r1, r1, #1
 80018c8:	430a      	orrs	r2, r1
 80018ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80018cc:	e00b      	b.n	80018e6 <HAL_RCC_OscConfig+0x516>
 80018ce:	4b5b      	ldr	r3, [pc, #364]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018d2:	4b5a      	ldr	r3, [pc, #360]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018d4:	495a      	ldr	r1, [pc, #360]	@ (8001a40 <HAL_RCC_OscConfig+0x670>)
 80018d6:	400a      	ands	r2, r1
 80018d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80018da:	4b58      	ldr	r3, [pc, #352]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018de:	4b57      	ldr	r3, [pc, #348]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80018e0:	4959      	ldr	r1, [pc, #356]	@ (8001a48 <HAL_RCC_OscConfig+0x678>)
 80018e2:	400a      	ands	r2, r1
 80018e4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d015      	beq.n	800191a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ee:	f7ff faff 	bl	8000ef0 <HAL_GetTick>
 80018f2:	0003      	movs	r3, r0
 80018f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018f6:	e009      	b.n	800190c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018f8:	f7ff fafa 	bl	8000ef0 <HAL_GetTick>
 80018fc:	0002      	movs	r2, r0
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	4a52      	ldr	r2, [pc, #328]	@ (8001a4c <HAL_RCC_OscConfig+0x67c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e11a      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800190c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800190e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001910:	2380      	movs	r3, #128	@ 0x80
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4013      	ands	r3, r2
 8001916:	d0ef      	beq.n	80018f8 <HAL_RCC_OscConfig+0x528>
 8001918:	e014      	b.n	8001944 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191a:	f7ff fae9 	bl	8000ef0 <HAL_GetTick>
 800191e:	0003      	movs	r3, r0
 8001920:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001922:	e009      	b.n	8001938 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001924:	f7ff fae4 	bl	8000ef0 <HAL_GetTick>
 8001928:	0002      	movs	r2, r0
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	4a47      	ldr	r2, [pc, #284]	@ (8001a4c <HAL_RCC_OscConfig+0x67c>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e104      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001938:	4b40      	ldr	r3, [pc, #256]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800193a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800193c:	2380      	movs	r3, #128	@ 0x80
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	4013      	ands	r3, r2
 8001942:	d1ef      	bne.n	8001924 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001944:	2327      	movs	r3, #39	@ 0x27
 8001946:	18fb      	adds	r3, r7, r3
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d105      	bne.n	800195a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800194e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001950:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001952:	4b3a      	ldr	r3, [pc, #232]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001954:	493e      	ldr	r1, [pc, #248]	@ (8001a50 <HAL_RCC_OscConfig+0x680>)
 8001956:	400a      	ands	r2, r1
 8001958:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2220      	movs	r2, #32
 8001960:	4013      	ands	r3, r2
 8001962:	d049      	beq.n	80019f8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d026      	beq.n	80019ba <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800196c:	4b33      	ldr	r3, [pc, #204]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	4b32      	ldr	r3, [pc, #200]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001972:	2101      	movs	r1, #1
 8001974:	430a      	orrs	r2, r1
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	4b30      	ldr	r3, [pc, #192]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800197a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800197c:	4b2f      	ldr	r3, [pc, #188]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 800197e:	2101      	movs	r1, #1
 8001980:	430a      	orrs	r2, r1
 8001982:	635a      	str	r2, [r3, #52]	@ 0x34
 8001984:	4b33      	ldr	r3, [pc, #204]	@ (8001a54 <HAL_RCC_OscConfig+0x684>)
 8001986:	6a1a      	ldr	r2, [r3, #32]
 8001988:	4b32      	ldr	r3, [pc, #200]	@ (8001a54 <HAL_RCC_OscConfig+0x684>)
 800198a:	2180      	movs	r1, #128	@ 0x80
 800198c:	0189      	lsls	r1, r1, #6
 800198e:	430a      	orrs	r2, r1
 8001990:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001992:	f7ff faad 	bl	8000ef0 <HAL_GetTick>
 8001996:	0003      	movs	r3, r0
 8001998:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800199c:	f7ff faa8 	bl	8000ef0 <HAL_GetTick>
 80019a0:	0002      	movs	r2, r0
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e0c9      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019ae:	4b23      	ldr	r3, [pc, #140]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	2202      	movs	r2, #2
 80019b4:	4013      	ands	r3, r2
 80019b6:	d0f1      	beq.n	800199c <HAL_RCC_OscConfig+0x5cc>
 80019b8:	e01e      	b.n	80019f8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80019ba:	4b20      	ldr	r3, [pc, #128]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80019bc:	689a      	ldr	r2, [r3, #8]
 80019be:	4b1f      	ldr	r3, [pc, #124]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80019c0:	2101      	movs	r1, #1
 80019c2:	438a      	bics	r2, r1
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	4b23      	ldr	r3, [pc, #140]	@ (8001a54 <HAL_RCC_OscConfig+0x684>)
 80019c8:	6a1a      	ldr	r2, [r3, #32]
 80019ca:	4b22      	ldr	r3, [pc, #136]	@ (8001a54 <HAL_RCC_OscConfig+0x684>)
 80019cc:	4922      	ldr	r1, [pc, #136]	@ (8001a58 <HAL_RCC_OscConfig+0x688>)
 80019ce:	400a      	ands	r2, r1
 80019d0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d2:	f7ff fa8d 	bl	8000ef0 <HAL_GetTick>
 80019d6:	0003      	movs	r3, r0
 80019d8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019dc:	f7ff fa88 	bl	8000ef0 <HAL_GetTick>
 80019e0:	0002      	movs	r2, r0
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e0a9      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019ee:	4b13      	ldr	r3, [pc, #76]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	2202      	movs	r2, #2
 80019f4:	4013      	ands	r3, r2
 80019f6:	d1f1      	bne.n	80019dc <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d100      	bne.n	8001a02 <HAL_RCC_OscConfig+0x632>
 8001a00:	e09e      	b.n	8001b40 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a02:	6a3b      	ldr	r3, [r7, #32]
 8001a04:	2b0c      	cmp	r3, #12
 8001a06:	d100      	bne.n	8001a0a <HAL_RCC_OscConfig+0x63a>
 8001a08:	e077      	b.n	8001afa <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d158      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a12:	4b0a      	ldr	r3, [pc, #40]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <HAL_RCC_OscConfig+0x66c>)
 8001a18:	4910      	ldr	r1, [pc, #64]	@ (8001a5c <HAL_RCC_OscConfig+0x68c>)
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fa67 	bl	8000ef0 <HAL_GetTick>
 8001a22:	0003      	movs	r3, r0
 8001a24:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a26:	e01b      	b.n	8001a60 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a28:	f7ff fa62 	bl	8000ef0 <HAL_GetTick>
 8001a2c:	0002      	movs	r2, r0
 8001a2e:	69bb      	ldr	r3, [r7, #24]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d914      	bls.n	8001a60 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e083      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
 8001a3a:	46c0      	nop			@ (mov r8, r8)
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	fffffeff 	.word	0xfffffeff
 8001a44:	40007000 	.word	0x40007000
 8001a48:	fffffbff 	.word	0xfffffbff
 8001a4c:	00001388 	.word	0x00001388
 8001a50:	efffffff 	.word	0xefffffff
 8001a54:	40010000 	.word	0x40010000
 8001a58:	ffffdfff 	.word	0xffffdfff
 8001a5c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a60:	4b3a      	ldr	r3, [pc, #232]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	2380      	movs	r3, #128	@ 0x80
 8001a66:	049b      	lsls	r3, r3, #18
 8001a68:	4013      	ands	r3, r2
 8001a6a:	d1dd      	bne.n	8001a28 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a6c:	4b37      	ldr	r3, [pc, #220]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	4a37      	ldr	r2, [pc, #220]	@ (8001b50 <HAL_RCC_OscConfig+0x780>)
 8001a72:	4013      	ands	r3, r2
 8001a74:	0019      	movs	r1, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a84:	431a      	orrs	r2, r3
 8001a86:	4b31      	ldr	r3, [pc, #196]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b2e      	ldr	r3, [pc, #184]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001a92:	2180      	movs	r1, #128	@ 0x80
 8001a94:	0449      	lsls	r1, r1, #17
 8001a96:	430a      	orrs	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fa29 	bl	8000ef0 <HAL_GetTick>
 8001a9e:	0003      	movs	r3, r0
 8001aa0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa4:	f7ff fa24 	bl	8000ef0 <HAL_GetTick>
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e045      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ab6:	4b25      	ldr	r3, [pc, #148]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	2380      	movs	r3, #128	@ 0x80
 8001abc:	049b      	lsls	r3, r3, #18
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d0f0      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x6d4>
 8001ac2:	e03d      	b.n	8001b40 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac4:	4b21      	ldr	r3, [pc, #132]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4b20      	ldr	r3, [pc, #128]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001aca:	4922      	ldr	r1, [pc, #136]	@ (8001b54 <HAL_RCC_OscConfig+0x784>)
 8001acc:	400a      	ands	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad0:	f7ff fa0e 	bl	8000ef0 <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ada:	f7ff fa09 	bl	8000ef0 <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e02a      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001aec:	4b17      	ldr	r3, [pc, #92]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	2380      	movs	r3, #128	@ 0x80
 8001af2:	049b      	lsls	r3, r3, #18
 8001af4:	4013      	ands	r3, r2
 8001af6:	d1f0      	bne.n	8001ada <HAL_RCC_OscConfig+0x70a>
 8001af8:	e022      	b.n	8001b40 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d101      	bne.n	8001b06 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e01d      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b06:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <HAL_RCC_OscConfig+0x77c>)
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0c:	69fa      	ldr	r2, [r7, #28]
 8001b0e:	2380      	movs	r3, #128	@ 0x80
 8001b10:	025b      	lsls	r3, r3, #9
 8001b12:	401a      	ands	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d10f      	bne.n	8001b3c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b1c:	69fa      	ldr	r2, [r7, #28]
 8001b1e:	23f0      	movs	r3, #240	@ 0xf0
 8001b20:	039b      	lsls	r3, r3, #14
 8001b22:	401a      	ands	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d107      	bne.n	8001b3c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b2c:	69fa      	ldr	r2, [r7, #28]
 8001b2e:	23c0      	movs	r3, #192	@ 0xc0
 8001b30:	041b      	lsls	r3, r3, #16
 8001b32:	401a      	ands	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d001      	beq.n	8001b40 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e000      	b.n	8001b42 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	0018      	movs	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	b00a      	add	sp, #40	@ 0x28
 8001b48:	bdb0      	pop	{r4, r5, r7, pc}
 8001b4a:	46c0      	nop			@ (mov r8, r8)
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	ff02ffff 	.word	0xff02ffff
 8001b54:	feffffff 	.word	0xfeffffff

08001b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b58:	b5b0      	push	{r4, r5, r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e128      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b6c:	4b96      	ldr	r3, [pc, #600]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2201      	movs	r2, #1
 8001b72:	4013      	ands	r3, r2
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d91e      	bls.n	8001bb8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7a:	4b93      	ldr	r3, [pc, #588]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	4393      	bics	r3, r2
 8001b82:	0019      	movs	r1, r3
 8001b84:	4b90      	ldr	r3, [pc, #576]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001b86:	683a      	ldr	r2, [r7, #0]
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b8c:	f7ff f9b0 	bl	8000ef0 <HAL_GetTick>
 8001b90:	0003      	movs	r3, r0
 8001b92:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b94:	e009      	b.n	8001baa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b96:	f7ff f9ab 	bl	8000ef0 <HAL_GetTick>
 8001b9a:	0002      	movs	r2, r0
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	4a8a      	ldr	r2, [pc, #552]	@ (8001dcc <HAL_RCC_ClockConfig+0x274>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e109      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001baa:	4b87      	ldr	r3, [pc, #540]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	683a      	ldr	r2, [r7, #0]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d1ee      	bne.n	8001b96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d009      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc2:	4b83      	ldr	r3, [pc, #524]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	22f0      	movs	r2, #240	@ 0xf0
 8001bc8:	4393      	bics	r3, r2
 8001bca:	0019      	movs	r1, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	4b7f      	ldr	r3, [pc, #508]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d100      	bne.n	8001be2 <HAL_RCC_ClockConfig+0x8a>
 8001be0:	e089      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d107      	bne.n	8001bfa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bea:	4b79      	ldr	r3, [pc, #484]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	2380      	movs	r3, #128	@ 0x80
 8001bf0:	029b      	lsls	r3, r3, #10
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d120      	bne.n	8001c38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e0e1      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	2b03      	cmp	r3, #3
 8001c00:	d107      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c02:	4b73      	ldr	r3, [pc, #460]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	2380      	movs	r3, #128	@ 0x80
 8001c08:	049b      	lsls	r3, r3, #18
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d114      	bne.n	8001c38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e0d5      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d106      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2204      	movs	r2, #4
 8001c20:	4013      	ands	r3, r2
 8001c22:	d109      	bne.n	8001c38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e0ca      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c28:	4b69      	ldr	r3, [pc, #420]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	2380      	movs	r3, #128	@ 0x80
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	4013      	ands	r3, r2
 8001c32:	d101      	bne.n	8001c38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e0c2      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c38:	4b65      	ldr	r3, [pc, #404]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	4393      	bics	r3, r2
 8001c40:	0019      	movs	r1, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685a      	ldr	r2, [r3, #4]
 8001c46:	4b62      	ldr	r3, [pc, #392]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c4c:	f7ff f950 	bl	8000ef0 <HAL_GetTick>
 8001c50:	0003      	movs	r3, r0
 8001c52:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d111      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c5c:	e009      	b.n	8001c72 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c5e:	f7ff f947 	bl	8000ef0 <HAL_GetTick>
 8001c62:	0002      	movs	r2, r0
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	4a58      	ldr	r2, [pc, #352]	@ (8001dcc <HAL_RCC_ClockConfig+0x274>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e0a5      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c72:	4b57      	ldr	r3, [pc, #348]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	220c      	movs	r2, #12
 8001c78:	4013      	ands	r3, r2
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	d1ef      	bne.n	8001c5e <HAL_RCC_ClockConfig+0x106>
 8001c7e:	e03a      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	d111      	bne.n	8001cac <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c88:	e009      	b.n	8001c9e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8a:	f7ff f931 	bl	8000ef0 <HAL_GetTick>
 8001c8e:	0002      	movs	r2, r0
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	4a4d      	ldr	r2, [pc, #308]	@ (8001dcc <HAL_RCC_ClockConfig+0x274>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e08f      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c9e:	4b4c      	ldr	r3, [pc, #304]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	220c      	movs	r2, #12
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	2b0c      	cmp	r3, #12
 8001ca8:	d1ef      	bne.n	8001c8a <HAL_RCC_ClockConfig+0x132>
 8001caa:	e024      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d11b      	bne.n	8001cec <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cb4:	e009      	b.n	8001cca <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb6:	f7ff f91b 	bl	8000ef0 <HAL_GetTick>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	4a42      	ldr	r2, [pc, #264]	@ (8001dcc <HAL_RCC_ClockConfig+0x274>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e079      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cca:	4b41      	ldr	r3, [pc, #260]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	220c      	movs	r2, #12
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	d1ef      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0x15e>
 8001cd6:	e00e      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd8:	f7ff f90a 	bl	8000ef0 <HAL_GetTick>
 8001cdc:	0002      	movs	r2, r0
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	4a3a      	ldr	r2, [pc, #232]	@ (8001dcc <HAL_RCC_ClockConfig+0x274>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e068      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001cec:	4b38      	ldr	r3, [pc, #224]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	220c      	movs	r2, #12
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cf6:	4b34      	ldr	r3, [pc, #208]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	683a      	ldr	r2, [r7, #0]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d21e      	bcs.n	8001d42 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d04:	4b30      	ldr	r3, [pc, #192]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	4393      	bics	r3, r2
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	430a      	orrs	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d16:	f7ff f8eb 	bl	8000ef0 <HAL_GetTick>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1e:	e009      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d20:	f7ff f8e6 	bl	8000ef0 <HAL_GetTick>
 8001d24:	0002      	movs	r2, r0
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	4a28      	ldr	r2, [pc, #160]	@ (8001dcc <HAL_RCC_ClockConfig+0x274>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e044      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d34:	4b24      	ldr	r3, [pc, #144]	@ (8001dc8 <HAL_RCC_ClockConfig+0x270>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	683a      	ldr	r2, [r7, #0]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d1ee      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2204      	movs	r2, #4
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d009      	beq.n	8001d60 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d4c:	4b20      	ldr	r3, [pc, #128]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	4a20      	ldr	r2, [pc, #128]	@ (8001dd4 <HAL_RCC_ClockConfig+0x27c>)
 8001d52:	4013      	ands	r3, r2
 8001d54:	0019      	movs	r1, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68da      	ldr	r2, [r3, #12]
 8001d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2208      	movs	r2, #8
 8001d66:	4013      	ands	r3, r2
 8001d68:	d00a      	beq.n	8001d80 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d6a:	4b19      	ldr	r3, [pc, #100]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001dd8 <HAL_RCC_ClockConfig+0x280>)
 8001d70:	4013      	ands	r3, r2
 8001d72:	0019      	movs	r1, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	00da      	lsls	r2, r3, #3
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d80:	f000 f832 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
 8001d84:	0001      	movs	r1, r0
 8001d86:	4b12      	ldr	r3, [pc, #72]	@ (8001dd0 <HAL_RCC_ClockConfig+0x278>)
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	091b      	lsrs	r3, r3, #4
 8001d8c:	220f      	movs	r2, #15
 8001d8e:	4013      	ands	r3, r2
 8001d90:	4a12      	ldr	r2, [pc, #72]	@ (8001ddc <HAL_RCC_ClockConfig+0x284>)
 8001d92:	5cd3      	ldrb	r3, [r2, r3]
 8001d94:	000a      	movs	r2, r1
 8001d96:	40da      	lsrs	r2, r3
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <HAL_RCC_ClockConfig+0x288>)
 8001d9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d9c:	4b11      	ldr	r3, [pc, #68]	@ (8001de4 <HAL_RCC_ClockConfig+0x28c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	250b      	movs	r5, #11
 8001da2:	197c      	adds	r4, r7, r5
 8001da4:	0018      	movs	r0, r3
 8001da6:	f7fe ff9f 	bl	8000ce8 <HAL_InitTick>
 8001daa:	0003      	movs	r3, r0
 8001dac:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001dae:	197b      	adds	r3, r7, r5
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001db6:	197b      	adds	r3, r7, r5
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	e000      	b.n	8001dbe <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	b004      	add	sp, #16
 8001dc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001dc6:	46c0      	nop			@ (mov r8, r8)
 8001dc8:	40022000 	.word	0x40022000
 8001dcc:	00001388 	.word	0x00001388
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	fffff8ff 	.word	0xfffff8ff
 8001dd8:	ffffc7ff 	.word	0xffffc7ff
 8001ddc:	08003a90 	.word	0x08003a90
 8001de0:	20000000 	.word	0x20000000
 8001de4:	20000004 	.word	0x20000004

08001de8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001dee:	4b3c      	ldr	r3, [pc, #240]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	220c      	movs	r2, #12
 8001df8:	4013      	ands	r3, r2
 8001dfa:	2b0c      	cmp	r3, #12
 8001dfc:	d013      	beq.n	8001e26 <HAL_RCC_GetSysClockFreq+0x3e>
 8001dfe:	d85c      	bhi.n	8001eba <HAL_RCC_GetSysClockFreq+0xd2>
 8001e00:	2b04      	cmp	r3, #4
 8001e02:	d002      	beq.n	8001e0a <HAL_RCC_GetSysClockFreq+0x22>
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	d00b      	beq.n	8001e20 <HAL_RCC_GetSysClockFreq+0x38>
 8001e08:	e057      	b.n	8001eba <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e0a:	4b35      	ldr	r3, [pc, #212]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2210      	movs	r2, #16
 8001e10:	4013      	ands	r3, r2
 8001e12:	d002      	beq.n	8001e1a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001e14:	4b33      	ldr	r3, [pc, #204]	@ (8001ee4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001e16:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001e18:	e05d      	b.n	8001ed6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001e1a:	4b33      	ldr	r3, [pc, #204]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001e1c:	613b      	str	r3, [r7, #16]
      break;
 8001e1e:	e05a      	b.n	8001ed6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e20:	4b32      	ldr	r3, [pc, #200]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x104>)
 8001e22:	613b      	str	r3, [r7, #16]
      break;
 8001e24:	e057      	b.n	8001ed6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	0c9b      	lsrs	r3, r3, #18
 8001e2a:	220f      	movs	r2, #15
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e30:	5cd3      	ldrb	r3, [r2, r3]
 8001e32:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	0d9b      	lsrs	r3, r3, #22
 8001e38:	2203      	movs	r2, #3
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e40:	4b27      	ldr	r3, [pc, #156]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e42:	68da      	ldr	r2, [r3, #12]
 8001e44:	2380      	movs	r3, #128	@ 0x80
 8001e46:	025b      	lsls	r3, r3, #9
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d00f      	beq.n	8001e6c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	000a      	movs	r2, r1
 8001e50:	0152      	lsls	r2, r2, #5
 8001e52:	1a52      	subs	r2, r2, r1
 8001e54:	0193      	lsls	r3, r2, #6
 8001e56:	1a9b      	subs	r3, r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	185b      	adds	r3, r3, r1
 8001e5c:	025b      	lsls	r3, r3, #9
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	0018      	movs	r0, r3
 8001e62:	f7fe f951 	bl	8000108 <__udivsi3>
 8001e66:	0003      	movs	r3, r0
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	e023      	b.n	8001eb4 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2210      	movs	r2, #16
 8001e72:	4013      	ands	r3, r2
 8001e74:	d00f      	beq.n	8001e96 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001e76:	68b9      	ldr	r1, [r7, #8]
 8001e78:	000a      	movs	r2, r1
 8001e7a:	0152      	lsls	r2, r2, #5
 8001e7c:	1a52      	subs	r2, r2, r1
 8001e7e:	0193      	lsls	r3, r2, #6
 8001e80:	1a9b      	subs	r3, r3, r2
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	185b      	adds	r3, r3, r1
 8001e86:	021b      	lsls	r3, r3, #8
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	f7fe f93c 	bl	8000108 <__udivsi3>
 8001e90:	0003      	movs	r3, r0
 8001e92:	617b      	str	r3, [r7, #20]
 8001e94:	e00e      	b.n	8001eb4 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	000a      	movs	r2, r1
 8001e9a:	0152      	lsls	r2, r2, #5
 8001e9c:	1a52      	subs	r2, r2, r1
 8001e9e:	0193      	lsls	r3, r2, #6
 8001ea0:	1a9b      	subs	r3, r3, r2
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	185b      	adds	r3, r3, r1
 8001ea6:	029b      	lsls	r3, r3, #10
 8001ea8:	6879      	ldr	r1, [r7, #4]
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f7fe f92c 	bl	8000108 <__udivsi3>
 8001eb0:	0003      	movs	r3, r0
 8001eb2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	613b      	str	r3, [r7, #16]
      break;
 8001eb8:	e00d      	b.n	8001ed6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001eba:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	0b5b      	lsrs	r3, r3, #13
 8001ec0:	2207      	movs	r2, #7
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	2280      	movs	r2, #128	@ 0x80
 8001ecc:	0212      	lsls	r2, r2, #8
 8001ece:	409a      	lsls	r2, r3
 8001ed0:	0013      	movs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
      break;
 8001ed4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ed6:	693b      	ldr	r3, [r7, #16]
}
 8001ed8:	0018      	movs	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b006      	add	sp, #24
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	003d0900 	.word	0x003d0900
 8001ee8:	00f42400 	.word	0x00f42400
 8001eec:	007a1200 	.word	0x007a1200
 8001ef0:	08003aa8 	.word	0x08003aa8

08001ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef8:	4b02      	ldr	r3, [pc, #8]	@ (8001f04 <HAL_RCC_GetHCLKFreq+0x10>)
 8001efa:	681b      	ldr	r3, [r3, #0]
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	46c0      	nop			@ (mov r8, r8)
 8001f04:	20000000 	.word	0x20000000

08001f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f0c:	f7ff fff2 	bl	8001ef4 <HAL_RCC_GetHCLKFreq>
 8001f10:	0001      	movs	r1, r0
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	0a1b      	lsrs	r3, r3, #8
 8001f18:	2207      	movs	r2, #7
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	4a04      	ldr	r2, [pc, #16]	@ (8001f30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f1e:	5cd3      	ldrb	r3, [r2, r3]
 8001f20:	40d9      	lsrs	r1, r3
 8001f22:	000b      	movs	r3, r1
}
 8001f24:	0018      	movs	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	08003aa0 	.word	0x08003aa0

08001f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f38:	f7ff ffdc 	bl	8001ef4 <HAL_RCC_GetHCLKFreq>
 8001f3c:	0001      	movs	r1, r0
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	0adb      	lsrs	r3, r3, #11
 8001f44:	2207      	movs	r2, #7
 8001f46:	4013      	ands	r3, r2
 8001f48:	4a04      	ldr	r2, [pc, #16]	@ (8001f5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f4a:	5cd3      	ldrb	r3, [r2, r3]
 8001f4c:	40d9      	lsrs	r1, r3
 8001f4e:	000b      	movs	r3, r1
}
 8001f50:	0018      	movs	r0, r3
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	46c0      	nop			@ (mov r8, r8)
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	08003aa0 	.word	0x08003aa0

08001f60 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	220f      	movs	r2, #15
 8001f6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f70:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2203      	movs	r2, #3
 8001f76:	401a      	ands	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	22f0      	movs	r2, #240	@ 0xf0
 8001f82:	401a      	ands	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	23e0      	movs	r3, #224	@ 0xe0
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	401a      	ands	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	08da      	lsrs	r2, r3, #3
 8001f9c:	23e0      	movs	r3, #224	@ 0xe0
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	401a      	ands	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001fa6:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <HAL_RCC_GetClockConfig+0x60>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2201      	movs	r2, #1
 8001fac:	401a      	ands	r2, r3
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	601a      	str	r2, [r3, #0]
}
 8001fb2:	46c0      	nop			@ (mov r8, r8)
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	b002      	add	sp, #8
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	46c0      	nop			@ (mov r8, r8)
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40022000 	.word	0x40022000

08001fc4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001fcc:	2317      	movs	r3, #23
 8001fce:	18fb      	adds	r3, r7, r3
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2220      	movs	r2, #32
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d106      	bne.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	2380      	movs	r3, #128	@ 0x80
 8001fe4:	011b      	lsls	r3, r3, #4
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d100      	bne.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001fea:	e104      	b.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fec:	4bb1      	ldr	r3, [pc, #708]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ff0:	2380      	movs	r3, #128	@ 0x80
 8001ff2:	055b      	lsls	r3, r3, #21
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d10a      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ff8:	4bae      	ldr	r3, [pc, #696]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ffa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ffc:	4bad      	ldr	r3, [pc, #692]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ffe:	2180      	movs	r1, #128	@ 0x80
 8002000:	0549      	lsls	r1, r1, #21
 8002002:	430a      	orrs	r2, r1
 8002004:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002006:	2317      	movs	r3, #23
 8002008:	18fb      	adds	r3, r7, r3
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200e:	4baa      	ldr	r3, [pc, #680]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	2380      	movs	r3, #128	@ 0x80
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4013      	ands	r3, r2
 8002018:	d11a      	bne.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800201a:	4ba7      	ldr	r3, [pc, #668]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	4ba6      	ldr	r3, [pc, #664]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002020:	2180      	movs	r1, #128	@ 0x80
 8002022:	0049      	lsls	r1, r1, #1
 8002024:	430a      	orrs	r2, r1
 8002026:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002028:	f7fe ff62 	bl	8000ef0 <HAL_GetTick>
 800202c:	0003      	movs	r3, r0
 800202e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002030:	e008      	b.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002032:	f7fe ff5d 	bl	8000ef0 <HAL_GetTick>
 8002036:	0002      	movs	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b64      	cmp	r3, #100	@ 0x64
 800203e:	d901      	bls.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e133      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002044:	4b9c      	ldr	r3, [pc, #624]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	2380      	movs	r3, #128	@ 0x80
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	4013      	ands	r3, r2
 800204e:	d0f0      	beq.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002050:	4b98      	ldr	r3, [pc, #608]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	23c0      	movs	r3, #192	@ 0xc0
 8002056:	039b      	lsls	r3, r3, #14
 8002058:	4013      	ands	r3, r2
 800205a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	23c0      	movs	r3, #192	@ 0xc0
 8002062:	039b      	lsls	r3, r3, #14
 8002064:	4013      	ands	r3, r2
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	429a      	cmp	r2, r3
 800206a:	d107      	bne.n	800207c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	23c0      	movs	r3, #192	@ 0xc0
 8002072:	039b      	lsls	r3, r3, #14
 8002074:	4013      	ands	r3, r2
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	429a      	cmp	r2, r3
 800207a:	d013      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	23c0      	movs	r3, #192	@ 0xc0
 8002082:	029b      	lsls	r3, r3, #10
 8002084:	401a      	ands	r2, r3
 8002086:	23c0      	movs	r3, #192	@ 0xc0
 8002088:	029b      	lsls	r3, r3, #10
 800208a:	429a      	cmp	r2, r3
 800208c:	d10a      	bne.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800208e:	4b89      	ldr	r3, [pc, #548]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	2380      	movs	r3, #128	@ 0x80
 8002094:	029b      	lsls	r3, r3, #10
 8002096:	401a      	ands	r2, r3
 8002098:	2380      	movs	r3, #128	@ 0x80
 800209a:	029b      	lsls	r3, r3, #10
 800209c:	429a      	cmp	r2, r3
 800209e:	d101      	bne.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e103      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80020a4:	4b83      	ldr	r3, [pc, #524]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020a8:	23c0      	movs	r3, #192	@ 0xc0
 80020aa:	029b      	lsls	r3, r3, #10
 80020ac:	4013      	ands	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d049      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685a      	ldr	r2, [r3, #4]
 80020ba:	23c0      	movs	r3, #192	@ 0xc0
 80020bc:	029b      	lsls	r3, r3, #10
 80020be:	4013      	ands	r3, r2
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d004      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2220      	movs	r2, #32
 80020cc:	4013      	ands	r3, r2
 80020ce:	d10d      	bne.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	23c0      	movs	r3, #192	@ 0xc0
 80020d6:	029b      	lsls	r3, r3, #10
 80020d8:	4013      	ands	r3, r2
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d034      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	2380      	movs	r3, #128	@ 0x80
 80020e6:	011b      	lsls	r3, r3, #4
 80020e8:	4013      	ands	r3, r2
 80020ea:	d02e      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80020ec:	4b71      	ldr	r3, [pc, #452]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020f0:	4a72      	ldr	r2, [pc, #456]	@ (80022bc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80020f2:	4013      	ands	r3, r2
 80020f4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020f6:	4b6f      	ldr	r3, [pc, #444]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020fa:	4b6e      	ldr	r3, [pc, #440]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020fc:	2180      	movs	r1, #128	@ 0x80
 80020fe:	0309      	lsls	r1, r1, #12
 8002100:	430a      	orrs	r2, r1
 8002102:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002104:	4b6b      	ldr	r3, [pc, #428]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002106:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002108:	4b6a      	ldr	r3, [pc, #424]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800210a:	496d      	ldr	r1, [pc, #436]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800210c:	400a      	ands	r2, r1
 800210e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002110:	4b68      	ldr	r3, [pc, #416]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	2380      	movs	r3, #128	@ 0x80
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	4013      	ands	r3, r2
 800211e:	d014      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002120:	f7fe fee6 	bl	8000ef0 <HAL_GetTick>
 8002124:	0003      	movs	r3, r0
 8002126:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002128:	e009      	b.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800212a:	f7fe fee1 	bl	8000ef0 <HAL_GetTick>
 800212e:	0002      	movs	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	4a63      	ldr	r2, [pc, #396]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d901      	bls.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e0b6      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800213e:	4b5d      	ldr	r3, [pc, #372]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002140:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002142:	2380      	movs	r3, #128	@ 0x80
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4013      	ands	r3, r2
 8002148:	d0ef      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	2380      	movs	r3, #128	@ 0x80
 8002150:	011b      	lsls	r3, r3, #4
 8002152:	4013      	ands	r3, r2
 8002154:	d01f      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	23c0      	movs	r3, #192	@ 0xc0
 800215c:	029b      	lsls	r3, r3, #10
 800215e:	401a      	ands	r2, r3
 8002160:	23c0      	movs	r3, #192	@ 0xc0
 8002162:	029b      	lsls	r3, r3, #10
 8002164:	429a      	cmp	r2, r3
 8002166:	d10c      	bne.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002168:	4b52      	ldr	r3, [pc, #328]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a56      	ldr	r2, [pc, #344]	@ (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800216e:	4013      	ands	r3, r2
 8002170:	0019      	movs	r1, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689a      	ldr	r2, [r3, #8]
 8002176:	23c0      	movs	r3, #192	@ 0xc0
 8002178:	039b      	lsls	r3, r3, #14
 800217a:	401a      	ands	r2, r3
 800217c:	4b4d      	ldr	r3, [pc, #308]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800217e:	430a      	orrs	r2, r1
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	4b4c      	ldr	r3, [pc, #304]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002184:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	23c0      	movs	r3, #192	@ 0xc0
 800218c:	029b      	lsls	r3, r3, #10
 800218e:	401a      	ands	r2, r3
 8002190:	4b48      	ldr	r3, [pc, #288]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002192:	430a      	orrs	r2, r1
 8002194:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2220      	movs	r2, #32
 800219c:	4013      	ands	r3, r2
 800219e:	d01f      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	23c0      	movs	r3, #192	@ 0xc0
 80021a6:	029b      	lsls	r3, r3, #10
 80021a8:	401a      	ands	r2, r3
 80021aa:	23c0      	movs	r3, #192	@ 0xc0
 80021ac:	029b      	lsls	r3, r3, #10
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d10c      	bne.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x208>
 80021b2:	4b40      	ldr	r3, [pc, #256]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a44      	ldr	r2, [pc, #272]	@ (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80021b8:	4013      	ands	r3, r2
 80021ba:	0019      	movs	r1, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	23c0      	movs	r3, #192	@ 0xc0
 80021c2:	039b      	lsls	r3, r3, #14
 80021c4:	401a      	ands	r2, r3
 80021c6:	4b3b      	ldr	r3, [pc, #236]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021c8:	430a      	orrs	r2, r1
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	4b39      	ldr	r3, [pc, #228]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021ce:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	23c0      	movs	r3, #192	@ 0xc0
 80021d6:	029b      	lsls	r3, r3, #10
 80021d8:	401a      	ands	r2, r3
 80021da:	4b36      	ldr	r3, [pc, #216]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021dc:	430a      	orrs	r2, r1
 80021de:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021e0:	2317      	movs	r3, #23
 80021e2:	18fb      	adds	r3, r7, r3
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d105      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ea:	4b32      	ldr	r3, [pc, #200]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021ee:	4b31      	ldr	r3, [pc, #196]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021f0:	4936      	ldr	r1, [pc, #216]	@ (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021f2:	400a      	ands	r2, r1
 80021f4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2201      	movs	r2, #1
 80021fc:	4013      	ands	r3, r2
 80021fe:	d009      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002200:	4b2c      	ldr	r3, [pc, #176]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002204:	2203      	movs	r2, #3
 8002206:	4393      	bics	r3, r2
 8002208:	0019      	movs	r1, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	4b29      	ldr	r3, [pc, #164]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002210:	430a      	orrs	r2, r1
 8002212:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2202      	movs	r2, #2
 800221a:	4013      	ands	r3, r2
 800221c:	d009      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800221e:	4b25      	ldr	r3, [pc, #148]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002222:	220c      	movs	r2, #12
 8002224:	4393      	bics	r3, r2
 8002226:	0019      	movs	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	4b21      	ldr	r3, [pc, #132]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800222e:	430a      	orrs	r2, r1
 8002230:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2204      	movs	r2, #4
 8002238:	4013      	ands	r3, r2
 800223a:	d009      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800223c:	4b1d      	ldr	r3, [pc, #116]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800223e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002240:	4a23      	ldr	r2, [pc, #140]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8002242:	4013      	ands	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695a      	ldr	r2, [r3, #20]
 800224a:	4b1a      	ldr	r3, [pc, #104]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800224c:	430a      	orrs	r2, r1
 800224e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2208      	movs	r2, #8
 8002256:	4013      	ands	r3, r2
 8002258:	d009      	beq.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800225a:	4b16      	ldr	r3, [pc, #88]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800225c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225e:	4a1d      	ldr	r2, [pc, #116]	@ (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002260:	4013      	ands	r3, r2
 8002262:	0019      	movs	r1, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	699a      	ldr	r2, [r3, #24]
 8002268:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800226a:	430a      	orrs	r2, r1
 800226c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2240      	movs	r2, #64	@ 0x40
 8002274:	4013      	ands	r3, r2
 8002276:	d009      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002278:	4b0e      	ldr	r3, [pc, #56]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800227a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227c:	4a16      	ldr	r2, [pc, #88]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800227e:	4013      	ands	r3, r2
 8002280:	0019      	movs	r1, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a1a      	ldr	r2, [r3, #32]
 8002286:	4b0b      	ldr	r3, [pc, #44]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002288:	430a      	orrs	r2, r1
 800228a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2280      	movs	r2, #128	@ 0x80
 8002292:	4013      	ands	r3, r2
 8002294:	d009      	beq.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002296:	4b07      	ldr	r3, [pc, #28]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229a:	4a10      	ldr	r2, [pc, #64]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800229c:	4013      	ands	r3, r2
 800229e:	0019      	movs	r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69da      	ldr	r2, [r3, #28]
 80022a4:	4b03      	ldr	r3, [pc, #12]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022a6:	430a      	orrs	r2, r1
 80022a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	0018      	movs	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b006      	add	sp, #24
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40021000 	.word	0x40021000
 80022b8:	40007000 	.word	0x40007000
 80022bc:	fffcffff 	.word	0xfffcffff
 80022c0:	fff7ffff 	.word	0xfff7ffff
 80022c4:	00001388 	.word	0x00001388
 80022c8:	ffcfffff 	.word	0xffcfffff
 80022cc:	efffffff 	.word	0xefffffff
 80022d0:	fffff3ff 	.word	0xfffff3ff
 80022d4:	ffffcfff 	.word	0xffffcfff
 80022d8:	fbffffff 	.word	0xfbffffff
 80022dc:	fff3ffff 	.word	0xfff3ffff

080022e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e032      	b.n	8002358 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2239      	movs	r2, #57	@ 0x39
 80022f6:	5c9b      	ldrb	r3, [r3, r2]
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d107      	bne.n	800230e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2238      	movs	r2, #56	@ 0x38
 8002302:	2100      	movs	r1, #0
 8002304:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	0018      	movs	r0, r3
 800230a:	f7fe fc0f 	bl	8000b2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2239      	movs	r2, #57	@ 0x39
 8002312:	2102      	movs	r1, #2
 8002314:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	3304      	adds	r3, #4
 800231e:	0019      	movs	r1, r3
 8002320:	0010      	movs	r0, r2
 8002322:	f000 fc01 	bl	8002b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	223e      	movs	r2, #62	@ 0x3e
 800232a:	2101      	movs	r1, #1
 800232c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	223a      	movs	r2, #58	@ 0x3a
 8002332:	2101      	movs	r1, #1
 8002334:	5499      	strb	r1, [r3, r2]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	223b      	movs	r2, #59	@ 0x3b
 800233a:	2101      	movs	r1, #1
 800233c:	5499      	strb	r1, [r3, r2]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	223c      	movs	r2, #60	@ 0x3c
 8002342:	2101      	movs	r1, #1
 8002344:	5499      	strb	r1, [r3, r2]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	223d      	movs	r2, #61	@ 0x3d
 800234a:	2101      	movs	r1, #1
 800234c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2239      	movs	r2, #57	@ 0x39
 8002352:	2101      	movs	r1, #1
 8002354:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2239      	movs	r2, #57	@ 0x39
 800236c:	5c9b      	ldrb	r3, [r3, r2]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b01      	cmp	r3, #1
 8002372:	d001      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e036      	b.n	80023e6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2239      	movs	r2, #57	@ 0x39
 800237c:	2102      	movs	r1, #2
 800237e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2101      	movs	r1, #1
 800238c:	430a      	orrs	r2, r1
 800238e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	2380      	movs	r3, #128	@ 0x80
 8002396:	05db      	lsls	r3, r3, #23
 8002398:	429a      	cmp	r2, r3
 800239a:	d009      	beq.n	80023b0 <HAL_TIM_Base_Start_IT+0x50>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a13      	ldr	r2, [pc, #76]	@ (80023f0 <HAL_TIM_Base_Start_IT+0x90>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d004      	beq.n	80023b0 <HAL_TIM_Base_Start_IT+0x50>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a12      	ldr	r2, [pc, #72]	@ (80023f4 <HAL_TIM_Base_Start_IT+0x94>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d111      	bne.n	80023d4 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2207      	movs	r2, #7
 80023b8:	4013      	ands	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2b06      	cmp	r3, #6
 80023c0:	d010      	beq.n	80023e4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2101      	movs	r1, #1
 80023ce:	430a      	orrs	r2, r1
 80023d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d2:	e007      	b.n	80023e4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2101      	movs	r1, #1
 80023e0:	430a      	orrs	r2, r1
 80023e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	0018      	movs	r0, r3
 80023e8:	46bd      	mov	sp, r7
 80023ea:	b004      	add	sp, #16
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	46c0      	nop			@ (mov r8, r8)
 80023f0:	40010800 	.word	0x40010800
 80023f4:	40011400 	.word	0x40011400

080023f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e032      	b.n	8002470 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2239      	movs	r2, #57	@ 0x39
 800240e:	5c9b      	ldrb	r3, [r3, r2]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d107      	bne.n	8002426 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2238      	movs	r2, #56	@ 0x38
 800241a:	2100      	movs	r1, #0
 800241c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	0018      	movs	r0, r3
 8002422:	f000 f829 	bl	8002478 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2239      	movs	r2, #57	@ 0x39
 800242a:	2102      	movs	r1, #2
 800242c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3304      	adds	r3, #4
 8002436:	0019      	movs	r1, r3
 8002438:	0010      	movs	r0, r2
 800243a:	f000 fb75 	bl	8002b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	223e      	movs	r2, #62	@ 0x3e
 8002442:	2101      	movs	r1, #1
 8002444:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	223a      	movs	r2, #58	@ 0x3a
 800244a:	2101      	movs	r1, #1
 800244c:	5499      	strb	r1, [r3, r2]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	223b      	movs	r2, #59	@ 0x3b
 8002452:	2101      	movs	r1, #1
 8002454:	5499      	strb	r1, [r3, r2]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	223c      	movs	r2, #60	@ 0x3c
 800245a:	2101      	movs	r1, #1
 800245c:	5499      	strb	r1, [r3, r2]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	223d      	movs	r2, #61	@ 0x3d
 8002462:	2101      	movs	r1, #1
 8002464:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2239      	movs	r2, #57	@ 0x39
 800246a:	2101      	movs	r1, #1
 800246c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	0018      	movs	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	b002      	add	sp, #8
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002480:	46c0      	nop			@ (mov r8, r8)
 8002482:	46bd      	mov	sp, r7
 8002484:	b002      	add	sp, #8
 8002486:	bd80      	pop	{r7, pc}

08002488 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d108      	bne.n	80024aa <HAL_TIM_PWM_Start+0x22>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	223a      	movs	r2, #58	@ 0x3a
 800249c:	5c9b      	ldrb	r3, [r3, r2]
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	3b01      	subs	r3, #1
 80024a2:	1e5a      	subs	r2, r3, #1
 80024a4:	4193      	sbcs	r3, r2
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	e01f      	b.n	80024ea <HAL_TIM_PWM_Start+0x62>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d108      	bne.n	80024c2 <HAL_TIM_PWM_Start+0x3a>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	223b      	movs	r2, #59	@ 0x3b
 80024b4:	5c9b      	ldrb	r3, [r3, r2]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	3b01      	subs	r3, #1
 80024ba:	1e5a      	subs	r2, r3, #1
 80024bc:	4193      	sbcs	r3, r2
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	e013      	b.n	80024ea <HAL_TIM_PWM_Start+0x62>
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	d108      	bne.n	80024da <HAL_TIM_PWM_Start+0x52>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	223c      	movs	r2, #60	@ 0x3c
 80024cc:	5c9b      	ldrb	r3, [r3, r2]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	3b01      	subs	r3, #1
 80024d2:	1e5a      	subs	r2, r3, #1
 80024d4:	4193      	sbcs	r3, r2
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	e007      	b.n	80024ea <HAL_TIM_PWM_Start+0x62>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	223d      	movs	r2, #61	@ 0x3d
 80024de:	5c9b      	ldrb	r3, [r3, r2]
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	3b01      	subs	r3, #1
 80024e4:	1e5a      	subs	r2, r3, #1
 80024e6:	4193      	sbcs	r3, r2
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e04d      	b.n	800258e <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d104      	bne.n	8002502 <HAL_TIM_PWM_Start+0x7a>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	223a      	movs	r2, #58	@ 0x3a
 80024fc:	2102      	movs	r1, #2
 80024fe:	5499      	strb	r1, [r3, r2]
 8002500:	e013      	b.n	800252a <HAL_TIM_PWM_Start+0xa2>
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	2b04      	cmp	r3, #4
 8002506:	d104      	bne.n	8002512 <HAL_TIM_PWM_Start+0x8a>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	223b      	movs	r2, #59	@ 0x3b
 800250c:	2102      	movs	r1, #2
 800250e:	5499      	strb	r1, [r3, r2]
 8002510:	e00b      	b.n	800252a <HAL_TIM_PWM_Start+0xa2>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b08      	cmp	r3, #8
 8002516:	d104      	bne.n	8002522 <HAL_TIM_PWM_Start+0x9a>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	223c      	movs	r2, #60	@ 0x3c
 800251c:	2102      	movs	r1, #2
 800251e:	5499      	strb	r1, [r3, r2]
 8002520:	e003      	b.n	800252a <HAL_TIM_PWM_Start+0xa2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	223d      	movs	r2, #61	@ 0x3d
 8002526:	2102      	movs	r1, #2
 8002528:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6839      	ldr	r1, [r7, #0]
 8002530:	2201      	movs	r2, #1
 8002532:	0018      	movs	r0, r3
 8002534:	f000 fcf0 	bl	8002f18 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	2380      	movs	r3, #128	@ 0x80
 800253e:	05db      	lsls	r3, r3, #23
 8002540:	429a      	cmp	r2, r3
 8002542:	d009      	beq.n	8002558 <HAL_TIM_PWM_Start+0xd0>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a13      	ldr	r2, [pc, #76]	@ (8002598 <HAL_TIM_PWM_Start+0x110>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d004      	beq.n	8002558 <HAL_TIM_PWM_Start+0xd0>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a12      	ldr	r2, [pc, #72]	@ (800259c <HAL_TIM_PWM_Start+0x114>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d111      	bne.n	800257c <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2207      	movs	r2, #7
 8002560:	4013      	ands	r3, r2
 8002562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2b06      	cmp	r3, #6
 8002568:	d010      	beq.n	800258c <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2101      	movs	r1, #1
 8002576:	430a      	orrs	r2, r1
 8002578:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800257a:	e007      	b.n	800258c <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2101      	movs	r1, #1
 8002588:	430a      	orrs	r2, r1
 800258a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	0018      	movs	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	b004      	add	sp, #16
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	40010800 	.word	0x40010800
 800259c:	40011400 	.word	0x40011400

080025a0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6839      	ldr	r1, [r7, #0]
 80025b0:	2200      	movs	r2, #0
 80025b2:	0018      	movs	r0, r3
 80025b4:	f000 fcb0 	bl	8002f18 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	4a16      	ldr	r2, [pc, #88]	@ (8002618 <HAL_TIM_PWM_Stop+0x78>)
 80025c0:	4013      	ands	r3, r2
 80025c2:	d107      	bne.n	80025d4 <HAL_TIM_PWM_Stop+0x34>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2101      	movs	r1, #1
 80025d0:	438a      	bics	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d104      	bne.n	80025e4 <HAL_TIM_PWM_Stop+0x44>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	223a      	movs	r2, #58	@ 0x3a
 80025de:	2101      	movs	r1, #1
 80025e0:	5499      	strb	r1, [r3, r2]
 80025e2:	e013      	b.n	800260c <HAL_TIM_PWM_Stop+0x6c>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d104      	bne.n	80025f4 <HAL_TIM_PWM_Stop+0x54>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	223b      	movs	r2, #59	@ 0x3b
 80025ee:	2101      	movs	r1, #1
 80025f0:	5499      	strb	r1, [r3, r2]
 80025f2:	e00b      	b.n	800260c <HAL_TIM_PWM_Stop+0x6c>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d104      	bne.n	8002604 <HAL_TIM_PWM_Stop+0x64>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	223c      	movs	r2, #60	@ 0x3c
 80025fe:	2101      	movs	r1, #1
 8002600:	5499      	strb	r1, [r3, r2]
 8002602:	e003      	b.n	800260c <HAL_TIM_PWM_Stop+0x6c>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	223d      	movs	r2, #61	@ 0x3d
 8002608:	2101      	movs	r1, #1
 800260a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800260c:	2300      	movs	r3, #0
}
 800260e:	0018      	movs	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	b002      	add	sp, #8
 8002614:	bd80      	pop	{r7, pc}
 8002616:	46c0      	nop			@ (mov r8, r8)
 8002618:	00001111 	.word	0x00001111

0800261c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2202      	movs	r2, #2
 8002638:	4013      	ands	r3, r2
 800263a:	d021      	beq.n	8002680 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2202      	movs	r2, #2
 8002640:	4013      	ands	r3, r2
 8002642:	d01d      	beq.n	8002680 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2203      	movs	r2, #3
 800264a:	4252      	negs	r2, r2
 800264c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2201      	movs	r2, #1
 8002652:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2203      	movs	r2, #3
 800265c:	4013      	ands	r3, r2
 800265e:	d004      	beq.n	800266a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	0018      	movs	r0, r3
 8002664:	f000 fa48 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
 8002668:	e007      	b.n	800267a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	0018      	movs	r0, r3
 800266e:	f000 fa3b 	bl	8002ae8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	0018      	movs	r0, r3
 8002676:	f000 fa47 	bl	8002b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2204      	movs	r2, #4
 8002684:	4013      	ands	r3, r2
 8002686:	d022      	beq.n	80026ce <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2204      	movs	r2, #4
 800268c:	4013      	ands	r3, r2
 800268e:	d01e      	beq.n	80026ce <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2205      	movs	r2, #5
 8002696:	4252      	negs	r2, r2
 8002698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2202      	movs	r2, #2
 800269e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	699a      	ldr	r2, [r3, #24]
 80026a6:	23c0      	movs	r3, #192	@ 0xc0
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4013      	ands	r3, r2
 80026ac:	d004      	beq.n	80026b8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	0018      	movs	r0, r3
 80026b2:	f000 fa21 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
 80026b6:	e007      	b.n	80026c8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	0018      	movs	r0, r3
 80026bc:	f000 fa14 	bl	8002ae8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	0018      	movs	r0, r3
 80026c4:	f000 fa20 	bl	8002b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	2208      	movs	r2, #8
 80026d2:	4013      	ands	r3, r2
 80026d4:	d021      	beq.n	800271a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2208      	movs	r2, #8
 80026da:	4013      	ands	r3, r2
 80026dc:	d01d      	beq.n	800271a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2209      	movs	r2, #9
 80026e4:	4252      	negs	r2, r2
 80026e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2204      	movs	r2, #4
 80026ec:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	2203      	movs	r2, #3
 80026f6:	4013      	ands	r3, r2
 80026f8:	d004      	beq.n	8002704 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	0018      	movs	r0, r3
 80026fe:	f000 f9fb 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
 8002702:	e007      	b.n	8002714 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	0018      	movs	r0, r3
 8002708:	f000 f9ee 	bl	8002ae8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	0018      	movs	r0, r3
 8002710:	f000 f9fa 	bl	8002b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2210      	movs	r2, #16
 800271e:	4013      	ands	r3, r2
 8002720:	d022      	beq.n	8002768 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2210      	movs	r2, #16
 8002726:	4013      	ands	r3, r2
 8002728:	d01e      	beq.n	8002768 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2211      	movs	r2, #17
 8002730:	4252      	negs	r2, r2
 8002732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2208      	movs	r2, #8
 8002738:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	69da      	ldr	r2, [r3, #28]
 8002740:	23c0      	movs	r3, #192	@ 0xc0
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4013      	ands	r3, r2
 8002746:	d004      	beq.n	8002752 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	0018      	movs	r0, r3
 800274c:	f000 f9d4 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
 8002750:	e007      	b.n	8002762 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	0018      	movs	r0, r3
 8002756:	f000 f9c7 	bl	8002ae8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	0018      	movs	r0, r3
 800275e:	f000 f9d3 	bl	8002b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	2201      	movs	r2, #1
 800276c:	4013      	ands	r3, r2
 800276e:	d00c      	beq.n	800278a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2201      	movs	r2, #1
 8002774:	4013      	ands	r3, r2
 8002776:	d008      	beq.n	800278a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2202      	movs	r2, #2
 800277e:	4252      	negs	r2, r2
 8002780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	0018      	movs	r0, r3
 8002786:	f7fe f9a5 	bl	8000ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	2240      	movs	r2, #64	@ 0x40
 800278e:	4013      	ands	r3, r2
 8002790:	d00c      	beq.n	80027ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2240      	movs	r2, #64	@ 0x40
 8002796:	4013      	ands	r3, r2
 8002798:	d008      	beq.n	80027ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2241      	movs	r2, #65	@ 0x41
 80027a0:	4252      	negs	r2, r2
 80027a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	0018      	movs	r0, r3
 80027a8:	f000 f9b6 	bl	8002b18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027ac:	46c0      	nop			@ (mov r8, r8)
 80027ae:	46bd      	mov	sp, r7
 80027b0:	b004      	add	sp, #16
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c0:	2317      	movs	r3, #23
 80027c2:	18fb      	adds	r3, r7, r3
 80027c4:	2200      	movs	r2, #0
 80027c6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2238      	movs	r2, #56	@ 0x38
 80027cc:	5c9b      	ldrb	r3, [r3, r2]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d101      	bne.n	80027d6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80027d2:	2302      	movs	r3, #2
 80027d4:	e0ad      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2238      	movs	r2, #56	@ 0x38
 80027da:	2101      	movs	r1, #1
 80027dc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b0c      	cmp	r3, #12
 80027e2:	d100      	bne.n	80027e6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80027e4:	e076      	b.n	80028d4 <HAL_TIM_PWM_ConfigChannel+0x120>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2b0c      	cmp	r3, #12
 80027ea:	d900      	bls.n	80027ee <HAL_TIM_PWM_ConfigChannel+0x3a>
 80027ec:	e095      	b.n	800291a <HAL_TIM_PWM_ConfigChannel+0x166>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d04e      	beq.n	8002892 <HAL_TIM_PWM_ConfigChannel+0xde>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b08      	cmp	r3, #8
 80027f8:	d900      	bls.n	80027fc <HAL_TIM_PWM_ConfigChannel+0x48>
 80027fa:	e08e      	b.n	800291a <HAL_TIM_PWM_ConfigChannel+0x166>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_TIM_PWM_ConfigChannel+0x56>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2b04      	cmp	r3, #4
 8002806:	d021      	beq.n	800284c <HAL_TIM_PWM_ConfigChannel+0x98>
 8002808:	e087      	b.n	800291a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68ba      	ldr	r2, [r7, #8]
 8002810:	0011      	movs	r1, r2
 8002812:	0018      	movs	r0, r3
 8002814:	f000 f9e2 	bl	8002bdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2108      	movs	r1, #8
 8002824:	430a      	orrs	r2, r1
 8002826:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	699a      	ldr	r2, [r3, #24]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2104      	movs	r1, #4
 8002834:	438a      	bics	r2, r1
 8002836:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6999      	ldr	r1, [r3, #24]
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	68da      	ldr	r2, [r3, #12]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	619a      	str	r2, [r3, #24]
      break;
 800284a:	e06b      	b.n	8002924 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	0011      	movs	r1, r2
 8002854:	0018      	movs	r0, r3
 8002856:	f000 f9fd 	bl	8002c54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	699a      	ldr	r2, [r3, #24]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2180      	movs	r1, #128	@ 0x80
 8002866:	0109      	lsls	r1, r1, #4
 8002868:	430a      	orrs	r2, r1
 800286a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	699a      	ldr	r2, [r3, #24]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4931      	ldr	r1, [pc, #196]	@ (800293c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002878:	400a      	ands	r2, r1
 800287a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6999      	ldr	r1, [r3, #24]
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	021a      	lsls	r2, r3, #8
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	619a      	str	r2, [r3, #24]
      break;
 8002890:	e048      	b.n	8002924 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	0011      	movs	r1, r2
 800289a:	0018      	movs	r0, r3
 800289c:	f000 fa1c 	bl	8002cd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	69da      	ldr	r2, [r3, #28]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2108      	movs	r1, #8
 80028ac:	430a      	orrs	r2, r1
 80028ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	69da      	ldr	r2, [r3, #28]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2104      	movs	r1, #4
 80028bc:	438a      	bics	r2, r1
 80028be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	69d9      	ldr	r1, [r3, #28]
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	61da      	str	r2, [r3, #28]
      break;
 80028d2:	e027      	b.n	8002924 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68ba      	ldr	r2, [r7, #8]
 80028da:	0011      	movs	r1, r2
 80028dc:	0018      	movs	r0, r3
 80028de:	f000 fa3b 	bl	8002d58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	69da      	ldr	r2, [r3, #28]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2180      	movs	r1, #128	@ 0x80
 80028ee:	0109      	lsls	r1, r1, #4
 80028f0:	430a      	orrs	r2, r1
 80028f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	69da      	ldr	r2, [r3, #28]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	490f      	ldr	r1, [pc, #60]	@ (800293c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002900:	400a      	ands	r2, r1
 8002902:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	69d9      	ldr	r1, [r3, #28]
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	021a      	lsls	r2, r3, #8
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	61da      	str	r2, [r3, #28]
      break;
 8002918:	e004      	b.n	8002924 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800291a:	2317      	movs	r3, #23
 800291c:	18fb      	adds	r3, r7, r3
 800291e:	2201      	movs	r2, #1
 8002920:	701a      	strb	r2, [r3, #0]
      break;
 8002922:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2238      	movs	r2, #56	@ 0x38
 8002928:	2100      	movs	r1, #0
 800292a:	5499      	strb	r1, [r3, r2]

  return status;
 800292c:	2317      	movs	r3, #23
 800292e:	18fb      	adds	r3, r7, r3
 8002930:	781b      	ldrb	r3, [r3, #0]
}
 8002932:	0018      	movs	r0, r3
 8002934:	46bd      	mov	sp, r7
 8002936:	b006      	add	sp, #24
 8002938:	bd80      	pop	{r7, pc}
 800293a:	46c0      	nop			@ (mov r8, r8)
 800293c:	fffffbff 	.word	0xfffffbff

08002940 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800294a:	230f      	movs	r3, #15
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2238      	movs	r2, #56	@ 0x38
 8002956:	5c9b      	ldrb	r3, [r3, r2]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d101      	bne.n	8002960 <HAL_TIM_ConfigClockSource+0x20>
 800295c:	2302      	movs	r3, #2
 800295e:	e0bc      	b.n	8002ada <HAL_TIM_ConfigClockSource+0x19a>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2238      	movs	r2, #56	@ 0x38
 8002964:	2101      	movs	r1, #1
 8002966:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2239      	movs	r2, #57	@ 0x39
 800296c:	2102      	movs	r1, #2
 800296e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	2277      	movs	r2, #119	@ 0x77
 800297c:	4393      	bics	r3, r2
 800297e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	4a58      	ldr	r2, [pc, #352]	@ (8002ae4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002984:	4013      	ands	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2280      	movs	r2, #128	@ 0x80
 8002996:	0192      	lsls	r2, r2, #6
 8002998:	4293      	cmp	r3, r2
 800299a:	d040      	beq.n	8002a1e <HAL_TIM_ConfigClockSource+0xde>
 800299c:	2280      	movs	r2, #128	@ 0x80
 800299e:	0192      	lsls	r2, r2, #6
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d900      	bls.n	80029a6 <HAL_TIM_ConfigClockSource+0x66>
 80029a4:	e088      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029a6:	2280      	movs	r2, #128	@ 0x80
 80029a8:	0152      	lsls	r2, r2, #5
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d100      	bne.n	80029b0 <HAL_TIM_ConfigClockSource+0x70>
 80029ae:	e088      	b.n	8002ac2 <HAL_TIM_ConfigClockSource+0x182>
 80029b0:	2280      	movs	r2, #128	@ 0x80
 80029b2:	0152      	lsls	r2, r2, #5
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d900      	bls.n	80029ba <HAL_TIM_ConfigClockSource+0x7a>
 80029b8:	e07e      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029ba:	2b70      	cmp	r3, #112	@ 0x70
 80029bc:	d018      	beq.n	80029f0 <HAL_TIM_ConfigClockSource+0xb0>
 80029be:	d900      	bls.n	80029c2 <HAL_TIM_ConfigClockSource+0x82>
 80029c0:	e07a      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029c2:	2b60      	cmp	r3, #96	@ 0x60
 80029c4:	d04f      	beq.n	8002a66 <HAL_TIM_ConfigClockSource+0x126>
 80029c6:	d900      	bls.n	80029ca <HAL_TIM_ConfigClockSource+0x8a>
 80029c8:	e076      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029ca:	2b50      	cmp	r3, #80	@ 0x50
 80029cc:	d03b      	beq.n	8002a46 <HAL_TIM_ConfigClockSource+0x106>
 80029ce:	d900      	bls.n	80029d2 <HAL_TIM_ConfigClockSource+0x92>
 80029d0:	e072      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029d2:	2b40      	cmp	r3, #64	@ 0x40
 80029d4:	d057      	beq.n	8002a86 <HAL_TIM_ConfigClockSource+0x146>
 80029d6:	d900      	bls.n	80029da <HAL_TIM_ConfigClockSource+0x9a>
 80029d8:	e06e      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029da:	2b30      	cmp	r3, #48	@ 0x30
 80029dc:	d063      	beq.n	8002aa6 <HAL_TIM_ConfigClockSource+0x166>
 80029de:	d86b      	bhi.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029e0:	2b20      	cmp	r3, #32
 80029e2:	d060      	beq.n	8002aa6 <HAL_TIM_ConfigClockSource+0x166>
 80029e4:	d868      	bhi.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d05d      	beq.n	8002aa6 <HAL_TIM_ConfigClockSource+0x166>
 80029ea:	2b10      	cmp	r3, #16
 80029ec:	d05b      	beq.n	8002aa6 <HAL_TIM_ConfigClockSource+0x166>
 80029ee:	e063      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a00:	f000 fa6a 	bl	8002ed8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2277      	movs	r2, #119	@ 0x77
 8002a10:	4313      	orrs	r3, r2
 8002a12:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	609a      	str	r2, [r3, #8]
      break;
 8002a1c:	e052      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a2e:	f000 fa53 	bl	8002ed8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2180      	movs	r1, #128	@ 0x80
 8002a3e:	01c9      	lsls	r1, r1, #7
 8002a40:	430a      	orrs	r2, r1
 8002a42:	609a      	str	r2, [r3, #8]
      break;
 8002a44:	e03e      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a52:	001a      	movs	r2, r3
 8002a54:	f000 f9c6 	bl	8002de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2150      	movs	r1, #80	@ 0x50
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f000 fa20 	bl	8002ea4 <TIM_ITRx_SetConfig>
      break;
 8002a64:	e02e      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a72:	001a      	movs	r2, r3
 8002a74:	f000 f9e4 	bl	8002e40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2160      	movs	r1, #96	@ 0x60
 8002a7e:	0018      	movs	r0, r3
 8002a80:	f000 fa10 	bl	8002ea4 <TIM_ITRx_SetConfig>
      break;
 8002a84:	e01e      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a92:	001a      	movs	r2, r3
 8002a94:	f000 f9a6 	bl	8002de4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2140      	movs	r1, #64	@ 0x40
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f000 fa00 	bl	8002ea4 <TIM_ITRx_SetConfig>
      break;
 8002aa4:	e00e      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	0019      	movs	r1, r3
 8002ab0:	0010      	movs	r0, r2
 8002ab2:	f000 f9f7 	bl	8002ea4 <TIM_ITRx_SetConfig>
      break;
 8002ab6:	e005      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002ab8:	230f      	movs	r3, #15
 8002aba:	18fb      	adds	r3, r7, r3
 8002abc:	2201      	movs	r2, #1
 8002abe:	701a      	strb	r2, [r3, #0]
      break;
 8002ac0:	e000      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002ac2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2239      	movs	r2, #57	@ 0x39
 8002ac8:	2101      	movs	r1, #1
 8002aca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2238      	movs	r2, #56	@ 0x38
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	5499      	strb	r1, [r3, r2]

  return status;
 8002ad4:	230f      	movs	r3, #15
 8002ad6:	18fb      	adds	r3, r7, r3
 8002ad8:	781b      	ldrb	r3, [r3, #0]
}
 8002ada:	0018      	movs	r0, r3
 8002adc:	46bd      	mov	sp, r7
 8002ade:	b004      	add	sp, #16
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	46c0      	nop			@ (mov r8, r8)
 8002ae4:	ffff00ff 	.word	0xffff00ff

08002ae8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002af0:	46c0      	nop			@ (mov r8, r8)
 8002af2:	46bd      	mov	sp, r7
 8002af4:	b002      	add	sp, #8
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b002      	add	sp, #8
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b10:	46c0      	nop			@ (mov r8, r8)
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b002      	add	sp, #8
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b20:	46c0      	nop			@ (mov r8, r8)
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b002      	add	sp, #8
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	2380      	movs	r3, #128	@ 0x80
 8002b3c:	05db      	lsls	r3, r3, #23
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d007      	beq.n	8002b52 <TIM_Base_SetConfig+0x2a>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a22      	ldr	r2, [pc, #136]	@ (8002bd0 <TIM_Base_SetConfig+0xa8>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d003      	beq.n	8002b52 <TIM_Base_SetConfig+0x2a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a21      	ldr	r2, [pc, #132]	@ (8002bd4 <TIM_Base_SetConfig+0xac>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d108      	bne.n	8002b64 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2270      	movs	r2, #112	@ 0x70
 8002b56:	4393      	bics	r3, r2
 8002b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	68fa      	ldr	r2, [r7, #12]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	2380      	movs	r3, #128	@ 0x80
 8002b68:	05db      	lsls	r3, r3, #23
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d007      	beq.n	8002b7e <TIM_Base_SetConfig+0x56>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a17      	ldr	r2, [pc, #92]	@ (8002bd0 <TIM_Base_SetConfig+0xa8>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d003      	beq.n	8002b7e <TIM_Base_SetConfig+0x56>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a16      	ldr	r2, [pc, #88]	@ (8002bd4 <TIM_Base_SetConfig+0xac>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d108      	bne.n	8002b90 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4a15      	ldr	r2, [pc, #84]	@ (8002bd8 <TIM_Base_SetConfig+0xb0>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2280      	movs	r2, #128	@ 0x80
 8002b94:	4393      	bics	r3, r2
 8002b96:	001a      	movs	r2, r3
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2204      	movs	r2, #4
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	601a      	str	r2, [r3, #0]
}
 8002bc8:	46c0      	nop			@ (mov r8, r8)
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b004      	add	sp, #16
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40010800 	.word	0x40010800
 8002bd4:	40011400 	.word	0x40011400
 8002bd8:	fffffcff 	.word	0xfffffcff

08002bdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a1b      	ldr	r3, [r3, #32]
 8002bea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	4393      	bics	r3, r2
 8002bf4:	001a      	movs	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2270      	movs	r2, #112	@ 0x70
 8002c0a:	4393      	bics	r3, r2
 8002c0c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2203      	movs	r2, #3
 8002c12:	4393      	bics	r3, r2
 8002c14:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	2202      	movs	r2, #2
 8002c24:	4393      	bics	r3, r2
 8002c26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	621a      	str	r2, [r3, #32]
}
 8002c4c:	46c0      	nop			@ (mov r8, r8)
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b006      	add	sp, #24
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	2210      	movs	r2, #16
 8002c6a:	4393      	bics	r3, r2
 8002c6c:	001a      	movs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4a13      	ldr	r2, [pc, #76]	@ (8002cd0 <TIM_OC2_SetConfig+0x7c>)
 8002c82:	4013      	ands	r3, r2
 8002c84:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4a12      	ldr	r2, [pc, #72]	@ (8002cd4 <TIM_OC2_SetConfig+0x80>)
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	68fa      	ldr	r2, [r7, #12]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	4393      	bics	r3, r2
 8002ca0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	621a      	str	r2, [r3, #32]
}
 8002cc8:	46c0      	nop			@ (mov r8, r8)
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	b006      	add	sp, #24
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	ffff8fff 	.word	0xffff8fff
 8002cd4:	fffffcff 	.word	0xfffffcff

08002cd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	4a18      	ldr	r2, [pc, #96]	@ (8002d50 <TIM_OC3_SetConfig+0x78>)
 8002cee:	401a      	ands	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2270      	movs	r2, #112	@ 0x70
 8002d04:	4393      	bics	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	4393      	bics	r3, r2
 8002d0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002d54 <TIM_OC3_SetConfig+0x7c>)
 8002d1e:	4013      	ands	r3, r2
 8002d20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	021b      	lsls	r3, r3, #8
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	621a      	str	r2, [r3, #32]
}
 8002d48:	46c0      	nop			@ (mov r8, r8)
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	b006      	add	sp, #24
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	fffffeff 	.word	0xfffffeff
 8002d54:	fffffdff 	.word	0xfffffdff

08002d58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	4a19      	ldr	r2, [pc, #100]	@ (8002dd4 <TIM_OC4_SetConfig+0x7c>)
 8002d6e:	401a      	ands	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4a15      	ldr	r2, [pc, #84]	@ (8002dd8 <TIM_OC4_SetConfig+0x80>)
 8002d84:	4013      	ands	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4a14      	ldr	r2, [pc, #80]	@ (8002ddc <TIM_OC4_SetConfig+0x84>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	021b      	lsls	r3, r3, #8
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	4a10      	ldr	r2, [pc, #64]	@ (8002de0 <TIM_OC4_SetConfig+0x88>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	031b      	lsls	r3, r3, #12
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	621a      	str	r2, [r3, #32]
}
 8002dca:	46c0      	nop			@ (mov r8, r8)
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b006      	add	sp, #24
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	46c0      	nop			@ (mov r8, r8)
 8002dd4:	ffffefff 	.word	0xffffefff
 8002dd8:	ffff8fff 	.word	0xffff8fff
 8002ddc:	fffffcff 	.word	0xfffffcff
 8002de0:	ffffdfff 	.word	0xffffdfff

08002de4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	4393      	bics	r3, r2
 8002dfe:	001a      	movs	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	22f0      	movs	r2, #240	@ 0xf0
 8002e0e:	4393      	bics	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	220a      	movs	r2, #10
 8002e20:	4393      	bics	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	621a      	str	r2, [r3, #32]
}
 8002e38:	46c0      	nop			@ (mov r8, r8)
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	b006      	add	sp, #24
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6a1b      	ldr	r3, [r3, #32]
 8002e56:	2210      	movs	r2, #16
 8002e58:	4393      	bics	r3, r2
 8002e5a:	001a      	movs	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	4a0d      	ldr	r2, [pc, #52]	@ (8002ea0 <TIM_TI2_ConfigInputStage+0x60>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	031b      	lsls	r3, r3, #12
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	22a0      	movs	r2, #160	@ 0xa0
 8002e7c:	4393      	bics	r3, r2
 8002e7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	011b      	lsls	r3, r3, #4
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	621a      	str	r2, [r3, #32]
}
 8002e96:	46c0      	nop			@ (mov r8, r8)
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	b006      	add	sp, #24
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	46c0      	nop			@ (mov r8, r8)
 8002ea0:	ffff0fff 	.word	0xffff0fff

08002ea4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2270      	movs	r2, #112	@ 0x70
 8002eb8:	4393      	bics	r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	2207      	movs	r2, #7
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68fa      	ldr	r2, [r7, #12]
 8002ecc:	609a      	str	r2, [r3, #8]
}
 8002ece:	46c0      	nop			@ (mov r8, r8)
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b004      	add	sp, #16
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
 8002ee4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	4a09      	ldr	r2, [pc, #36]	@ (8002f14 <TIM_ETR_SetConfig+0x3c>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	021a      	lsls	r2, r3, #8
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	431a      	orrs	r2, r3
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	609a      	str	r2, [r3, #8]
}
 8002f0c:	46c0      	nop			@ (mov r8, r8)
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	b006      	add	sp, #24
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	ffff00ff 	.word	0xffff00ff

08002f18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	221f      	movs	r2, #31
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	0013      	movs	r3, r2
 8002f30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	43d2      	mvns	r2, r2
 8002f3a:	401a      	ands	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6a1a      	ldr	r2, [r3, #32]
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	211f      	movs	r1, #31
 8002f48:	400b      	ands	r3, r1
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	4099      	lsls	r1, r3
 8002f4e:	000b      	movs	r3, r1
 8002f50:	431a      	orrs	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	621a      	str	r2, [r3, #32]
}
 8002f56:	46c0      	nop			@ (mov r8, r8)
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b006      	add	sp, #24
 8002f5c:	bd80      	pop	{r7, pc}
	...

08002f60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2238      	movs	r2, #56	@ 0x38
 8002f6e:	5c9b      	ldrb	r3, [r3, r2]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e042      	b.n	8002ffe <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2238      	movs	r2, #56	@ 0x38
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2239      	movs	r2, #57	@ 0x39
 8002f84:	2102      	movs	r1, #2
 8002f86:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2270      	movs	r2, #112	@ 0x70
 8002f9c:	4393      	bics	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	2380      	movs	r3, #128	@ 0x80
 8002fb8:	05db      	lsls	r3, r3, #23
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d009      	beq.n	8002fd2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a11      	ldr	r2, [pc, #68]	@ (8003008 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d004      	beq.n	8002fd2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a0f      	ldr	r2, [pc, #60]	@ (800300c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d10c      	bne.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	2280      	movs	r2, #128	@ 0x80
 8002fd6:	4393      	bics	r3, r2
 8002fd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2239      	movs	r2, #57	@ 0x39
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2238      	movs	r2, #56	@ 0x38
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	0018      	movs	r0, r3
 8003000:	46bd      	mov	sp, r7
 8003002:	b004      	add	sp, #16
 8003004:	bd80      	pop	{r7, pc}
 8003006:	46c0      	nop			@ (mov r8, r8)
 8003008:	40010800 	.word	0x40010800
 800300c:	40011400 	.word	0x40011400

08003010 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e044      	b.n	80030ac <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003026:	2b00      	cmp	r3, #0
 8003028:	d107      	bne.n	800303a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2278      	movs	r2, #120	@ 0x78
 800302e:	2100      	movs	r1, #0
 8003030:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	0018      	movs	r0, r3
 8003036:	f7fd fdef 	bl	8000c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2224      	movs	r2, #36	@ 0x24
 800303e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2101      	movs	r1, #1
 800304c:	438a      	bics	r2, r1
 800304e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003054:	2b00      	cmp	r3, #0
 8003056:	d003      	beq.n	8003060 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	0018      	movs	r0, r3
 800305c:	f000 fab0 	bl	80035c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	0018      	movs	r0, r3
 8003064:	f000 f828 	bl	80030b8 <UART_SetConfig>
 8003068:	0003      	movs	r3, r0
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e01c      	b.n	80030ac <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	490d      	ldr	r1, [pc, #52]	@ (80030b4 <HAL_UART_Init+0xa4>)
 800307e:	400a      	ands	r2, r1
 8003080:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	212a      	movs	r1, #42	@ 0x2a
 800308e:	438a      	bics	r2, r1
 8003090:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2101      	movs	r1, #1
 800309e:	430a      	orrs	r2, r1
 80030a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	0018      	movs	r0, r3
 80030a6:	f000 fb3f 	bl	8003728 <UART_CheckIdleState>
 80030aa:	0003      	movs	r3, r0
}
 80030ac:	0018      	movs	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b002      	add	sp, #8
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	ffffb7ff 	.word	0xffffb7ff

080030b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030b8:	b5b0      	push	{r4, r5, r7, lr}
 80030ba:	b08e      	sub	sp, #56	@ 0x38
 80030bc:	af00      	add	r7, sp, #0
 80030be:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80030c0:	231a      	movs	r3, #26
 80030c2:	2218      	movs	r2, #24
 80030c4:	189b      	adds	r3, r3, r2
 80030c6:	19db      	adds	r3, r3, r7
 80030c8:	2200      	movs	r2, #0
 80030ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	431a      	orrs	r2, r3
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	431a      	orrs	r2, r3
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4ac6      	ldr	r2, [pc, #792]	@ (8003404 <UART_SetConfig+0x34c>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	0019      	movs	r1, r3
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80030f6:	430a      	orrs	r2, r1
 80030f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4ac1      	ldr	r2, [pc, #772]	@ (8003408 <UART_SetConfig+0x350>)
 8003102:	4013      	ands	r3, r2
 8003104:	0019      	movs	r1, r3
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4abb      	ldr	r2, [pc, #748]	@ (800340c <UART_SetConfig+0x354>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d004      	beq.n	800312c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003128:	4313      	orrs	r3, r2
 800312a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	4ab7      	ldr	r2, [pc, #732]	@ (8003410 <UART_SetConfig+0x358>)
 8003134:	4013      	ands	r3, r2
 8003136:	0019      	movs	r1, r3
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800313e:	430a      	orrs	r2, r1
 8003140:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4ab3      	ldr	r2, [pc, #716]	@ (8003414 <UART_SetConfig+0x35c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d131      	bne.n	80031b0 <UART_SetConfig+0xf8>
 800314c:	4bb2      	ldr	r3, [pc, #712]	@ (8003418 <UART_SetConfig+0x360>)
 800314e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003150:	2203      	movs	r2, #3
 8003152:	4013      	ands	r3, r2
 8003154:	2b03      	cmp	r3, #3
 8003156:	d01d      	beq.n	8003194 <UART_SetConfig+0xdc>
 8003158:	d823      	bhi.n	80031a2 <UART_SetConfig+0xea>
 800315a:	2b02      	cmp	r3, #2
 800315c:	d00c      	beq.n	8003178 <UART_SetConfig+0xc0>
 800315e:	d820      	bhi.n	80031a2 <UART_SetConfig+0xea>
 8003160:	2b00      	cmp	r3, #0
 8003162:	d002      	beq.n	800316a <UART_SetConfig+0xb2>
 8003164:	2b01      	cmp	r3, #1
 8003166:	d00e      	beq.n	8003186 <UART_SetConfig+0xce>
 8003168:	e01b      	b.n	80031a2 <UART_SetConfig+0xea>
 800316a:	231b      	movs	r3, #27
 800316c:	2218      	movs	r2, #24
 800316e:	189b      	adds	r3, r3, r2
 8003170:	19db      	adds	r3, r3, r7
 8003172:	2201      	movs	r2, #1
 8003174:	701a      	strb	r2, [r3, #0]
 8003176:	e09c      	b.n	80032b2 <UART_SetConfig+0x1fa>
 8003178:	231b      	movs	r3, #27
 800317a:	2218      	movs	r2, #24
 800317c:	189b      	adds	r3, r3, r2
 800317e:	19db      	adds	r3, r3, r7
 8003180:	2202      	movs	r2, #2
 8003182:	701a      	strb	r2, [r3, #0]
 8003184:	e095      	b.n	80032b2 <UART_SetConfig+0x1fa>
 8003186:	231b      	movs	r3, #27
 8003188:	2218      	movs	r2, #24
 800318a:	189b      	adds	r3, r3, r2
 800318c:	19db      	adds	r3, r3, r7
 800318e:	2204      	movs	r2, #4
 8003190:	701a      	strb	r2, [r3, #0]
 8003192:	e08e      	b.n	80032b2 <UART_SetConfig+0x1fa>
 8003194:	231b      	movs	r3, #27
 8003196:	2218      	movs	r2, #24
 8003198:	189b      	adds	r3, r3, r2
 800319a:	19db      	adds	r3, r3, r7
 800319c:	2208      	movs	r2, #8
 800319e:	701a      	strb	r2, [r3, #0]
 80031a0:	e087      	b.n	80032b2 <UART_SetConfig+0x1fa>
 80031a2:	231b      	movs	r3, #27
 80031a4:	2218      	movs	r2, #24
 80031a6:	189b      	adds	r3, r3, r2
 80031a8:	19db      	adds	r3, r3, r7
 80031aa:	2210      	movs	r2, #16
 80031ac:	701a      	strb	r2, [r3, #0]
 80031ae:	e080      	b.n	80032b2 <UART_SetConfig+0x1fa>
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a99      	ldr	r2, [pc, #612]	@ (800341c <UART_SetConfig+0x364>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d131      	bne.n	800321e <UART_SetConfig+0x166>
 80031ba:	4b97      	ldr	r3, [pc, #604]	@ (8003418 <UART_SetConfig+0x360>)
 80031bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031be:	220c      	movs	r2, #12
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b0c      	cmp	r3, #12
 80031c4:	d01d      	beq.n	8003202 <UART_SetConfig+0x14a>
 80031c6:	d823      	bhi.n	8003210 <UART_SetConfig+0x158>
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d00c      	beq.n	80031e6 <UART_SetConfig+0x12e>
 80031cc:	d820      	bhi.n	8003210 <UART_SetConfig+0x158>
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d002      	beq.n	80031d8 <UART_SetConfig+0x120>
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d00e      	beq.n	80031f4 <UART_SetConfig+0x13c>
 80031d6:	e01b      	b.n	8003210 <UART_SetConfig+0x158>
 80031d8:	231b      	movs	r3, #27
 80031da:	2218      	movs	r2, #24
 80031dc:	189b      	adds	r3, r3, r2
 80031de:	19db      	adds	r3, r3, r7
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]
 80031e4:	e065      	b.n	80032b2 <UART_SetConfig+0x1fa>
 80031e6:	231b      	movs	r3, #27
 80031e8:	2218      	movs	r2, #24
 80031ea:	189b      	adds	r3, r3, r2
 80031ec:	19db      	adds	r3, r3, r7
 80031ee:	2202      	movs	r2, #2
 80031f0:	701a      	strb	r2, [r3, #0]
 80031f2:	e05e      	b.n	80032b2 <UART_SetConfig+0x1fa>
 80031f4:	231b      	movs	r3, #27
 80031f6:	2218      	movs	r2, #24
 80031f8:	189b      	adds	r3, r3, r2
 80031fa:	19db      	adds	r3, r3, r7
 80031fc:	2204      	movs	r2, #4
 80031fe:	701a      	strb	r2, [r3, #0]
 8003200:	e057      	b.n	80032b2 <UART_SetConfig+0x1fa>
 8003202:	231b      	movs	r3, #27
 8003204:	2218      	movs	r2, #24
 8003206:	189b      	adds	r3, r3, r2
 8003208:	19db      	adds	r3, r3, r7
 800320a:	2208      	movs	r2, #8
 800320c:	701a      	strb	r2, [r3, #0]
 800320e:	e050      	b.n	80032b2 <UART_SetConfig+0x1fa>
 8003210:	231b      	movs	r3, #27
 8003212:	2218      	movs	r2, #24
 8003214:	189b      	adds	r3, r3, r2
 8003216:	19db      	adds	r3, r3, r7
 8003218:	2210      	movs	r2, #16
 800321a:	701a      	strb	r2, [r3, #0]
 800321c:	e049      	b.n	80032b2 <UART_SetConfig+0x1fa>
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a7a      	ldr	r2, [pc, #488]	@ (800340c <UART_SetConfig+0x354>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d13e      	bne.n	80032a6 <UART_SetConfig+0x1ee>
 8003228:	4b7b      	ldr	r3, [pc, #492]	@ (8003418 <UART_SetConfig+0x360>)
 800322a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800322c:	23c0      	movs	r3, #192	@ 0xc0
 800322e:	011b      	lsls	r3, r3, #4
 8003230:	4013      	ands	r3, r2
 8003232:	22c0      	movs	r2, #192	@ 0xc0
 8003234:	0112      	lsls	r2, r2, #4
 8003236:	4293      	cmp	r3, r2
 8003238:	d027      	beq.n	800328a <UART_SetConfig+0x1d2>
 800323a:	22c0      	movs	r2, #192	@ 0xc0
 800323c:	0112      	lsls	r2, r2, #4
 800323e:	4293      	cmp	r3, r2
 8003240:	d82a      	bhi.n	8003298 <UART_SetConfig+0x1e0>
 8003242:	2280      	movs	r2, #128	@ 0x80
 8003244:	0112      	lsls	r2, r2, #4
 8003246:	4293      	cmp	r3, r2
 8003248:	d011      	beq.n	800326e <UART_SetConfig+0x1b6>
 800324a:	2280      	movs	r2, #128	@ 0x80
 800324c:	0112      	lsls	r2, r2, #4
 800324e:	4293      	cmp	r3, r2
 8003250:	d822      	bhi.n	8003298 <UART_SetConfig+0x1e0>
 8003252:	2b00      	cmp	r3, #0
 8003254:	d004      	beq.n	8003260 <UART_SetConfig+0x1a8>
 8003256:	2280      	movs	r2, #128	@ 0x80
 8003258:	00d2      	lsls	r2, r2, #3
 800325a:	4293      	cmp	r3, r2
 800325c:	d00e      	beq.n	800327c <UART_SetConfig+0x1c4>
 800325e:	e01b      	b.n	8003298 <UART_SetConfig+0x1e0>
 8003260:	231b      	movs	r3, #27
 8003262:	2218      	movs	r2, #24
 8003264:	189b      	adds	r3, r3, r2
 8003266:	19db      	adds	r3, r3, r7
 8003268:	2200      	movs	r2, #0
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e021      	b.n	80032b2 <UART_SetConfig+0x1fa>
 800326e:	231b      	movs	r3, #27
 8003270:	2218      	movs	r2, #24
 8003272:	189b      	adds	r3, r3, r2
 8003274:	19db      	adds	r3, r3, r7
 8003276:	2202      	movs	r2, #2
 8003278:	701a      	strb	r2, [r3, #0]
 800327a:	e01a      	b.n	80032b2 <UART_SetConfig+0x1fa>
 800327c:	231b      	movs	r3, #27
 800327e:	2218      	movs	r2, #24
 8003280:	189b      	adds	r3, r3, r2
 8003282:	19db      	adds	r3, r3, r7
 8003284:	2204      	movs	r2, #4
 8003286:	701a      	strb	r2, [r3, #0]
 8003288:	e013      	b.n	80032b2 <UART_SetConfig+0x1fa>
 800328a:	231b      	movs	r3, #27
 800328c:	2218      	movs	r2, #24
 800328e:	189b      	adds	r3, r3, r2
 8003290:	19db      	adds	r3, r3, r7
 8003292:	2208      	movs	r2, #8
 8003294:	701a      	strb	r2, [r3, #0]
 8003296:	e00c      	b.n	80032b2 <UART_SetConfig+0x1fa>
 8003298:	231b      	movs	r3, #27
 800329a:	2218      	movs	r2, #24
 800329c:	189b      	adds	r3, r3, r2
 800329e:	19db      	adds	r3, r3, r7
 80032a0:	2210      	movs	r2, #16
 80032a2:	701a      	strb	r2, [r3, #0]
 80032a4:	e005      	b.n	80032b2 <UART_SetConfig+0x1fa>
 80032a6:	231b      	movs	r3, #27
 80032a8:	2218      	movs	r2, #24
 80032aa:	189b      	adds	r3, r3, r2
 80032ac:	19db      	adds	r3, r3, r7
 80032ae:	2210      	movs	r2, #16
 80032b0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a55      	ldr	r2, [pc, #340]	@ (800340c <UART_SetConfig+0x354>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d000      	beq.n	80032be <UART_SetConfig+0x206>
 80032bc:	e084      	b.n	80033c8 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032be:	231b      	movs	r3, #27
 80032c0:	2218      	movs	r2, #24
 80032c2:	189b      	adds	r3, r3, r2
 80032c4:	19db      	adds	r3, r3, r7
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	d01d      	beq.n	8003308 <UART_SetConfig+0x250>
 80032cc:	dc20      	bgt.n	8003310 <UART_SetConfig+0x258>
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d015      	beq.n	80032fe <UART_SetConfig+0x246>
 80032d2:	dc1d      	bgt.n	8003310 <UART_SetConfig+0x258>
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d002      	beq.n	80032de <UART_SetConfig+0x226>
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d005      	beq.n	80032e8 <UART_SetConfig+0x230>
 80032dc:	e018      	b.n	8003310 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032de:	f7fe fe13 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 80032e2:	0003      	movs	r3, r0
 80032e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80032e6:	e01c      	b.n	8003322 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003418 <UART_SetConfig+0x360>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2210      	movs	r2, #16
 80032ee:	4013      	ands	r3, r2
 80032f0:	d002      	beq.n	80032f8 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80032f2:	4b4b      	ldr	r3, [pc, #300]	@ (8003420 <UART_SetConfig+0x368>)
 80032f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80032f6:	e014      	b.n	8003322 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80032f8:	4b4a      	ldr	r3, [pc, #296]	@ (8003424 <UART_SetConfig+0x36c>)
 80032fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80032fc:	e011      	b.n	8003322 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032fe:	f7fe fd73 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
 8003302:	0003      	movs	r3, r0
 8003304:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003306:	e00c      	b.n	8003322 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003308:	2380      	movs	r3, #128	@ 0x80
 800330a:	021b      	lsls	r3, r3, #8
 800330c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800330e:	e008      	b.n	8003322 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003314:	231a      	movs	r3, #26
 8003316:	2218      	movs	r2, #24
 8003318:	189b      	adds	r3, r3, r2
 800331a:	19db      	adds	r3, r3, r7
 800331c:	2201      	movs	r2, #1
 800331e:	701a      	strb	r2, [r3, #0]
        break;
 8003320:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003324:	2b00      	cmp	r3, #0
 8003326:	d100      	bne.n	800332a <UART_SetConfig+0x272>
 8003328:	e132      	b.n	8003590 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	0013      	movs	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	189b      	adds	r3, r3, r2
 8003334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003336:	429a      	cmp	r2, r3
 8003338:	d305      	bcc.n	8003346 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003340:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003342:	429a      	cmp	r2, r3
 8003344:	d906      	bls.n	8003354 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8003346:	231a      	movs	r3, #26
 8003348:	2218      	movs	r2, #24
 800334a:	189b      	adds	r3, r3, r2
 800334c:	19db      	adds	r3, r3, r7
 800334e:	2201      	movs	r2, #1
 8003350:	701a      	strb	r2, [r3, #0]
 8003352:	e11d      	b.n	8003590 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003356:	613b      	str	r3, [r7, #16]
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]
 800335c:	6939      	ldr	r1, [r7, #16]
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	000b      	movs	r3, r1
 8003362:	0e1b      	lsrs	r3, r3, #24
 8003364:	0010      	movs	r0, r2
 8003366:	0205      	lsls	r5, r0, #8
 8003368:	431d      	orrs	r5, r3
 800336a:	000b      	movs	r3, r1
 800336c:	021c      	lsls	r4, r3, #8
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	085b      	lsrs	r3, r3, #1
 8003374:	60bb      	str	r3, [r7, #8]
 8003376:	2300      	movs	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	68b8      	ldr	r0, [r7, #8]
 800337c:	68f9      	ldr	r1, [r7, #12]
 800337e:	1900      	adds	r0, r0, r4
 8003380:	4169      	adcs	r1, r5
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	603b      	str	r3, [r7, #0]
 8003388:	2300      	movs	r3, #0
 800338a:	607b      	str	r3, [r7, #4]
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f7fc ff46 	bl	8000220 <__aeabi_uldivmod>
 8003394:	0002      	movs	r2, r0
 8003396:	000b      	movs	r3, r1
 8003398:	0013      	movs	r3, r2
 800339a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800339c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800339e:	23c0      	movs	r3, #192	@ 0xc0
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d309      	bcc.n	80033ba <UART_SetConfig+0x302>
 80033a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033a8:	2380      	movs	r3, #128	@ 0x80
 80033aa:	035b      	lsls	r3, r3, #13
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d204      	bcs.n	80033ba <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033b6:	60da      	str	r2, [r3, #12]
 80033b8:	e0ea      	b.n	8003590 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 80033ba:	231a      	movs	r3, #26
 80033bc:	2218      	movs	r2, #24
 80033be:	189b      	adds	r3, r3, r2
 80033c0:	19db      	adds	r3, r3, r7
 80033c2:	2201      	movs	r2, #1
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e0e3      	b.n	8003590 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	69da      	ldr	r2, [r3, #28]
 80033cc:	2380      	movs	r3, #128	@ 0x80
 80033ce:	021b      	lsls	r3, r3, #8
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d000      	beq.n	80033d6 <UART_SetConfig+0x31e>
 80033d4:	e085      	b.n	80034e2 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80033d6:	231b      	movs	r3, #27
 80033d8:	2218      	movs	r2, #24
 80033da:	189b      	adds	r3, r3, r2
 80033dc:	19db      	adds	r3, r3, r7
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d837      	bhi.n	8003454 <UART_SetConfig+0x39c>
 80033e4:	009a      	lsls	r2, r3, #2
 80033e6:	4b10      	ldr	r3, [pc, #64]	@ (8003428 <UART_SetConfig+0x370>)
 80033e8:	18d3      	adds	r3, r2, r3
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033ee:	f7fe fd8b 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 80033f2:	0003      	movs	r3, r0
 80033f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80033f6:	e036      	b.n	8003466 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033f8:	f7fe fd9c 	bl	8001f34 <HAL_RCC_GetPCLK2Freq>
 80033fc:	0003      	movs	r3, r0
 80033fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003400:	e031      	b.n	8003466 <UART_SetConfig+0x3ae>
 8003402:	46c0      	nop			@ (mov r8, r8)
 8003404:	efff69f3 	.word	0xefff69f3
 8003408:	ffffcfff 	.word	0xffffcfff
 800340c:	40004800 	.word	0x40004800
 8003410:	fffff4ff 	.word	0xfffff4ff
 8003414:	40013800 	.word	0x40013800
 8003418:	40021000 	.word	0x40021000
 800341c:	40004400 	.word	0x40004400
 8003420:	003d0900 	.word	0x003d0900
 8003424:	00f42400 	.word	0x00f42400
 8003428:	08003ab4 	.word	0x08003ab4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800342c:	4b60      	ldr	r3, [pc, #384]	@ (80035b0 <UART_SetConfig+0x4f8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2210      	movs	r2, #16
 8003432:	4013      	ands	r3, r2
 8003434:	d002      	beq.n	800343c <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003436:	4b5f      	ldr	r3, [pc, #380]	@ (80035b4 <UART_SetConfig+0x4fc>)
 8003438:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800343a:	e014      	b.n	8003466 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 800343c:	4b5e      	ldr	r3, [pc, #376]	@ (80035b8 <UART_SetConfig+0x500>)
 800343e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003440:	e011      	b.n	8003466 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003442:	f7fe fcd1 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
 8003446:	0003      	movs	r3, r0
 8003448:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800344a:	e00c      	b.n	8003466 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800344c:	2380      	movs	r3, #128	@ 0x80
 800344e:	021b      	lsls	r3, r3, #8
 8003450:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003452:	e008      	b.n	8003466 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003458:	231a      	movs	r3, #26
 800345a:	2218      	movs	r2, #24
 800345c:	189b      	adds	r3, r3, r2
 800345e:	19db      	adds	r3, r3, r7
 8003460:	2201      	movs	r2, #1
 8003462:	701a      	strb	r2, [r3, #0]
        break;
 8003464:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d100      	bne.n	800346e <UART_SetConfig+0x3b6>
 800346c:	e090      	b.n	8003590 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800346e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003470:	005a      	lsls	r2, r3, #1
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	085b      	lsrs	r3, r3, #1
 8003478:	18d2      	adds	r2, r2, r3
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	0019      	movs	r1, r3
 8003480:	0010      	movs	r0, r2
 8003482:	f7fc fe41 	bl	8000108 <__udivsi3>
 8003486:	0003      	movs	r3, r0
 8003488:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800348a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800348c:	2b0f      	cmp	r3, #15
 800348e:	d921      	bls.n	80034d4 <UART_SetConfig+0x41c>
 8003490:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003492:	2380      	movs	r3, #128	@ 0x80
 8003494:	025b      	lsls	r3, r3, #9
 8003496:	429a      	cmp	r2, r3
 8003498:	d21c      	bcs.n	80034d4 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800349a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800349c:	b29a      	uxth	r2, r3
 800349e:	200e      	movs	r0, #14
 80034a0:	2418      	movs	r4, #24
 80034a2:	1903      	adds	r3, r0, r4
 80034a4:	19db      	adds	r3, r3, r7
 80034a6:	210f      	movs	r1, #15
 80034a8:	438a      	bics	r2, r1
 80034aa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ae:	085b      	lsrs	r3, r3, #1
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2207      	movs	r2, #7
 80034b4:	4013      	ands	r3, r2
 80034b6:	b299      	uxth	r1, r3
 80034b8:	1903      	adds	r3, r0, r4
 80034ba:	19db      	adds	r3, r3, r7
 80034bc:	1902      	adds	r2, r0, r4
 80034be:	19d2      	adds	r2, r2, r7
 80034c0:	8812      	ldrh	r2, [r2, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	1902      	adds	r2, r0, r4
 80034cc:	19d2      	adds	r2, r2, r7
 80034ce:	8812      	ldrh	r2, [r2, #0]
 80034d0:	60da      	str	r2, [r3, #12]
 80034d2:	e05d      	b.n	8003590 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80034d4:	231a      	movs	r3, #26
 80034d6:	2218      	movs	r2, #24
 80034d8:	189b      	adds	r3, r3, r2
 80034da:	19db      	adds	r3, r3, r7
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
 80034e0:	e056      	b.n	8003590 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034e2:	231b      	movs	r3, #27
 80034e4:	2218      	movs	r2, #24
 80034e6:	189b      	adds	r3, r3, r2
 80034e8:	19db      	adds	r3, r3, r7
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d822      	bhi.n	8003536 <UART_SetConfig+0x47e>
 80034f0:	009a      	lsls	r2, r3, #2
 80034f2:	4b32      	ldr	r3, [pc, #200]	@ (80035bc <UART_SetConfig+0x504>)
 80034f4:	18d3      	adds	r3, r2, r3
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034fa:	f7fe fd05 	bl	8001f08 <HAL_RCC_GetPCLK1Freq>
 80034fe:	0003      	movs	r3, r0
 8003500:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003502:	e021      	b.n	8003548 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003504:	f7fe fd16 	bl	8001f34 <HAL_RCC_GetPCLK2Freq>
 8003508:	0003      	movs	r3, r0
 800350a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800350c:	e01c      	b.n	8003548 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800350e:	4b28      	ldr	r3, [pc, #160]	@ (80035b0 <UART_SetConfig+0x4f8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2210      	movs	r2, #16
 8003514:	4013      	ands	r3, r2
 8003516:	d002      	beq.n	800351e <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003518:	4b26      	ldr	r3, [pc, #152]	@ (80035b4 <UART_SetConfig+0x4fc>)
 800351a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800351c:	e014      	b.n	8003548 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 800351e:	4b26      	ldr	r3, [pc, #152]	@ (80035b8 <UART_SetConfig+0x500>)
 8003520:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003522:	e011      	b.n	8003548 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003524:	f7fe fc60 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
 8003528:	0003      	movs	r3, r0
 800352a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800352c:	e00c      	b.n	8003548 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800352e:	2380      	movs	r3, #128	@ 0x80
 8003530:	021b      	lsls	r3, r3, #8
 8003532:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003534:	e008      	b.n	8003548 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8003536:	2300      	movs	r3, #0
 8003538:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800353a:	231a      	movs	r3, #26
 800353c:	2218      	movs	r2, #24
 800353e:	189b      	adds	r3, r3, r2
 8003540:	19db      	adds	r3, r3, r7
 8003542:	2201      	movs	r2, #1
 8003544:	701a      	strb	r2, [r3, #0]
        break;
 8003546:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800354a:	2b00      	cmp	r3, #0
 800354c:	d020      	beq.n	8003590 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	085a      	lsrs	r2, r3, #1
 8003554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003556:	18d2      	adds	r2, r2, r3
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	0019      	movs	r1, r3
 800355e:	0010      	movs	r0, r2
 8003560:	f7fc fdd2 	bl	8000108 <__udivsi3>
 8003564:	0003      	movs	r3, r0
 8003566:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800356a:	2b0f      	cmp	r3, #15
 800356c:	d90a      	bls.n	8003584 <UART_SetConfig+0x4cc>
 800356e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003570:	2380      	movs	r3, #128	@ 0x80
 8003572:	025b      	lsls	r3, r3, #9
 8003574:	429a      	cmp	r2, r3
 8003576:	d205      	bcs.n	8003584 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800357a:	b29a      	uxth	r2, r3
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	60da      	str	r2, [r3, #12]
 8003582:	e005      	b.n	8003590 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003584:	231a      	movs	r3, #26
 8003586:	2218      	movs	r2, #24
 8003588:	189b      	adds	r3, r3, r2
 800358a:	19db      	adds	r3, r3, r7
 800358c:	2201      	movs	r2, #1
 800358e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	2200      	movs	r2, #0
 8003594:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	2200      	movs	r2, #0
 800359a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800359c:	231a      	movs	r3, #26
 800359e:	2218      	movs	r2, #24
 80035a0:	189b      	adds	r3, r3, r2
 80035a2:	19db      	adds	r3, r3, r7
 80035a4:	781b      	ldrb	r3, [r3, #0]
}
 80035a6:	0018      	movs	r0, r3
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b00e      	add	sp, #56	@ 0x38
 80035ac:	bdb0      	pop	{r4, r5, r7, pc}
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	40021000 	.word	0x40021000
 80035b4:	003d0900 	.word	0x003d0900
 80035b8:	00f42400 	.word	0x00f42400
 80035bc:	08003ad8 	.word	0x08003ad8

080035c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	2208      	movs	r2, #8
 80035ce:	4013      	ands	r3, r2
 80035d0:	d00b      	beq.n	80035ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	4a4a      	ldr	r2, [pc, #296]	@ (8003704 <UART_AdvFeatureConfig+0x144>)
 80035da:	4013      	ands	r3, r2
 80035dc:	0019      	movs	r1, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	2201      	movs	r2, #1
 80035f0:	4013      	ands	r3, r2
 80035f2:	d00b      	beq.n	800360c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	4a43      	ldr	r2, [pc, #268]	@ (8003708 <UART_AdvFeatureConfig+0x148>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	0019      	movs	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	2202      	movs	r2, #2
 8003612:	4013      	ands	r3, r2
 8003614:	d00b      	beq.n	800362e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4a3b      	ldr	r2, [pc, #236]	@ (800370c <UART_AdvFeatureConfig+0x14c>)
 800361e:	4013      	ands	r3, r2
 8003620:	0019      	movs	r1, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003632:	2204      	movs	r2, #4
 8003634:	4013      	ands	r3, r2
 8003636:	d00b      	beq.n	8003650 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	4a34      	ldr	r2, [pc, #208]	@ (8003710 <UART_AdvFeatureConfig+0x150>)
 8003640:	4013      	ands	r3, r2
 8003642:	0019      	movs	r1, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003654:	2210      	movs	r2, #16
 8003656:	4013      	ands	r3, r2
 8003658:	d00b      	beq.n	8003672 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	4a2c      	ldr	r2, [pc, #176]	@ (8003714 <UART_AdvFeatureConfig+0x154>)
 8003662:	4013      	ands	r3, r2
 8003664:	0019      	movs	r1, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	2220      	movs	r2, #32
 8003678:	4013      	ands	r3, r2
 800367a:	d00b      	beq.n	8003694 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	4a25      	ldr	r2, [pc, #148]	@ (8003718 <UART_AdvFeatureConfig+0x158>)
 8003684:	4013      	ands	r3, r2
 8003686:	0019      	movs	r1, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	430a      	orrs	r2, r1
 8003692:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003698:	2240      	movs	r2, #64	@ 0x40
 800369a:	4013      	ands	r3, r2
 800369c:	d01d      	beq.n	80036da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	4a1d      	ldr	r2, [pc, #116]	@ (800371c <UART_AdvFeatureConfig+0x15c>)
 80036a6:	4013      	ands	r3, r2
 80036a8:	0019      	movs	r1, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036ba:	2380      	movs	r3, #128	@ 0x80
 80036bc:	035b      	lsls	r3, r3, #13
 80036be:	429a      	cmp	r2, r3
 80036c0:	d10b      	bne.n	80036da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	4a15      	ldr	r2, [pc, #84]	@ (8003720 <UART_AdvFeatureConfig+0x160>)
 80036ca:	4013      	ands	r3, r2
 80036cc:	0019      	movs	r1, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036de:	2280      	movs	r2, #128	@ 0x80
 80036e0:	4013      	ands	r3, r2
 80036e2:	d00b      	beq.n	80036fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	4a0e      	ldr	r2, [pc, #56]	@ (8003724 <UART_AdvFeatureConfig+0x164>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	0019      	movs	r1, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	430a      	orrs	r2, r1
 80036fa:	605a      	str	r2, [r3, #4]
  }
}
 80036fc:	46c0      	nop			@ (mov r8, r8)
 80036fe:	46bd      	mov	sp, r7
 8003700:	b002      	add	sp, #8
 8003702:	bd80      	pop	{r7, pc}
 8003704:	ffff7fff 	.word	0xffff7fff
 8003708:	fffdffff 	.word	0xfffdffff
 800370c:	fffeffff 	.word	0xfffeffff
 8003710:	fffbffff 	.word	0xfffbffff
 8003714:	ffffefff 	.word	0xffffefff
 8003718:	ffffdfff 	.word	0xffffdfff
 800371c:	ffefffff 	.word	0xffefffff
 8003720:	ff9fffff 	.word	0xff9fffff
 8003724:	fff7ffff 	.word	0xfff7ffff

08003728 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b092      	sub	sp, #72	@ 0x48
 800372c:	af02      	add	r7, sp, #8
 800372e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2284      	movs	r2, #132	@ 0x84
 8003734:	2100      	movs	r1, #0
 8003736:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003738:	f7fd fbda 	bl	8000ef0 <HAL_GetTick>
 800373c:	0003      	movs	r3, r0
 800373e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2208      	movs	r2, #8
 8003748:	4013      	ands	r3, r2
 800374a:	2b08      	cmp	r3, #8
 800374c:	d12c      	bne.n	80037a8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800374e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003750:	2280      	movs	r2, #128	@ 0x80
 8003752:	0391      	lsls	r1, r2, #14
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	4a46      	ldr	r2, [pc, #280]	@ (8003870 <UART_CheckIdleState+0x148>)
 8003758:	9200      	str	r2, [sp, #0]
 800375a:	2200      	movs	r2, #0
 800375c:	f000 f88c 	bl	8003878 <UART_WaitOnFlagUntilTimeout>
 8003760:	1e03      	subs	r3, r0, #0
 8003762:	d021      	beq.n	80037a8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003764:	f3ef 8310 	mrs	r3, PRIMASK
 8003768:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800376c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800376e:	2301      	movs	r3, #1
 8003770:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003774:	f383 8810 	msr	PRIMASK, r3
}
 8003778:	46c0      	nop			@ (mov r8, r8)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2180      	movs	r1, #128	@ 0x80
 8003786:	438a      	bics	r2, r1
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800378c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800378e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003790:	f383 8810 	msr	PRIMASK, r3
}
 8003794:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2220      	movs	r2, #32
 800379a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2278      	movs	r2, #120	@ 0x78
 80037a0:	2100      	movs	r1, #0
 80037a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e05f      	b.n	8003868 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2204      	movs	r2, #4
 80037b0:	4013      	ands	r3, r2
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d146      	bne.n	8003844 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037b8:	2280      	movs	r2, #128	@ 0x80
 80037ba:	03d1      	lsls	r1, r2, #15
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	4a2c      	ldr	r2, [pc, #176]	@ (8003870 <UART_CheckIdleState+0x148>)
 80037c0:	9200      	str	r2, [sp, #0]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f000 f858 	bl	8003878 <UART_WaitOnFlagUntilTimeout>
 80037c8:	1e03      	subs	r3, r0, #0
 80037ca:	d03b      	beq.n	8003844 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037cc:	f3ef 8310 	mrs	r3, PRIMASK
 80037d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80037d2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80037d6:	2301      	movs	r3, #1
 80037d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	f383 8810 	msr	PRIMASK, r3
}
 80037e0:	46c0      	nop			@ (mov r8, r8)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4921      	ldr	r1, [pc, #132]	@ (8003874 <UART_CheckIdleState+0x14c>)
 80037ee:	400a      	ands	r2, r1
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	f383 8810 	msr	PRIMASK, r3
}
 80037fc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003802:	61bb      	str	r3, [r7, #24]
  return(result);
 8003804:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003806:	633b      	str	r3, [r7, #48]	@ 0x30
 8003808:	2301      	movs	r3, #1
 800380a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f383 8810 	msr	PRIMASK, r3
}
 8003812:	46c0      	nop			@ (mov r8, r8)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689a      	ldr	r2, [r3, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2101      	movs	r1, #1
 8003820:	438a      	bics	r2, r1
 8003822:	609a      	str	r2, [r3, #8]
 8003824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003826:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003828:	6a3b      	ldr	r3, [r7, #32]
 800382a:	f383 8810 	msr	PRIMASK, r3
}
 800382e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2280      	movs	r2, #128	@ 0x80
 8003834:	2120      	movs	r1, #32
 8003836:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2278      	movs	r2, #120	@ 0x78
 800383c:	2100      	movs	r1, #0
 800383e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e011      	b.n	8003868 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2220      	movs	r2, #32
 8003848:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2280      	movs	r2, #128	@ 0x80
 800384e:	2120      	movs	r1, #32
 8003850:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2278      	movs	r2, #120	@ 0x78
 8003862:	2100      	movs	r1, #0
 8003864:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	0018      	movs	r0, r3
 800386a:	46bd      	mov	sp, r7
 800386c:	b010      	add	sp, #64	@ 0x40
 800386e:	bd80      	pop	{r7, pc}
 8003870:	01ffffff 	.word	0x01ffffff
 8003874:	fffffedf 	.word	0xfffffedf

08003878 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	603b      	str	r3, [r7, #0]
 8003884:	1dfb      	adds	r3, r7, #7
 8003886:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003888:	e051      	b.n	800392e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	3301      	adds	r3, #1
 800388e:	d04e      	beq.n	800392e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003890:	f7fd fb2e 	bl	8000ef0 <HAL_GetTick>
 8003894:	0002      	movs	r2, r0
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	429a      	cmp	r2, r3
 800389e:	d302      	bcc.n	80038a6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e051      	b.n	800394e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2204      	movs	r2, #4
 80038b2:	4013      	ands	r3, r2
 80038b4:	d03b      	beq.n	800392e <UART_WaitOnFlagUntilTimeout+0xb6>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b80      	cmp	r3, #128	@ 0x80
 80038ba:	d038      	beq.n	800392e <UART_WaitOnFlagUntilTimeout+0xb6>
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2b40      	cmp	r3, #64	@ 0x40
 80038c0:	d035      	beq.n	800392e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	69db      	ldr	r3, [r3, #28]
 80038c8:	2208      	movs	r2, #8
 80038ca:	4013      	ands	r3, r2
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d111      	bne.n	80038f4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2208      	movs	r2, #8
 80038d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	0018      	movs	r0, r3
 80038dc:	f000 f83c 	bl	8003958 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2284      	movs	r2, #132	@ 0x84
 80038e4:	2108      	movs	r1, #8
 80038e6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2278      	movs	r2, #120	@ 0x78
 80038ec:	2100      	movs	r1, #0
 80038ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e02c      	b.n	800394e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	69da      	ldr	r2, [r3, #28]
 80038fa:	2380      	movs	r3, #128	@ 0x80
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	401a      	ands	r2, r3
 8003900:	2380      	movs	r3, #128	@ 0x80
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	429a      	cmp	r2, r3
 8003906:	d112      	bne.n	800392e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2280      	movs	r2, #128	@ 0x80
 800390e:	0112      	lsls	r2, r2, #4
 8003910:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	0018      	movs	r0, r3
 8003916:	f000 f81f 	bl	8003958 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2284      	movs	r2, #132	@ 0x84
 800391e:	2120      	movs	r1, #32
 8003920:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2278      	movs	r2, #120	@ 0x78
 8003926:	2100      	movs	r1, #0
 8003928:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e00f      	b.n	800394e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	4013      	ands	r3, r2
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	425a      	negs	r2, r3
 800393e:	4153      	adcs	r3, r2
 8003940:	b2db      	uxtb	r3, r3
 8003942:	001a      	movs	r2, r3
 8003944:	1dfb      	adds	r3, r7, #7
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	429a      	cmp	r2, r3
 800394a:	d09e      	beq.n	800388a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	0018      	movs	r0, r3
 8003950:	46bd      	mov	sp, r7
 8003952:	b004      	add	sp, #16
 8003954:	bd80      	pop	{r7, pc}
	...

08003958 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b08e      	sub	sp, #56	@ 0x38
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003960:	f3ef 8310 	mrs	r3, PRIMASK
 8003964:	617b      	str	r3, [r7, #20]
  return(result);
 8003966:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003968:	637b      	str	r3, [r7, #52]	@ 0x34
 800396a:	2301      	movs	r3, #1
 800396c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	f383 8810 	msr	PRIMASK, r3
}
 8003974:	46c0      	nop			@ (mov r8, r8)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4926      	ldr	r1, [pc, #152]	@ (8003a1c <UART_EndRxTransfer+0xc4>)
 8003982:	400a      	ands	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003988:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	f383 8810 	msr	PRIMASK, r3
}
 8003990:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003992:	f3ef 8310 	mrs	r3, PRIMASK
 8003996:	623b      	str	r3, [r7, #32]
  return(result);
 8003998:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800399a:	633b      	str	r3, [r7, #48]	@ 0x30
 800399c:	2301      	movs	r3, #1
 800399e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a2:	f383 8810 	msr	PRIMASK, r3
}
 80039a6:	46c0      	nop			@ (mov r8, r8)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2101      	movs	r1, #1
 80039b4:	438a      	bics	r2, r1
 80039b6:	609a      	str	r2, [r3, #8]
 80039b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039be:	f383 8810 	msr	PRIMASK, r3
}
 80039c2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d118      	bne.n	80039fe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039cc:	f3ef 8310 	mrs	r3, PRIMASK
 80039d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80039d2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039d6:	2301      	movs	r3, #1
 80039d8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f383 8810 	msr	PRIMASK, r3
}
 80039e0:	46c0      	nop			@ (mov r8, r8)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2110      	movs	r1, #16
 80039ee:	438a      	bics	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f383 8810 	msr	PRIMASK, r3
}
 80039fc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2280      	movs	r2, #128	@ 0x80
 8003a02:	2120      	movs	r1, #32
 8003a04:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	46bd      	mov	sp, r7
 8003a16:	b00e      	add	sp, #56	@ 0x38
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	46c0      	nop			@ (mov r8, r8)
 8003a1c:	fffffedf 	.word	0xfffffedf

08003a20 <memset>:
 8003a20:	0003      	movs	r3, r0
 8003a22:	1882      	adds	r2, r0, r2
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d100      	bne.n	8003a2a <memset+0xa>
 8003a28:	4770      	bx	lr
 8003a2a:	7019      	strb	r1, [r3, #0]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	e7f9      	b.n	8003a24 <memset+0x4>

08003a30 <__libc_init_array>:
 8003a30:	b570      	push	{r4, r5, r6, lr}
 8003a32:	2600      	movs	r6, #0
 8003a34:	4c0c      	ldr	r4, [pc, #48]	@ (8003a68 <__libc_init_array+0x38>)
 8003a36:	4d0d      	ldr	r5, [pc, #52]	@ (8003a6c <__libc_init_array+0x3c>)
 8003a38:	1b64      	subs	r4, r4, r5
 8003a3a:	10a4      	asrs	r4, r4, #2
 8003a3c:	42a6      	cmp	r6, r4
 8003a3e:	d109      	bne.n	8003a54 <__libc_init_array+0x24>
 8003a40:	2600      	movs	r6, #0
 8003a42:	f000 f819 	bl	8003a78 <_init>
 8003a46:	4c0a      	ldr	r4, [pc, #40]	@ (8003a70 <__libc_init_array+0x40>)
 8003a48:	4d0a      	ldr	r5, [pc, #40]	@ (8003a74 <__libc_init_array+0x44>)
 8003a4a:	1b64      	subs	r4, r4, r5
 8003a4c:	10a4      	asrs	r4, r4, #2
 8003a4e:	42a6      	cmp	r6, r4
 8003a50:	d105      	bne.n	8003a5e <__libc_init_array+0x2e>
 8003a52:	bd70      	pop	{r4, r5, r6, pc}
 8003a54:	00b3      	lsls	r3, r6, #2
 8003a56:	58eb      	ldr	r3, [r5, r3]
 8003a58:	4798      	blx	r3
 8003a5a:	3601      	adds	r6, #1
 8003a5c:	e7ee      	b.n	8003a3c <__libc_init_array+0xc>
 8003a5e:	00b3      	lsls	r3, r6, #2
 8003a60:	58eb      	ldr	r3, [r5, r3]
 8003a62:	4798      	blx	r3
 8003a64:	3601      	adds	r6, #1
 8003a66:	e7f2      	b.n	8003a4e <__libc_init_array+0x1e>
 8003a68:	08003b04 	.word	0x08003b04
 8003a6c:	08003b04 	.word	0x08003b04
 8003a70:	08003b08 	.word	0x08003b08
 8003a74:	08003b04 	.word	0x08003b04

08003a78 <_init>:
 8003a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7a:	46c0      	nop			@ (mov r8, r8)
 8003a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a7e:	bc08      	pop	{r3}
 8003a80:	469e      	mov	lr, r3
 8003a82:	4770      	bx	lr

08003a84 <_fini>:
 8003a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a86:	46c0      	nop			@ (mov r8, r8)
 8003a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a8a:	bc08      	pop	{r3}
 8003a8c:	469e      	mov	lr, r3
 8003a8e:	4770      	bx	lr
