{"Processors":  [
	{
		"Processor ID": "1",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Irwindale",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "3600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "110.0",
		"Instruction set width": "",
		"Transistors (millions)": "169.0",
		"Die size (mm^2)": "135",
		"Voltage (low)": "1.2875",
		"Voltage (high)": "1.3875",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3875",
		"FO4 Source": ""
	},
	{
		"Processor ID": "2",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Irwindale",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "3800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "110.0",
		"Instruction set width": "",
		"Transistors (millions)": "169.0",
		"Die size (mm^2)": "135",
		"Voltage (low)": "1.2875",
		"Voltage (high)": "1.3875",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3875",
		"FO4 Source": ""
	},
	{
		"Processor ID": "3",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Cranford",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "3660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "110.0",
		"Instruction set width": "",
		"Transistors (millions)": "125.0",
		"Die size (mm^2)": "112",
		"Voltage (low)": "1.2875",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": ""
	},
	{
		"Processor ID": "67",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dempsey",
		"Microarchitecture": "",
		"Processor Model": "5030",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "376.0",
		"Die size (mm^2)": "162",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "68",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dempsey",
		"Microarchitecture": "",
		"Processor Model": "5040",
		"Processor Date": "",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "376.0",
		"Die size (mm^2)": "162",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "69",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dempsey",
		"Microarchitecture": "",
		"Processor Model": "5060",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "376.0",
		"Die size (mm^2)": "162",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "70",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dempsey",
		"Microarchitecture": "",
		"Processor Model": "5070",
		"Processor Date": "",
		"Processor Clock [MHz]": "3460.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "376.0",
		"Die size (mm^2)": "162",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "71",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Paxville",
		"Microarchitecture": "",
		"Processor Model": "7030",
		"Processor Date": "",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "165.0",
		"Instruction set width": "",
		"Transistors (millions)": "230.0",
		"Die size (mm^2)": "206",
		"Voltage (low)": "1.2625",
		"Voltage (high)": "1.4125",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.4125",
		"FO4 Source": ""
	},
	{
		"Processor ID": "72",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Paxville",
		"Microarchitecture": "",
		"Processor Model": "7040",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "165.0",
		"Instruction set width": "",
		"Transistors (millions)": "230.0",
		"Die size (mm^2)": "206",
		"Voltage (low)": "1.2625",
		"Voltage (high)": "1.4125",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.4125",
		"FO4 Source": ""
	},
	{
		"Processor ID": "86",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Foster",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "65.8",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "87",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7110N",
		"Processor Date": "",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "88",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7120N",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "89",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7130N",
		"Processor Date": "",
		"Processor Clock [MHz]": "3160.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "150.0",
		"Instruction set width": "",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "90",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7140N",
		"Processor Date": "",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "150.0",
		"Instruction set width": "",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "16384",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "91",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Foster",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "64.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "92",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gallatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "48.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "1.475",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.475",
		"FO4 Source": ""
	},
	{
		"Processor ID": "93",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Foster",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "68.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "1.75",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.75",
		"FO4 Source": ""
	},
	{
		"Processor ID": "94",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gallatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "1900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "55.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "1.475",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.475",
		"FO4 Source": ""
	},
	{
		"Processor ID": "95",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gallatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "82.0",
		"Die size (mm^2)": "555",
		"Voltage (low)": "",
		"Voltage (high)": "1.475",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.475",
		"FO4 Source": ""
	},
	{
		"Processor ID": "96",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gallatin",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "82.0",
		"Die size (mm^2)": "555",
		"Voltage (low)": "",
		"Voltage (high)": "1.475",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.475",
		"FO4 Source": ""
	},
	{
		"Processor ID": "209",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dempsey",
		"Microarchitecture": "",
		"Processor Model": "5063",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "376.0",
		"Die size (mm^2)": "162",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "214",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7150N",
		"Processor Date": "",
		"Processor Clock [MHz]": "3500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "150.0",
		"Instruction set width": "",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "16384",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "218",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sossaman",
		"Microarchitecture": "",
		"Processor Model": "",
		"Processor Date": "",
		"Processor Clock [MHz]": "2160.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "31.0",
		"Instruction set width": "",
		"Transistors (millions)": "151.0",
		"Die size (mm^2)": "90",
		"Voltage (low)": "1.1125",
		"Voltage (high)": "1.275",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.275",
		"FO4 Source": ""
	},
	{
		"Processor ID": "227",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "L5310",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "229",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5133",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "40.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.15",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "234",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5113",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "40.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.15",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "235",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "E7210",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "236",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "E7220",
		"Processor Date": "",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "242",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "L5335",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "243",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "E7310",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "244",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "E7320",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "245",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "E7330",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "246",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "E7340",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "247",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "X7350",
		"Processor Date": "",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "260",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tigerton",
		"Microarchitecture": "",
		"Processor Model": "L7345",
		"Processor Date": "",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "267",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "",
		"Processor Model": "E5462",
		"Processor Date": "",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "268",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "",
		"Processor Model": "L5430",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "305",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "",
		"Processor Model": "L3014",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "30.0",
		"Instruction set width": "",
		"Transistors (millions)": "228.0",
		"Die size (mm^2)": "82",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "306",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "",
		"Processor Model": "X5492",
		"Processor Date": "",
		"Processor Clock [MHz]": "3400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "150.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "307",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dunnington",
		"Microarchitecture": "",
		"Processor Model": "L7445",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "",
		"Transistors (millions)": "1900.0",
		"Die size (mm^2)": "503",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.45",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.45",
		"FO4 Source": ""
	},
	{
		"Processor ID": "308",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dunnington",
		"Microarchitecture": "",
		"Processor Model": "L7455",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "6",
		"Cores": "6",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "1900.0",
		"Die size (mm^2)": "503",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.45",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.45",
		"FO4 Source": ""
	},
	{
		"Processor ID": "309",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dunnington",
		"Microarchitecture": "",
		"Processor Model": "E7430",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "90.0",
		"Instruction set width": "",
		"Transistors (millions)": "1900.0",
		"Die size (mm^2)": "503",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.45",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.45",
		"FO4 Source": ""
	},
	{
		"Processor ID": "310",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dunnington",
		"Microarchitecture": "",
		"Processor Model": "E7450",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "6",
		"Cores": "6",
		"TDP": "90.0",
		"Instruction set width": "",
		"Transistors (millions)": "1900.0",
		"Die size (mm^2)": "503",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.45",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.45",
		"FO4 Source": ""
	},
	{
		"Processor ID": "311",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dunnington",
		"Microarchitecture": "",
		"Processor Model": "E7440",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "90.0",
		"Instruction set width": "",
		"Transistors (millions)": "1900.0",
		"Die size (mm^2)": "503",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.45",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "16384",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.45",
		"FO4 Source": ""
	},
	{
		"Processor ID": "312",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dunnington",
		"Microarchitecture": "",
		"Processor Model": "E7420",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "90.0",
		"Instruction set width": "",
		"Transistors (millions)": "1900.0",
		"Die size (mm^2)": "503",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.45",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.45",
		"FO4 Source": ""
	},
	{
		"Processor ID": "313",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dunnington",
		"Microarchitecture": "",
		"Processor Model": "X7460",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "6",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "1900.0",
		"Die size (mm^2)": "503",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.45",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "16384",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.45",
		"FO4 Source": ""
	},
	{
		"Processor ID": "318",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "",
		"Processor Model": "X5550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "345",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "",
		"Processor Model": "L5506",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "60.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "352",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "",
		"Processor Model": "W3530",
		"Processor Date": "",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": ""
	},
	{
		"Processor ID": "358",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "",
		"Processor Model": "L5530",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "60.0",
		"Instruction set width": "",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "403",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "E6510",
		"Processor Date": "",
		"Processor Clock [MHz]": "1730.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "404",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "E6540",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "18432",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "405",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "E7520",
		"Processor Date": "",
		"Processor Clock [MHz]": "1866.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.675",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "18432",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "406",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "E7530",
		"Processor Date": "",
		"Processor Clock [MHz]": "1866.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.675",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "407",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "E7540",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.675",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "18432",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "408",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "L7545",
		"Processor Date": "",
		"Processor Clock [MHz]": "1866.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.675",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "18432",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "409",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "L7555",
		"Processor Date": "",
		"Processor Clock [MHz]": "1866.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.675",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "24576",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "410",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "X6550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "18432",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "411",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "X7542",
		"Processor Date": "",
		"Processor Clock [MHz]": "2666.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "6",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.675",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "18432",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "412",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "X7550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.675",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "18432",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "413",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem EX",
		"Microarchitecture": "",
		"Processor Model": "X7560",
		"Processor Date": "",
		"Processor Clock [MHz]": "2266.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "24576",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "419",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "X5650",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "420",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "E5640",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "495",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1220",
		"Processor Date": "",
		"Processor Clock [MHz]": "3100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "496",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1230",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "497",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1235",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "498",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1240",
		"Processor Date": "",
		"Processor Clock [MHz]": "3300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "499",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1245",
		"Processor Date": "",
		"Processor Clock [MHz]": "3300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "500",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1260L",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "45.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "501",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1270",
		"Processor Date": "",
		"Processor Clock [MHz]": "3400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "502",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1280",
		"Processor Date": "",
		"Processor Clock [MHz]": "3500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "504",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "X5690",
		"Processor Date": "",
		"Processor Clock [MHz]": "3460.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "505",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "X5675",
		"Processor Date": "",
		"Processor Clock [MHz]": "3060.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "506",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "X5687",
		"Processor Date": "",
		"Processor Clock [MHz]": "3600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "507",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "X5672",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "508",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "X5647",
		"Processor Date": "",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "509",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "E5649",
		"Processor Date": "",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "510",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "E5607",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "511",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "E5606",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "512",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "",
		"Processor Model": "E5603",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "514",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gulftown",
		"Microarchitecture": "",
		"Processor Model": "W3690",
		"Processor Date": "",
		"Processor Clock [MHz]": "3460.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "239",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": ""
	},
	{
		"Processor ID": "517",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1220L",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "20.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "554",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-2803",
		"Processor Date": "",
		"Processor Clock [MHz]": "1730.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "555",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-4807",
		"Processor Date": "",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "556",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-2860",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "557",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-4860",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "558",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-8860",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "559",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-2850",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "560",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-4850",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "561",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-8850",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "562",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-8837",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "8",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "563",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-8867L",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "564",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-2870",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "565",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-4870",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "566",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-8870",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "20",
		"Cores": "10",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "567",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-2820",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "568",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-2830",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "569",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-4820",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "570",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-4830",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "571",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere EX",
		"Microarchitecture": "",
		"Processor Model": "E7-8830",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "105.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "585",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1290",
		"Processor Date": "",
		"Processor Clock [MHz]": "3600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "616",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2687W",
		"Processor Date": "",
		"Processor Clock [MHz]": "3100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "150.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "617",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2680",
		"Processor Date": "",
		"Processor Clock [MHz]": "2700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "618",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2660",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "619",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2650L",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "70.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "620",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2630L",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "60.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "621",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2643",
		"Processor Date": "",
		"Processor Clock [MHz]": "3300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "622",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2609",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "623",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2667",
		"Processor Date": "",
		"Processor Clock [MHz]": "2900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "624",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2650",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "625",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2640",
		"Processor Date": "",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "626",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2603",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "627",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2630",
		"Processor Date": "",
		"Processor Clock [MHz]": "2300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "628",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2670",
		"Processor Date": "",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "115.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "629",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2690",
		"Processor Date": "",
		"Processor Clock [MHz]": "2900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "135.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "630",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2665",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "115.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "631",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-2637",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "632",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-1650",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "633",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4610",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "634",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4640",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "635",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4607",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "636",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4650L",
		"Processor Date": "",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "115.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "637",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4620",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "638",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4617",
		"Processor Date": "",
		"Processor Clock [MHz]": "2900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "6",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "639",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4603",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "640",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2450L",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "70.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "641",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2450",
		"Processor Date": "",
		"Processor Clock [MHz]": "2100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "642",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2440",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "643",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2430L",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "60.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "644",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2407",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "645",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2403",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "646",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2430",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "647",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2420",
		"Processor Date": "",
		"Processor Clock [MHz]": "1900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "648",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-1660",
		"Processor Date": "",
		"Processor Clock [MHz]": "3300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "649",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-1620",
		"Processor Date": "",
		"Processor Clock [MHz]": "3600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "650",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EP",
		"Microarchitecture": "",
		"Processor Model": "E5-4650",
		"Processor Date": "",
		"Processor Clock [MHz]": "2700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "651",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-2470",
		"Processor Date": "",
		"Processor Clock [MHz]": "2300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "16",
		"Cores": "8",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "683",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1290V2",
		"Processor Date": "",
		"Processor Clock [MHz]": "3700.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "87.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "684",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1280V2",
		"Processor Date": "",
		"Processor Clock [MHz]": "3600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "69.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "685",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1270V2",
		"Processor Date": "",
		"Processor Clock [MHz]": "3500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "69.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "686",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1265LV2",
		"Processor Date": "",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "45.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "687",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1245V2",
		"Processor Date": "",
		"Processor Clock [MHz]": "3400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "77.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "688",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1240V2",
		"Processor Date": "",
		"Processor Clock [MHz]": "3400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "69.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "689",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1230V2",
		"Processor Date": "",
		"Processor Clock [MHz]": "3300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "69.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "690",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1220V2",
		"Processor Date": "",
		"Processor Clock [MHz]": "3100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "69.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "691",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Ivy Bridge",
		"Microarchitecture": "",
		"Processor Model": "E3-1220LV2",
		"Processor Date": "",
		"Processor Clock [MHz]": "2300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "693",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Sandy Bridge-EN",
		"Microarchitecture": "",
		"Processor Model": "E5-1428L",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "60.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.6",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": ""
	},
	{
		"Processor ID": "1288",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "3040",
		"Processor Date": "2007-01-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1925.4968190054233",
		"SpecFp2000 (average base)": "1994.9639094479885",
		"SpecInt2006 (average base)": "12.348696050255777",
		"SpecFp2006 (average base)": "11.933534455375375",
		"x400_perlbench": "13.294845079703412",
		"x401_bzip2": "9.244557032316083",
		"x403_gcc": "10.374566749493438",
		"x429_mcf": "16.57691649303224",
		"x445_gobmk": "12.39983870548136",
		"x456_hmmer": "8.552260249604457",
		"x458_sjeng": "11.579064085452822",
		"x462_libquantum": "16.51135657968981",
		"x464_h264ref": "19.299792744444765",
		"x471_omnetpp": "10.994723716116617",
		"x473_astar": "8.937833989771155",
		"x483_xalancbmk": "15.325732529897978",
		"x410_bwaves": "20.72182784898369",
		"x416_gamess": "12.35909558479762",
		"x433_milc": "10.143535292885657",
		"x434_zeusmp": "11.499481238644027",
		"x435_gromacs": "11.257536159332403",
		"x436_cactusadm": "15.681271362573911",
		"x437_leslie3d": "10.694875125911896",
		"x444_namd": "9.719085103813816",
		"x447_dealii": "13.583765627048496",
		"x450_soplex": "10.896899967696664",
		"x453_povray": "12.818534048605034",
		"x454_calculix": "9.566763616830562",
		"x459_gemsfdtd": "10.87620795656574",
		"x465_tonto": "9.537259736161092",
		"x470_lbm": "11.809090898165122",
		"x481_wrf": "12.807051246165805",
		"x482_sphinx3": "13.098778540537786",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1289",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "3050",
		"Processor Date": "2007-01-01",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2171.4930347574223",
		"SpecFp2000 (average base)": "2185.4216984371687",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1290",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "3060",
		"Processor Date": "2007-10-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2563.3331599179087",
		"SpecFp2000 (average base)": "2542.4484774042785",
		"SpecInt2006 (average base)": "15.752890709861735",
		"SpecFp2006 (average base)": "14.691475459252631",
		"x400_perlbench": "17.257979924770176",
		"x401_bzip2": "12.999999999999998",
		"x403_gcc": "13.551790089522328",
		"x429_mcf": "21.06441295835893",
		"x445_gobmk": "15.899999999999997",
		"x456_hmmer": "10.872708990242229",
		"x458_sjeng": "14.798414122744234",
		"x462_libquantum": "17.739888971375265",
		"x464_h264ref": "25.166357222242734",
		"x471_omnetpp": "13.521042629348633",
		"x473_astar": "12.032688651262593",
		"x483_xalancbmk": "19.809898801691425",
		"x410_bwaves": "21.565583050021502",
		"x416_gamess": "15.694665990613217",
		"x433_milc": "11.12898842811908",
		"x434_zeusmp": "14.233255390773826",
		"x435_gromacs": "14.460987480604066",
		"x436_cactusadm": "17.83215162829965",
		"x437_leslie3d": "12.32722284761484",
		"x444_namd": "12.531096974103695",
		"x447_dealii": "20.745415932255227",
		"x450_soplex": "13.533251365844771",
		"x453_povray": "16.731288230492993",
		"x454_calculix": "12.379262076465059",
		"x459_gemsfdtd": "11.56310114235169",
		"x465_tonto": "12.269012265430526",
		"x470_lbm": "13.966108497112714",
		"x481_wrf": "15.651383818813754",
		"x482_sphinx3": "18.428975298837063",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1291",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "3065",
		"Processor Date": "2007-10-01",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "17.2",
		"SpecFp2006 (average base)": "17.3",
		"x400_perlbench": "15.4",
		"x401_bzip2": "12.5",
		"x403_gcc": "17.1",
		"x429_mcf": "22.0",
		"x445_gobmk": "15.2",
		"x456_hmmer": "12.2",
		"x458_sjeng": "14.1",
		"x462_libquantum": "40.1",
		"x464_h264ref": "23.9",
		"x471_omnetpp": "14.8",
		"x473_astar": "11.8",
		"x483_xalancbmk": "21.6",
		"x410_bwaves": "30.2",
		"x416_gamess": "16.6",
		"x433_milc": "12.6",
		"x434_zeusmp": "14.4",
		"x435_gromacs": "14.5",
		"x436_cactusadm": "28.6",
		"x437_leslie3d": "16.2",
		"x444_namd": "12.4",
		"x447_dealii": "24.3",
		"x450_soplex": "15.0",
		"x453_povray": "19.0",
		"x454_calculix": "12.6",
		"x459_gemsfdtd": "15.2",
		"x465_tonto": "15.9",
		"x470_lbm": "17.1",
		"x481_wrf": "20.5",
		"x482_sphinx3": "20.6",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.805627705630872",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1292",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "3070",
		"Processor Date": "2007-10-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2822.9984059506655",
		"SpecFp2000 (average base)": "2747.473662996814",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1293",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "3075",
		"Processor Date": "2007-10-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.805627705630872",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1294",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "3085",
		"Processor Date": "2007-10-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.805627705630872",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1295",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dempsey",
		"Microarchitecture": "",
		"Processor Model": "5050",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "376.0",
		"Die size (mm^2)": "162",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1420.994370150706",
		"SpecFp2000 (average base)": "1453.8191084175503",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "12",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.847368421052622",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1296",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Dempsey",
		"Microarchitecture": "",
		"Processor Model": "5080",
		"Processor Date": "",
		"Processor Clock [MHz]": "3730.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "376.0",
		"Die size (mm^2)": "162",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1782.2721625632325",
		"SpecFp2000 (average base)": "1963.7956034647202",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "12",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.847368421052622",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1297",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5110",
		"Processor Date": "2006-06-01",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1701.8154112143843",
		"SpecFp2000 (average base)": "1721.3525714011505",
		"SpecInt2006 (average base)": "10.197083559242822",
		"SpecFp2006 (average base)": "9.192868421930472",
		"x400_perlbench": "11.633238004015356",
		"x401_bzip2": "8.45431975809611",
		"x403_gcc": "7.4976663584615535",
		"x429_mcf": "13.307205787707975",
		"x445_gobmk": "10.649727589153077",
		"x456_hmmer": "6.9652585894013574",
		"x458_sjeng": "9.886274522898326",
		"x462_libquantum": "12.07988659288262",
		"x464_h264ref": "16.699699390060463",
		"x471_omnetpp": "8.79160682719377",
		"x473_astar": "7.939666077328176",
		"x483_xalancbmk": "12.647447271165019",
		"x410_bwaves": "13.901728281501054",
		"x416_gamess": "10.029133338458019",
		"x433_milc": "7.550115765127297",
		"x434_zeusmp": "8.97577603394936",
		"x435_gromacs": "9.465015181489559",
		"x436_cactusadm": "10.357359443092479",
		"x437_leslie3d": "8.377560814361338",
		"x444_namd": "8.232746008952166",
		"x447_dealii": "12.576609458153136",
		"x450_soplex": "8.859171103135623",
		"x453_povray": "11.27903910334348",
		"x454_calculix": "7.897665732105953",
		"x459_gemsfdtd": "8.264277291575409",
		"x465_tonto": "7.59989725090461",
		"x470_lbm": "4.978382083424684",
		"x481_wrf": "10.242543687287414",
		"x482_sphinx3": "11.799321955980124",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1298",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5120",
		"Processor Date": "2006-06-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1963.000000000001",
		"SpecFp2000 (average base)": "1944.9999999999995",
		"SpecInt2006 (average base)": "11.3",
		"SpecFp2006 (average base)": "10.699999999999998",
		"x400_perlbench": "13.5",
		"x401_bzip2": "9.66",
		"x403_gcc": "8.030000000000001",
		"x429_mcf": "13.8",
		"x445_gobmk": "12.299999999999999",
		"x456_hmmer": "7.8",
		"x458_sjeng": "11.4",
		"x462_libquantum": "11.7",
		"x464_h264ref": "19.4",
		"x471_omnetpp": "9.16",
		"x473_astar": "8.969999999999999",
		"x483_xalancbmk": "14.2",
		"x410_bwaves": "15.2",
		"x416_gamess": "12.8",
		"x433_milc": "8.24",
		"x434_zeusmp": "10.0",
		"x435_gromacs": "11.4",
		"x436_cactusadm": "11.6",
		"x437_leslie3d": "9.540000000000001",
		"x444_namd": "9.81",
		"x447_dealii": "17.1",
		"x450_soplex": "9.45",
		"x453_povray": "12.9",
		"x454_calculix": "9.87",
		"x459_gemsfdtd": "9.04",
		"x465_tonto": "10.3",
		"x470_lbm": "5.0",
		"x481_wrf": "12.2",
		"x482_sphinx3": "13.200000000000001",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1299",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5130",
		"Processor Date": "2006-06-01",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2103.151962434075",
		"SpecFp2000 (average base)": "2061.8039832549352",
		"SpecInt2006 (average base)": "12.32472047101303",
		"SpecFp2006 (average base)": "11.36281782943735",
		"x400_perlbench": "14.5",
		"x401_bzip2": "10.449880382090505",
		"x403_gcc": "8.490031901253193",
		"x429_mcf": "15.749760890306565",
		"x445_gobmk": "13.249905660041508",
		"x456_hmmer": "8.382469061495149",
		"x458_sjeng": "12.324924139954259",
		"x462_libquantum": "13.498877744536884",
		"x464_h264ref": "20.89976076418101",
		"x471_omnetpp": "10.424669389321616",
		"x473_astar": "9.769989764569381",
		"x483_xalancbmk": "15.599358934844236",
		"x410_bwaves": "16.9477633305463",
		"x416_gamess": "12.714558584551805",
		"x433_milc": "9.029526747928792",
		"x434_zeusmp": "11.074915093916706",
		"x435_gromacs": "11.89621788637044",
		"x436_cactusadm": "12.744987942561888",
		"x437_leslie3d": "10.366600073008025",
		"x444_namd": "10.348912986396204",
		"x447_dealii": "16.064035126603006",
		"x450_soplex": "10.64681921957226",
		"x453_povray": "14.047775624631823",
		"x454_calculix": "9.964737828964694",
		"x459_gemsfdtd": "10.137423680319573",
		"x465_tonto": "9.531702231721415",
		"x470_lbm": "5.8957799717120585",
		"x481_wrf": "12.85451674770862",
		"x482_sphinx3": "14.524762890334596",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1300",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5140",
		"Processor Date": "2006-06-01",
		"Processor Clock [MHz]": "2333.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2430.9997943233157",
		"SpecFp2000 (average base)": "2320.762805630941",
		"SpecInt2006 (average base)": "14.257398435776524",
		"SpecFp2006 (average base)": "13.525253143456299",
		"x400_perlbench": "16.597570651410404",
		"x401_bzip2": "12.228937845934645",
		"x403_gcc": "11.442622835788356",
		"x429_mcf": "17.09479681644478",
		"x445_gobmk": "15.464883386187555",
		"x456_hmmer": "9.783220018157913",
		"x458_sjeng": "14.299303925561876",
		"x462_libquantum": "14.461809927464394",
		"x464_h264ref": "24.33328771284789",
		"x471_omnetpp": "11.586508293564412",
		"x473_astar": "11.133233731245458",
		"x483_xalancbmk": "18.366163397324435",
		"x410_bwaves": "18.95536614459739",
		"x416_gamess": "15.999999999999998",
		"x433_milc": "10.099016340499608",
		"x434_zeusmp": "12.59296659617967",
		"x435_gromacs": "14.233255390773826",
		"x436_cactusadm": "15.136833896013425",
		"x437_leslie3d": "11.499125327300222",
		"x444_namd": "12.266575922191548",
		"x447_dealii": "21.432507296087543",
		"x450_soplex": "11.631816636467692",
		"x453_povray": "16.166597843379144",
		"x454_calculix": "12.333243404912018",
		"x459_gemsfdtd": "10.899076879430545",
		"x465_tonto": "12.83324690258688",
		"x470_lbm": "8.005649290999866",
		"x481_wrf": "15.199344962538236",
		"x482_sphinx3": "16.299999999999997",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1301",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5150",
		"Processor Date": "2006-06-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2722.2691656468646",
		"SpecFp2000 (average base)": "2547.1491932891868",
		"SpecInt2006 (average base)": "15.530806649371518",
		"SpecFp2006 (average base)": "13.784707908468466",
		"x400_perlbench": "18.9173787249835",
		"x401_bzip2": "13.695130394716005",
		"x403_gcc": "10.964323293115534",
		"x429_mcf": "17.893861589032504",
		"x445_gobmk": "17.479274353988682",
		"x456_hmmer": "11.200000000000001",
		"x458_sjeng": "16.159068091477423",
		"x462_libquantum": "14.875332197708307",
		"x464_h264ref": "27.799856114549385",
		"x471_omnetpp": "11.985173616630854",
		"x473_astar": "12.519618322701827",
		"x483_xalancbmk": "19.90930716229941",
		"x410_bwaves": "18.18985869827653",
		"x416_gamess": "16.522793108822533",
		"x433_milc": "9.506016502790384",
		"x434_zeusmp": "13.756812051600138",
		"x435_gromacs": "15.694338499877986",
		"x436_cactusadm": "15.866811036827121",
		"x437_leslie3d": "11.393907691729241",
		"x444_namd": "13.664650373440479",
		"x447_dealii": "19.560757244197976",
		"x450_soplex": "11.820494881665109",
		"x453_povray": "18.763741038457088",
		"x454_calculix": "12.767957778863027",
		"x459_gemsfdtd": "10.629477697472385",
		"x465_tonto": "11.719537813703308",
		"x470_lbm": "8.25237348299698",
		"x481_wrf": "15.438471306497862",
		"x482_sphinx3": "17.899813778323363",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1302",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Woodcrest",
		"Microarchitecture": "",
		"Processor Model": "5160",
		"Processor Date": "2006-06-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "3000.747885729751",
		"SpecFp2000 (average base)": "2731.6973498196553",
		"SpecInt2006 (average base)": "17.038301712572135",
		"SpecFp2006 (average base)": "15.673817320668707",
		"x400_perlbench": "20.339990213065725",
		"x401_bzip2": "15.535531766072701",
		"x403_gcc": "12.797815383146975",
		"x429_mcf": "18.34423019347129",
		"x445_gobmk": "18.5193716125626",
		"x456_hmmer": "14.240741782094277",
		"x458_sjeng": "17.472105589755888",
		"x462_libquantum": "17.636739933983943",
		"x464_h264ref": "29.595883346216223",
		"x471_omnetpp": "12.544042231487335",
		"x473_astar": "13.84874391520018",
		"x483_xalancbmk": "19.443639402001722",
		"x410_bwaves": "19.415490176097038",
		"x416_gamess": "19.421077987004374",
		"x433_milc": "10.757301443905886",
		"x434_zeusmp": "15.8429463257678",
		"x435_gromacs": "17.700188259270913",
		"x436_cactusadm": "19.30942070660467",
		"x437_leslie3d": "12.507325048180661",
		"x444_namd": "15.242736988364232",
		"x447_dealii": "20.827444815008874",
		"x450_soplex": "12.788113652045869",
		"x453_povray": "20.710185544095513",
		"x454_calculix": "14.068523601327552",
		"x459_gemsfdtd": "11.429414812963227",
		"x465_tonto": "15.131528852212702",
		"x470_lbm": "10.466521130831376",
		"x481_wrf": "17.430536636767897",
		"x482_sphinx3": "20.096382064264517",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1303",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Paxville",
		"Microarchitecture": "",
		"Processor Model": "7020",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "165.0",
		"Instruction set width": "",
		"Transistors (millions)": "230.0",
		"Die size (mm^2)": "206",
		"Voltage (low)": "1.2625",
		"Voltage (high)": "1.4125",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1092.0000000000002",
		"SpecFp2000 (average base)": "1126.0000000000002",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "12",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1262",
		"Feature Size [microns]": "0.09",
		"Channel length [microns]": "0.053",
		"Metal layers": "7",
		"Metal type": "copper",
		"FO4 Delay [ps]": "19.08",
		"FO4 Delay Vdd [V]": "1.4125",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1304",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Paxville",
		"Microarchitecture": "",
		"Processor Model": "7041",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "165.0",
		"Instruction set width": "",
		"Transistors (millions)": "230.0",
		"Die size (mm^2)": "206",
		"Voltage (low)": "1.2625",
		"Voltage (high)": "1.4125",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1418.9968287490994",
		"SpecFp2000 (average base)": "1527.7159938674056",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "12",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1262",
		"Feature Size [microns]": "0.09",
		"Channel length [microns]": "0.053",
		"Metal layers": "7",
		"Metal type": "copper",
		"FO4 Delay [ps]": "19.08",
		"FO4 Delay Vdd [V]": "1.4125",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1305",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7110M",
		"Processor Date": "2006-08-01",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "7.979786207926787",
		"SpecFp2006 (average base)": "8.89262141041964",
		"x400_perlbench": "9.029421181780009",
		"x401_bzip2": "6.8466406672617435",
		"x403_gcc": "6.844154908675975",
		"x429_mcf": "9.326547248571737",
		"x445_gobmk": "7.129985961613083",
		"x456_hmmer": "5.835003114544873",
		"x458_sjeng": "6.009734946593461",
		"x462_libquantum": "12.305193127370492",
		"x464_h264ref": "14.666590793914201",
		"x471_omnetpp": "6.019192247850792",
		"x473_astar": "6.040849550837675",
		"x483_xalancbmk": "10.243341811151126",
		"x410_bwaves": "14.99401390772736",
		"x416_gamess": "7.972461956411633",
		"x433_milc": "6.146314137493811",
		"x434_zeusmp": "6.764324345872281",
		"x435_gromacs": "7.371608767389317",
		"x436_cactusadm": "12.979769322184115",
		"x437_leslie3d": "7.667171236693042",
		"x444_namd": "7.466665178128245",
		"x447_dealii": "11.432848726344568",
		"x450_soplex": "8.29332797140111",
		"x453_povray": "9.27404989165754",
		"x454_calculix": "6.803958277908853",
		"x459_gemsfdtd": "8.277921921260504",
		"x465_tonto": "6.9392415020353635",
		"x470_lbm": "11.599142822114528",
		"x481_wrf": "10.127728366996417",
		"x482_sphinx3": "12.36521860812175",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.847368421052622",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1306",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7120M",
		"Processor Date": "2006-08-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "9.008343423357747",
		"SpecFp2006 (average base)": "9.863449208611296",
		"x400_perlbench": "10.343860470764264",
		"x401_bzip2": "7.85652484138635",
		"x403_gcc": "7.636103748731126",
		"x429_mcf": "10.26655820615915",
		"x445_gobmk": "8.199987794945148",
		"x456_hmmer": "6.7340416792835605",
		"x458_sjeng": "6.859767662631292",
		"x462_libquantum": "13.595121520137365",
		"x464_h264ref": "16.933070173161724",
		"x471_omnetpp": "6.539029243015089",
		"x473_astar": "6.850771987514624",
		"x483_xalancbmk": "11.555277661517856",
		"x410_bwaves": "15.789695786349474",
		"x416_gamess": "9.19962522102779",
		"x433_milc": "6.459861109456233",
		"x434_zeusmp": "7.597801037411596",
		"x435_gromacs": "8.533825719607766",
		"x436_cactusadm": "14.380403513636647",
		"x437_leslie3d": "8.35898524804658",
		"x444_namd": "8.61",
		"x447_dealii": "12.9266081401913",
		"x450_soplex": "8.939988805962356",
		"x453_povray": "10.6640890038789",
		"x454_calculix": "7.820366220859955",
		"x459_gemsfdtd": "8.817070043154986",
		"x465_tonto": "7.946624465202867",
		"x470_lbm": "12.099178051308625",
		"x481_wrf": "11.32743743698487",
		"x482_sphinx3": "13.662636395047102",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.847368421052622",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1307",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7130M",
		"Processor Date": "2006-08-01",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "150.0",
		"Instruction set width": "64",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "10.022492703231645",
		"SpecFp2006 (average base)": "10.998258677527687",
		"x400_perlbench": "11.42701350043251",
		"x401_bzip2": "8.653301191328135",
		"x403_gcc": "8.48093202049784",
		"x429_mcf": "11.7",
		"x445_gobmk": "8.866646596395546",
		"x456_hmmer": "7.1932097440164195",
		"x458_sjeng": "7.476239328000232",
		"x462_libquantum": "14.171962464517181",
		"x464_h264ref": "18.13308763123444",
		"x471_omnetpp": "7.801702910022693",
		"x473_astar": "8.020052093035845",
		"x483_xalancbmk": "13.71993474909964",
		"x410_bwaves": "16.610106585671115",
		"x416_gamess": "9.82428559574438",
		"x433_milc": "6.659626482432394",
		"x434_zeusmp": "8.106883723023389",
		"x435_gromacs": "9.121104517017278",
		"x436_cactusadm": "17.00760905049519",
		"x437_leslie3d": "9.105716329536902",
		"x444_namd": "9.196665458207363",
		"x447_dealii": "13.788382016204054",
		"x450_soplex": "10.26655820615915",
		"x453_povray": "11.396531210963186",
		"x454_calculix": "8.37018754334839",
		"x459_gemsfdtd": "9.434129741127466",
		"x465_tonto": "8.65147321405535",
		"x470_lbm": "17.1857349724701",
		"x481_wrf": "12.31801620950894",
		"x482_sphinx3": "18.533092946982432",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.847368421052622",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1308",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Tulsa",
		"Microarchitecture": "",
		"Processor Model": "7140M",
		"Processor Date": "2006-08-01",
		"Processor Clock [MHz]": "3400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "150.0",
		"Instruction set width": "64",
		"Transistors (millions)": "1328.0",
		"Die size (mm^2)": "435",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1738.9974123039974",
		"SpecFp2000 (average base)": "1977.3322144048818",
		"SpecInt2006 (average base)": "11.047508020325033",
		"SpecFp2006 (average base)": "11.789603501957904",
		"x400_perlbench": "12.362207165455004",
		"x401_bzip2": "9.209956505866183",
		"x403_gcc": "9.416144581004126",
		"x429_mcf": "13.799271823231098",
		"x445_gobmk": "9.539958012493441",
		"x456_hmmer": "7.648540288505687",
		"x458_sjeng": "8.04626945955279",
		"x462_libquantum": "15.760081896385302",
		"x464_h264ref": "19.333102917058355",
		"x471_omnetpp": "9.02430880186664",
		"x473_astar": "8.82916165882805",
		"x483_xalancbmk": "15.589912391334646",
		"x410_bwaves": "16.988088541713108",
		"x416_gamess": "10.411588721436019",
		"x433_milc": "6.7458019438101555",
		"x434_zeusmp": "8.603088416630412",
		"x435_gromacs": "9.755113057805982",
		"x436_cactusadm": "18.714589165984744",
		"x437_leslie3d": "9.67923997402339",
		"x444_namd": "9.783328788394083",
		"x447_dealii": "14.650155892216807",
		"x450_soplex": "12.166302693392185",
		"x453_povray": "12.096729758498663",
		"x454_calculix": "8.969637163132777",
		"x459_gemsfdtd": "9.659416225240005",
		"x465_tonto": "9.379023808709016",
		"x470_lbm": "18.581042078214605",
		"x481_wrf": "13.289746558631323",
		"x482_sphinx3": "21.095774181242493",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "16",
		"L1 (data) (on chip)": "16",
		"L2 (on chip)": "16384",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "16384",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.847368421052622",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1309",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E3110",
		"Processor Date": "2008-01-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "22.521426722512388",
		"SpecFp2006 (average base)": "22.14801140898307",
		"x400_perlbench": "19.855495389052532",
		"x401_bzip2": "16.739096561914625",
		"x403_gcc": "21.386138732130618",
		"x429_mcf": "28.81747684355079",
		"x445_gobmk": "19.58885918464997",
		"x456_hmmer": "16.10985618634268",
		"x458_sjeng": "19.052500620660314",
		"x462_libquantum": "55.84603610650879",
		"x464_h264ref": "31.89214977518107",
		"x471_omnetpp": "18.54727822830285",
		"x473_astar": "15.509906526975062",
		"x483_xalancbmk": "27.27685147166547",
		"x410_bwaves": "31.656770369632174",
		"x416_gamess": "22.099864252420883",
		"x433_milc": "15.5299202956472",
		"x434_zeusmp": "21.745055146571254",
		"x435_gromacs": "19.508245466624253",
		"x436_cactusadm": "36.98637724690869",
		"x437_leslie3d": "19.156852846483588",
		"x444_namd": "16.018340073206147",
		"x447_dealii": "30.589690594124413",
		"x450_soplex": "18.436743271099317",
		"x453_povray": "24.81781572883379",
		"x454_calculix": "18.727237975942792",
		"x459_gemsfdtd": "17.00863453906835",
		"x465_tonto": "21.738555875215052",
		"x470_lbm": "19.76847596020215",
		"x481_wrf": "24.914168427738588",
		"x482_sphinx3": "29.5652149912073",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1310",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E3113",
		"Processor Date": "",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.95",
		"Voltage (high)": "1.21",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "21.785867449813242",
		"SpecFp2006 (average base)": "20.35118084211875",
		"x400_perlbench": "19.993901473921326",
		"x401_bzip2": "16.665010946632027",
		"x403_gcc": "19.69882064967867",
		"x429_mcf": "26.80825467856806",
		"x445_gobmk": "19.46592690992169",
		"x456_hmmer": "16.12189452044313",
		"x458_sjeng": "19.001879777082483",
		"x462_libquantum": "49.06719089934283",
		"x464_h264ref": "31.961255191009332",
		"x471_omnetpp": "17.299419718360202",
		"x473_astar": "15.399783546741224",
		"x483_xalancbmk": "25.766494474896103",
		"x410_bwaves": "23.841469024981865",
		"x416_gamess": "22.133283182818897",
		"x433_milc": "13.429592282649454",
		"x434_zeusmp": "20.13038892246375",
		"x435_gromacs": "19.597972857126372",
		"x436_cactusadm": "35.180337244994675",
		"x437_leslie3d": "16.432051141571705",
		"x444_namd": "15.964938850858745",
		"x447_dealii": "29.066170739184297",
		"x450_soplex": "15.299782131973881",
		"x453_povray": "24.899597311810492",
		"x454_calculix": "18.55566191839993",
		"x459_gemsfdtd": "14.99864432192393",
		"x465_tonto": "21.198101170859832",
		"x470_lbm": "16.358869767668146",
		"x481_wrf": "22.464226279535218",
		"x482_sphinx3": "28.299645806269297",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.21",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1311",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E3120",
		"Processor Date": "2008-07-01",
		"Processor Clock [MHz]": "3160.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "22.6",
		"SpecFp2006 (average base)": "22.6",
		"x400_perlbench": "20.64993946722363",
		"x401_bzip2": "17.6",
		"x403_gcc": "22.049943310584723",
		"x429_mcf": "28.249955752177737",
		"x445_gobmk": "20.5",
		"x456_hmmer": "16.6",
		"x458_sjeng": "19.3",
		"x462_libquantum": "41.94997020261159",
		"x464_h264ref": "33.6",
		"x471_omnetpp": "18.94993403682451",
		"x473_astar": "16.3",
		"x483_xalancbmk": "27.749954954918394",
		"x410_bwaves": "32.0",
		"x416_gamess": "23.4",
		"x433_milc": "13.7",
		"x434_zeusmp": "20.400000000000002",
		"x435_gromacs": "20.349938574845872",
		"x436_cactusadm": "36.549692201166344",
		"x437_leslie3d": "19.6",
		"x444_namd": "16.8",
		"x447_dealii": "32.0",
		"x450_soplex": "18.7",
		"x453_povray": "26.400000000000002",
		"x454_calculix": "17.6",
		"x459_gemsfdtd": "16.4",
		"x465_tonto": "23.0",
		"x470_lbm": "21.6",
		"x481_wrf": "28.5",
		"x482_sphinx3": "32.14996111972766",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1312",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5205",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.95",
		"Voltage (high)": "1.212",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.212",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1313",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "E5310",
		"Processor Date": "2006-11-01",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1701.9868925803248",
		"SpecFp2000 (average base)": "1720.9790330552619",
		"SpecInt2006 (average base)": "10.009470790871122",
		"SpecFp2006 (average base)": "9.53526182085063",
		"x400_perlbench": "11.6",
		"x401_bzip2": "8.314866334032494",
		"x403_gcc": "7.066459430841282",
		"x429_mcf": "13.629380029920657",
		"x445_gobmk": "10.549881515922348",
		"x456_hmmer": "6.689988800381206",
		"x458_sjeng": "9.882473756949153",
		"x462_libquantum": "10.774681771382452",
		"x464_h264ref": "16.674794187373653",
		"x471_omnetpp": "8.749481896259976",
		"x473_astar": "7.844998406628264",
		"x483_xalancbmk": "12.599603168354152",
		"x410_bwaves": "13.711845940815147",
		"x416_gamess": "10.533535080614268",
		"x433_milc": "7.465684669638554",
		"x434_zeusmp": "9.19086080038275",
		"x435_gromacs": "9.615111121635058",
		"x436_cactusadm": "11.562221024736742",
		"x437_leslie3d": "8.430729176280522",
		"x444_namd": "8.331493876545391",
		"x447_dealii": "13.896980708504788",
		"x450_soplex": "8.858652530390186",
		"x453_povray": "11.073125101592256",
		"x454_calculix": "8.238183635628129",
		"x459_gemsfdtd": "8.129544749980873",
		"x465_tonto": "8.251106196283052",
		"x470_lbm": "6.136648131086175",
		"x481_wrf": "10.551632482469817",
		"x482_sphinx3": "11.82470862375992",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1314",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "E5320",
		"Processor Date": "2006-11-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1957.7591499075609",
		"SpecFp2000 (average base)": "1893.4598348981824",
		"SpecInt2006 (average base)": "11.32998669850354",
		"SpecFp2006 (average base)": "10.477081181807675",
		"x400_perlbench": "13.530462220621956",
		"x401_bzip2": "9.713577239169119",
		"x403_gcc": "8.019770922290599",
		"x429_mcf": "14.270369910098958",
		"x445_gobmk": "12.276850568493533",
		"x456_hmmer": "7.815372191157956",
		"x458_sjeng": "11.514925256288878",
		"x462_libquantum": "11.605245822625117",
		"x464_h264ref": "19.53828243922026",
		"x471_omnetpp": "9.260196404171928",
		"x473_astar": "8.998309386194881",
		"x483_xalancbmk": "14.283360377617079",
		"x410_bwaves": "14.533692266906206",
		"x416_gamess": "12.281737224754387",
		"x433_milc": "8.04516335351226",
		"x434_zeusmp": "9.807542015220738",
		"x435_gromacs": "11.233133391993404",
		"x436_cactusadm": "11.91239615312493",
		"x437_leslie3d": "9.053628368523606",
		"x444_namd": "9.717670845844733",
		"x447_dealii": "15.666514803341078",
		"x450_soplex": "9.148347358364145",
		"x453_povray": "13.016588244437576",
		"x454_calculix": "9.51722616336952",
		"x459_gemsfdtd": "8.526187096178605",
		"x465_tonto": "9.549678637471317",
		"x470_lbm": "5.722389233911525",
		"x481_wrf": "11.712899889480918",
		"x482_sphinx3": "13.692059511456774",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1315",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "E5335",
		"Processor Date": "2006-12-01",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2111.976088869181",
		"SpecFp2000 (average base)": "2072.950783975826",
		"SpecInt2006 (average base)": "12.399798382179524",
		"SpecFp2006 (average base)": "11.389029809426265",
		"x400_perlbench": "14.52493560370768",
		"x401_bzip2": "10.5",
		"x403_gcc": "8.826465160222453",
		"x429_mcf": "15.974785184134356",
		"x445_gobmk": "13.3",
		"x456_hmmer": "8.389991067875457",
		"x458_sjeng": "12.4",
		"x462_libquantum": "13.324741492597754",
		"x464_h264ref": "20.974836326074463",
		"x471_omnetpp": "10.549646774162934",
		"x473_astar": "9.797460771545541",
		"x483_xalancbmk": "15.649920127591706",
		"x410_bwaves": "16.87958896582739",
		"x416_gamess": "12.714558584551805",
		"x433_milc": "9.108905063098598",
		"x434_zeusmp": "11.049886877249016",
		"x435_gromacs": "11.89621788637044",
		"x436_cactusadm": "12.77296775123717",
		"x437_leslie3d": "10.248359652763327",
		"x444_namd": "10.323454213038717",
		"x447_dealii": "16.079179083522888",
		"x450_soplex": "10.774215546861278",
		"x453_povray": "14.023151909252013",
		"x454_calculix": "9.952652127037036",
		"x459_gemsfdtd": "10.016163444215483",
		"x465_tonto": "9.692662902386628",
		"x470_lbm": "5.968419919268858",
		"x481_wrf": "12.759648168869713",
		"x482_sphinx3": "14.6",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1316",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "E5345",
		"Processor Date": "2006-11-01",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "13.833011008441055",
		"SpecFp2006 (average base)": "11.8",
		"x400_perlbench": "16.799999999999997",
		"x401_bzip2": "12.06657441535176",
		"x403_gcc": "9.698961875650921",
		"x429_mcf": "16.559867002829275",
		"x445_gobmk": "15.299999999999997",
		"x456_hmmer": "9.7733321967113",
		"x458_sjeng": "14.166588111828922",
		"x462_libquantum": "13.931323524939115",
		"x464_h264ref": "24.33328771284789",
		"x471_omnetpp": "10.961629395272816",
		"x473_astar": "11.132932523688055",
		"x483_xalancbmk": "17.431729658911344",
		"x410_bwaves": "16.0",
		"x416_gamess": "13.7",
		"x433_milc": "8.51",
		"x434_zeusmp": "12.0",
		"x435_gromacs": "13.5",
		"x436_cactusadm": "13.1",
		"x437_leslie3d": "10.4",
		"x444_namd": "11.8",
		"x447_dealii": "15.7",
		"x450_soplex": "10.6",
		"x453_povray": "16.6",
		"x454_calculix": "10.8",
		"x459_gemsfdtd": "9.86",
		"x465_tonto": "9.95",
		"x470_lbm": "5.66",
		"x481_wrf": "13.3",
		"x482_sphinx3": "16.1",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1317",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5405",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1318",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5410",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1319",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5420",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1320",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5430",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1321",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5440",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1322",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5450",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1323",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E5472",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1324",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5502",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "16.84932877712034",
		"SpecFp2006 (average base)": "18.472657627566054",
		"x400_perlbench": "13.293783879795257",
		"x401_bzip2": "9.946858800646565",
		"x403_gcc": "15.79857575680252",
		"x429_mcf": "26.445780521402643",
		"x445_gobmk": "13.099809156134997",
		"x456_hmmer": "12.924342083421678",
		"x458_sjeng": "14.047562899742317",
		"x462_libquantum": "75.34208100272691",
		"x464_h264ref": "21.24994117638917",
		"x471_omnetpp": "14.172804477628375",
		"x473_astar": "9.665780437567253",
		"x483_xalancbmk": "18.12134035926308",
		"x410_bwaves": "41.64641650875987",
		"x416_gamess": "14.722387796083261",
		"x433_milc": "20.5156943777217",
		"x434_zeusmp": "17.200112714989356",
		"x435_gromacs": "13.349162825738794",
		"x436_cactusadm": "17.753263066553192",
		"x437_leslie3d": "17.71891644542634",
		"x444_namd": "11.049658566725277",
		"x447_dealii": "17.492108366124093",
		"x450_soplex": "17.247591456555924",
		"x453_povray": "16.523107430924547",
		"x454_calculix": "16.36847832321748",
		"x459_gemsfdtd": "21.93877833676537",
		"x465_tonto": "15.299836598689563",
		"x470_lbm": "25.781776509775273",
		"x481_wrf": "23.398624318161954",
		"x482_sphinx3": "21.146003952464138",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1325",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5503",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1326",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gainestown",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5504",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1327",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5506",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1328",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5507",
		"Processor Date": "2010-01-01",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1329",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5520",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1330",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5530",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1331",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gainestown",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5540",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1332",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gulftown",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5620",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1333",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5630",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1334",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gulftown",
		"Microarchitecture": "Nehalem",
		"Processor Model": "E5640",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2670.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1335",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Jasper Forest",
		"Microarchitecture": "Nehalem",
		"Processor Model": "EC5549",
		"Processor Date": "2010-02-10",
		"Processor Clock [MHz]": "2533.0",
		"Processor Clock (Max) [MHz]": "2933.0",
		"Threads/core": "2",
		"Cores": "4",
		"TDP": "85.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1336",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "L3110",
		"Processor Date": "2009-01-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "45.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "24.400000000000002",
		"SpecFp2006 (average base)": "23.099999999999998",
		"x400_perlbench": "19.6",
		"x401_bzip2": "17.0",
		"x403_gcc": "21.7",
		"x429_mcf": "31.6",
		"x445_gobmk": "19.9",
		"x456_hmmer": "17.0",
		"x458_sjeng": "20.8",
		"x462_libquantum": "111.0",
		"x464_h264ref": "32.7",
		"x471_omnetpp": "18.3",
		"x473_astar": "15.4",
		"x483_xalancbmk": "27.4",
		"x410_bwaves": "32.2",
		"x416_gamess": "22.1",
		"x433_milc": "21.2",
		"x434_zeusmp": "27.0",
		"x435_gromacs": "19.9",
		"x436_cactusadm": "38.4",
		"x437_leslie3d": "18.8",
		"x444_namd": "16.3",
		"x447_dealii": "30.8",
		"x450_soplex": "18.7",
		"x453_povray": "24.4",
		"x454_calculix": "24.5",
		"x459_gemsfdtd": "18.7",
		"x465_tonto": "21.3",
		"x470_lbm": "16.2",
		"x481_wrf": "23.5",
		"x482_sphinx3": "30.1",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1337",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "L3360",
		"Processor Date": "2009-02-01",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "23.900000000000002",
		"SpecFp2006 (average base)": "23.500000000000004",
		"x400_perlbench": "18.5",
		"x401_bzip2": "16.1",
		"x403_gcc": "19.1",
		"x429_mcf": "30.8",
		"x445_gobmk": "19.0",
		"x456_hmmer": "16.0",
		"x458_sjeng": "19.7",
		"x462_libquantum": "155.0",
		"x464_h264ref": "31.0",
		"x471_omnetpp": "17.7",
		"x473_astar": "14.6",
		"x483_xalancbmk": "26.1",
		"x410_bwaves": "33.0",
		"x416_gamess": "20.3",
		"x433_milc": "20.9",
		"x434_zeusmp": "25.6",
		"x435_gromacs": "18.8",
		"x436_cactusadm": "70.7",
		"x437_leslie3d": "19.0",
		"x444_namd": "15.4",
		"x447_dealii": "29.2",
		"x450_soplex": "18.2",
		"x453_povray": "23.1",
		"x454_calculix": "22.9",
		"x459_gemsfdtd": "19.5",
		"x465_tonto": "20.0",
		"x470_lbm": "20.2",
		"x481_wrf": "22.8",
		"x482_sphinx3": "28.1",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1338",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clarkdale",
		"Microarchitecture": "Nehalem",
		"Processor Model": "L3406",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "2530.0",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "30.0",
		"Instruction set width": "64",
		"Transistors (millions)": "382.0",
		"Die size (mm^2)": "81",
		"Voltage (low)": "0.65",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "21.69984638908158",
		"SpecFp2006 (average base)": "24.03328714390761",
		"x400_perlbench": "17.122551552910483",
		"x401_bzip2": "13.099999999999998",
		"x403_gcc": "15.818810049635495",
		"x429_mcf": "23.066329010764868",
		"x445_gobmk": "16.63206653065305",
		"x456_hmmer": "33.799901380382856",
		"x458_sjeng": "18.53327345298643",
		"x462_libquantum": "137.33008653733148",
		"x464_h264ref": "24.93114386072792",
		"x471_omnetpp": "12.532714307236537",
		"x473_astar": "12.599999999999998",
		"x483_xalancbmk": "23.48688569628226",
		"x410_bwaves": "45.56649585703199",
		"x416_gamess": "18.264769428991517",
		"x433_milc": "34.7652976829849",
		"x434_zeusmp": "22.198648566381266",
		"x435_gromacs": "16.965613305626434",
		"x436_cactusadm": "35.93026004727438",
		"x437_leslie3d": "21.66600182049341",
		"x444_namd": "14.699999999999998",
		"x447_dealii": "27.298527563068607",
		"x450_soplex": "17.566414298725913",
		"x453_povray": "21.09569328781627",
		"x454_calculix": "21.790542428457062",
		"x459_gemsfdtd": "25.899102049437754",
		"x465_tonto": "18.67422359135475",
		"x470_lbm": "32.599693875956625",
		"x481_wrf": "28.666163833497173",
		"x482_sphinx3": "23.399857548990354",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1339",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Lynnfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "L3426",
		"Processor Date": "2009-09-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "3200.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "45.0",
		"Instruction set width": "64",
		"Transistors (millions)": "774.0",
		"Die size (mm^2)": "296",
		"Voltage (low)": "0.65",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "27.649221870756932",
		"SpecFp2006 (average base)": "31.47012158351104",
		"x400_perlbench": "20.90674259463502",
		"x401_bzip2": "15.746307714467553",
		"x403_gcc": "22.87100027759166",
		"x429_mcf": "39.08541390718023",
		"x445_gobmk": "18.8233993520001",
		"x456_hmmer": "32.51003276811839",
		"x458_sjeng": "23.12894970718714",
		"x462_libquantum": "167.6652731347889",
		"x464_h264ref": "25.61129002184762",
		"x471_omnetpp": "20.528103755847145",
		"x473_astar": "16.25145423901795",
		"x483_xalancbmk": "33.762528649197364",
		"x410_bwaves": "72.63012697279898",
		"x416_gamess": "19.60370691375424",
		"x433_milc": "45.596319687112235",
		"x434_zeusmp": "30.367313623525767",
		"x435_gromacs": "21.109290815309286",
		"x436_cactusadm": "60.89592983863195",
		"x437_leslie3d": "24.786830294368894",
		"x444_namd": "18.380249691005776",
		"x447_dealii": "34.53182986066492",
		"x450_soplex": "26.296052359828817",
		"x453_povray": "26.3359349058409",
		"x454_calculix": "27.11057517694701",
		"x459_gemsfdtd": "33.7856317174221",
		"x465_tonto": "18.928455764931154",
		"x470_lbm": "48.15720364218731",
		"x481_wrf": "32.21377267752231",
		"x482_sphinx3": "39.35801371791068",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1340",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "L5215",
		"Processor Date": "",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "20.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1341",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "L5240",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "40.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1342",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "L5320",
		"Processor Date": "2007-03-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "11.000000000000002",
		"SpecFp2006 (average base)": "9.64",
		"x400_perlbench": "13.5",
		"x401_bzip2": "9.1",
		"x403_gcc": "6.92",
		"x429_mcf": "13.7",
		"x445_gobmk": "12.3",
		"x456_hmmer": "7.83",
		"x458_sjeng": "11.4",
		"x462_libquantum": "11.4",
		"x464_h264ref": "19.5",
		"x471_omnetpp": "9.04",
		"x473_astar": "8.96",
		"x483_xalancbmk": "14.2",
		"x410_bwaves": "13.4",
		"x416_gamess": "11.0",
		"x433_milc": "7.03",
		"x434_zeusmp": "9.9",
		"x435_gromacs": "10.8",
		"x436_cactusadm": "11.0",
		"x437_leslie3d": "8.4",
		"x444_namd": "9.46",
		"x447_dealii": "12.7",
		"x450_soplex": "8.95",
		"x453_povray": "13.3",
		"x454_calculix": "8.58",
		"x459_gemsfdtd": "8.04",
		"x465_tonto": "7.48",
		"x470_lbm": "4.95",
		"x481_wrf": "10.8",
		"x482_sphinx3": "13.1",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.22549019608202",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1343",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "",
		"Processor Model": "L5408",
		"Processor Date": "2008-02-27",
		"Processor Clock [MHz]": "2133.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "40.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1344",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "L5410",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1345",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "L5420",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "50.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1346",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "L5520",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "60.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1347",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "L5609",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "40.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1348",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "L5630",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "2400.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "40.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1349",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "L5640",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2266.0",
		"Processor Clock (Max) [MHz]": "2800.0",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "60.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1350",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3503",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.225",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "22.6",
		"SpecFp2006 (average base)": "27.199999999999992",
		"x400_perlbench": "17.5",
		"x401_bzip2": "13.1",
		"x403_gcc": "20.7",
		"x429_mcf": "34.5",
		"x445_gobmk": "16.9",
		"x456_hmmer": "16.8",
		"x458_sjeng": "18.3",
		"x462_libquantum": "127.0",
		"x464_h264ref": "27.3",
		"x471_omnetpp": "18.4",
		"x473_astar": "12.8",
		"x483_xalancbmk": "26.1",
		"x410_bwaves": "74.4",
		"x416_gamess": "19.1",
		"x433_milc": "31.5",
		"x434_zeusmp": "24.5",
		"x435_gromacs": "17.2",
		"x436_cactusadm": "39.3",
		"x437_leslie3d": "25.5",
		"x444_namd": "14.3",
		"x447_dealii": "25.8",
		"x450_soplex": "23.0",
		"x453_povray": "21.4",
		"x454_calculix": "21.6",
		"x459_gemsfdtd": "36.7",
		"x465_tonto": "19.9",
		"x470_lbm": "51.0",
		"x481_wrf": "32.9",
		"x482_sphinx3": "27.1",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.225",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1351",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3505",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2533.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.225",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "23.700000000000003",
		"SpecFp2006 (average base)": "28.299999999999997",
		"x400_perlbench": "18.5",
		"x401_bzip2": "13.8",
		"x403_gcc": "21.5",
		"x429_mcf": "35.7",
		"x445_gobmk": "17.8",
		"x456_hmmer": "17.7",
		"x458_sjeng": "19.2",
		"x462_libquantum": "133.0",
		"x464_h264ref": "28.8",
		"x471_omnetpp": "18.9",
		"x473_astar": "13.4",
		"x483_xalancbmk": "27.4",
		"x410_bwaves": "75.4",
		"x416_gamess": "20.2",
		"x433_milc": "32.5",
		"x434_zeusmp": "25.5",
		"x435_gromacs": "18.1",
		"x436_cactusadm": "41.4",
		"x437_leslie3d": "26.5",
		"x444_namd": "15.1",
		"x447_dealii": "27.1",
		"x450_soplex": "23.8",
		"x453_povray": "22.5",
		"x454_calculix": "22.7",
		"x459_gemsfdtd": "37.3",
		"x465_tonto": "20.9",
		"x470_lbm": "50.8",
		"x481_wrf": "34.3",
		"x482_sphinx3": "28.0",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "4096",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.225",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1352",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3520",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2667.0",
		"Processor Clock (Max) [MHz]": "2930.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "27.400000000000002",
		"SpecFp2006 (average base)": "32.5",
		"x400_perlbench": "21.2",
		"x401_bzip2": "15.5",
		"x403_gcc": "24.7",
		"x429_mcf": "42.1",
		"x445_gobmk": "20.0",
		"x456_hmmer": "20.3",
		"x458_sjeng": "21.8",
		"x462_libquantum": "181.0",
		"x464_h264ref": "30.1",
		"x471_omnetpp": "21.7",
		"x473_astar": "15.7",
		"x483_xalancbmk": "32.0",
		"x410_bwaves": "76.3",
		"x416_gamess": "22.1",
		"x433_milc": "34.9",
		"x434_zeusmp": "31.6",
		"x435_gromacs": "20.7",
		"x436_cactusadm": "87.4",
		"x437_leslie3d": "27.3",
		"x444_namd": "17.2",
		"x447_dealii": "30.8",
		"x450_soplex": "27.5",
		"x453_povray": "25.5",
		"x454_calculix": "25.7",
		"x459_gemsfdtd": "37.3",
		"x465_tonto": "23.1",
		"x470_lbm": "49.4",
		"x481_wrf": "36.3",
		"x482_sphinx3": "38.0",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1353",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3540",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "3200.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "29.7",
		"SpecFp2006 (average base)": "35.099999999999994",
		"x400_perlbench": "23.1",
		"x401_bzip2": "16.8",
		"x403_gcc": "26.4",
		"x429_mcf": "44.4",
		"x445_gobmk": "21.8",
		"x456_hmmer": "22.2",
		"x458_sjeng": "23.7",
		"x462_libquantum": "195.0",
		"x464_h264ref": "34.8",
		"x471_omnetpp": "22.7",
		"x473_astar": "17.0",
		"x483_xalancbmk": "34.8",
		"x410_bwaves": "77.6",
		"x416_gamess": "24.5",
		"x433_milc": "36.4",
		"x434_zeusmp": "33.3",
		"x435_gromacs": "22.5",
		"x436_cactusadm": "99.8",
		"x437_leslie3d": "30.8",
		"x444_namd": "18.7",
		"x447_dealii": "33.4",
		"x450_soplex": "28.9",
		"x453_povray": "28.0",
		"x454_calculix": "27.8",
		"x459_gemsfdtd": "38.7",
		"x465_tonto": "25.6",
		"x470_lbm": "49.8",
		"x481_wrf": "41.8",
		"x482_sphinx3": "41.0",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1354",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3550",
		"Processor Date": "2009-08-01",
		"Processor Clock [MHz]": "3060.0",
		"Processor Clock (Max) [MHz]": "3330.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "30.800000000000008",
		"SpecFp2006 (average base)": "36.20000000000001",
		"x400_perlbench": "24.1",
		"x401_bzip2": "17.5",
		"x403_gcc": "27.2",
		"x429_mcf": "45.9",
		"x445_gobmk": "22.7",
		"x456_hmmer": "23.2",
		"x458_sjeng": "24.7",
		"x462_libquantum": "200.0",
		"x464_h264ref": "36.3",
		"x471_omnetpp": "23.1",
		"x473_astar": "17.7",
		"x483_xalancbmk": "36.1",
		"x410_bwaves": "78.0",
		"x416_gamess": "25.6",
		"x433_milc": "37.1",
		"x434_zeusmp": "34.1",
		"x435_gromacs": "23.6",
		"x436_cactusadm": "104.0",
		"x437_leslie3d": "31.6",
		"x444_namd": "19.6",
		"x447_dealii": "34.9",
		"x450_soplex": "29.6",
		"x453_povray": "29.2",
		"x454_calculix": "29.0",
		"x459_gemsfdtd": "39.0",
		"x465_tonto": "26.7",
		"x470_lbm": "49.7",
		"x481_wrf": "43.1",
		"x482_sphinx3": "42.4",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1355",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3565",
		"Processor Date": "2009-11-01",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "3460.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.225",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "31.900000000000002",
		"SpecFp2006 (average base)": "37.20000000000001",
		"x400_perlbench": "25.1",
		"x401_bzip2": "18.2",
		"x403_gcc": "28.0",
		"x429_mcf": "47.0",
		"x445_gobmk": "23.6",
		"x456_hmmer": "24.1",
		"x458_sjeng": "25.7",
		"x462_libquantum": "204.0",
		"x464_h264ref": "37.8",
		"x471_omnetpp": "23.6",
		"x473_astar": "18.4",
		"x483_xalancbmk": "37.5",
		"x410_bwaves": "78.4",
		"x416_gamess": "26.8",
		"x433_milc": "37.1",
		"x434_zeusmp": "35.0",
		"x435_gromacs": "24.6",
		"x436_cactusadm": "106.0",
		"x437_leslie3d": "32.3",
		"x444_namd": "20.6",
		"x447_dealii": "36.2",
		"x450_soplex": "29.8",
		"x453_povray": "30.4",
		"x454_calculix": "30.2",
		"x459_gemsfdtd": "39.3",
		"x465_tonto": "27.8",
		"x470_lbm": "49.7",
		"x481_wrf": "44.3",
		"x482_sphinx3": "44.2",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.225",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1356",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3570",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "3460.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "32.09867594263475",
		"SpecFp2006 (average base)": "38.68614204629532",
		"x400_perlbench": "24.446465305445116",
		"x401_bzip2": "19.184275712400538",
		"x403_gcc": "25.93626122096614",
		"x429_mcf": "46.366575200903185",
		"x445_gobmk": "23.44521615129929",
		"x456_hmmer": "26.263402626674246",
		"x458_sjeng": "25.165239797841902",
		"x462_libquantum": "223.77089333902734",
		"x464_h264ref": "39.41513031475343",
		"x471_omnetpp": "24.458320142613697",
		"x473_astar": "19.27135140971988",
		"x483_xalancbmk": "32.945787542495644",
		"x410_bwaves": "94.44092246316009",
		"x416_gamess": "24.92207048164682",
		"x433_milc": "30.538200053101328",
		"x434_zeusmp": "42.608810490874006",
		"x435_gromacs": "23.35536620159606",
		"x436_cactusadm": "80.40167107113416",
		"x437_leslie3d": "42.08272201391254",
		"x444_namd": "19.46882262273609",
		"x447_dealii": "32.332703436171286",
		"x450_soplex": "31.21868750931447",
		"x453_povray": "29.4466104309141",
		"x454_calculix": "28.005043721756163",
		"x459_gemsfdtd": "50.933140980702",
		"x465_tonto": "28.818792705314927",
		"x470_lbm": "70.25760689963968",
		"x481_wrf": "50.238730565102394",
		"x482_sphinx3": "47.75100217780388",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1357",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Bloomfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3580",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "3600.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "33.44697295720496",
		"SpecFp2006 (average base)": "38.071248994484016",
		"x400_perlbench": "25.696886970993198",
		"x401_bzip2": "19.398969044771427",
		"x403_gcc": "29.18287168871494",
		"x429_mcf": "50.6458290484024",
		"x445_gobmk": "24.998199935195334",
		"x456_hmmer": "24.999799999199993",
		"x458_sjeng": "26.9",
		"x462_libquantum": "233.92306427541513",
		"x464_h264ref": "38.28420039650822",
		"x471_omnetpp": "25.8476304523258",
		"x473_astar": "19.099738218101315",
		"x483_xalancbmk": "35.68753283711274",
		"x410_bwaves": "90.75053718849271",
		"x416_gamess": "22.922041793871678",
		"x433_milc": "35.99361054409518",
		"x434_zeusmp": "39.096802938347786",
		"x435_gromacs": "25.848791074245618",
		"x436_cactusadm": "89.25525194631406",
		"x437_leslie3d": "36.04968793207508",
		"x444_namd": "21.24994117638917",
		"x447_dealii": "33.38053324918582",
		"x450_soplex": "32.33295532425083",
		"x453_povray": "31.9480828845801",
		"x454_calculix": "27.177380300536694",
		"x459_gemsfdtd": "46.091213913282864",
		"x465_tonto": "28.0822007684583",
		"x470_lbm": "61.499918699133254",
		"x481_wrf": "41.481803239492855",
		"x482_sphinx3": "47.242353878696605",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1358",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3670",
		"Processor Date": "",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "3460.0",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "34.900000000000006",
		"SpecFp2006 (average base)": "38.8",
		"x400_perlbench": "26.4",
		"x401_bzip2": "19.3",
		"x403_gcc": "23.9",
		"x429_mcf": "40.4",
		"x445_gobmk": "25.1",
		"x456_hmmer": "48.2",
		"x458_sjeng": "26.2",
		"x462_libquantum": "313.0",
		"x464_h264ref": "38.4",
		"x471_omnetpp": "22.5",
		"x473_astar": "20.5",
		"x483_xalancbmk": "38.0",
		"x410_bwaves": "77.8",
		"x416_gamess": "26.0",
		"x433_milc": "50.3",
		"x434_zeusmp": "37.5",
		"x435_gromacs": "23.8",
		"x436_cactusadm": "151.0",
		"x437_leslie3d": "32.8",
		"x444_namd": "20.3",
		"x447_dealii": "39.3",
		"x450_soplex": "31.6",
		"x453_povray": "30.6",
		"x454_calculix": "29.7",
		"x459_gemsfdtd": "38.7",
		"x465_tonto": "26.2",
		"x470_lbm": "48.9",
		"x481_wrf": "45.3",
		"x482_sphinx3": "44.7",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1359",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W3680",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "3600.0",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.375",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "37.400000000000006",
		"SpecFp2006 (average base)": "42.29999999999999",
		"x400_perlbench": "27.0",
		"x401_bzip2": "20.8",
		"x403_gcc": "26.2",
		"x429_mcf": "45.1",
		"x445_gobmk": "26.3",
		"x456_hmmer": "50.6",
		"x458_sjeng": "27.4",
		"x462_libquantum": "358.0",
		"x464_h264ref": "40.2",
		"x471_omnetpp": "24.1",
		"x473_astar": "21.8",
		"x483_xalancbmk": "40.2",
		"x410_bwaves": "92.7",
		"x416_gamess": "27.1",
		"x433_milc": "54.2",
		"x434_zeusmp": "41.2",
		"x435_gromacs": "25.1",
		"x436_cactusadm": "163.0",
		"x437_leslie3d": "36.3",
		"x444_namd": "21.1",
		"x447_dealii": "41.2",
		"x450_soplex": "34.3",
		"x453_povray": "31.7",
		"x454_calculix": "31.4",
		"x459_gemsfdtd": "45.7",
		"x465_tonto": "27.6",
		"x470_lbm": "59.7",
		"x481_wrf": "49.2",
		"x482_sphinx3": "47.7",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.375",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1360",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W5580",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "3460.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "32.79999999999999",
		"SpecFp2006 (average base)": "39.599999999999994",
		"x400_perlbench": "25.2",
		"x401_bzip2": "18.5",
		"x403_gcc": "29.3",
		"x429_mcf": "50.0",
		"x445_gobmk": "23.8",
		"x456_hmmer": "24.2",
		"x458_sjeng": "26.0",
		"x462_libquantum": "223.0",
		"x464_h264ref": "37.9",
		"x471_omnetpp": "25.6",
		"x473_astar": "18.6",
		"x483_xalancbmk": "38.3",
		"x410_bwaves": "94.3",
		"x416_gamess": "26.7",
		"x433_milc": "41.4",
		"x434_zeusmp": "37.7",
		"x435_gromacs": "24.7",
		"x436_cactusadm": "109.0",
		"x437_leslie3d": "35.0",
		"x444_namd": "20.4",
		"x447_dealii": "36.7",
		"x450_soplex": "32.5",
		"x453_povray": "30.6",
		"x454_calculix": "30.6",
		"x459_gemsfdtd": "46.7",
		"x465_tonto": "28.0",
		"x470_lbm": "61.6",
		"x481_wrf": "46.8",
		"x482_sphinx3": "45.5",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1361",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "W5590",
		"Processor Date": "2009-08-01",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1362",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "X3210",
		"Processor Date": "2007-01-01",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "105.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2274.495548467836",
		"SpecFp2000 (average base)": "2279.968420833937",
		"SpecInt2006 (average base)": "14.123054682892464",
		"SpecFp2006 (average base)": "13.115890822253489",
		"x400_perlbench": "15.424478975314782",
		"x401_bzip2": "11.666571246385102",
		"x403_gcc": "11.96434322856863",
		"x429_mcf": "19.332583865781032",
		"x445_gobmk": "14.099999999999998",
		"x456_hmmer": "9.702072324442264",
		"x458_sjeng": "13.199238554178855",
		"x462_libquantum": "15.708274540670425",
		"x464_h264ref": "22.399552233821517",
		"x471_omnetpp": "12.421105230175867",
		"x473_astar": "10.766255558282841",
		"x483_xalancbmk": "17.70759034791209",
		"x410_bwaves": "20.09896284344181",
		"x416_gamess": "13.212383160643363",
		"x433_milc": "10.239649595350063",
		"x434_zeusmp": "12.832985804198119",
		"x435_gromacs": "12.629075376146185",
		"x436_cactusadm": "19.810544327591312",
		"x437_leslie3d": "11.404430410939089",
		"x444_namd": "10.966263025745492",
		"x447_dealii": "14.061491423961979",
		"x450_soplex": "12.498933242298161",
		"x453_povray": "14.862965244022124",
		"x454_calculix": "10.330034558076504",
		"x459_gemsfdtd": "11.263846654060156",
		"x465_tonto": "9.927434363216054",
		"x470_lbm": "13.033444457305833",
		"x481_wrf": "13.739749936652723",
		"x482_sphinx3": "16.662237934395172",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1363",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "X3220",
		"Processor Date": "2007-01-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "105.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2540.0000000000005",
		"SpecFp2000 (average base)": "2508.995017930485",
		"SpecInt2006 (average base)": "15.670466336562326",
		"SpecFp2006 (average base)": "14.944345602019435",
		"x400_perlbench": "17.180233885869242",
		"x401_bzip2": "13.024347174019164",
		"x403_gcc": "12.08814499201342",
		"x429_mcf": "20.941822862859993",
		"x445_gobmk": "15.723817871822764",
		"x456_hmmer": "10.726871190753368",
		"x458_sjeng": "14.74751410049403",
		"x462_libquantum": "20.27467269611133",
		"x464_h264ref": "24.995638628439018",
		"x471_omnetpp": "13.256487422100898",
		"x473_astar": "11.949895397031725",
		"x483_xalancbmk": "19.589172622462705",
		"x410_bwaves": "22.534957086099475",
		"x416_gamess": "15.375968431637657",
		"x433_milc": "11.04887780122578",
		"x434_zeusmp": "14.123875459432973",
		"x435_gromacs": "14.342778810274385",
		"x436_cactusadm": "21.16837237110535",
		"x437_leslie3d": "12.934284172612411",
		"x444_namd": "12.447489706764172",
		"x447_dealii": "20.160348242907578",
		"x450_soplex": "13.510539852816088",
		"x453_povray": "17.466340212951934",
		"x454_calculix": "12.053156860405105",
		"x459_gemsfdtd": "12.259378793494838",
		"x465_tonto": "12.264253520769103",
		"x470_lbm": "13.45331242762928",
		"x481_wrf": "16.193819119789794",
		"x482_sphinx3": "18.69146469738319",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1364",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "X3230",
		"Processor Date": "2007-07-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.1",
		"Voltage (high)": "1.372",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.774622770925347",
		"FO4 Delay Vdd [V]": "1.372",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1365",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3320",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.232815718908586",
		"SpecFp2006 (average base)": "18.97430612560892",
		"x400_perlbench": "16.215373221608488",
		"x401_bzip2": "13.079033179550155",
		"x403_gcc": "16.038286460853623",
		"x429_mcf": "22.50153655811804",
		"x445_gobmk": "16.259560430700333",
		"x456_hmmer": "13.294158705026657",
		"x458_sjeng": "15.698674844182099",
		"x462_libquantum": "54.97427520181252",
		"x464_h264ref": "25.979128915512774",
		"x471_omnetpp": "14.577189106227333",
		"x473_astar": "12.019933664734458",
		"x483_xalancbmk": "21.038720429965682",
		"x410_bwaves": "32.2494111790971",
		"x416_gamess": "18.015185573163635",
		"x433_milc": "14.09679803827986",
		"x434_zeusmp": "18.115914662166876",
		"x435_gromacs": "16.198780419618203",
		"x436_cactusadm": "44.149366790330774",
		"x437_leslie3d": "17.295265282010305",
		"x444_namd": "13.299106644022215",
		"x447_dealii": "25.77996891994079",
		"x450_soplex": "15.255903069976595",
		"x453_povray": "20.699024355486735",
		"x454_calculix": "15.008520186527143",
		"x459_gemsfdtd": "16.302659489197435",
		"x465_tonto": "17.47431783503756",
		"x470_lbm": "15.044290366395568",
		"x481_wrf": "21.63460797919408",
		"x482_sphinx3": "19.73631258511345",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1366",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3323",
		"Processor Date": "",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.360827868045607",
		"SpecFp2006 (average base)": "18.33736350334901",
		"x400_perlbench": "16.293710325957843",
		"x401_bzip2": "13.098473193468008",
		"x403_gcc": "15.2492622772382",
		"x429_mcf": "22.57983699750832",
		"x445_gobmk": "16.32402287756166",
		"x456_hmmer": "13.614839064512344",
		"x458_sjeng": "16.24573455716974",
		"x462_libquantum": "64.44057251605317",
		"x464_h264ref": "26.122283850977126",
		"x471_omnetpp": "13.749725940416505",
		"x473_astar": "11.9",
		"x483_xalancbmk": "20.0",
		"x410_bwaves": "26.438797249496808",
		"x416_gamess": "18.14993112934592",
		"x433_milc": "13.951694663054754",
		"x434_zeusmp": "18.710955920670436",
		"x435_gromacs": "16.323412142843807",
		"x436_cactusadm": "47.40741591320688",
		"x437_leslie3d": "15.398534617473329",
		"x444_namd": "13.398507379555381",
		"x447_dealii": "24.824861377718896",
		"x450_soplex": "12.999807688040363",
		"x453_povray": "20.59891007130011",
		"x454_calculix": "16.460553534463827",
		"x459_gemsfdtd": "15.403245425998467",
		"x465_tonto": "16.5951800231272",
		"x470_lbm": "15.074419977040256",
		"x481_wrf": "19.7730570293869",
		"x482_sphinx3": "17.89958255148436",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1367",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3330",
		"Processor Date": "2008-08-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "13625.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "21.0",
		"SpecFp2006 (average base)": "21.799082549501943",
		"x400_perlbench": "18.0",
		"x401_bzip2": "14.1",
		"x403_gcc": "16.7",
		"x429_mcf": "26.5",
		"x445_gobmk": "17.6",
		"x456_hmmer": "15.1",
		"x458_sjeng": "18.3",
		"x462_libquantum": "116.0",
		"x464_h264ref": "28.3",
		"x471_omnetpp": "14.8",
		"x473_astar": "12.6",
		"x483_xalancbmk": "22.1",
		"x410_bwaves": "33.243646009425625",
		"x416_gamess": "19.249935064825543",
		"x433_milc": "20.696134904856027",
		"x434_zeusmp": "24.19917353960668",
		"x435_gromacs": "17.7",
		"x436_cactusadm": "63.5484067463536",
		"x437_leslie3d": "17.798876369029593",
		"x444_namd": "14.5",
		"x447_dealii": "27.249954128401757",
		"x450_soplex": "15.946159412222118",
		"x453_povray": "21.9",
		"x454_calculix": "21.64994226320246",
		"x459_gemsfdtd": "18.646715528478467",
		"x465_tonto": "17.649929178328165",
		"x470_lbm": "20.09776106933307",
		"x481_wrf": "21.54947795191336",
		"x482_sphinx3": "20.896171898220974",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "13625.0",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1368",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3350",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "20.318324580946538",
		"SpecFp2006 (average base)": "20.735945678584805",
		"x400_perlbench": "17.69773436534077",
		"x401_bzip2": "14.8327417959002",
		"x403_gcc": "17.727833426337288",
		"x429_mcf": "26.00767433776837",
		"x445_gobmk": "17.566165081122165",
		"x456_hmmer": "14.15168893040158",
		"x458_sjeng": "16.64329697223044",
		"x462_libquantum": "60.30259360320242",
		"x464_h264ref": "27.754007045990907",
		"x471_omnetpp": "17.365374457431724",
		"x473_astar": "13.877554559024748",
		"x483_xalancbmk": "24.163643445434815",
		"x410_bwaves": "32.34105718156038",
		"x416_gamess": "19.399885451279143",
		"x433_milc": "13.883330187437215",
		"x434_zeusmp": "18.647129171597307",
		"x435_gromacs": "17.265968498210565",
		"x436_cactusadm": "48.510808420360945",
		"x437_leslie3d": "19.42665953073682",
		"x444_namd": "14.1438938818037",
		"x447_dealii": "27.588549017773946",
		"x450_soplex": "17.377210279532562",
		"x453_povray": "22.07728237930635",
		"x454_calculix": "15.454434286315179",
		"x459_gemsfdtd": "16.931913228437445",
		"x465_tonto": "19.406941251870684",
		"x470_lbm": "19.588010177885973",
		"x481_wrf": "23.294651967302926",
		"x482_sphinx3": "26.52138752329801",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1369",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3353",
		"Processor Date": "",
		"Processor Clock [MHz]": "2666.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "21.288112273032535",
		"SpecFp2006 (average base)": "20.567928540890886",
		"x400_perlbench": "18.127692822263256",
		"x401_bzip2": "14.965471691824954",
		"x403_gcc": "17.231710924871347",
		"x429_mcf": "27.34653470306129",
		"x445_gobmk": "17.69943288212414",
		"x456_hmmer": "14.724050899516419",
		"x458_sjeng": "17.8356898701664",
		"x462_libquantum": "98.13331848285323",
		"x464_h264ref": "28.162690209666476",
		"x471_omnetpp": "16.332445691962498",
		"x473_astar": "13.76634486040657",
		"x483_xalancbmk": "23.333285759540185",
		"x410_bwaves": "27.192564829070633",
		"x416_gamess": "19.333275927957438",
		"x433_milc": "15.387249805273312",
		"x434_zeusmp": "21.012563910317976",
		"x435_gromacs": "17.564693338526276",
		"x436_cactusadm": "58.134411219013835",
		"x437_leslie3d": "17.032096226505132",
		"x444_namd": "14.36542147022361",
		"x447_dealii": "26.532787705981182",
		"x450_soplex": "14.899331831965599",
		"x453_povray": "21.898938669610207",
		"x454_calculix": "18.78036466609787",
		"x459_gemsfdtd": "16.622443875577446",
		"x465_tonto": "18.459479855928024",
		"x470_lbm": "18.117234787016613",
		"x481_wrf": "21.232340576506203",
		"x482_sphinx3": "25.798441505922433",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1370",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3360",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "22.119551140823084",
		"SpecFp2006 (average base)": "22.123143034258266",
		"x400_perlbench": "18.93858713076575",
		"x401_bzip2": "15.854008004159494",
		"x403_gcc": "18.50871048184111",
		"x429_mcf": "28.178458094246253",
		"x445_gobmk": "18.776904564692142",
		"x456_hmmer": "15.379163032503653",
		"x458_sjeng": "18.357085974708262",
		"x462_libquantum": "83.40950934246419",
		"x464_h264ref": "29.890301322487858",
		"x471_omnetpp": "17.73455748004631",
		"x473_astar": "14.666439963192946",
		"x483_xalancbmk": "25.49517355406646",
		"x410_bwaves": "32.50343519602437",
		"x416_gamess": "20.406667126753824",
		"x433_milc": "16.276345452387257",
		"x434_zeusmp": "21.291268170849627",
		"x435_gromacs": "18.498201935360168",
		"x436_cactusadm": "57.16521978063547",
		"x437_leslie3d": "18.99499270218429",
		"x444_namd": "15.165203523709357",
		"x447_dealii": "28.755273005025728",
		"x450_soplex": "17.397121181764813",
		"x453_povray": "23.34281766055521",
		"x454_calculix": "18.54123281113576",
		"x459_gemsfdtd": "18.05126606809716",
		"x465_tonto": "20.11518903901875",
		"x470_lbm": "20.10856603252829",
		"x481_wrf": "23.37615589629303",
		"x482_sphinx3": "28.028931356818063",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1371",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3363",
		"Processor Date": "",
		"Processor Clock [MHz]": "2833.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "21.79128204224539",
		"SpecFp2006 (average base)": "20.96555255421722",
		"x400_perlbench": "19.0175848447829",
		"x401_bzip2": "15.797942864432425",
		"x403_gcc": "17.798174035936814",
		"x429_mcf": "27.06126441715675",
		"x445_gobmk": "18.673610243063447",
		"x456_hmmer": "15.46232986251761",
		"x458_sjeng": "18.390438916522566",
		"x462_libquantum": "82.95838706041208",
		"x464_h264ref": "29.746509818823696",
		"x471_omnetpp": "16.823895755534966",
		"x473_astar": "14.549914089093447",
		"x483_xalancbmk": "24.52485968012811",
		"x410_bwaves": "26.632311202747687",
		"x416_gamess": "20.524954397988733",
		"x433_milc": "14.531689305810199",
		"x434_zeusmp": "20.672200287939315",
		"x435_gromacs": "18.572931552935145",
		"x436_cactusadm": "56.48008209963203",
		"x437_leslie3d": "17.42480241467506",
		"x444_namd": "15.198684153570664",
		"x447_dealii": "27.899551965138617",
		"x450_soplex": "15.199504390580797",
		"x453_povray": "23.323888481211032",
		"x454_calculix": "18.584218244187266",
		"x459_gemsfdtd": "16.490602292294735",
		"x465_tonto": "19.66656607000463",
		"x470_lbm": "17.98789159427185",
		"x481_wrf": "22.073038456951704",
		"x482_sphinx3": "26.972358190313823",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1372",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3370",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "23.73468954718265",
		"SpecFp2006 (average base)": "23.519660633154388",
		"x400_perlbench": "20.15353581945587",
		"x401_bzip2": "16.79916521729379",
		"x403_gcc": "19.759939230152874",
		"x429_mcf": "29.793801987951287",
		"x445_gobmk": "19.879455637419813",
		"x456_hmmer": "16.470519626921543",
		"x458_sjeng": "19.68520722908021",
		"x462_libquantum": "103.91384006367944",
		"x464_h264ref": "31.85400791245609",
		"x471_omnetpp": "18.339716745784642",
		"x473_astar": "15.399740256454555",
		"x483_xalancbmk": "26.697707108477104",
		"x410_bwaves": "33.09957666998469",
		"x416_gamess": "21.699355673317882",
		"x433_milc": "17.767479720047636",
		"x434_zeusmp": "23.553355216481073",
		"x435_gromacs": "19.65830533993913",
		"x436_cactusadm": "63.64376187309118",
		"x437_leslie3d": "19.855134520039872",
		"x444_namd": "16.15856021927115",
		"x447_dealii": "30.559960715818423",
		"x450_soplex": "18.399566388026074",
		"x453_povray": "24.75654511687189",
		"x454_calculix": "20.778448941129643",
		"x459_gemsfdtd": "18.518182386451226",
		"x465_tonto": "21.068466215774976",
		"x470_lbm": "20.119960317401716",
		"x481_wrf": "24.951888928997",
		"x482_sphinx3": "29.69704600503694",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1373",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "X3380",
		"Processor Date": "2009-02-01",
		"Processor Clock [MHz]": "3160.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "26.39962025012369",
		"SpecFp2006 (average base)": "25.39960525974259",
		"x400_perlbench": "21.733128414225373",
		"x401_bzip2": "17.999999999999996",
		"x403_gcc": "20.89807373713934",
		"x429_mcf": "33.06328352339543",
		"x445_gobmk": "21.099999999999998",
		"x456_hmmer": "17.9",
		"x458_sjeng": "21.866615801900977",
		"x462_libquantum": "163.6659868554429",
		"x464_h264ref": "34.833301455727074",
		"x471_omnetpp": "19.031865272479685",
		"x473_astar": "16.2665982670539",
		"x483_xalancbmk": "28.76662801182526",
		"x410_bwaves": "33.631207718696295",
		"x416_gamess": "22.699999999999996",
		"x433_milc": "21.864158829403333",
		"x434_zeusmp": "27.899640715987555",
		"x435_gromacs": "20.999999999999996",
		"x436_cactusadm": "77.26643631788284",
		"x437_leslie3d": "20.099500825041318",
		"x444_namd": "17.299999999999997",
		"x447_dealii": "32.06663199258202",
		"x450_soplex": "19.165734783510057",
		"x453_povray": "25.666623339069677",
		"x454_calculix": "25.36662282620367",
		"x459_gemsfdtd": "19.96577228994237",
		"x465_tonto": "22.333133930548044",
		"x470_lbm": "20.46579423590134",
		"x481_wrf": "24.699594042293352",
		"x482_sphinx3": "31.366631218221848",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1374",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Lynnfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X3430",
		"Processor Date": "2009-09-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "2800.0",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "774.0",
		"Die size (mm^2)": "296",
		"Voltage (low)": "0.7",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "25.887489807063247",
		"SpecFp2006 (average base)": "30.042097857721018",
		"x400_perlbench": "19.783960156797445",
		"x401_bzip2": "13.85981875989824",
		"x403_gcc": "21.750383807198922",
		"x429_mcf": "36.981657834806185",
		"x445_gobmk": "18.88379382517163",
		"x456_hmmer": "28.446363586798334",
		"x458_sjeng": "20.626544377008855",
		"x462_libquantum": "154.58597218938075",
		"x464_h264ref": "28.4841736749571",
		"x471_omnetpp": "19.527960345995137",
		"x473_astar": "14.391548382715841",
		"x483_xalancbmk": "30.005235850152456",
		"x410_bwaves": "70.28087598205339",
		"x416_gamess": "20.369486895419325",
		"x433_milc": "40.87347348235847",
		"x434_zeusmp": "28.973726566144727",
		"x435_gromacs": "18.818585823351302",
		"x436_cactusadm": "53.25966225250372",
		"x437_leslie3d": "26.6784923912371",
		"x444_namd": "16.09777131841385",
		"x447_dealii": "30.427636838915515",
		"x450_soplex": "24.13674105924827",
		"x453_povray": "23.24530749319085",
		"x454_calculix": "24.424379987594687",
		"x459_gemsfdtd": "35.78183791715581",
		"x465_tonto": "20.703961409810685",
		"x470_lbm": "46.75622279119085",
		"x481_wrf": "34.86594493203541",
		"x482_sphinx3": "35.80213680332024",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1375",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Lynnfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X3440",
		"Processor Date": "2009-09-01",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "2930.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "774.0",
		"Die size (mm^2)": "296",
		"Voltage (low)": "0.65",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "26.19107545786973",
		"SpecFp2006 (average base)": "32.05874863339248",
		"x400_perlbench": "20.25604577730225",
		"x401_bzip2": "14.03259148335228",
		"x403_gcc": "23.156217877696225",
		"x429_mcf": "38.8761082888256",
		"x445_gobmk": "19.626020306639244",
		"x456_hmmer": "24.769130196906755",
		"x458_sjeng": "21.15078324509139",
		"x462_libquantum": "145.75808852971784",
		"x464_h264ref": "29.7013099791816",
		"x471_omnetpp": "20.271384074330665",
		"x473_astar": "14.460115936543668",
		"x483_xalancbmk": "31.378634135570586",
		"x410_bwaves": "74.95302180204932",
		"x416_gamess": "21.11036454088315",
		"x433_milc": "41.4868689998",
		"x434_zeusmp": "32.51532384341101",
		"x435_gromacs": "19.648005365087776",
		"x436_cactusadm": "87.1719840104983",
		"x437_leslie3d": "27.902499162255165",
		"x444_namd": "16.880732034023982",
		"x447_dealii": "31.392414885372286",
		"x450_soplex": "24.835413461694756",
		"x453_povray": "24.35677158494865",
		"x454_calculix": "25.315042780318777",
		"x459_gemsfdtd": "35.827966676144435",
		"x465_tonto": "21.135010142421798",
		"x470_lbm": "46.75330873805686",
		"x481_wrf": "36.53588168392764",
		"x482_sphinx3": "37.31266513711513",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1376",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Lynnfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X3450",
		"Processor Date": "2009-09-01",
		"Processor Clock [MHz]": "2667.0",
		"Processor Clock (Max) [MHz]": "3200.0",
		"Threads/core": "2",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "774.0",
		"Die size (mm^2)": "296",
		"Voltage (low)": "0.7",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "27.886899581823773",
		"SpecFp2006 (average base)": "33.74270234707865",
		"x400_perlbench": "21.65393663175408",
		"x401_bzip2": "15.116326187479828",
		"x403_gcc": "23.863554894773443",
		"x429_mcf": "40.155508265611346",
		"x445_gobmk": "20.721952395989735",
		"x456_hmmer": "27.953007447734347",
		"x458_sjeng": "22.812575646976857",
		"x462_libquantum": "157.73745630198243",
		"x464_h264ref": "31.071130414766795",
		"x471_omnetpp": "20.72681494965164",
		"x473_astar": "15.655477889185924",
		"x483_xalancbmk": "33.58452774123284",
		"x410_bwaves": "73.75366489105177",
		"x416_gamess": "22.55211198866602",
		"x433_milc": "45.209448123649494",
		"x434_zeusmp": "33.13072980895028",
		"x435_gromacs": "21.63871812806684",
		"x436_cactusadm": "84.3444913967108",
		"x437_leslie3d": "28.770338927358036",
		"x444_namd": "18.49739186899731",
		"x447_dealii": "34.577380463294645",
		"x450_soplex": "26.692674096914406",
		"x453_povray": "26.54632816469184",
		"x454_calculix": "27.136978559359072",
		"x459_gemsfdtd": "35.721778909976464",
		"x465_tonto": "22.471414234546756",
		"x470_lbm": "48.58378880358566",
		"x481_wrf": "37.98483106010903",
		"x482_sphinx3": "39.97148167458705",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1377",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Lynnfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X3460",
		"Processor Date": "2009-09-01",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "3460.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "774.0",
		"Die size (mm^2)": "296",
		"Voltage (low)": "0.65",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "30.02243122444928",
		"SpecFp2006 (average base)": "35.50769173997857",
		"x400_perlbench": "23.24990419666564",
		"x401_bzip2": "16.41763283982845",
		"x403_gcc": "25.437982562605956",
		"x429_mcf": "42.856180787578715",
		"x445_gobmk": "22.100280024912433",
		"x456_hmmer": "31.000430506960676",
		"x458_sjeng": "24.68715003859278",
		"x462_libquantum": "169.7795986832447",
		"x464_h264ref": "32.99773788899224",
		"x471_omnetpp": "22.08116091034707",
		"x473_astar": "17.048178209156955",
		"x483_xalancbmk": "36.18750363178372",
		"x410_bwaves": "75.7549559696272",
		"x416_gamess": "23.984704040176478",
		"x433_milc": "45.18535457153243",
		"x434_zeusmp": "35.12097273040477",
		"x435_gromacs": "23.03818650132901",
		"x436_cactusadm": "89.16640174428508",
		"x437_leslie3d": "30.00138118280824",
		"x444_namd": "19.759146824939016",
		"x447_dealii": "36.739995362429106",
		"x450_soplex": "27.418926018814417",
		"x453_povray": "28.417474000402684",
		"x454_calculix": "29.45161594565995",
		"x459_gemsfdtd": "36.959531041793184",
		"x465_tonto": "24.19074705343564",
		"x470_lbm": "50.03725983388587",
		"x481_wrf": "39.88979474106718",
		"x482_sphinx3": "42.93544924110248",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1378",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Lynnfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X3470",
		"Processor Date": "2009-09-01",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "3600.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "774.0",
		"Die size (mm^2)": "296",
		"Voltage (low)": "0.65",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "31.206231074703368",
		"SpecFp2006 (average base)": "36.91351294606744",
		"x400_perlbench": "24.443029278978944",
		"x401_bzip2": "17.05945281670776",
		"x403_gcc": "26.62312620753001",
		"x429_mcf": "44.22669564217123",
		"x445_gobmk": "23.611854341480537",
		"x456_hmmer": "30.84645230288157",
		"x458_sjeng": "25.71027916054068",
		"x462_libquantum": "172.86610127531048",
		"x464_h264ref": "35.62199455820898",
		"x471_omnetpp": "22.767736390962664",
		"x473_astar": "17.6048046973904",
		"x483_xalancbmk": "37.77368319921267",
		"x410_bwaves": "75.0299579825431",
		"x416_gamess": "25.585801833831706",
		"x433_milc": "46.94726795016099",
		"x434_zeusmp": "36.74901144826256",
		"x435_gromacs": "23.838724115128738",
		"x436_cactusadm": "98.09580278562487",
		"x437_leslie3d": "31.297636707539933",
		"x444_namd": "20.783192831566257",
		"x447_dealii": "37.95161598475051",
		"x450_soplex": "28.141813102115478",
		"x453_povray": "29.851820564974453",
		"x454_calculix": "30.679291938233245",
		"x459_gemsfdtd": "37.045284945620644",
		"x465_tonto": "25.354025301195502",
		"x470_lbm": "50.50407615257643",
		"x481_wrf": "42.14168311387384",
		"x482_sphinx3": "44.64718622630077",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1379",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Lynnfield",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X3480",
		"Processor Date": "2009-09-01",
		"Processor Clock [MHz]": "3060.0",
		"Processor Clock (Max) [MHz]": "3730.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "774.0",
		"Die size (mm^2)": "296",
		"Voltage (low)": "0.65",
		"Voltage (high)": "1.4",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "34.72410449553176",
		"SpecFp2006 (average base)": "38.849967824954504",
		"x400_perlbench": "26.94010127405713",
		"x401_bzip2": "19.274821910665015",
		"x403_gcc": "25.622837732949787",
		"x429_mcf": "42.074381673286716",
		"x445_gobmk": "24.822116844810846",
		"x456_hmmer": "50.52014821725619",
		"x458_sjeng": "27.874697105757313",
		"x462_libquantum": "247.98883723957772",
		"x464_h264ref": "36.722302718656266",
		"x471_omnetpp": "22.274509908897464",
		"x473_astar": "19.949937343260004",
		"x483_xalancbmk": "38.87337011381763",
		"x410_bwaves": "79.94492075781305",
		"x416_gamess": "26.674871265073804",
		"x433_milc": "51.34664648593821",
		"x434_zeusmp": "38.77478229357442",
		"x435_gromacs": "25.02416015464604",
		"x436_cactusadm": "107.49883720301351",
		"x437_leslie3d": "32.69953940212715",
		"x444_namd": "21.724032018640152",
		"x447_dealii": "40.899449866651196",
		"x450_soplex": "29.024365535853605",
		"x453_povray": "31.349641146271516",
		"x454_calculix": "32.39899972505551",
		"x459_gemsfdtd": "39.1242056643521",
		"x465_tonto": "26.67496481072997",
		"x470_lbm": "48.34888345952103",
		"x481_wrf": "45.07486813605402",
		"x482_sphinx3": "46.82492654547305",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.4",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1380",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5260",
		"Processor Date": "2007-10-01",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "3333.0",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "19.600000000000005",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "29.0",
		"x416_gamess": "23.7",
		"x433_milc": "10.4",
		"x434_zeusmp": "17.0",
		"x435_gromacs": "21.6",
		"x436_cactusadm": "35.9",
		"x437_leslie3d": "17.3",
		"x444_namd": "17.6",
		"x447_dealii": "29.8",
		"x450_soplex": "13.4",
		"x453_povray": "28.1",
		"x454_calculix": "17.7",
		"x459_gemsfdtd": "16.4",
		"x465_tonto": "23.5",
		"x470_lbm": "6.46",
		"x481_wrf": "22.3",
		"x482_sphinx3": "28.3",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1381",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5270",
		"Processor Date": "2008-09-01",
		"Processor Clock [MHz]": "3500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1382",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5272",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "3400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "80.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1383",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "X5355",
		"Processor Date": "2006-11-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "120.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2730.8689249740273",
		"SpecFp2000 (average base)": "2545.4619333469714",
		"SpecInt2006 (average base)": "15.477507976129017",
		"SpecFp2006 (average base)": "14.271255816392838",
		"x400_perlbench": "19.18874740923516",
		"x401_bzip2": "13.641585088530894",
		"x403_gcc": "10.69958653547381",
		"x429_mcf": "17.86520165193332",
		"x445_gobmk": "17.399936142102163",
		"x456_hmmer": "11.188844547698512",
		"x458_sjeng": "16.177724236273953",
		"x462_libquantum": "15.021644529449649",
		"x464_h264ref": "27.8553112670969",
		"x471_omnetpp": "11.776229731816498",
		"x473_astar": "12.510895269767447",
		"x483_xalancbmk": "19.65526761472211",
		"x410_bwaves": "18.827134169211476",
		"x416_gamess": "18.299999999999997",
		"x433_milc": "10.671197010628013",
		"x434_zeusmp": "12.58566545475705",
		"x435_gromacs": "16.299999999999997",
		"x436_cactusadm": "14.999715539372495",
		"x437_leslie3d": "11.971222358798359",
		"x444_namd": "13.999999999999998",
		"x447_dealii": "23.45709063473246",
		"x450_soplex": "11.514232760415823",
		"x453_povray": "18.528516441120725",
		"x454_calculix": "13.999999999999998",
		"x459_gemsfdtd": "10.899868933673147",
		"x465_tonto": "14.528402613799505",
		"x470_lbm": "6.452068549309441",
		"x481_wrf": "16.285676581398775",
		"x482_sphinx3": "18.842564510832595",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1384",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Clovertown",
		"Microarchitecture": "",
		"Processor Model": "X5365",
		"Processor Date": "2007-04-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "150.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.1",
		"SpecFp2006 (average base)": "16.5",
		"x400_perlbench": "21.2",
		"x401_bzip2": "15.2",
		"x403_gcc": "12.9",
		"x429_mcf": "20.2",
		"x445_gobmk": "19.5",
		"x456_hmmer": "15.8",
		"x458_sjeng": "17.4",
		"x462_libquantum": "23.4",
		"x464_h264ref": "30.6",
		"x471_omnetpp": "13.0",
		"x473_astar": "14.4",
		"x483_xalancbmk": "20.6",
		"x410_bwaves": "19.1",
		"x416_gamess": "21.0",
		"x433_milc": "11.0",
		"x434_zeusmp": "16.6",
		"x435_gromacs": "18.6",
		"x436_cactusadm": "20.1",
		"x437_leslie3d": "12.3",
		"x444_namd": "15.8",
		"x447_dealii": "16.5",
		"x450_soplex": "12.6",
		"x453_povray": "22.4",
		"x454_calculix": "14.5",
		"x459_gemsfdtd": "11.0",
		"x465_tonto": "18.5",
		"x470_lbm": "16.4",
		"x481_wrf": "19.7",
		"x482_sphinx3": "21.6",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1385",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5450",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "120.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1386",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5460",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "3160.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "120.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "25.499999999999996",
		"SpecFp2006 (average base)": "23.44994669503536",
		"x400_perlbench": "21.8",
		"x401_bzip2": "17.900000000000002",
		"x403_gcc": "19.149934725737317",
		"x429_mcf": "31.999843749618528",
		"x445_gobmk": "21.099999999999998",
		"x456_hmmer": "17.900000000000002",
		"x458_sjeng": "21.7",
		"x462_libquantum": "150.99668870541498",
		"x464_h264ref": "33.349962518719565",
		"x471_omnetpp": "17.749929577325087",
		"x473_astar": "16.099999999999998",
		"x483_xalancbmk": "27.0",
		"x410_bwaves": "28.649956369949326",
		"x416_gamess": "22.7",
		"x433_milc": "18.349386910739007",
		"x434_zeusmp": "23.249946236496978",
		"x435_gromacs": "21.0",
		"x436_cactusadm": "74.84958249716561",
		"x437_leslie3d": "18.099723754798028",
		"x444_namd": "17.24992753607968",
		"x447_dealii": "30.64995921693861",
		"x450_soplex": "15.799683541134613",
		"x453_povray": "25.9",
		"x454_calculix": "24.8",
		"x459_gemsfdtd": "17.69971751187007",
		"x465_tonto": "20.9",
		"x470_lbm": "18.499729727755483",
		"x481_wrf": "23.199784481757582",
		"x482_sphinx3": "29.499830507987667",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1387",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5470",
		"Processor Date": "2008-09-01",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "120.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "26.2",
		"SpecFp2006 (average base)": "23.900000000000002",
		"x400_perlbench": "22.8",
		"x401_bzip2": "18.8",
		"x403_gcc": "19.1",
		"x429_mcf": "31.6",
		"x445_gobmk": "22.1",
		"x456_hmmer": "18.9",
		"x458_sjeng": "22.5",
		"x462_libquantum": "153.0",
		"x464_h264ref": "34.9",
		"x471_omnetpp": "17.5",
		"x473_astar": "16.7",
		"x483_xalancbmk": "27.8",
		"x410_bwaves": "28.6",
		"x416_gamess": "23.9",
		"x433_milc": "17.7",
		"x434_zeusmp": "23.3",
		"x435_gromacs": "22.1",
		"x436_cactusadm": "77.2",
		"x437_leslie3d": "18.1",
		"x444_namd": "18.1",
		"x447_dealii": "31.6",
		"x450_soplex": "15.4",
		"x453_povray": "27.5",
		"x454_calculix": "25.6",
		"x459_gemsfdtd": "17.9",
		"x465_tonto": "21.7",
		"x470_lbm": "18.5",
		"x481_wrf": "23.5",
		"x482_sphinx3": "30.4",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1388",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5472",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "120.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1389",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Harpertown",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "X5482",
		"Processor Date": "2007-11-01",
		"Processor Clock [MHz]": "3200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "150.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1390",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gainestown",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5550",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2670.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1391",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5560",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1392",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Nehalem-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5570",
		"Processor Date": "2009-03-01",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "3330.0",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "731.0",
		"Die size (mm^2)": "263",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "31.0",
		"SpecFp2006 (average base)": "36.50000000000001",
		"x400_perlbench": "23.3",
		"x401_bzip2": "17.9",
		"x403_gcc": "27.0",
		"x429_mcf": "48.1",
		"x445_gobmk": "23.1",
		"x456_hmmer": "23.2",
		"x458_sjeng": "25.1",
		"x462_libquantum": "223.0",
		"x464_h264ref": "36.9",
		"x471_omnetpp": "24.6",
		"x473_astar": "17.7",
		"x483_xalancbmk": "30.0",
		"x410_bwaves": "94.1",
		"x416_gamess": "25.2",
		"x433_milc": "30.5",
		"x434_zeusmp": "36.0",
		"x435_gromacs": "24.3",
		"x436_cactusadm": "59.7",
		"x437_leslie3d": "34.6",
		"x444_namd": "19.8",
		"x447_dealii": "27.6",
		"x450_soplex": "31.0",
		"x453_povray": "30.0",
		"x454_calculix": "28.8",
		"x459_gemsfdtd": "47.9",
		"x465_tonto": "27.0",
		"x470_lbm": "71.5",
		"x481_wrf": "46.2",
		"x482_sphinx3": "45.2",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "8192",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1393",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Gulftown",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5650",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2670.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1394",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5660",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1395",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5667",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "3060.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12888",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1396",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5670",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1397",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5677",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "3460.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "8",
		"Cores": "4",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12888",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1398",
		"Designer": "Intel",
		"Processor Family": "Xeon",
		"Processor Code Name": "Westmere-EP",
		"Microarchitecture": "Nehalem",
		"Processor Model": "X5680",
		"Processor Date": "2010-03-01",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "12",
		"Cores": "6",
		"TDP": "130.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.35",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "256",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "12288",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.032",
		"Channel length [microns]": "0.018",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "6.48",
		"FO4 Delay Vdd [V]": "1.35",
		"FO4 Source": "mul(360,Leff)"
	}
]}}
