<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="sensor_data.xsl"?>
<!--
****************************************************************************************************
*   If you are reading this, you are not taking advantage of the XML Stylesheet                    *
*                                                                                                  *
*   Instructions for viewing XML SDAT file can be found in:                                        *
*   C:\Aptina Imaging [Dev]\sensor_data\!DevWare XML-formatted SDAT User Guide.pdf                 *
****************************************************************************************************
-->
<sensor name="AR0130"
	part_number="AR0130"
	version="1"
	version_name="REV1"
	width="1280"
	height="720"
	image_type="BAYER"
	bits_per_clock="12"
	clocks_per_pixel="1"
	pixel_clock_polarity="1"
	full_width="1280"
	full_height="960"
	reg_addr_size="16"
	reg_data_size="8"
	ship_base_address="0x20 0x30">
	<demo_system>
		<version_reg_write reg="RESET_REGISTER" mask="0x0020" value="1"></version_reg_write>
		<version_reg_read reg="FUSE_ID4" mask="0x01E0" value="1"></version_reg_read>
	</demo_system>
	<addr_spaces>
		<space name="PARAM" type="REG" value="1" desc="SMIA Parameter Limits"></space>
		<space name="MFR" type="REG" value="3" desc="Manufacturer Specific"></space>
	</addr_spaces>
	<registers>
		<reg  name="RESERVED_PARAM_1000" addr="0x1000" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1004" addr="0x1004" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_PARAM_1006" addr="0x1006" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001"></reg>
		<reg  name="RESERVED_PARAM_1008" addr="0x1008" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_100A" addr="0x100A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0384"></reg>
		<reg  name="RESERVED_PARAM_1080" addr="0x1080" space="PARAM" span="2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1084" addr="0x1084" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1086" addr="0x1086" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00FF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1088" addr="0x1088" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1100" addr="0x1100" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x40000000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1104" addr="0x1104" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x42800000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1108" addr="0x1108" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_110A" addr="0x110A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0040" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_110C" addr="0x110C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x40800000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1110" addr="0x1110" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x41C00000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1114" addr="0x1114" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0020" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1116" addr="0x1116" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0180" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1118" addr="0x1118" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x43C00000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_111C" addr="0x111C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x44400000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1120" addr="0x1120" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1122" addr="0x1122" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1124" addr="0x1124" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x41F00000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1128" addr="0x1128" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x44390000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_112C" addr="0x112C" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x40C00000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1130" addr="0x1130" space="PARAM" span="4" confidential="Y" mask="0xFFFFFFFF" display_name="Reserved" range="0x00000000 0xFFFFFFFF" default="0x42948000" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1134" addr="0x1134" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1136" addr="0x1136" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1140" addr="0x1140" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x002A"></reg>
		<reg  name="RESERVED_PARAM_1142" addr="0x1142" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1144" addr="0x1144" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0596"></reg>
		<reg  name="RESERVED_PARAM_1146" addr="0x1146" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xFFFE"></reg>
		<reg  name="RESERVED_PARAM_1148" addr="0x1148" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0172"></reg>
		<reg  name="RESERVED_PARAM_114A" addr="0x114A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x001A"></reg>
		<reg  name="RESERVED_PARAM_1180" addr="0x1180" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1182" addr="0x1182" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1184" addr="0x1184" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0503" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1186" addr="0x1186" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x03CF" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C0" addr="0x11C0" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C2" addr="0x11C2" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C4" addr="0x11C4" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0001" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_11C6" addr="0x11C6" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x007F" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1200" addr="0x1200" space="PARAM" span="2" confidential="Y" mask="0x0003" display_name="Reserved" range="0x0000 0x0003" default="0x0002" rw="RO"></reg>
		<reg  name="RESERVED_PARAM_1400" addr="0x1400" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1402" addr="0x1402" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1404" addr="0x1404" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1406" addr="0x1406" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1408" addr="0x1408" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_140A" addr="0x140A" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_140C" addr="0x140C" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_140E" addr="0x140E" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_PARAM_1410" addr="0x1410" space="PARAM" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="CHIP_VERSION_REG" addr="0x3000" space="MFR" span="2" mask="0xFFFF" display_name="chip_version_reg" range="0x0000 0xFFFF" default="0x2402"><detail>Read-only. Can be made read/write by clearing R0x301A-B[3].</detail></reg>
		<reg  name="Y_ADDR_START" addr="0x3002" space="MFR" span="2" mask="0x03FF" display_name="y_addr_start" range="0x0000 0x03FF" default="0x0002"><detail>Y_ADDR_START_</detail></reg>
		<reg  name="X_ADDR_START" addr="0x3004" space="MFR" span="2" mask="0x07FF" display_name="x_addr_start" range="0x0000 0x07FF"><detail>X_ADDR_START_</detail></reg>
		<reg  name="Y_ADDR_END" addr="0x3006" space="MFR" span="2" mask="0x03FF" display_name="y_addr_end" range="0x0000 0x03FF" default="0x03C5"><detail>Y_ADDR_END_</detail></reg>
		<reg  name="X_ADDR_END" addr="0x3008" space="MFR" span="2" mask="0x07FF" display_name="x_addr_end" range="0x0000 0x07FF" default="0x0503"><detail>X_ADDR_END_</detail></reg>
		<reg  name="FRAME_LENGTH_LINES" addr="0x300A" space="MFR" span="2" mask="0xFFFF" display_name="frame_length_lines" range="0x0000 0xFFFF" default="0x03DE"><detail>FRAME_LENGTH_LINES_</detail></reg>
		<reg  name="LINE_LENGTH_PCK" addr="0x300C" space="MFR" span="2" mask="0xFFFE" display_name="line_length_pck" range="0x0000 0xFFFE" default="0x0596"><detail>LINE_LENGTH_PCK_</detail></reg>
		<reg  name="REVISION_NUMBER" addr="0x300E" space="MFR" mask="0xFF" display_name="revision_number"><detail>REVISION_NUMBER</detail></reg>
		<reg  name="LOCK_CONTROL" addr="0x3010" space="MFR" span="2" mask="0xFFFF" display_name="lock_control" range="0x0000 0xFFFF" default="0xBEEF"><detail>LOCK_CONTROL</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME" addr="0x3012" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time" range="0x0000 0xFFFF" default="0x0010"><detail>COARSE_INTEGRATION_TIME_</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME" addr="0x3014" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time" range="0x0000 0xFFFF"><detail>FINE_INTEGRATION_TIME_</detail></reg>
		<reg  name="COARSE_INTEGRATION_TIME_CB" addr="0x3016" space="MFR" span="2" mask="0xFFFF" display_name="coarse_integration_time_cb" range="0x0000 0xFFFF" default="0x0010"><detail>COARSE_INTEGRATION_TIME_CB</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME_CB" addr="0x3018" space="MFR" span="2" mask="0xFFFF" display_name="fine_integration_time_cb" range="0x0000 0xFFFF"><detail>FINE_INTEGRATION_TIME_CB</detail></reg>
		<reg  name="RESET_REGISTER" addr="0x301A" space="MFR" span="2" mask="0x9FFF" display_name="reset_register" range="0x0000 0x97FF" default="0x10D8"><detail>RESET_REGISTER</detail>
			<bitfield  name="RESET" mask="0x0001" display_name="0: reset" range="0x0000 0x0001"><detail>RESET_REGISTER_RESET</detail></bitfield>
			<bitfield  name="RESTART" mask="0x0002" display_name="1: restart" range="0x0000 0x0001"><detail>RESET_REGISTER_RESTART</detail></bitfield>
			<bitfield  name="STREAM" mask="0x0004" display_name="2: stream" range="0x0000 0x0001"><detail>RESET_REGISTER_STREAM</detail></bitfield>
			<bitfield  name="LOCK_REG" mask="0x0008" display_name="3: lock_reg" range="0x0000 0x0001"><detail>RESET_REGISTER_LOCK_REG</detail></bitfield>
			<bitfield  name="STDBY_EOF" mask="0x0010" display_name="4: stdby_eof" range="0x0000 0x0001"><detail>RESET_REGISTER_STDBY_EOF</detail></bitfield>
			<bitfield  name="REG_RD_EN" mask="0x0020" display_name="5: reg_rd_en" range="0x0000 0x0001"><detail>RESET_REGISTER_REG_RD_EN</detail></bitfield>
			<bitfield  name="DRIVE_PINS" mask="0x0040" display_name="6: drive_pins" range="0x0000 0x0001"><detail>RESET_REGISTER_DRIVE_PINS</detail></bitfield>
			<bitfield  name="PARALLEL_EN" mask="0x0080" display_name="7: parallel_en" range="0x0000 0x0001"><detail>RESET_REGISTER_PARALLEL_EN</detail></bitfield>
			<bitfield  name="GPI_EN" mask="0x0100" display_name="8: gpi_en" range="0x0000 0x0001"><detail>RESET_REGISTER_GPI_EN</detail></bitfield>
			<bitfield  name="MASK_BAD" mask="0x0200" display_name="9: mask_bad" range="0x0000 0x0001"><detail>RESET_REGISTER_MASK_BAD</detail></bitfield>
			<bitfield  name="RESTART_BAD" mask="0x0400" display_name="10: restart_bad" range="0x0000 0x0001"><detail>RESET_REGISTER_RESTART_BAD</detail></bitfield>
			<bitfield  name="FORCED_PLL_ON" mask="0x0800" display_name="11: forced_pll_on"><detail>FORCED_PLL_ON</detail></bitfield>
			<bitfield  name="SMIA_SERIALISER_DIS" mask="0x1000" display_name="12: smia_serialiser_dis" range="0x0000 0x0001"><detail>RESET_REGISTER_SMIA_SERIALISER_DIS</detail></bitfield>
			<bitfield  name="GROUPED_PARAMETER_HOLD" mask="0x8000" display_name="15: grouped_parameter_hold" range="0x0000 0x0001"><detail>RESET_REGISTER_GROUPED_PARAMETER_HOLD</detail></bitfield></reg>
		<reg  name="IMAGE_MODE" addr="0x301C" space="MFR" span="2" mask="0x0103" display_name="image_mode" range="0x0000 0x0103"><detail>IMAGE_MODE</detail>
			<bitfield  name="MIRROR_COL" mask="0x0001" display_name="0: mirror_col" range="0x0000 0x0001"><detail>IMAGE_MODE_MIRROR_COL</detail></bitfield>
			<bitfield  name="MIRROR_ROW" mask="0x0002" display_name="1: mirror_row" range="0x0000 0x0001"><detail>IMAGE_MODE_MIRROR_ROW</detail></bitfield>
			<bitfield  name="STREAM" mask="0x0100" display_name="8: stream" range="0x0000 0x0001"><detail>IMAGE_MODE_STREAM</detail></bitfield></reg>
		<reg  name="DATA_PEDESTAL" addr="0x301E" space="MFR" span="2" mask="0x0FFF" display_name="data_pedestal" range="0x0000 0x0FFF" default="0x00A8"><detail>DATA_PEDESTAL_</detail></reg>
		<reg  name="GROUP_HOLD" addr="0x3022" space="MFR" span="2" mask="0x0101" display_name="group_hold" range="0x0000 0x0101"><detail>GROUP_HOLD</detail>
			<bitfield  name="MASK_BAD" mask="0x0001" display_name="0: mask_bad" range="0x0000 0x0001"><detail>GROUP_HOLD_MASK_BAD</detail></bitfield>
			<bitfield  name="GROUPED_PARAMETER_HOLD" mask="0x0100" display_name="8: grouped_parameter_hold" range="0x0000 0x0001"><detail>GROUP_HOLD_GROUPED_PARAMETER_HOLD</detail></bitfield></reg>
		<reg  name="GPI_STATUS" addr="0x3026" space="MFR" span="2" mask="0x000F" display_name="gpi_status" range="0x0000 0x000F" rw="RO"><detail>GPI_STATUS</detail>
			<bitfield  name="SADDR" mask="0x0001" display_name="0: saddr" range="0x0000 0x0001" rw="RO"><detail>STATUS_SADDR</detail></bitfield>
			<bitfield  name="OE_N" mask="0x0002" display_name="1: oe_n" range="0x0000 0x0001" rw="RO"><detail>STATUS_OE_N</detail></bitfield>
			<bitfield  name="TRIGGER" mask="0x0004" display_name="2: trigger" range="0x0000 0x0001" rw="RO"><detail>STATUS_TRIGGER</detail></bitfield>
			<bitfield  name="STANDBY" mask="0x0008" display_name="3: standby" range="0x0000 0x0001" rw="RO"><detail>STATUS_STANDBY</detail></bitfield></reg>
		<reg  name="ROW_SPEED" addr="0x3028" space="MFR" span="2" mask="0x0070" display_name="row_speed" range="0x0000 0x0070" default="0x0010"><detail>ROW_SPEED</detail></reg>
		<reg  name="VT_PIX_CLK_DIV" addr="0x302A" space="MFR" span="2" mask="0x00FF" display_name="vt_pix_clk_div" default="0x0006"><detail>VT_PIX_CLK_DIV</detail></reg>
		<reg  name="VT_SYS_CLK_DIV" addr="0x302C" space="MFR" span="2" mask="0x001F" display_name="vt_sys_clk_div" default="0x0001"><detail>VT_SYS_CLK_DIV</detail></reg>
		<reg  name="PRE_PLL_CLK_DIV" addr="0x302E" space="MFR" span="2" mask="0x003F" display_name="pre_pll_clk_div" default="0x0002"><detail>PRE_PLL_CLK_DIV</detail></reg>
		<reg  name="PLL_MULTIPLIER" addr="0x3030" space="MFR" span="2" mask="0x00FF" display_name="pll_multiplier" default="0x002C"><detail>PLL_MULTIPLIER</detail></reg>
		<reg  name="DIGITAL_BINNING" addr="0x3032" space="MFR" span="2" mask="0x0033" display_name="digital_binning"><detail>DIGITAL_BINNING</detail>
			<bitfield  name="DIGITAL_BINNING_CA" mask="0x0003" display_name="0-1: digital_binning_ca"><detail>DIGITAL_BINNING_CA</detail></bitfield>
			<bitfield  name="DIGITAL_BINNING_CB" mask="0x0030" display_name="4-5: digital_binning_cb"><detail>DIGITAL_BINNING_CB</detail></bitfield></reg>
		<reg  name="FRAME_COUNT" addr="0x303A" space="MFR" span="2" mask="0xFFFF" display_name="frame_count" range="0x0000 0xFFFF" default="0xFFFF"><detail>FRAME_COUNT_</detail></reg>
		<reg  name="FRAME_STATUS" addr="0x303C" space="MFR" span="2" mask="0x0003" display_name="frame_status" range="0x0000 0x0003" rw="RO"><detail>Standby and framesync status</detail>
			<bitfield  name="FRAMESYNC" mask="0x0001" display_name="0: framesync" range="0x0000 0x0001" rw="RO"><detail>Set on register write and reset on frame synchronization.</detail></bitfield>
			<bitfield  name="STANDBY_STATUS" mask="0x0002" display_name="1: standby_status" range="0x0000 0x0001" rw="RO"><detail>Chip is in standby state.</detail></bitfield></reg>
		<reg  name="READ_MODE" addr="0x3040" space="MFR" span="2" mask="0xC000" display_name="read_mode" range="0x0000 0xC000"><detail>READ_MODE</detail>
			<bitfield  name="HORIZ_MIRROR" mask="0x4000" display_name="14: horiz_mirror" range="0x0000 0x0001"><detail>READ_MODE_HORIZ_MIRROR</detail></bitfield>
			<bitfield  name="VERT_FLIP" mask="0x8000" display_name="15: vert_flip" range="0x0000 0x0001"><detail>READ_MODE_VERT_FLIP</detail></bitfield></reg>
		<reg  name="DARK_CONTROL" addr="0x3044" space="MFR" span="2" mask="0xFE8C" display_name="dark_control" range="0x0000 0xDE8C"><detail>DARK_CONTROL</detail>
			<bitfield  name="CANCEL_TX_COL_CORR" mask="0x0004" display_name="2: cancel_tx_col_corr"><detail>cancel_tx_col_corr</detail></bitfield>
			<bitfield  name="PHYSICAL_ADDRESSING" mask="0x0008" display_name="3: physical_addressing"><detail>physical_addressing</detail></bitfield>
			<bitfield  name="SHOW_ZEBRA_TEST_ROWS" mask="0x0080" display_name="7: show_zebra_test_rows" range="0x0000 0x0001"><detail>DARK_CONTROL_show_zebra_test_rows</detail></bitfield>
			<bitfield  name="SHOW_DARK_COLS" mask="0x0200" display_name="9: show_dark_cols" range="0x0000 0x0001"><detail>DARK_CONTROL_SHOW_DARK_COLS</detail></bitfield>
			<bitfield  name="ROW_NOISE_CORRECTION_EN" mask="0x0400" display_name="10: row_noise_correction_en"><detail>DARK_CONTROL_ROW_NOISE_CORRECTION_EN</detail></bitfield>
			<bitfield  name="SHOW_DARK_EXTRA_ROWS" mask="0x0800" display_name="11: show_dark_extra_rows" range="0x0000 0x0001"><detail>DARK_CONTROL_SHOW_DARK_EXTRA_ROWS</detail></bitfield>
			<bitfield  name="SHOW_COLCORR_ROWS" mask="0x1000" display_name="12: show_colcorr_rows" range="0x0000 0x0001"><detail>DARK_CONTROL_SHOW_COLCORR_ROWS</detail></bitfield>
			<bitfield  name="CANCEL_TX_FRAME" mask="0x2000" display_name="13: cancel_tx_frame" range="0x0000 0x0001"><detail>cancel_tx_frame</detail></bitfield>
			<bitfield  name="SHOW_SIGNAL_LEVEL" mask="0x4000" display_name="14: show_signal_level" range="0x0000 0x0001"><detail>DARK_CONTROL_SHOW_SIGNAL_LEVEL</detail></bitfield>
			<bitfield  name="SHOW_RESET_LEVEL" mask="0x8000" display_name="15: show_reset_level" range="0x0000 0x0001"><detail>DARK_CONTROL_SHOW_RESET_LEVEL</detail></bitfield></reg>
		<reg  name="FLASH" addr="0x3046" space="MFR" span="2" mask="0xC180" display_name="flash" range="0x0000 0xC180"><detail>FLASH</detail>
			<bitfield  name="INVERT_FLASH" mask="0x0080" display_name="7: invert_flash" range="0x0000 0x0001"><detail>FLASH_INVERT_FLASH</detail></bitfield>
			<bitfield  name="EN_FLASH" mask="0x0100" display_name="8: en_flash" range="0x0000 0x0001"><detail>FLASH_EN_FLASH</detail></bitfield>
			<bitfield  name="TRIGGERED" mask="0x4000" display_name="14: triggered" range="0x0000 0x0001" rw="RO"><detail>FLASH_TRIGGERED</detail></bitfield>
			<bitfield  name="STROBE" mask="0x8000" display_name="15: strobe" range="0x0000 0x0001" rw="RO"><detail>FLASH_STROBE</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_304A" addr="0x304A" space="MFR" span="2" confidential="Y" mask="0x0377" display_name="Reserved" range="0x0000 0x0377"></reg>
		<reg  name="RESERVED_MFR_304C" addr="0x304C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0200"></reg>
		<reg  name="RESERVED_MFR_304E" addr="0x304E" space="MFR" span="2" confidential="Y" mask="0x07FF" display_name="Reserved" range="0x0000 0x07FF"></reg>
		<reg  name="RESERVED_MFR_3050" addr="0x3050" space="MFR" span="2" confidential="Y" mask="0xFFF7" display_name="Reserved" range="0x0000 0xFFF7"></reg>
		<reg  name="RESERVED_MFR_3052" addr="0x3052" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xA174"></reg>
		<reg  name="RESERVED_MFR_3054" addr="0x3054" space="MFR" span="2" confidential="Y" mask="0xEF0F" display_name="Reserved" range="0x0000 0xEF0F"></reg>
		<reg  name="GREEN1_GAIN" addr="0x3056" space="MFR" span="2" mask="0x00FF" display_name="green1_gain" range="0x0000 0x00FF" default="0x0020"><detail>GREEN1_GAIN</detail></reg>
		<reg  name="BLUE_GAIN" addr="0x3058" space="MFR" span="2" mask="0x00FF" display_name="blue_gain" range="0x0000 0x00FF" default="0x0020"><detail>BLUE_GAIN</detail></reg>
		<reg  name="RED_GAIN" addr="0x305A" space="MFR" span="2" mask="0x00FF" display_name="red_gain" range="0x0000 0x00FF" default="0x0020"><detail>RED_GAIN</detail></reg>
		<reg  name="GREEN2_GAIN" addr="0x305C" space="MFR" span="2" mask="0x00FF" display_name="green2_gain" range="0x0000 0x00FF" default="0x0020"><detail>GREEN2_GAIN</detail></reg>
		<reg  name="GLOBAL_GAIN" addr="0x305E" space="MFR" span="2" mask="0x00FF" display_name="global_gain" range="0x0000 0x00FF" default="0x0020"><detail>xxx.yyyyy&#10;The x&apos;s represent a 3-bit integer value.&#10;The five y&apos;s represent the values &#189;, &#188;, 1/8, 1/16, 1/32, respectively.&#10;For instance, to get a gain of 6.75x you need the value 0b11011000.&#10;</detail></reg>
		<reg  name="EMBEDDED_DATA_CTRL" addr="0x3064" space="MFR" span="2" mask="0x1FAF" display_name="embedded_data_ctrl" range="0x0000 0x1FAF" default="0x1982"><detail>EMBEDDED_DATA_CTRL</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001" rw="WO"></bitfield>
			<bitfield  name="EMBEDDED_STATS_EN" mask="0x0080" display_name="7: embedded_stats_en" range="0x0000 0x0001"><detail>EMBEDDED_STATS_EN</detail></bitfield>
			<bitfield  name="EMBEDDED_DATA" mask="0x0100" display_name="8: embedded_data"><detail>EMBEDDED_DATA_EN</detail></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BITS_10_11" confidential="Y" mask="0x0C00" display_name="10-11: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved"></bitfield></reg>
		<reg  name="RESERVED_MFR_306C" addr="0x306C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1000" rw="RO"></reg>
		<reg  name="DATAPATH_SELECT" addr="0x306E" space="MFR" span="2" mask="0xFF13" display_name="datapath_select" range="0x0000 0xFF13" default="0x9210"><detail>DATAPATH_SELECT</detail>
			<bitfield  name="SPECIAL_LINE_VALID" mask="0x0003" display_name="0-1: special_line_valid" range="0x0000 0x0003"><detail>DATAPATH_SELECT_SPECIAL_LINE_VALID</detail></bitfield>
			<bitfield  name="TRUE_BAYER" mask="0x0010" display_name="4: true_bayer" range="0x0000 0x0001"><detail>DATAPATH_SELECT_TRUE_BAYER</detail></bitfield>
			<bitfield  name="POSTSCALER_DATA_SEL" mask="0x0100" display_name="8: postscaler_data_sel"><detail>POSTSCALER_DATA_SEL</detail></bitfield>
			<bitfield  name="HIGH_VCM" mask="0x0200" display_name="9: high_vcm" range="0x0000 0x0001"><detail>HIGH_VCM</detail></bitfield>
			<bitfield  name="SLEW_RATE_CTRL_PIXCLK" mask="0x1C00" display_name="10-12: slew_rate_ctrl_pixclk" range="0x0000 0x0007"><detail>DATAPATH_SELECT_SLEW_RATE_CTRL_PIXCLK</detail></bitfield>
			<bitfield  name="SLEW_RATE_CTRL_PARALLEL" mask="0xE000" display_name="13-15: slew_rate_ctrl_parallel" range="0x0000 0x0007"><detail>DATAPATH_SELECT_SLEW_RATE_CTRL_PARALLEL</detail></bitfield></reg>
		<reg  name="TEST_PATTERN_MODE" addr="0x3070" space="MFR" span="2" mask="0x0107" display_name="test_pattern_mode" range="0x0000 0x0107"><detail>TEST_PATTERN_MODE_</detail></reg>
		<reg  name="TEST_DATA_RED" addr="0x3072" space="MFR" span="2" mask="0x0FFF" display_name="test_data_red" range="0x0000 0x0FFF"><detail>TEST_DATA_RED_</detail></reg>
		<reg  name="TEST_DATA_GREENR" addr="0x3074" space="MFR" span="2" mask="0x0FFF" display_name="test_data_greenr" range="0x0000 0x0FFF"><detail>TEST_DATA_GREENR_</detail></reg>
		<reg  name="TEST_DATA_BLUE" addr="0x3076" space="MFR" span="2" mask="0x0FFF" display_name="test_data_blue" range="0x0000 0x0FFF"><detail>TEST_DATA_BLUE_</detail></reg>
		<reg  name="TEST_DATA_GREENB" addr="0x3078" space="MFR" span="2" mask="0x0FFF" display_name="test_data_greenb" range="0x0000 0x0FFF"><detail>TEST_DATA_GREENB_</detail></reg>
		<reg  name="TEST_RAW_MODE" addr="0x307A" space="MFR" span="2" mask="0x0003" display_name="test_raw_mode" range="0x0000 0x0003"><detail>TEST_RAW_MODE</detail></reg>
		<reg  name="EXPOSURE_T2" addr="0x307C" space="MFR" span="2" mask="0xFFFF" display_name="exposure_t2" rw="RO"><detail>EXPOSURE_T2</detail></reg>
		<reg  name="RESERVED_MFR_307E" addr="0x307E" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x012C"></reg>
		<reg  name="EXPOSURE_T3" addr="0x3080" space="MFR" span="2" mask="0xFFFF" display_name="exposure_t3" rw="RO"><detail>EXPOSURE_T3</detail></reg>
		<reg  name="OPERATION_MODE_CTRL" addr="0x3082" space="MFR" span="2" mask="0x003F" display_name="operation_mode_ctrl" range="0x0000 0x003F" default="0x0029"><detail>OPERATION_MODE_CTRL</detail>
			<bitfield  name="OPERATION_MODE" mask="0x0003" display_name="0-1: operation_mode" range="0x0000 0x0003"><detail>OPERATION_MODE</detail></bitfield>
			<bitfield  name="RATIO_T1_T2" mask="0x000C" display_name="2-3: ratio_t1_t2"><detail>RATIO_T1_T2</detail></bitfield>
			<bitfield  name="RATIO_T2_T3" mask="0x0030" display_name="4-5: ratio_t2_t3"><detail>RATIO_T2_T3</detail></bitfield></reg>
		<reg  name="OPERATION_MODE_CTRL_CB" addr="0x3084" space="MFR" span="2" mask="0x003C" display_name="operation_mode_ctrl_cb" range="0x0000 0x003C" default="0x0028"><detail>OPERATION_MODE_CTRL_CB</detail>
			<bitfield  name="RATIO_T1_T2_CB" mask="0x000C" display_name="2-3: ratio_t1_t2_cb"><detail>RATIO_T1_T2_CB</detail></bitfield>
			<bitfield  name="RATIO_T2_T3_CB" mask="0x0030" display_name="4-5: ratio_t2_t3_cb"><detail>RATIO_T2_T3_CB</detail></bitfield></reg>
		<reg  name="SEQ_DATA_PORT" addr="0x3086" space="MFR" span="2" mask="0xFFFF" display_name="seq_data_port"><detail>SEQ_DATA_PORT</detail></reg>
		<reg  name="SEQ_CTRL_PORT" addr="0x3088" space="MFR" span="2" mask="0xC1FF" display_name="seq_ctrl_port" range="0x0000 0xC1FF" default="0xC000"><detail>SEQ_CTRL_PORT</detail>
			<bitfield  name="ACCESS_ADDRESS" mask="0x01FF" display_name="0-8: access_address"><detail>ACCESS_ADDRESS</detail></bitfield>
			<bitfield  name="AUTO_INC_ON_READ" mask="0x4000" display_name="14: auto_inc_on_read" range="0x0000 0x0001"><detail>AUTO_INC_ON_READ</detail></bitfield>
			<bitfield  name="SEQUENCER_STOPPED" mask="0x8000" display_name="15: sequencer_stopped" rw="RO"><detail>SEQUENCER_STOPPED</detail></bitfield></reg>
		<reg  name="X_ADDR_START_CB" addr="0x308A" space="MFR" span="2" mask="0x07FF" display_name="x_addr_start_cb" range="0x0000 0x07FF"><detail>X_ADDR_START_CB</detail></reg>
		<reg  name="Y_ADDR_START_CB" addr="0x308C" space="MFR" span="2" mask="0x03FF" display_name="y_addr_start_cb" range="0x0000 0x03FF" default="0x0002"><detail>Y_ADDR_START_CB</detail></reg>
		<reg  name="X_ADDR_END_CB" addr="0x308E" space="MFR" span="2" mask="0x07FF" display_name="x_addr_end_cb" range="0x0000 0x07FF" default="0x0503"><detail>X_ADDR_END_CB</detail></reg>
		<reg  name="Y_ADDR_END_CB" addr="0x3090" space="MFR" span="2" mask="0x03FF" display_name="y_addr_end_cb" range="0x0000 0x03FF" default="0x03C5"><detail>Y_ADDR_END_CB</detail></reg>
		<reg  name="RESERVED_MFR_309E" addr="0x309E" space="MFR" span="2" confidential="Y" mask="0x01FF" display_name="Reserved" range="0x0000 0x01FF" default="0x009B"></reg>
		<reg  name="X_EVEN_INC" addr="0x30A0" space="MFR" span="2" mask="0x0001" display_name="x_even_inc" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>X_EVEN_INC_</detail></reg>
		<reg  name="X_ODD_INC" addr="0x30A2" space="MFR" span="2" mask="0x0001" display_name="x_odd_inc" range="0x0000 0x0001" default="0x0001"><detail>X_ODD_INC_</detail></reg>
		<reg  name="Y_EVEN_INC" addr="0x30A4" space="MFR" span="2" mask="0x0001" display_name="y_even_inc" range="0x0000 0x0001" default="0x0001" rw="RO"><detail>Y_EVEN_INC_</detail></reg>
		<reg  name="Y_ODD_INC" addr="0x30A6" space="MFR" span="2" mask="0x007F" display_name="y_odd_inc" range="0x0000 0x007F" default="0x0001"><detail>Y_ODD_INC_</detail></reg>
		<reg  name="Y_ODD_INC_CB" addr="0x30A8" space="MFR" span="2" mask="0x007F" display_name="y_odd_inc_cb" range="0x0000 0x007F" default="0x0001"><detail>Y_ODD_INC_CB</detail></reg>
		<reg  name="FRAME_LENGTH_LINES_CB" addr="0x30AA" space="MFR" span="2" mask="0xFFFF" display_name="frame_length_lines_cb" range="0x0000 0xFFFF" default="0x03DE"><detail>FRAME_LENGTH_LINES_CB</detail></reg>
		<reg  name="EXPOSURE_T1" addr="0x30AC" space="MFR" span="2" mask="0xFFFF" display_name="exposure_t1" range="0x0000 0xFFFF" default="0x0010" rw="RO"><detail>EXPOSURE_T1</detail></reg>
		<reg  name="DIGITAL_TEST" addr="0x30B0" space="MFR" span="2" mask="0xFFF6" display_name="digital_test" range="0x0000 0xFFF6" default="0x1000"><detail>DIGITAL_TEST</detail>
			<bitfield  name="NO_SH_JUMP_LIMIT" mask="0x0002" display_name="1: no_sh_jump_limit" range="0x0000 0x0001"><detail>NO_SH_JUMP_LIMIT</detail></bitfield>
			<bitfield  name="AGS_ENABLE_T2" mask="0x0004" display_name="2: ags_enable_t2" range="0x0000 0x0001"><detail>AGS_ENABLE_T2</detail></bitfield>
			<bitfield  name="COL_GAIN" mask="0x0030" display_name="4-5: col_gain"><detail>COL_GAIN</detail></bitfield>
			<bitfield  name="AGS_ENABLE" mask="0x0040" display_name="6: ags_enable"><detail>AGS_ENABLE</detail></bitfield>
			<bitfield  name="MONO_CHROME" mask="0x0080" display_name="7: mono_chrome" range="0x0000 0x0001"><detail>MONO_CHROME</detail></bitfield>
			<bitfield  name="COL_GAIN_CB" mask="0x0300" display_name="8-9: col_gain_cb"><detail>COL_GAIN_CB</detail></bitfield>
			<bitfield  name="ZEBRA_TEST_ROW_NR" mask="0x1C00" display_name="10-12: zebra_test_row_nr"><detail>ZEBRA_TEST_ROW_NR</detail></bitfield>
			<bitfield  name="CONTEXT_B" mask="0x2000" display_name="13: context_b"><detail>CONTEXT_B</detail></bitfield>
			<bitfield  name="PLL_COMPLETE_BYPASS" mask="0x4000" display_name="14: pll_complete_bypass"><detail>PLL_COMPLETE_BYPASS</detail></bitfield>
			<bitfield  name="BIT_15" confidential="Y" mask="0x8000" display_name="15: Reserved"></bitfield></reg>
		<reg  name="TEMPSENS_DATA" addr="0x30B2" space="MFR" span="2" mask="0x03FF" display_name="tempsens_data"><detail>TEMPSENS_DATA</detail></reg>
		<reg  name="TEMPSENS_CTRL" addr="0x30B4" space="MFR" span="2" mask="0x003F" display_name="tempsens_ctrl"><detail>TEMPSENS_CTRL</detail>
			<bitfield  name="TEMPSENS_POWER_ON" mask="0x0001" display_name="0: tempsens_power_on"><detail>tempsens_power_on</detail></bitfield>
			<bitfield  name="TEMPSENS_TEST_CTRL" mask="0x000E" display_name="1-3: tempsens_test_ctrl"><detail>tempsens_test_ctrl</detail></bitfield>
			<bitfield  name="TEMP_START_CONVERSION" mask="0x0010" display_name="4: temp_start_conversion"><detail>temp_start_conversion</detail></bitfield>
			<bitfield  name="TEMP_CLEAR_VALUE" mask="0x0020" display_name="5: temp_clear_value"><detail>temp_clear_value</detail></bitfield></reg>
		<reg  name="SPARE_REGISTER1" addr="0x30B6" space="MFR" span="2" mask="0xFFFF" display_name="spare_register1" range="0x0000 0xFFFF"><detail>SPARE_REGISTER1</detail></reg>
		<reg  name="SPARE_REGISTER2" addr="0x30B8" space="MFR" span="2" mask="0xFFFF" display_name="spare_register2" range="0x0000 0xFFFF"><detail>SPARE_REGISTER2</detail></reg>
		<reg  name="DIGITAL_CTRL" addr="0x30BA" space="MFR" span="2" mask="0x001F" display_name="digital_ctrl" range="0x0000 0x001F" default="0x0003"><detail>DIGITAL_CTRL</detail>
			<bitfield  name="ENABLE_DCG_COLCORR_RETRIGG" mask="0x0001" display_name="0: enable_dcg_colcorr_retrigg"><detail>ENABLE_DCG_COLCORR_RETRIGG</detail></bitfield>
			<bitfield  name="ENABLE_AGS_COLCORR_RETRIGG" mask="0x0002" display_name="1: enable_ags_colcorr_retrigg"><detail>ENABLE_AGS_COLCORR_RETRIGG</detail></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield>
			<bitfield  name="COLCORR_CORRECT_ALWAYS" mask="0x0008" display_name="3: colcorr_correct_always" range="0x0000 0x0001"><detail>colcorr_correct_always</detail></bitfield>
			<bitfield  name="DCDS_MODE" mask="0x0010" display_name="4: dcds_mode" range="0x0000 0x0001"><detail>dcds_mode</detail></bitfield></reg>
		<reg  name="GREEN1_GAIN_CB" addr="0x30BC" space="MFR" span="2" mask="0x00FF" display_name="green1_gain_cb" range="0x0000 0x00FF" default="0x0020"><detail>GREEN1_GAIN_CB</detail></reg>
		<reg  name="BLUE_GAIN_CB" addr="0x30BE" space="MFR" span="2" mask="0x00FF" display_name="blue_gain_cb" range="0x0000 0x00FF" default="0x0020"><detail>BLUE_GAIN_CB</detail></reg>
		<reg  name="RED_GAIN_CB" addr="0x30C0" space="MFR" span="2" mask="0x00FF" display_name="red_gain_cb" range="0x0000 0x00FF" default="0x0020"><detail>RED_GAIN_CB</detail></reg>
		<reg  name="GREEN2_GAIN_CB" addr="0x30C2" space="MFR" span="2" mask="0x00FF" display_name="green2_gain_cb" range="0x0000 0x00FF" default="0x0020"><detail>GREEN2_GAIN_CB</detail></reg>
		<reg  name="GLOBAL_GAIN_CB" addr="0x30C4" space="MFR" span="2" mask="0x00FF" display_name="global_gain_cb" range="0x0000 0x00FF" default="0x0020"><detail>GLOBAL_GAIN_CB</detail></reg>
		<reg  name="TEMPSENS_CALIB1" addr="0x30C6" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib1" default="0x0123"><detail>TEMPSENS_CALIB1</detail></reg>
		<reg  name="TEMPSENS_CALIB2" addr="0x30C8" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib2" default="0x4567"><detail>TEMPSENS_CALIB2</detail></reg>
		<reg  name="TEMPSENS_CALIB3" addr="0x30CA" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib3" default="0x89AB"><detail>TEMPSENS_CALIB3</detail></reg>
		<reg  name="TEMPSENS_CALIB4" addr="0x30CC" space="MFR" span="2" mask="0xFFFF" display_name="tempsens_calib4" default="0xCDEF"><detail>TEMPSENS_CALIB4</detail></reg>
		<reg  name="COLUMN_CORRECTION" addr="0x30D4" space="MFR" span="2" mask="0xE00F" display_name="column_correction" range="0x0000 0xE00F" default="0xC007"><detail>Column correction control</detail>
			<bitfield  name="COLCORR_ROWS" mask="0x000F" display_name="0-3: colcorr_rows"><detail>COLCORR_ROWS</detail></bitfield>
			<bitfield  name="DOUBLE_SAMPLES" mask="0x2000" display_name="13: double_samples" range="0x0000 0x0001"><detail>Makes the column correction use 128 rows instead of 64.</detail></bitfield>
			<bitfield  name="DOUBLE_RANGE" mask="0x4000" display_name="14: double_range"><detail>Double the range of the algorithm. Halves the presision.</detail></bitfield>
			<bitfield  name="ENABLE" mask="0x8000" display_name="15: enable" range="0x0000 0x0001"><detail>Enable column correction.</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_30D6" addr="0x30D6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8000"></reg>
		<reg  name="RESERVED_MFR_30D8" addr="0x30D8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0800"></reg>
		<reg  name="RESERVED_MFR_30DE" addr="0x30DE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5454"></reg>
		<reg  name="RESERVED_MFR_30E0" addr="0x30E0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x5470"></reg>
		<reg  name="RESERVED_MFR_30E2" addr="0x30E2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7253"></reg>
		<reg  name="RESERVED_MFR_30E4" addr="0x30E4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6372"></reg>
		<reg  name="RESERVED_MFR_30E6" addr="0x30E6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xC4CC"></reg>
		<reg  name="RESERVED_MFR_30E8" addr="0x30E8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8050"></reg>
		<reg  name="GAIN_OFFSET_CTRL" addr="0x30EA" space="MFR" span="2" mask="0xFDFF" display_name="gain_offset_ctrl" range="0x0000 0xFDFF" default="0x0C00"><detail>GAIN_OFFSET_CTRL</detail></reg>
		<reg  name="RESERVED_MFR_30EC" addr="0x30EC" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_30EE" addr="0x30EE" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_30F0" addr="0x30F0" space="MFR" span="2" confidential="Y" mask="0x07FF" display_name="Reserved" range="0x0000 0x07FF" default="0x0080"></reg>
		<reg  name="RESERVED_MFR_30F4" addr="0x30F4" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_30F6" addr="0x30F6" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF" default="0x03FF"></reg>
		<reg  name="RESERVED_MFR_30F8" addr="0x30F8" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_MFR_30FA" addr="0x30FA" space="MFR" span="2" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
		<reg  name="AE_CTRL_REG" addr="0x3100" space="MFR" span="2" mask="0x00FF" display_name="ae_ctrl_reg" range="0x0000 0x00FF"><detail>AE_CTRL_REG</detail>
			<bitfield  name="AE_ENABLE" mask="0x0001" display_name="0: ae_enable"><detail>AE_ENABLE</detail></bitfield>
			<bitfield  name="AUTO_AG_EN" mask="0x0002" display_name="1: auto_ag_en"><detail>AUTO_AG_EN</detail></bitfield>
			<bitfield  name="DCG_MANUAL_SET" mask="0x0004" display_name="2: dcg_manual_set"><detail>DCG_MANUAL_SET</detail></bitfield>
			<bitfield  name="AUTO_DCG_ENABLE" mask="0x0008" display_name="3: auto_dcg_enable"><detail>AUTO_DCG_ENABLE</detail></bitfield>
			<bitfield  name="AUTO_DG_EN" mask="0x0010" display_name="4: auto_dg_en"><detail>AUTO_DG_EN</detail></bitfield>
			<bitfield  name="MIN_ANA_GAIN" mask="0x0060" display_name="5-6: min_ana_gain"><detail>MIN_ANA_GAIN</detail></bitfield>
			<bitfield  name="DCG_MANUAL_SET_CB" mask="0x0080" display_name="7: dcg_manual_set_cb"><detail>DCG_MANUAL_SET_CB</detail></bitfield></reg>
		<reg  name="AE_LUMA_TARGET_REG" addr="0x3102" space="MFR" span="2" mask="0xFFFF" display_name="ae_luma_target_reg" range="0x0000 0xFFFF" default="0x0666"><detail>AE_LUMA_TARGET_REG</detail></reg>
		<reg  name="AE_HIST_TARGET_REG" addr="0x3104" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_target_reg" range="0x0000 0xFFFF" default="0xC000"><detail>AE_HIST_TARGET_REG</detail></reg>
		<reg  name="AE_HYSTERESIS_REG" addr="0x3106" space="MFR" span="2" mask="0xFFFF" display_name="ae_hysteresis_reg" range="0x0000 0xFFFF" default="0x7333"><detail>AE_HYSTERESIS_REG</detail></reg>
		<reg  name="AE_MIN_EV_STEP_REG" addr="0x3108" space="MFR" span="2" mask="0x00FF" display_name="ae_min_ev_step_reg" range="0x0000 0x00FF" default="0x0002"><detail>AE_MIN_EV_STEP_REG</detail></reg>
		<reg  name="AE_MAX_EV_STEP_REG" addr="0x310A" space="MFR" span="2" mask="0x00FF" display_name="ae_max_ev_step_reg" range="0x0000 0x00FF" default="0x0002"><detail>AE_MAX_EV_STEP_REG</detail></reg>
		<reg  name="AE_DAMP_OFFSET_REG" addr="0x310C" space="MFR" span="2" mask="0xFFFF" display_name="ae_damp_offset_reg" range="0x0000 0xFFFF" default="0x0010"><detail>AE_DAMP_OFFSET_REG</detail></reg>
		<reg  name="AE_DAMP_GAIN_REG" addr="0x310E" space="MFR" span="2" mask="0xFFFF" display_name="ae_damp_gain_reg" range="0x0000 0xFFFF" default="0x0010"><detail>AE_DAMP_GAIN_REG</detail></reg>
		<reg  name="AE_DAMP_MAX_REG" addr="0x3110" space="MFR" span="2" mask="0xFFFF" display_name="ae_damp_max_reg" range="0x0000 0xFFFF" default="0x00E0"><detail>AE_DAMP_MAX_REG</detail></reg>
		<reg  name="AE_DCG_EXPOSURE_HIGH_REG" addr="0x3112" space="MFR" span="2" mask="0xFFFF" display_name="ae_dcg_exposure_high_reg" range="0x0000 0xFFFF" default="0x029F"><detail>AE_DCG_EXPOSURE_HIGH_REG</detail></reg>
		<reg  name="AE_DCG_EXPOSURE_LOW_REG" addr="0x3114" space="MFR" span="2" mask="0xFFFF" display_name="ae_dcg_exposure_low_reg" range="0x0000 0xFFFF" default="0x008C"><detail>AE_DCG_EXPOSURE_LOW_REG</detail></reg>
		<reg  name="AE_DCG_GAIN_FACTOR_REG" addr="0x3116" space="MFR" span="2" mask="0xFFFF" display_name="ae_dcg_gain_factor_reg" range="0x0000 0xFFFF" default="0x02CA"><detail>AE_DCG_GAIN_FACTOR_REG</detail></reg>
		<reg  name="AE_DCG_GAIN_FACTOR_INV_REG" addr="0x3118" space="MFR" span="2" mask="0xFFFF" display_name="ae_dcg_gain_factor_inv_reg" range="0x0000 0xFFFF" default="0x005B"><detail>AE_DCG_GAIN_FACTOR_INV_REG</detail></reg>
		<reg  name="AE_MAX_EXPOSURE_REG" addr="0x311C" space="MFR" span="2" mask="0xFFFF" display_name="ae_max_exposure_reg" range="0x0000 0xFFFF" default="0x03C0"><detail>AE_MAX_EXPOSURE_REG</detail></reg>
		<reg  name="AE_MIN_EXPOSURE_REG" addr="0x311E" space="MFR" span="2" mask="0xFFFF" display_name="ae_min_exposure_reg" range="0x0000 0xFFFF" default="0x0001"><detail>AE_MIN_EXPOSURE_REG</detail></reg>
		<reg  name="AE_LOW_MEAN_TARGET_REG" addr="0x3120" space="MFR" span="2" mask="0xFFFF" display_name="ae_low_mean_target_reg" range="0x0000 0xFFFF" default="0x0064"><detail>AE_LOW_MEAN_TARGET_REG</detail></reg>
		<reg  name="AE_HIST_LOW_THRESH_REG" addr="0x3122" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_low_thresh_reg" range="0x0000 0xFFFF" default="0x0F5C"><detail>AE_HIST_LOW_THRESH_REG</detail></reg>
		<reg  name="AE_DARK_CUR_THRESH_REG" addr="0x3124" space="MFR" span="2" mask="0xFFFF" display_name="ae_dark_cur_thresh_reg" range="0x0000 0xFFFF" default="0x7FFF"><detail>AE_DARK_CUR_THRESH_REG</detail></reg>
		<reg  name="AE_ALPHA_V1_REG" addr="0x3126" space="MFR" span="2" mask="0xFFFF" display_name="ae_alpha_v1_reg" range="0x0000 0xFFFF" default="0x0080"><detail>AE_ALPHA_V1_REG</detail></reg>
		<reg  name="AE_ALPHA_COEF_REG" addr="0x3128" space="MFR" span="2" mask="0xFFFF" display_name="ae_alpha_coef_reg" range="0x0000 0xFFFF" default="0x04EC"><detail>AE_ALPHA_COEF_REG</detail></reg>
		<reg  name="AE_CURRENT_GAINS" addr="0x312A" space="MFR" span="2" mask="0x07FF" display_name="ae_current_gains" default="0x0020" rw="RO"><detail>AE_CURRENT_GAINS</detail>
			<bitfield  name="AE_DIG_GAIN" mask="0x00FF" display_name="0-7: ae_dig_gain" rw="RO"><detail>AE_DIG_GAIN</detail></bitfield>
			<bitfield  name="AE_ANA_GAIN" mask="0x0300" display_name="8-9: ae_ana_gain" rw="RO"><detail>AE_ANA_GAIN</detail></bitfield>
			<bitfield  name="AE_CONV_GAIN" mask="0x0400" display_name="10: ae_conv_gain" rw="RO"><detail>AE_CONV_GAIN</detail></bitfield></reg>
		<reg  name="RESERVED_MFR_3130" addr="0x3130" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0F1F"></reg>
		<reg  name="RESERVED_MFR_3132" addr="0x3132" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0F1F"></reg>
		<reg  name="RESERVED_MFR_3134" addr="0x3134" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1818"></reg>
		<reg  name="RESERVED_MFR_3136" addr="0x3136" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3131"></reg>
		<reg  name="RESERVED_MFR_3138" addr="0x3138" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4431"></reg>
		<reg  name="RESERVED_MFR_313A" addr="0x313A" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_313C" addr="0x313C" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_313E" addr="0x313E" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved"></reg>
		<reg  name="AE_ROI_X_START_OFFSET" addr="0x3140" space="MFR" span="2" mask="0x07FE" display_name="ae_roi_x_start_offset" range="0x0000 0x07FE"><detail>AE_ROI_X_START_OFFSET</detail></reg>
		<reg  name="AE_ROI_Y_START_OFFSET" addr="0x3142" space="MFR" span="2" mask="0x03FE" display_name="ae_roi_y_start_offset" range="0x0000 0x03FE"><detail>AE_ROI_Y_START_OFFSET</detail></reg>
		<reg  name="AE_ROI_X_SIZE" addr="0x3144" space="MFR" span="2" mask="0x07FE" display_name="ae_roi_x_size" range="0x0000 0x07FE" default="0x0504"><detail>AE_ROI_X_SIZE</detail></reg>
		<reg  name="AE_ROI_Y_SIZE" addr="0x3146" space="MFR" span="2" mask="0x03FE" display_name="ae_roi_y_size" range="0x0000 0x03FE" default="0x03C4"><detail>AE_ROI_Y_SIZE</detail></reg>
		<reg  name="AE_HIST_BEGIN_PERC" addr="0x3148" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_begin_perc" range="0x0000 0xFFFF" default="0x0290"><detail>AE_HIST_BEGIN_PERC</detail></reg>
		<reg  name="AE_HIST_END_PERC" addr="0x314A" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_end_perc" range="0x0000 0xFFFF" default="0xFFF8"><detail>AE_HIST_END_PERC</detail></reg>
		<reg  name="AE_HIST_DIV" addr="0x314C" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_div" range="0x0000 0xFFFF" default="0x0100"><detail>AE_HIST_DIV</detail></reg>
		<reg  name="AE_NORM_WIDTH_MIN" addr="0x314E" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm_width_min" range="0x0000 0xFFFF" default="0x0020"><detail>AE_NORM_WIDTH_MIN</detail></reg>
		<reg  name="AE_MEAN_H" addr="0x3150" space="MFR" span="2" mask="0x000F" display_name="ae_mean_h" rw="RO"><detail>AE_MEAN_H</detail></reg>
		<reg  name="AE_MEAN_L" addr="0x3152" space="MFR" span="2" mask="0xFFFF" display_name="ae_mean_l" rw="RO"><detail>AE_MEAN_L</detail></reg>
		<reg  name="AE_HIST_BEGIN_H" addr="0x3154" space="MFR" span="2" mask="0x000F" display_name="ae_hist_begin_h" rw="RO"><detail>AE_HIST_BEGIN_H</detail></reg>
		<reg  name="AE_HIST_BEGIN_L" addr="0x3156" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_begin_l" rw="RO"><detail>AE_HIST_BEGIN_L</detail></reg>
		<reg  name="AE_HIST_END_H" addr="0x3158" space="MFR" span="2" mask="0x000F" display_name="ae_hist_end_h" rw="RO"><detail>AE_HIST_END_H</detail></reg>
		<reg  name="AE_HIST_END_L" addr="0x315A" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_end_l" rw="RO"><detail>AE_HIST_END_L</detail></reg>
		<reg  name="AE_HIST_END_MEAN_H" addr="0x315C" space="MFR" span="2" mask="0x000F" display_name="ae_hist_end_mean_h" rw="RO"><detail>AE_HIST_END_MEAN_H</detail></reg>
		<reg  name="AE_HIST_END_MEAN_L" addr="0x315E" space="MFR" span="2" mask="0xFFFF" display_name="ae_hist_end_mean_l" rw="RO"><detail>AE_HIST_END_MEAN_L</detail></reg>
		<reg  name="AE_PERC_LOW_END" addr="0x3160" space="MFR" span="2" mask="0xFFFF" display_name="ae_perc_low_end" rw="RO"><detail>AE_PERC_LOW_END</detail></reg>
		<reg  name="AE_NORM_ABS_DEV" addr="0x3162" space="MFR" span="2" mask="0xFFFF" display_name="ae_norm_abs_dev" rw="RO"><detail>AE_NORM_ABS_DEV</detail></reg>
		<reg  name="AE_COARSE_INTEGRATION_TIME" addr="0x3164" space="MFR" span="2" mask="0xFFFF" display_name="ae_coarse_integration_time" default="0x0001" rw="RO"><detail>AE_COARSE_INTEGRATION_TIME</detail></reg>
		<reg  name="AE_AG_EXPOSURE_HI" addr="0x3166" space="MFR" span="2" mask="0xFFFF" display_name="ae_ag_exposure_hi" default="0x029F"><detail>AE_AG_EXPOSURE_HI</detail></reg>
		<reg  name="AE_AG_EXPOSURE_LO" addr="0x3168" space="MFR" span="2" mask="0xFFFF" display_name="ae_ag_exposure_lo" range="0x0000 0xFFFF" default="0x0118"><detail>AE_AG_EXPOSURE_LO</detail></reg>
		<reg  name="AE_AG_GAIN1" addr="0x316A" space="MFR" span="2" mask="0xFFFF" display_name="ae_ag_gain1" default="0x0200"><detail>AE_AG_GAIN1</detail></reg>
		<reg  name="AE_AG_GAIN2" addr="0x316C" space="MFR" span="2" mask="0xFFFF" display_name="ae_ag_gain2" default="0x0200"><detail>AE_AG_GAIN2</detail></reg>
		<reg  name="AE_AG_GAIN3" addr="0x316E" space="MFR" span="2" mask="0xFFFF" display_name="ae_ag_gain3" default="0x0200"><detail>AE_AG_GAIN3</detail></reg>
		<reg  name="AE_INV_AG_GAIN1" addr="0x3170" space="MFR" span="2" mask="0xFFFF" display_name="ae_inv_ag_gain1" default="0x0080"><detail>AE_INV_AG_GAIN1</detail></reg>
		<reg  name="AE_INV_AG_GAIN2" addr="0x3172" space="MFR" span="2" mask="0xFFFF" display_name="ae_inv_ag_gain2" default="0x0080"><detail>AE_INV_AG_GAIN2</detail></reg>
		<reg  name="AE_INV_AG_GAIN3" addr="0x3174" space="MFR" span="2" mask="0xFFFF" display_name="ae_inv_ag_gain3" default="0x0080"><detail>AE_INV_AG_GAIN3</detail></reg>
		<reg  name="DELTA_DK_CONTROL" addr="0x3180" space="MFR" span="2" mask="0xF000" display_name="delta_dk_control" range="0x0000 0xF000" default="0x8000"><detail>DELTA_DK_CONTROL</detail>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved"></bitfield>
			<bitfield  name="DELTA_DK_CLIP_EN" mask="0x2000" display_name="13: delta_dk_clip_en"><detail>DELTA_DK_CLIP_EN</detail></bitfield>
			<bitfield  name="DELTA_DK_EVERY_FRAME" mask="0x4000" display_name="14: delta_dk_every_frame"><detail>DELTA_DK_EVERY_FRAME</detail></bitfield>
			<bitfield  name="DELTA_DK_SUB_EN" mask="0x8000" display_name="15: delta_dk_sub_en"><detail>DELTA_DK_SUB_EN</detail></bitfield></reg>
		<reg  name="DELTA_DK_CLIP" addr="0x3182" space="MFR" span="2" mask="0xFFFF" display_name="delta_dk_clip" range="0x0000 0xFFFF" default="0x7FFF"><detail>DELTA_DK_CLIP</detail></reg>
		<reg  name="DELTA_DK_T1" addr="0x3184" space="MFR" span="2" mask="0xFFFF" display_name="delta_dk_t1" rw="RO"><detail>DELTA_DK_T1</detail></reg>
		<reg  name="DELTA_DK_T2" addr="0x3186" space="MFR" span="2" mask="0xFFFF" display_name="delta_dk_t2" rw="RO"><detail>DELTA_DK_T2</detail></reg>
		<reg  name="DELTA_DK_T3" addr="0x3188" space="MFR" span="2" mask="0xFFFF" display_name="delta_dk_t3" rw="RO"><detail>DELTA_DK_T3</detail></reg>
		<reg  name="HDR_MC_CTRL1" addr="0x318A" space="MFR" span="2" mask="0x0FFF" display_name="hdr_mc_ctrl1" range="0x0000 0x0FFF" default="0x0FA0"><detail>HDR_MC_CTRL1</detail>
			<bitfield  name="S2_THRESHOLD" mask="0x0FFF" display_name="0-11: s2_threshold"><detail>S2_THRESHOLD</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL2" addr="0x318C" space="MFR" span="2" mask="0xFFFF" display_name="hdr_mc_ctrl2" range="0x0000 0xFFFF" default="0x0040"><detail>HDR_MC_CTRL2</detail>
			<bitfield  name="MC_DIFF_THRESHOLD" mask="0x0FFF" display_name="0-11: mc_diff_threshold"><detail>MC_DIFF_THRESHOLD</detail></bitfield>
			<bitfield  name="BYPASS_PIX_COMB" mask="0x3000" display_name="12-13: bypass_pix_comb"><detail>BYPASS_PIX_COMB</detail></bitfield>
			<bitfield  name="MOTION_CORRECTION_EN" mask="0x4000" display_name="14: motion_correction_en"><detail>MOTION_CORRECTION_EN</detail></bitfield>
			<bitfield  name="MC_NOISE_FILTER_EN" mask="0x8000" display_name="15: mc_noise_filter_en"><detail>MC_NOISE_FILTER_EN</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL3" addr="0x318E" space="MFR" span="2" mask="0xF3FF" display_name="hdr_mc_ctrl3" range="0x0000 0x001F" default="0x0110"><detail>HDR_MC_CTRL3</detail>
			<bitfield  name="MC_COUNT_THRESHOLD" mask="0x00FF" display_name="0-7: mc_count_threshold"><detail>MC_COUNT_THRESHOLD</detail></bitfield>
			<bitfield  name="MOTION_CORRECT_2D_EN" mask="0x0100" display_name="8: motion_correct_2d_en"><detail>MOTION_CORRECT_2D_EN</detail></bitfield>
			<bitfield  name="MOTION2_EN" mask="0x0200" display_name="9: motion2_en"><detail>MOTION2_EN</detail></bitfield>
			<bitfield  name="PIXEL_BUILD_MODE" mask="0x3000" display_name="12-13: pixel_build_mode"><detail>pixel_build_mode</detail></bitfield>
			<bitfield  name="PIXEL_BUILD_MODE_CB" mask="0xC000" display_name="14-15: pixel_build_mode_cb"><detail>pixel_build_mode_CB</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL4" addr="0x3190" space="MFR" span="2" mask="0xFFFF" display_name="hdr_mc_ctrl4" range="0x0000 0xFFFF" default="0x0BA0"><detail>HDR_MC_CTRL4</detail>
			<bitfield  name="T2_NO_CORR_THRESHOLD" mask="0x0FFF" display_name="0-11: t2_no_corr_threshold"><detail>T2_NO_CORR_THRESHOLD</detail></bitfield>
			<bitfield  name="MC_T1_SEL" mask="0x1000" display_name="12: mc_t1_sel" range="0x0000 0x0001"><detail>MC_T1_SEL</detail></bitfield>
			<bitfield  name="PIXEL_BUILD_DLO" mask="0x2000" display_name="13: pixel_build_dlo"><detail>PIXEL_BUILD_DLO</detail></bitfield>
			<bitfield  name="NOISE_FILTER_DLO_EN" mask="0x4000" display_name="14: noise_filter_dlo_en" range="0x0000 0x0001"><detail>NOISE_FILTER_DLO_EN</detail></bitfield>
			<bitfield  name="NOISE_FILTER_DLO_QUAD" mask="0x8000" display_name="15: noise_filter_dlo_quad" range="0x0000 0x0001"><detail>NOISE_FILTER_DLO_QUAD</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL5" addr="0x3192" space="MFR" span="2" mask="0x1FFF" display_name="hdr_mc_ctrl5" range="0x0000 0x1FFF" default="0x0400"><detail>HDR_MC_CTRL5</detail>
			<bitfield  name="S12_RANGE" mask="0x1FFF" display_name="0-12: s12_range" range="0x0000 0x1FFF"><detail>S12_RANGE</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL6" addr="0x3194" space="MFR" span="2" mask="0x0FFF" display_name="hdr_mc_ctrl6" range="0x0000 0x0FFF" default="0x0BB8"><detail>HDR_MC_CTRL6</detail>
			<bitfield  name="T1_BARRIER" mask="0x0FFF" display_name="0-11: t1_barrier" range="0x0000 0x0FFF"><detail>T1_BARRIER</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL7" addr="0x3196" space="MFR" span="2" mask="0x0FFF" display_name="hdr_mc_ctrl7" range="0x0000 0x0FFF" default="0x0DAC"><detail>HDR_MC_CTRL7</detail>
			<bitfield  name="T2_BARRIER" mask="0x0FFF" display_name="0-11: t2_barrier" range="0x0000 0x0FFF"><detail>T2_BARRIER</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL8" addr="0x3198" space="MFR" span="2" mask="0x0FFF" display_name="hdr_mc_ctrl8" range="0x0000 0x0FFF" default="0x0FA0"><detail>HDR_MC_CTRL8</detail>
			<bitfield  name="T3_BARRIER" mask="0x0FFF" display_name="0-11: t3_barrier" range="0x0000 0x0FFF"><detail>T3_BARRIER</detail></bitfield></reg>
		<reg  name="HDR_COMP_KNEE1" addr="0x319A" space="MFR" span="2" mask="0x1F1F" display_name="hdr_comp_knee1" range="0x0000 0x1F1F" default="0x100B" rw="RO"><detail>HDR_COMP_KNEE1</detail>
			<bitfield  name="P1_COMP_KNEE" mask="0x001F" display_name="0-4: p1_comp_knee" rw="RO"><detail>P1_COMP_KNEE</detail></bitfield>
			<bitfield  name="P2_COMP_KNEE" mask="0x1F00" display_name="8-12: p2_comp_knee" rw="RO"><detail>P2_COMP_KNEE</detail></bitfield></reg>
		<reg  name="HDR_COMP_KNEE2" addr="0x319C" space="MFR" span="2" mask="0x001F" display_name="hdr_comp_knee2" range="0x0000 0x001F" default="0x0014" rw="RO"><detail>HDR_COMP_KNEE2</detail>
			<bitfield  name="PMAX_COMP_KNEE" mask="0x001F" display_name="0-4: pmax_comp_knee" rw="RO"><detail>PMAX_COMP_KNEE</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL9" addr="0x319E" space="MFR" span="2" mask="0xFFFF" display_name="hdr_mc_ctrl9" range="0x0000 0xFFFF" default="0x5040"><detail>HDR_MC_CTRL9</detail>
			<bitfield  name="S2_DLO_THRESHOLD" mask="0x0FFF" display_name="0-11: s2_dlo_threshold" range="0x0000 0x0FFF"><detail>S2_DLO_THRESHOLD</detail></bitfield>
			<bitfield  name="S12_DLO_RANGE" mask="0xF000" display_name="12-15: s12_dlo_range" range="0x0000 0x000F"><detail>S12_DLO_RANGE</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL10" addr="0x31A0" space="MFR" span="2" mask="0x0FFF" display_name="hdr_mc_ctrl10" range="0x0000 0x0FFF" default="0x0BA0"><detail>HDR_MC_CTRL10</detail>
			<bitfield  name="S1_MC_THRESHOLD" mask="0x0FFF" display_name="0-11: s1_mc_threshold" range="0x0000 0x0FFF"><detail>S1_MC_THRESHOLD</detail></bitfield></reg>
		<reg  name="HDR_MC_CTRL11" addr="0x31A2" space="MFR" span="2" mask="0x0FFF" display_name="hdr_mc_ctrl11" range="0x0000 0x0FFF" default="0x0BB8"><detail>HDR_MC_CTRL11</detail>
			<bitfield  name="NOISE_DLO_DIS_THRESHOLD" mask="0x0FFF" display_name="0-11: noise_dlo_dis_threshold" range="0x0000 0x0FFF"><detail>NOISE_DLO_DIS_THRESHOLD</detail></bitfield></reg>
		<reg  name="HISPI_TIMING" addr="0x31C0" space="MFR" span="2" mask="0x7FFF" display_name="hispi_timing" range="0x0000 0x7FFF"><detail>HISPI_TIMING</detail></reg>
		<reg  name="HISPI_CONTROL_STATUS" addr="0x31C6" space="MFR" span="2" mask="0xC3FC" display_name="hispi_control_status" range="0x0000 0xC3FC" default="0x8000"><detail>HISPI_CONTROL_STATUS</detail>
			<bitfield  name="HISPI_CONTROL" mask="0x03FC" display_name="2-9: hispi_control"><detail>HISPI_CONTROL</detail></bitfield>
			<bitfield  name="HISPI_STATUS" mask="0xC000" display_name="14-15: hispi_status" rw="RO"><detail>bit[0] =&gt; frame wide checksum test complete flag.&#10;&#10;bit[1] =&gt; HISPI idle flag.</detail></bitfield></reg>
		<reg  name="HISPI_CRC_0" addr="0x31C8" space="MFR" span="2" mask="0xFFFF" display_name="hispi_crc_0" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>HISPI_CRC_0</detail></reg>
		<reg  name="HISPI_CRC_1" addr="0x31CA" space="MFR" span="2" mask="0xFFFF" display_name="hispi_crc_1" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>HISPI_CRC_1</detail></reg>
		<reg  name="HISPI_CRC_2" addr="0x31CC" space="MFR" span="2" mask="0xFFFF" display_name="hispi_crc_2" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>HISPI_CRC_2</detail></reg>
		<reg  name="HISPI_CRC_3" addr="0x31CE" space="MFR" span="2" mask="0xFFFF" display_name="hispi_crc_3" range="0x0000 0xFFFF" default="0xFFFF" rw="RO"><detail>HISPI_CRC_3</detail></reg>
		<reg  name="HDR_COMP" addr="0x31D0" space="MFR" span="2" mask="0x0007" display_name="hdr_comp" range="0x0000 0x0007"><detail>HDR_COMP</detail>
			<bitfield  name="COMPAND_EN" mask="0x0001" display_name="0: compand_en"><detail>COMPAND_EN</detail></bitfield>
			<bitfield  name="COMPAND_14BITS" mask="0x0002" display_name="1: compand_14bits"><detail>COMPAND_14BITS</detail></bitfield>
			<bitfield  name="COMPAND_MODE" mask="0x0004" display_name="2: compand_mode" range="0x0000 0x0001"><detail>COMPAND_MODE</detail></bitfield></reg>
		<reg  name="STAT_FRAME_ID" addr="0x31D2" space="MFR" span="2" mask="0xFFFF" display_name="stat_frame_id" range="0x0000 0xFFFF"><detail>STAT_FRAME_ID</detail></reg>
		<reg  name="I2C_WRT_CHECKSUM" addr="0x31D6" space="MFR" span="2" mask="0xFFFF" display_name="i2c_wrt_checksum" range="0x0000 0xFFFF" default="0xFFFF"><detail>I2C_WRT_CHECKSUM</detail></reg>
		<reg  name="RESERVED_MFR_31DA" addr="0x31DA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31DC" addr="0x31DC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_31DE" addr="0x31DE" space="MFR" span="2" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="PIX_DEF_ID" addr="0x31E0" space="MFR" span="2" mask="0x8003" display_name="pix_def_id" range="0x0000 0x8003"><detail>PIX_DEF_ID</detail>
			<bitfield  name="ENABLE" mask="0x0001" display_name="0: enable" range="0x0000 0x0001"><detail>PIX_DEF_ID_EN</detail></bitfield>
			<bitfield  name="CORRECTION_MODE" mask="0x0002" display_name="1: correction_mode" range="0x0000 0x0001"><detail>PIX_DEF_ID_MODE</detail></bitfield>
			<bitfield  name="TEST" mask="0x8000" display_name="15: test"><detail>PIX_DEF_ID_TEST</detail></bitfield></reg>
		<reg  name="PIX_DEF_ID_BASE_RAM" addr="0x31E2" space="MFR" span="2" mask="0x1FFF" display_name="pix_def_id_base_ram" range="0x0000 0x1FFF"><detail>PIX_DEF_ID_BASE_RAM</detail></reg>
		<reg  name="PIX_DEF_ID_STREAM_RAM" addr="0x31E4" space="MFR" span="2" mask="0x1FFF" display_name="pix_def_id_stream_ram" range="0x0000 0x1FFF"><detail>PIX_DEF_ID_STREAM_RAM</detail></reg>
		<reg  name="PIX_DEF_RAM_RD_ADDR" addr="0x31E6" space="MFR" span="2" mask="0x80FF" display_name="pix_def_ram_rd_addr" range="0x0000 0x80FF"><detail>PIX_DEF_RAM_RD_ADDR</detail></reg>
		<reg  name="HORIZONTAL_CURSOR_POSITION" addr="0x31E8" space="MFR" span="2" mask="0x03FF" display_name="horizontal_cursor_position" range="0x0000 0x03FF"><detail>HORIZONTAL_CURSOR_POSITION_</detail></reg>
		<reg  name="VERTICAL_CURSOR_POSITION" addr="0x31EA" space="MFR" span="2" mask="0x07FF" display_name="vertical_cursor_position" range="0x0000 0x07FF"><detail>VERTICAL_CURSOR_POSITION_</detail></reg>
		<reg  name="HORIZONTAL_CURSOR_WIDTH" addr="0x31EC" space="MFR" span="2" mask="0x03FF" display_name="horizontal_cursor_width" range="0x0000 0x03FF"><detail>HORIZONTAL_CURSOR_WIDTH_</detail></reg>
		<reg  name="VERTICAL_CURSOR_WIDTH" addr="0x31EE" space="MFR" span="2" mask="0x07FF" display_name="vertical_cursor_width" range="0x0000 0x07FF"><detail>VERTICAL_CURSOR_WIDTH_</detail></reg>
		<reg  name="FUSE_ID1" addr="0x31F4" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id1" range="0x0000 0xFFFF"><detail>FUSE_ID1</detail></reg>
		<reg  name="FUSE_ID2" addr="0x31F6" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id2" range="0x0000 0xFFFF"><detail>FUSE_ID2</detail></reg>
		<reg  name="FUSE_ID3" addr="0x31F8" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id3" range="0x0000 0xFFFF"><detail>FUSE_ID3</detail></reg>
		<reg  name="FUSE_ID4" addr="0x31FA" space="MFR" span="2" mask="0xFFFF" display_name="fuse_id4" range="0x0000 0xFFFF"><detail>FUSE_ID4</detail></reg>
		<reg  name="I2C_IDS" addr="0x31FC" space="MFR" span="2" mask="0xFFFF" display_name="i2c_ids" range="0x0000 0xFFFF" default="0x3020"><detail>I2C addresses</detail></reg>
		<reg  name="RESERVED_MFR_31FE" addr="0x31FE" space="MFR" span="2" confidential="Y" mask="0x007F" display_name="Reserved" range="0x0000 0x007F" rw="RO"></reg>
		<reg  name="OTPM_DATA_0" addr="0x3800" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_0" range="0x0000 0xFFFF"><detail>OTPM_DATA_0</detail></reg>
		<reg  name="OTPM_DATA_1" addr="0x3802" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_1" range="0x0000 0xFFFF"><detail>OTPM_DATA_1</detail></reg>
		<reg  name="OTPM_DATA_2" addr="0x3804" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_2" range="0x0000 0xFFFF"><detail>OTPM_DATA_2</detail></reg>
		<reg  name="OTPM_DATA_3" addr="0x3806" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_3" range="0x0000 0xFFFF"><detail>OTPM_DATA_3</detail></reg>
		<reg  name="OTPM_DATA_4" addr="0x3808" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_4" range="0x0000 0xFFFF"><detail>OTPM_DATA_4</detail></reg>
		<reg  name="OTPM_DATA_5" addr="0x380A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_5" range="0x0000 0xFFFF"><detail>OTPM_DATA_5</detail></reg>
		<reg  name="OTPM_DATA_6" addr="0x380C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_6" range="0x0000 0xFFFF"><detail>OTPM_DATA_6</detail></reg>
		<reg  name="OTPM_DATA_7" addr="0x380E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_7" range="0x0000 0xFFFF"><detail>OTPM_DATA_7</detail></reg>
		<reg  name="OTPM_DATA_8" addr="0x3810" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_8" range="0x0000 0xFFFF"><detail>OTPM_DATA_8</detail></reg>
		<reg  name="OTPM_DATA_9" addr="0x3812" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_9" range="0x0000 0xFFFF"><detail>OTPM_DATA_9</detail></reg>
		<reg  name="OTPM_DATA_10" addr="0x3814" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_10" range="0x0000 0xFFFF"><detail>OTPM_DATA_10</detail></reg>
		<reg  name="OTPM_DATA_11" addr="0x3816" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_11" range="0x0000 0xFFFF"><detail>OTPM_DATA_11</detail></reg>
		<reg  name="OTPM_DATA_12" addr="0x3818" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_12" range="0x0000 0xFFFF"><detail>OTPM_DATA_12</detail></reg>
		<reg  name="OTPM_DATA_13" addr="0x381A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_13" range="0x0000 0xFFFF"><detail>OTPM_DATA_13</detail></reg>
		<reg  name="OTPM_DATA_14" addr="0x381C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_14" range="0x0000 0xFFFF"><detail>OTPM_DATA_14</detail></reg>
		<reg  name="OTPM_DATA_15" addr="0x381E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_15" range="0x0000 0xFFFF"><detail>OTPM_DATA_15</detail></reg>
		<reg  name="OTPM_DATA_16" addr="0x3820" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_16" range="0x0000 0xFFFF"><detail>OTPM_DATA_16</detail></reg>
		<reg  name="OTPM_DATA_17" addr="0x3822" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_17" range="0x0000 0xFFFF"><detail>OTPM_DATA_17</detail></reg>
		<reg  name="OTPM_DATA_18" addr="0x3824" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_18" range="0x0000 0xFFFF"><detail>OTPM_DATA_18</detail></reg>
		<reg  name="OTPM_DATA_19" addr="0x3826" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_19" range="0x0000 0xFFFF"><detail>OTPM_DATA_19</detail></reg>
		<reg  name="OTPM_DATA_20" addr="0x3828" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_20" range="0x0000 0xFFFF"><detail>OTPM_DATA_20</detail></reg>
		<reg  name="OTPM_DATA_21" addr="0x382A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_21" range="0x0000 0xFFFF"><detail>OTPM_DATA_21</detail></reg>
		<reg  name="OTPM_DATA_22" addr="0x382C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_22" range="0x0000 0xFFFF"><detail>OTPM_DATA_22</detail></reg>
		<reg  name="OTPM_DATA_23" addr="0x382E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_23" range="0x0000 0xFFFF"><detail>OTPM_DATA_23</detail></reg>
		<reg  name="OTPM_DATA_24" addr="0x3830" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_24" range="0x0000 0xFFFF"><detail>OTPM_DATA_24</detail></reg>
		<reg  name="OTPM_DATA_25" addr="0x3832" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_25" range="0x0000 0xFFFF"><detail>OTPM_DATA_25</detail></reg>
		<reg  name="OTPM_DATA_26" addr="0x3834" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_26" range="0x0000 0xFFFF"><detail>OTPM_DATA_26</detail></reg>
		<reg  name="OTPM_DATA_27" addr="0x3836" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_27" range="0x0000 0xFFFF"><detail>OTPM_DATA_27</detail></reg>
		<reg  name="OTPM_DATA_28" addr="0x3838" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_28" range="0x0000 0xFFFF"><detail>OTPM_DATA_28</detail></reg>
		<reg  name="OTPM_DATA_29" addr="0x383A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_29" range="0x0000 0xFFFF"><detail>OTPM_DATA_29</detail></reg>
		<reg  name="OTPM_DATA_30" addr="0x383C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_30" range="0x0000 0xFFFF"><detail>OTPM_DATA_30</detail></reg>
		<reg  name="OTPM_DATA_31" addr="0x383E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_31" range="0x0000 0xFFFF"><detail>OTPM_DATA_31</detail></reg>
		<reg  name="OTPM_DATA_32" addr="0x3840" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_32" range="0x0000 0xFFFF"><detail>OTPM_DATA_32</detail></reg>
		<reg  name="OTPM_DATA_33" addr="0x3842" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_33" range="0x0000 0xFFFF"><detail>OTPM_DATA_33</detail></reg>
		<reg  name="OTPM_DATA_34" addr="0x3844" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_34" range="0x0000 0xFFFF"><detail>OTPM_DATA_34</detail></reg>
		<reg  name="OTPM_DATA_35" addr="0x3846" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_35" range="0x0000 0xFFFF"><detail>OTPM_DATA_35</detail></reg>
		<reg  name="OTPM_DATA_36" addr="0x3848" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_36" range="0x0000 0xFFFF"><detail>OTPM_DATA_36</detail></reg>
		<reg  name="OTPM_DATA_37" addr="0x384A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_37" range="0x0000 0xFFFF"><detail>OTPM_DATA_37</detail></reg>
		<reg  name="OTPM_DATA_38" addr="0x384C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_38" range="0x0000 0xFFFF"><detail>OTPM_DATA_38</detail></reg>
		<reg  name="OTPM_DATA_39" addr="0x384E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_39" range="0x0000 0xFFFF"><detail>OTPM_DATA_39</detail></reg>
		<reg  name="OTPM_DATA_40" addr="0x3850" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_40" range="0x0000 0xFFFF"><detail>OTPM_DATA_40</detail></reg>
		<reg  name="OTPM_DATA_41" addr="0x3852" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_41" range="0x0000 0xFFFF"><detail>OTPM_DATA_41</detail></reg>
		<reg  name="OTPM_DATA_42" addr="0x3854" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_42" range="0x0000 0xFFFF"><detail>OTPM_DATA_42</detail></reg>
		<reg  name="OTPM_DATA_43" addr="0x3856" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_43" range="0x0000 0xFFFF"><detail>OTPM_DATA_43</detail></reg>
		<reg  name="OTPM_DATA_44" addr="0x3858" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_44" range="0x0000 0xFFFF"><detail>OTPM_DATA_44</detail></reg>
		<reg  name="OTPM_DATA_45" addr="0x385A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_45" range="0x0000 0xFFFF"><detail>OTPM_DATA_45</detail></reg>
		<reg  name="OTPM_DATA_46" addr="0x385C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_46" range="0x0000 0xFFFF"><detail>OTPM_DATA_46</detail></reg>
		<reg  name="OTPM_DATA_47" addr="0x385E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_47" range="0x0000 0xFFFF"><detail>OTPM_DATA_47</detail></reg>
		<reg  name="OTPM_DATA_48" addr="0x3860" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_48" range="0x0000 0xFFFF"><detail>OTPM_DATA_48</detail></reg>
		<reg  name="OTPM_DATA_49" addr="0x3862" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_49" range="0x0000 0xFFFF"><detail>OTPM_DATA_49</detail></reg>
		<reg  name="OTPM_DATA_50" addr="0x3864" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_50" range="0x0000 0xFFFF"><detail>OTPM_DATA_50</detail></reg>
		<reg  name="OTPM_DATA_51" addr="0x3866" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_51" range="0x0000 0xFFFF"><detail>OTPM_DATA_51</detail></reg>
		<reg  name="OTPM_DATA_52" addr="0x3868" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_52" range="0x0000 0xFFFF"><detail>OTPM_DATA_52</detail></reg>
		<reg  name="OTPM_DATA_53" addr="0x386A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_53" range="0x0000 0xFFFF"><detail>OTPM_DATA_53</detail></reg>
		<reg  name="OTPM_DATA_54" addr="0x386C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_54" range="0x0000 0xFFFF"><detail>OTPM_DATA_54</detail></reg>
		<reg  name="OTPM_DATA_55" addr="0x386E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_55" range="0x0000 0xFFFF"><detail>OTPM_DATA_55</detail></reg>
		<reg  name="OTPM_DATA_56" addr="0x3870" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_56" range="0x0000 0xFFFF"><detail>OTPM_DATA_56</detail></reg>
		<reg  name="OTPM_DATA_57" addr="0x3872" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_57" range="0x0000 0xFFFF"><detail>OTPM_DATA_57</detail></reg>
		<reg  name="OTPM_DATA_58" addr="0x3874" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_58" range="0x0000 0xFFFF"><detail>OTPM_DATA_58</detail></reg>
		<reg  name="OTPM_DATA_59" addr="0x3876" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_59" range="0x0000 0xFFFF"><detail>OTPM_DATA_59</detail></reg>
		<reg  name="OTPM_DATA_60" addr="0x3878" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_60" range="0x0000 0xFFFF"><detail>OTPM_DATA_60</detail></reg>
		<reg  name="OTPM_DATA_61" addr="0x387A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_61" range="0x0000 0xFFFF"><detail>OTPM_DATA_61</detail></reg>
		<reg  name="OTPM_DATA_62" addr="0x387C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_62" range="0x0000 0xFFFF"><detail>OTPM_DATA_62</detail></reg>
		<reg  name="OTPM_DATA_63" addr="0x387E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_63" range="0x0000 0xFFFF"><detail>OTPM_DATA_63</detail></reg>
		<reg  name="OTPM_DATA_64" addr="0x3880" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_64" range="0x0000 0xFFFF"><detail>OTPM_DATA_64</detail></reg>
		<reg  name="OTPM_DATA_65" addr="0x3882" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_65" range="0x0000 0xFFFF"><detail>OTPM_DATA_65</detail></reg>
		<reg  name="OTPM_DATA_66" addr="0x3884" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_66" range="0x0000 0xFFFF"><detail>OTPM_DATA_66</detail></reg>
		<reg  name="OTPM_DATA_67" addr="0x3886" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_67" range="0x0000 0xFFFF"><detail>OTPM_DATA_67</detail></reg>
		<reg  name="OTPM_DATA_68" addr="0x3888" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_68" range="0x0000 0xFFFF"><detail>OTPM_DATA_68</detail></reg>
		<reg  name="OTPM_DATA_69" addr="0x388A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_69" range="0x0000 0xFFFF"><detail>OTPM_DATA_69</detail></reg>
		<reg  name="OTPM_DATA_70" addr="0x388C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_70" range="0x0000 0xFFFF"><detail>OTPM_DATA_70</detail></reg>
		<reg  name="OTPM_DATA_71" addr="0x388E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_71" range="0x0000 0xFFFF"><detail>OTPM_DATA_71</detail></reg>
		<reg  name="OTPM_DATA_72" addr="0x3890" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_72" range="0x0000 0xFFFF"><detail>OTPM_DATA_72</detail></reg>
		<reg  name="OTPM_DATA_73" addr="0x3892" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_73" range="0x0000 0xFFFF"><detail>OTPM_DATA_73</detail></reg>
		<reg  name="OTPM_DATA_74" addr="0x3894" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_74" range="0x0000 0xFFFF"><detail>OTPM_DATA_74</detail></reg>
		<reg  name="OTPM_DATA_75" addr="0x3896" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_75" range="0x0000 0xFFFF"><detail>OTPM_DATA_75</detail></reg>
		<reg  name="OTPM_DATA_76" addr="0x3898" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_76" range="0x0000 0xFFFF"><detail>OTPM_DATA_76</detail></reg>
		<reg  name="OTPM_DATA_77" addr="0x389A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_77" range="0x0000 0xFFFF"><detail>OTPM_DATA_77</detail></reg>
		<reg  name="OTPM_DATA_78" addr="0x389C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_78" range="0x0000 0xFFFF"><detail>OTPM_DATA_78</detail></reg>
		<reg  name="OTPM_DATA_79" addr="0x389E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_79" range="0x0000 0xFFFF"><detail>OTPM_DATA_79</detail></reg>
		<reg  name="OTPM_DATA_80" addr="0x38A0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_80" range="0x0000 0xFFFF"><detail>OTPM_DATA_80</detail></reg>
		<reg  name="OTPM_DATA_81" addr="0x38A2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_81" range="0x0000 0xFFFF"><detail>OTPM_DATA_81</detail></reg>
		<reg  name="OTPM_DATA_82" addr="0x38A4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_82" range="0x0000 0xFFFF"><detail>OTPM_DATA_82</detail></reg>
		<reg  name="OTPM_DATA_83" addr="0x38A6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_83" range="0x0000 0xFFFF"><detail>OTPM_DATA_83</detail></reg>
		<reg  name="OTPM_DATA_84" addr="0x38A8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_84" range="0x0000 0xFFFF"><detail>OTPM_DATA_84</detail></reg>
		<reg  name="OTPM_DATA_85" addr="0x38AA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_85" range="0x0000 0xFFFF"><detail>OTPM_DATA_85</detail></reg>
		<reg  name="OTPM_DATA_86" addr="0x38AC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_86" range="0x0000 0xFFFF"><detail>OTPM_DATA_86</detail></reg>
		<reg  name="OTPM_DATA_87" addr="0x38AE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_87" range="0x0000 0xFFFF"><detail>OTPM_DATA_87</detail></reg>
		<reg  name="OTPM_DATA_88" addr="0x38B0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_88" range="0x0000 0xFFFF"><detail>OTPM_DATA_88</detail></reg>
		<reg  name="OTPM_DATA_89" addr="0x38B2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_89" range="0x0000 0xFFFF"><detail>OTPM_DATA_89</detail></reg>
		<reg  name="OTPM_DATA_90" addr="0x38B4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_90" range="0x0000 0xFFFF"><detail>OTPM_DATA_90</detail></reg>
		<reg  name="OTPM_DATA_91" addr="0x38B6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_91" range="0x0000 0xFFFF"><detail>OTPM_DATA_91</detail></reg>
		<reg  name="OTPM_DATA_92" addr="0x38B8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_92" range="0x0000 0xFFFF"><detail>OTPM_DATA_92</detail></reg>
		<reg  name="OTPM_DATA_93" addr="0x38BA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_93" range="0x0000 0xFFFF"><detail>OTPM_DATA_93</detail></reg>
		<reg  name="OTPM_DATA_94" addr="0x38BC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_94" range="0x0000 0xFFFF"><detail>OTPM_DATA_94</detail></reg>
		<reg  name="OTPM_DATA_95" addr="0x38BE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_95" range="0x0000 0xFFFF"><detail>OTPM_DATA_95</detail></reg>
		<reg  name="OTPM_DATA_96" addr="0x38C0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_96" range="0x0000 0xFFFF"><detail>OTPM_DATA_96</detail></reg>
		<reg  name="OTPM_DATA_97" addr="0x38C2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_97" range="0x0000 0xFFFF"><detail>OTPM_DATA_97</detail></reg>
		<reg  name="OTPM_DATA_98" addr="0x38C4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_98" range="0x0000 0xFFFF"><detail>OTPM_DATA_98</detail></reg>
		<reg  name="OTPM_DATA_99" addr="0x38C6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_99" range="0x0000 0xFFFF"><detail>OTPM_DATA_99</detail></reg>
		<reg  name="OTPM_DATA_100" addr="0x38C8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_100" range="0x0000 0xFFFF"><detail>OTPM_DATA_100</detail></reg>
		<reg  name="OTPM_DATA_101" addr="0x38CA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_101" range="0x0000 0xFFFF"><detail>OTPM_DATA_101</detail></reg>
		<reg  name="OTPM_DATA_102" addr="0x38CC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_102" range="0x0000 0xFFFF"><detail>OTPM_DATA_102</detail></reg>
		<reg  name="OTPM_DATA_103" addr="0x38CE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_103" range="0x0000 0xFFFF"><detail>OTPM_DATA_103</detail></reg>
		<reg  name="OTPM_DATA_104" addr="0x38D0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_104" range="0x0000 0xFFFF"><detail>OTPM_DATA_104</detail></reg>
		<reg  name="OTPM_DATA_105" addr="0x38D2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_105" range="0x0000 0xFFFF"><detail>OTPM_DATA_105</detail></reg>
		<reg  name="OTPM_DATA_106" addr="0x38D4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_106" range="0x0000 0xFFFF"><detail>OTPM_DATA_106</detail></reg>
		<reg  name="OTPM_DATA_107" addr="0x38D6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_107" range="0x0000 0xFFFF"><detail>OTPM_DATA_107</detail></reg>
		<reg  name="OTPM_DATA_108" addr="0x38D8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_108" range="0x0000 0xFFFF"><detail>OTPM_DATA_108</detail></reg>
		<reg  name="OTPM_DATA_109" addr="0x38DA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_109" range="0x0000 0xFFFF"><detail>OTPM_DATA_109</detail></reg>
		<reg  name="OTPM_DATA_110" addr="0x38DC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_110" range="0x0000 0xFFFF"><detail>OTPM_DATA_110</detail></reg>
		<reg  name="OTPM_DATA_111" addr="0x38DE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_111" range="0x0000 0xFFFF"><detail>OTPM_DATA_111</detail></reg>
		<reg  name="OTPM_DATA_112" addr="0x38E0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_112" range="0x0000 0xFFFF"><detail>OTPM_DATA_112</detail></reg>
		<reg  name="OTPM_DATA_113" addr="0x38E2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_113" range="0x0000 0xFFFF"><detail>OTPM_DATA_113</detail></reg>
		<reg  name="OTPM_DATA_114" addr="0x38E4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_114" range="0x0000 0xFFFF"><detail>OTPM_DATA_114</detail></reg>
		<reg  name="OTPM_DATA_115" addr="0x38E6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_115" range="0x0000 0xFFFF"><detail>OTPM_DATA_115</detail></reg>
		<reg  name="OTPM_DATA_116" addr="0x38E8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_116" range="0x0000 0xFFFF"><detail>OTPM_DATA_116</detail></reg>
		<reg  name="OTPM_DATA_117" addr="0x38EA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_117" range="0x0000 0xFFFF"><detail>OTPM_DATA_117</detail></reg>
		<reg  name="OTPM_DATA_118" addr="0x38EC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_118" range="0x0000 0xFFFF"><detail>OTPM_DATA_118</detail></reg>
		<reg  name="OTPM_DATA_119" addr="0x38EE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_119" range="0x0000 0xFFFF"><detail>OTPM_DATA_119</detail></reg>
		<reg  name="OTPM_DATA_120" addr="0x38F0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_120" range="0x0000 0xFFFF"><detail>OTPM_DATA_120</detail></reg>
		<reg  name="OTPM_DATA_121" addr="0x38F2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_121" range="0x0000 0xFFFF"><detail>OTPM_DATA_121</detail></reg>
		<reg  name="OTPM_DATA_122" addr="0x38F4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_122" range="0x0000 0xFFFF"><detail>OTPM_DATA_122</detail></reg>
		<reg  name="OTPM_DATA_123" addr="0x38F6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_123" range="0x0000 0xFFFF"><detail>OTPM_DATA_123</detail></reg>
		<reg  name="OTPM_DATA_124" addr="0x38F8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_124" range="0x0000 0xFFFF"><detail>OTPM_DATA_124</detail></reg>
		<reg  name="OTPM_DATA_125" addr="0x38FA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_125" range="0x0000 0xFFFF"><detail>OTPM_DATA_125</detail></reg>
		<reg  name="OTPM_DATA_126" addr="0x38FC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_126" range="0x0000 0xFFFF"><detail>OTPM_DATA_126</detail></reg>
		<reg  name="OTPM_DATA_127" addr="0x38FE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_127" range="0x0000 0xFFFF"><detail>OTPM_DATA_127</detail></reg>
		<reg  name="OTPM_DATA_128" addr="0x3900" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_128" range="0x0000 0xFFFF"><detail>OTPM_DATA_128</detail></reg>
		<reg  name="OTPM_DATA_129" addr="0x3902" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_129" range="0x0000 0xFFFF"><detail>OTPM_DATA_129</detail></reg>
		<reg  name="OTPM_DATA_130" addr="0x3904" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_130" range="0x0000 0xFFFF"><detail>OTPM_DATA_130</detail></reg>
		<reg  name="OTPM_DATA_131" addr="0x3906" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_131" range="0x0000 0xFFFF"><detail>OTPM_DATA_131</detail></reg>
		<reg  name="OTPM_DATA_132" addr="0x3908" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_132" range="0x0000 0xFFFF"><detail>OTPM_DATA_132</detail></reg>
		<reg  name="OTPM_DATA_133" addr="0x390A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_133" range="0x0000 0xFFFF"><detail>OTPM_DATA_133</detail></reg>
		<reg  name="OTPM_DATA_134" addr="0x390C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_134" range="0x0000 0xFFFF"><detail>OTPM_DATA_134</detail></reg>
		<reg  name="OTPM_DATA_135" addr="0x390E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_135" range="0x0000 0xFFFF"><detail>OTPM_DATA_135</detail></reg>
		<reg  name="OTPM_DATA_136" addr="0x3910" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_136" range="0x0000 0xFFFF"><detail>OTPM_DATA_136</detail></reg>
		<reg  name="OTPM_DATA_137" addr="0x3912" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_137" range="0x0000 0xFFFF"><detail>OTPM_DATA_137</detail></reg>
		<reg  name="OTPM_DATA_138" addr="0x3914" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_138" range="0x0000 0xFFFF"><detail>OTPM_DATA_138</detail></reg>
		<reg  name="OTPM_DATA_139" addr="0x3916" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_139" range="0x0000 0xFFFF"><detail>OTPM_DATA_139</detail></reg>
		<reg  name="OTPM_DATA_140" addr="0x3918" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_140" range="0x0000 0xFFFF"><detail>OTPM_DATA_140</detail></reg>
		<reg  name="OTPM_DATA_141" addr="0x391A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_141" range="0x0000 0xFFFF"><detail>OTPM_DATA_141</detail></reg>
		<reg  name="OTPM_DATA_142" addr="0x391C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_142" range="0x0000 0xFFFF"><detail>OTPM_DATA_142</detail></reg>
		<reg  name="OTPM_DATA_143" addr="0x391E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_143" range="0x0000 0xFFFF"><detail>OTPM_DATA_143</detail></reg>
		<reg  name="OTPM_DATA_144" addr="0x3920" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_144" range="0x0000 0xFFFF"><detail>OTPM_DATA_144</detail></reg>
		<reg  name="OTPM_DATA_145" addr="0x3922" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_145" range="0x0000 0xFFFF"><detail>OTPM_DATA_145</detail></reg>
		<reg  name="OTPM_DATA_146" addr="0x3924" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_146" range="0x0000 0xFFFF"><detail>OTPM_DATA_146</detail></reg>
		<reg  name="OTPM_DATA_147" addr="0x3926" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_147" range="0x0000 0xFFFF"><detail>OTPM_DATA_147</detail></reg>
		<reg  name="OTPM_DATA_148" addr="0x3928" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_148" range="0x0000 0xFFFF"><detail>OTPM_DATA_148</detail></reg>
		<reg  name="OTPM_DATA_149" addr="0x392A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_149" range="0x0000 0xFFFF"><detail>OTPM_DATA_149</detail></reg>
		<reg  name="OTPM_DATA_150" addr="0x392C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_150" range="0x0000 0xFFFF"><detail>OTPM_DATA_150</detail></reg>
		<reg  name="OTPM_DATA_151" addr="0x392E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_151" range="0x0000 0xFFFF"><detail>OTPM_DATA_151</detail></reg>
		<reg  name="OTPM_DATA_152" addr="0x3930" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_152" range="0x0000 0xFFFF"><detail>OTPM_DATA_152</detail></reg>
		<reg  name="OTPM_DATA_153" addr="0x3932" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_153" range="0x0000 0xFFFF"><detail>OTPM_DATA_153</detail></reg>
		<reg  name="OTPM_DATA_154" addr="0x3934" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_154" range="0x0000 0xFFFF"><detail>OTPM_DATA_154</detail></reg>
		<reg  name="OTPM_DATA_155" addr="0x3936" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_155" range="0x0000 0xFFFF"><detail>OTPM_DATA_155</detail></reg>
		<reg  name="OTPM_DATA_156" addr="0x3938" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_156" range="0x0000 0xFFFF"><detail>OTPM_DATA_156</detail></reg>
		<reg  name="OTPM_DATA_157" addr="0x393A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_157" range="0x0000 0xFFFF"><detail>OTPM_DATA_157</detail></reg>
		<reg  name="OTPM_DATA_158" addr="0x393C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_158" range="0x0000 0xFFFF"><detail>OTPM_DATA_158</detail></reg>
		<reg  name="OTPM_DATA_159" addr="0x393E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_159" range="0x0000 0xFFFF"><detail>OTPM_DATA_159</detail></reg>
		<reg  name="OTPM_DATA_160" addr="0x3940" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_160" range="0x0000 0xFFFF"><detail>OTPM_DATA_160</detail></reg>
		<reg  name="OTPM_DATA_161" addr="0x3942" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_161" range="0x0000 0xFFFF"><detail>OTPM_DATA_161</detail></reg>
		<reg  name="OTPM_DATA_162" addr="0x3944" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_162" range="0x0000 0xFFFF"><detail>OTPM_DATA_162</detail></reg>
		<reg  name="OTPM_DATA_163" addr="0x3946" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_163" range="0x0000 0xFFFF"><detail>OTPM_DATA_163</detail></reg>
		<reg  name="OTPM_DATA_164" addr="0x3948" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_164" range="0x0000 0xFFFF"><detail>OTPM_DATA_164</detail></reg>
		<reg  name="OTPM_DATA_165" addr="0x394A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_165" range="0x0000 0xFFFF"><detail>OTPM_DATA_165</detail></reg>
		<reg  name="OTPM_DATA_166" addr="0x394C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_166" range="0x0000 0xFFFF"><detail>OTPM_DATA_166</detail></reg>
		<reg  name="OTPM_DATA_167" addr="0x394E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_167" range="0x0000 0xFFFF"><detail>OTPM_DATA_167</detail></reg>
		<reg  name="OTPM_DATA_168" addr="0x3950" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_168" range="0x0000 0xFFFF"><detail>OTPM_DATA_168</detail></reg>
		<reg  name="OTPM_DATA_169" addr="0x3952" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_169" range="0x0000 0xFFFF"><detail>OTPM_DATA_169</detail></reg>
		<reg  name="OTPM_DATA_170" addr="0x3954" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_170" range="0x0000 0xFFFF"><detail>OTPM_DATA_170</detail></reg>
		<reg  name="OTPM_DATA_171" addr="0x3956" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_171" range="0x0000 0xFFFF"><detail>OTPM_DATA_171</detail></reg>
		<reg  name="OTPM_DATA_172" addr="0x3958" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_172" range="0x0000 0xFFFF"><detail>OTPM_DATA_172</detail></reg>
		<reg  name="OTPM_DATA_173" addr="0x395A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_173" range="0x0000 0xFFFF"><detail>OTPM_DATA_173</detail></reg>
		<reg  name="OTPM_DATA_174" addr="0x395C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_174" range="0x0000 0xFFFF"><detail>OTPM_DATA_174</detail></reg>
		<reg  name="OTPM_DATA_175" addr="0x395E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_175" range="0x0000 0xFFFF"><detail>OTPM_DATA_175</detail></reg>
		<reg  name="OTPM_DATA_176" addr="0x3960" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_176" range="0x0000 0xFFFF"><detail>OTPM_DATA_176</detail></reg>
		<reg  name="OTPM_DATA_177" addr="0x3962" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_177" range="0x0000 0xFFFF"><detail>OTPM_DATA_177</detail></reg>
		<reg  name="OTPM_DATA_178" addr="0x3964" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_178" range="0x0000 0xFFFF"><detail>OTPM_DATA_178</detail></reg>
		<reg  name="OTPM_DATA_179" addr="0x3966" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_179" range="0x0000 0xFFFF"><detail>OTPM_DATA_179</detail></reg>
		<reg  name="OTPM_DATA_180" addr="0x3968" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_180" range="0x0000 0xFFFF"><detail>OTPM_DATA_180</detail></reg>
		<reg  name="OTPM_DATA_181" addr="0x396A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_181" range="0x0000 0xFFFF"><detail>OTPM_DATA_181</detail></reg>
		<reg  name="OTPM_DATA_182" addr="0x396C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_182" range="0x0000 0xFFFF"><detail>OTPM_DATA_182</detail></reg>
		<reg  name="OTPM_DATA_183" addr="0x396E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_183" range="0x0000 0xFFFF"><detail>OTPM_DATA_183</detail></reg>
		<reg  name="OTPM_DATA_184" addr="0x3970" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_184" range="0x0000 0xFFFF"><detail>OTPM_DATA_184</detail></reg>
		<reg  name="OTPM_DATA_185" addr="0x3972" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_185" range="0x0000 0xFFFF"><detail>OTPM_DATA_185</detail></reg>
		<reg  name="OTPM_DATA_186" addr="0x3974" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_186" range="0x0000 0xFFFF"><detail>OTPM_DATA_186</detail></reg>
		<reg  name="OTPM_DATA_187" addr="0x3976" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_187" range="0x0000 0xFFFF"><detail>OTPM_DATA_187</detail></reg>
		<reg  name="OTPM_DATA_188" addr="0x3978" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_188" range="0x0000 0xFFFF"><detail>OTPM_DATA_188</detail></reg>
		<reg  name="OTPM_DATA_189" addr="0x397A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_189" range="0x0000 0xFFFF"><detail>OTPM_DATA_189</detail></reg>
		<reg  name="OTPM_DATA_190" addr="0x397C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_190" range="0x0000 0xFFFF"><detail>OTPM_DATA_190</detail></reg>
		<reg  name="OTPM_DATA_191" addr="0x397E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_191" range="0x0000 0xFFFF"><detail>OTPM_DATA_191</detail></reg>
		<reg  name="OTPM_DATA_192" addr="0x3980" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_192" range="0x0000 0xFFFF"><detail>OTPM_DATA_192</detail></reg>
		<reg  name="OTPM_DATA_193" addr="0x3982" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_193" range="0x0000 0xFFFF"><detail>OTPM_DATA_193</detail></reg>
		<reg  name="OTPM_DATA_194" addr="0x3984" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_194" range="0x0000 0xFFFF"><detail>OTPM_DATA_194</detail></reg>
		<reg  name="OTPM_DATA_195" addr="0x3986" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_195" range="0x0000 0xFFFF"><detail>OTPM_DATA_195</detail></reg>
		<reg  name="OTPM_DATA_196" addr="0x3988" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_196" range="0x0000 0xFFFF"><detail>OTPM_DATA_196</detail></reg>
		<reg  name="OTPM_DATA_197" addr="0x398A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_197" range="0x0000 0xFFFF"><detail>OTPM_DATA_197</detail></reg>
		<reg  name="OTPM_DATA_198" addr="0x398C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_198" range="0x0000 0xFFFF"><detail>OTPM_DATA_198</detail></reg>
		<reg  name="OTPM_DATA_199" addr="0x398E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_199" range="0x0000 0xFFFF"><detail>OTPM_DATA_199</detail></reg>
		<reg  name="OTPM_DATA_200" addr="0x3990" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_200" range="0x0000 0xFFFF"><detail>OTPM_DATA_200</detail></reg>
		<reg  name="OTPM_DATA_201" addr="0x3992" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_201" range="0x0000 0xFFFF"><detail>OTPM_DATA_201</detail></reg>
		<reg  name="OTPM_DATA_202" addr="0x3994" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_202" range="0x0000 0xFFFF"><detail>OTPM_DATA_202</detail></reg>
		<reg  name="OTPM_DATA_203" addr="0x3996" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_203" range="0x0000 0xFFFF"><detail>OTPM_DATA_203</detail></reg>
		<reg  name="OTPM_DATA_204" addr="0x3998" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_204" range="0x0000 0xFFFF"><detail>OTPM_DATA_204</detail></reg>
		<reg  name="OTPM_DATA_205" addr="0x399A" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_205" range="0x0000 0xFFFF"><detail>OTPM_DATA_205</detail></reg>
		<reg  name="OTPM_DATA_206" addr="0x399C" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_206" range="0x0000 0xFFFF"><detail>OTPM_DATA_206</detail></reg>
		<reg  name="OTPM_DATA_207" addr="0x399E" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_207" range="0x0000 0xFFFF"><detail>OTPM_DATA_207</detail></reg>
		<reg  name="OTPM_DATA_208" addr="0x39A0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_208" range="0x0000 0xFFFF"><detail>OTPM_DATA_208</detail></reg>
		<reg  name="OTPM_DATA_209" addr="0x39A2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_209" range="0x0000 0xFFFF"><detail>OTPM_DATA_209</detail></reg>
		<reg  name="OTPM_DATA_210" addr="0x39A4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_210" range="0x0000 0xFFFF"><detail>OTPM_DATA_210</detail></reg>
		<reg  name="OTPM_DATA_211" addr="0x39A6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_211" range="0x0000 0xFFFF"><detail>OTPM_DATA_211</detail></reg>
		<reg  name="OTPM_DATA_212" addr="0x39A8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_212" range="0x0000 0xFFFF"><detail>OTPM_DATA_212</detail></reg>
		<reg  name="OTPM_DATA_213" addr="0x39AA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_213" range="0x0000 0xFFFF"><detail>OTPM_DATA_213</detail></reg>
		<reg  name="OTPM_DATA_214" addr="0x39AC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_214" range="0x0000 0xFFFF"><detail>OTPM_DATA_214</detail></reg>
		<reg  name="OTPM_DATA_215" addr="0x39AE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_215" range="0x0000 0xFFFF"><detail>OTPM_DATA_215</detail></reg>
		<reg  name="OTPM_DATA_216" addr="0x39B0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_216" range="0x0000 0xFFFF"><detail>OTPM_DATA_216</detail></reg>
		<reg  name="OTPM_DATA_217" addr="0x39B2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_217" range="0x0000 0xFFFF"><detail>OTPM_DATA_217</detail></reg>
		<reg  name="OTPM_DATA_218" addr="0x39B4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_218" range="0x0000 0xFFFF"><detail>OTPM_DATA_218</detail></reg>
		<reg  name="OTPM_DATA_219" addr="0x39B6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_219" range="0x0000 0xFFFF"><detail>OTPM_DATA_219</detail></reg>
		<reg  name="OTPM_DATA_220" addr="0x39B8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_220" range="0x0000 0xFFFF"><detail>OTPM_DATA_220</detail></reg>
		<reg  name="OTPM_DATA_221" addr="0x39BA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_221" range="0x0000 0xFFFF"><detail>OTPM_DATA_221</detail></reg>
		<reg  name="OTPM_DATA_222" addr="0x39BC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_222" range="0x0000 0xFFFF"><detail>OTPM_DATA_222</detail></reg>
		<reg  name="OTPM_DATA_223" addr="0x39BE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_223" range="0x0000 0xFFFF"><detail>OTPM_DATA_223</detail></reg>
		<reg  name="OTPM_DATA_224" addr="0x39C0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_224" range="0x0000 0xFFFF"><detail>OTPM_DATA_224</detail></reg>
		<reg  name="OTPM_DATA_225" addr="0x39C2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_225" range="0x0000 0xFFFF"><detail>OTPM_DATA_225</detail></reg>
		<reg  name="OTPM_DATA_226" addr="0x39C4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_226" range="0x0000 0xFFFF"><detail>OTPM_DATA_226</detail></reg>
		<reg  name="OTPM_DATA_227" addr="0x39C6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_227" range="0x0000 0xFFFF"><detail>OTPM_DATA_227</detail></reg>
		<reg  name="OTPM_DATA_228" addr="0x39C8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_228" range="0x0000 0xFFFF"><detail>OTPM_DATA_228</detail></reg>
		<reg  name="OTPM_DATA_229" addr="0x39CA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_229" range="0x0000 0xFFFF"><detail>OTPM_DATA_229</detail></reg>
		<reg  name="OTPM_DATA_230" addr="0x39CC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_230" range="0x0000 0xFFFF"><detail>OTPM_DATA_230</detail></reg>
		<reg  name="OTPM_DATA_231" addr="0x39CE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_231" range="0x0000 0xFFFF"><detail>OTPM_DATA_231</detail></reg>
		<reg  name="OTPM_DATA_232" addr="0x39D0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_232" range="0x0000 0xFFFF"><detail>OTPM_DATA_232</detail></reg>
		<reg  name="OTPM_DATA_233" addr="0x39D2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_233" range="0x0000 0xFFFF"><detail>OTPM_DATA_233</detail></reg>
		<reg  name="OTPM_DATA_234" addr="0x39D4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_234" range="0x0000 0xFFFF"><detail>OTPM_DATA_234</detail></reg>
		<reg  name="OTPM_DATA_235" addr="0x39D6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_235" range="0x0000 0xFFFF"><detail>OTPM_DATA_235</detail></reg>
		<reg  name="OTPM_DATA_236" addr="0x39D8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_236" range="0x0000 0xFFFF"><detail>OTPM_DATA_236</detail></reg>
		<reg  name="OTPM_DATA_237" addr="0x39DA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_237" range="0x0000 0xFFFF"><detail>OTPM_DATA_237</detail></reg>
		<reg  name="OTPM_DATA_238" addr="0x39DC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_238" range="0x0000 0xFFFF"><detail>OTPM_DATA_238</detail></reg>
		<reg  name="OTPM_DATA_239" addr="0x39DE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_239" range="0x0000 0xFFFF"><detail>OTPM_DATA_239</detail></reg>
		<reg  name="OTPM_DATA_240" addr="0x39E0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_240" range="0x0000 0xFFFF"><detail>OTPM_DATA_240</detail></reg>
		<reg  name="OTPM_DATA_241" addr="0x39E2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_241" range="0x0000 0xFFFF"><detail>OTPM_DATA_241</detail></reg>
		<reg  name="OTPM_DATA_242" addr="0x39E4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_242" range="0x0000 0xFFFF"><detail>OTPM_DATA_242</detail></reg>
		<reg  name="OTPM_DATA_243" addr="0x39E6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_243" range="0x0000 0xFFFF"><detail>OTPM_DATA_243</detail></reg>
		<reg  name="OTPM_DATA_244" addr="0x39E8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_244" range="0x0000 0xFFFF"><detail>OTPM_DATA_244</detail></reg>
		<reg  name="OTPM_DATA_245" addr="0x39EA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_245" range="0x0000 0xFFFF"><detail>OTPM_DATA_245</detail></reg>
		<reg  name="OTPM_DATA_246" addr="0x39EC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_246" range="0x0000 0xFFFF"><detail>OTPM_DATA_246</detail></reg>
		<reg  name="OTPM_DATA_247" addr="0x39EE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_247" range="0x0000 0xFFFF"><detail>OTPM_DATA_247</detail></reg>
		<reg  name="OTPM_DATA_248" addr="0x39F0" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_248" range="0x0000 0xFFFF"><detail>OTPM_DATA_248</detail></reg>
		<reg  name="OTPM_DATA_249" addr="0x39F2" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_249" range="0x0000 0xFFFF"><detail>OTPM_DATA_249</detail></reg>
		<reg  name="OTPM_DATA_250" addr="0x39F4" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_250" range="0x0000 0xFFFF"><detail>OTPM_DATA_250</detail></reg>
		<reg  name="OTPM_DATA_251" addr="0x39F6" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_251" range="0x0000 0xFFFF"><detail>OTPM_DATA_251</detail></reg>
		<reg  name="OTPM_DATA_252" addr="0x39F8" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_252" range="0x0000 0xFFFF"><detail>OTPM_DATA_252</detail></reg>
		<reg  name="OTPM_DATA_253" addr="0x39FA" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_253" range="0x0000 0xFFFF"><detail>OTPM_DATA_253</detail></reg>
		<reg  name="OTPM_DATA_254" addr="0x39FC" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_254" range="0x0000 0xFFFF"><detail>OTPM_DATA_254</detail></reg>
		<reg  name="OTPM_DATA_255" addr="0x39FE" space="MFR" span="2" mask="0xFFFF" display_name="otpm_data_255" range="0x0000 0xFFFF"><detail>OTPM_DATA_255</detail></reg>
		<reg  name="RESERVED_MFR_3ECC" addr="0x3ECC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0010"></reg>
		<reg  name="RESERVED_MFR_3ECE" addr="0x3ECE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1010"></reg>
		<reg  name="RESERVED_MFR_3ED0" addr="0x3ED0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1000"></reg>
		<reg  name="RESERVED_MFR_3ED2" addr="0x3ED2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3ED4" addr="0x3ED4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3ED6" addr="0x3ED6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x00BD"></reg>
		<reg  name="RESERVED_MFR_3ED8" addr="0x3ED8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x01EF"></reg>
		<reg  name="RESERVED_MFR_3EDA" addr="0x3EDA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0F03"></reg>
		<reg  name="RESERVED_MFR_3EDC" addr="0x3EDC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0070"></reg>
		<reg  name="RESERVED_MFR_3EDE" addr="0x3EDE" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xC007"></reg>
		<reg  name="RESERVED_MFR_3EE0" addr="0x3EE0" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x067D"></reg>
		<reg  name="RESERVED_MFR_3EE2" addr="0x3EE2" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xA46B"></reg>
		<reg  name="DAC_LD_24_25" addr="0x3EE4" space="MFR" span="2" mask="0xFFFF" display_name="dac_ld_24_25" range="0x0000 0xFFFF" default="0xD208"><detail>DAC_LD_24_25</detail>
			<bitfield  name="BITS_0_3" confidential="Y" mask="0x000F" display_name="0-3: Reserved" range="0x0000 0x000F"></bitfield>
			<bitfield  name="BIT_4" confidential="Y" mask="0x0010" display_name="4: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ANA_SREG_COL_AMP_GABS" mask="0x0300" display_name="8-9: ana_sreg_col_amp_gabs" range="0x0000 0x0003"><detail>ana_sreg_col_amp_gabs</detail></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_13" confidential="Y" mask="0x2000" display_name="13: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BITS_14_15" confidential="Y" mask="0xC000" display_name="14-15: Reserved"></bitfield></reg>
		<reg  name="RESERVED_MFR_3EE6" addr="0x3EE6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8303"></reg>
		<reg  name="RESERVED_MFR_3EE8" addr="0x3EE8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MFR_3EEA" addr="0x3EEA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="BIST_BUFFERS_CONTROL1" addr="0x3FD0" space="MFR" span="2" mask="0x0FFF" display_name="bist_buffers_control1"><detail>BIST_BUFFERS_CONTROL1</detail>
			<bitfield  name="BIST_MODE" mask="0x0001" display_name="0: bist_mode"><detail>BIST_MODE</detail></bitfield>
			<bitfield  name="DIAGNOSTIC_MODE" mask="0x0002" display_name="1: diagnostic_mode"><detail>DIAGNOSTIC_MODE</detail></bitfield>
			<bitfield  name="DIAG_UNIT_NR" mask="0x00FC" display_name="2-7: diag_unit_nr"><detail>DIAG_UNIT_NR</detail></bitfield>
			<bitfield  name="TEST_EN_S1" mask="0x0100" display_name="8: test_en_s1"><detail>test_en_s1</detail></bitfield>
			<bitfield  name="TEST_EN_S2" mask="0x0200" display_name="9: test_en_s2"><detail>test_en_s2</detail></bitfield>
			<bitfield  name="TEST_EN_S3" mask="0x0400" display_name="10: test_en_s3" range="0x0000 0x0001"><detail>test_en_s3</detail></bitfield>
			<bitfield  name="DIAG_WHOLE" mask="0x0800" display_name="11: diag_whole"><detail>diag_whole</detail></bitfield></reg>
		<reg  name="BIST_BUFFERS_CONTROL2" addr="0x3FD2" space="MFR" span="2" mask="0x07FF" display_name="bist_buffers_control2"><detail>BIST_BUFFERS_CONTROL2</detail>
			<bitfield  name="DIAG_WORD" mask="0x0003" display_name="0-1: diag_word"><detail>DIAG_WORD</detail></bitfield>
			<bitfield  name="DIAG_ADDR" mask="0x07FC" display_name="2-10: diag_addr"><detail>DIAG_ADDR</detail></bitfield></reg>
		<reg  name="BIST_BUFFERS_STATUS1" addr="0x3FD4" space="MFR" span="2" mask="0x07FF" display_name="bist_buffers_status1" rw="RO"><detail>BIST_BUFFERS_STATUS1</detail>
			<bitfield  name="TEST_FAILED" mask="0x0001" display_name="0: test_failed" rw="RO"><detail>TEST_FAILED</detail></bitfield>
			<bitfield  name="TEST_SEQ" mask="0x001E" display_name="1-4: test_seq" rw="RO"><detail>TEST_SEQ</detail></bitfield>
			<bitfield  name="UNIT_FAILED_NR" mask="0x07E0" display_name="5-10: unit_failed_nr" rw="RO"><detail>UNIT_FAILED_NR</detail></bitfield></reg>
		<reg  name="BIST_BUFFERS_STATUS2" addr="0x3FD6" space="MFR" span="2" mask="0x07FF" display_name="bist_buffers_status2" rw="RO"><detail>BIST_BUFFERS_STATUS2</detail>
			<bitfield  name="FAILED_WORD" mask="0x0003" display_name="0-1: failed_word" rw="RO"><detail>FAILED_WORD</detail></bitfield>
			<bitfield  name="FAILED_ADDR" mask="0x07FC" display_name="2-10: failed_addr" rw="RO"><detail>FAILED_ADDR</detail></bitfield></reg>
		<reg  name="BIST_BUFFERS_DATA1" addr="0x3FD8" space="MFR" span="2" mask="0x1FFF" display_name="bist_buffers_data1" rw="RO"><detail>BIST_BUFFERS_DATA1</detail></reg>
		<reg  name="BIST_BUFFERS_DATA2" addr="0x3FDA" space="MFR" span="2" mask="0x1FFF" display_name="bist_buffers_data2" rw="RO"><detail>BIST_BUFFERS_DATA2</detail></reg>
		<reg  name="RESERVED_MFR_3FE0" addr="0x3FE0" space="MFR" span="2" confidential="Y" mask="0xFFF7" display_name="Reserved"></reg>
		<reg  name="RESERVED_MFR_3FE2" addr="0x3FE2" space="MFR" span="2" confidential="Y" mask="0x00F7" display_name="Reserved" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FE4" addr="0x3FE4" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FE6" addr="0x3FE6" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FE8" addr="0x3FE8" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FEA" addr="0x3FEA" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" rw="RO"></reg>
		<reg  name="RESERVED_MFR_3FEC" addr="0x3FEC" space="MFR" span="2" confidential="Y" mask="0xFFFF" display_name="Reserved" rw="RO"></reg>



	</registers>

<copyright>
  Copyright (c) 2013 Aptina Imaging Corporation.   All rights reserved.


  No permission to use, copy, modify, or distribute this software and/or
  its documentation for any purpose has been granted by Aptina Imaging Corporation.
  If any such permission has been granted ( by separate agreement ), it
  is required that the above copyright notice appear in all copies and
  that both that copyright notice and this permission notice appear in
  supporting documentation, and that the name of Aptina Imaging Corporation or any
  of its trademarks may not be used in advertising or publicity pertaining
  to distribution of the software without specific, written prior permission.


  This software and any associated documentation are provided AS IS and
  without warranty of any kind.   APTINA IMAGING CORPORATION EXPRESSLY DISCLAIMS
  ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT
  OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
  FOR A PARTICULAR PURPOSE.  APTINA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
  IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE
  WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, APTINA DOES NOT WARRANT OR
  MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY
  ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,
  OR OTHERWISE.
</copyright>
<revision>
// $Revision: 35290 $
// $Date: 2013-03-20 12:13:48 -0700 (Wed, 20 Mar 2013) $
//
// product last modified: 2011-05-13 11:13:34   version last modified: 2013-03-19 15:52:01   register last modified: 2013-01-09 14:38:08 
</revision>
</sensor>
