

================================================================
== Vivado HLS Report for 'dense_lay_32_16_s'
================================================================
* Date:           Mon Dec  2 09:47:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.265 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      225|      225| 2.250 us | 2.250 us |  225|  225|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_outer  |      224|      224|        14|          -|          -|    16|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     53|       0|   3301|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|     371|    103|    -|
|Multiplexer      |        -|      -|       -|     74|    -|
|Register         |        -|      -|    3652|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     53|    4023|   3543|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     24|       3|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+-------+---+----+-----+
    |        Instance        |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+-------------------+---------+-------+---+----+-----+
    |dut_mux_164_1_1_1_U529  |dut_mux_164_1_1_1  |        0|      0|  0|  65|    0|
    +------------------------+-------------------+---------+-------+---+----+-----+
    |Total                   |                   |        0|      0|  0|  65|    0|
    +------------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |w3_V_10_U  |dense_lay_32_16_sbAo  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_11_U  |dense_lay_32_16_sbBo  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_12_U  |dense_lay_32_16_sbCo  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_13_U  |dense_lay_32_16_sbDo  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_14_U  |dense_lay_32_16_sbEo  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_15_U  |dense_lay_32_16_sbFp  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_16_U  |dense_lay_32_16_sbGp  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_17_U  |dense_lay_32_16_sbHp  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_18_U  |dense_lay_32_16_sbIp  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_19_U  |dense_lay_32_16_sbJp  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_20_U  |dense_lay_32_16_sbKp  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_21_U  |dense_lay_32_16_sbLp  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_22_U  |dense_lay_32_16_sbMq  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_23_U  |dense_lay_32_16_sbNq  |        0|  13|   4|    0|    16|   13|     1|          208|
    |w3_V_24_U  |dense_lay_32_16_sbOq  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_25_U  |dense_lay_32_16_sbPq  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_26_U  |dense_lay_32_16_sbQq  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_27_U  |dense_lay_32_16_sbRq  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_28_U  |dense_lay_32_16_sbSr  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_29_U  |dense_lay_32_16_sbTr  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_30_U  |dense_lay_32_16_sbUr  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_31_U  |dense_lay_32_16_sbVr  |        0|  13|   4|    0|    16|   13|     1|          208|
    |b3_V_U     |dense_lay_32_16_sbpm  |        0|  15|   4|    0|    16|   15|     1|          240|
    |w3_V_0_U   |dense_lay_32_16_sbqm  |        0|  13|   4|    0|    16|   13|     1|          208|
    |w3_V_1_U   |dense_lay_32_16_sbrm  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_2_U   |dense_lay_32_16_sbsm  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_3_U   |dense_lay_32_16_sbtn  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_4_U   |dense_lay_32_16_sbun  |        0|  12|   3|    0|    16|   12|     1|          192|
    |w3_V_5_U   |dense_lay_32_16_sbvn  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_6_U   |dense_lay_32_16_sbwn  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_7_U   |dense_lay_32_16_sbxn  |        0|  11|   3|    0|    16|   11|     1|          176|
    |w3_V_8_U   |dense_lay_32_16_sbyn  |        0|  10|   3|    0|    16|   10|     1|          160|
    |w3_V_9_U   |dense_lay_32_16_sbzo  |        0|  11|   3|    0|    16|   11|     1|          176|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                      |        0| 371| 103|    0|   528|  371|    33|         5936|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_2237_p2       |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_46_fu_2021_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_47_fu_2029_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_48_fu_2037_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_49_fu_2045_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_50_fu_2053_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_51_fu_2061_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_52_fu_2069_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_53_fu_2077_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_54_fu_2085_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_55_fu_2093_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_56_fu_2101_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_57_fu_2109_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_58_fu_2117_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_59_fu_2125_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_60_fu_2133_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_61_fu_2141_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_62_fu_2149_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_63_fu_2157_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_64_fu_2165_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_65_fu_2173_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_66_fu_2181_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_67_fu_2189_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_68_fu_2197_p2    |     *    |      2|  0|  44|          13|          26|
    |mul_ln1192_69_fu_2205_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_70_fu_2213_p2    |     *    |      2|  0|  44|          12|          26|
    |mul_ln1192_71_fu_2221_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_72_fu_2229_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_73_fu_2245_p2    |     *    |      2|  0|  44|          11|          26|
    |mul_ln1192_74_fu_2253_p2    |     *    |      1|  0|  44|          10|          26|
    |mul_ln1192_75_fu_2261_p2    |     *    |      2|  0|  44|          13|          26|
    |mul_ln1192_fu_2013_p2       |     *    |      2|  0|  44|          13|          26|
    |add_ln1192_55_fu_2303_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_56_fu_2327_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_57_fu_2349_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_58_fu_2372_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_59_fu_2395_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_60_fu_2420_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_61_fu_2444_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_62_fu_2470_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_63_fu_2493_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_64_fu_2516_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_65_fu_2539_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_66_fu_2564_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_67_fu_2591_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_68_fu_2615_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_69_fu_2640_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_70_fu_2664_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_71_fu_2690_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_72_fu_2713_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_73_fu_2739_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_74_fu_2763_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_75_fu_2785_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_76_fu_2808_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_77_fu_2831_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_78_fu_2853_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_79_fu_2876_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_80_fu_2902_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_81_fu_2925_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_82_fu_2951_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_83_fu_2975_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_84_fu_3000_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_85_fu_3024_p2    |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_fu_2277_p2       |     +    |      0|  0|  44|          37|          37|
    |i_fu_1622_p2                |     +    |      0|  0|  15|           5|           1|
    |icmp_ln19_fu_1616_p2        |   icmp   |      0|  0|  11|           5|           6|
    |p_Val2_s_fu_3039_p3         |  select  |      0|  0|  27|           1|          27|
    |select_ln28_100_fu_1807_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_101_fu_1814_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_102_fu_1821_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_103_fu_1828_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_104_fu_1835_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_105_fu_1842_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_106_fu_1849_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_107_fu_1856_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_108_fu_1863_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_109_fu_1870_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln28_95_fu_1772_p3   |  select  |      0|  0|  27|           1|          27|
    |select_ln28_96_fu_1779_p3   |  select  |      0|  0|  27|           1|          27|
    |select_ln28_97_fu_1786_p3   |  select  |      0|  0|  27|           1|          27|
    |select_ln28_98_fu_1793_p3   |  select  |      0|  0|  27|           1|          27|
    |select_ln28_99_fu_1800_p3   |  select  |      0|  0|  27|           1|          27|
    |select_ln28_fu_1765_p3      |  select  |      0|  0|  27|           1|          27|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |     53|  0|3301|        1567|        2482|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         16|    1|         16|
    |i_0_reg_1313  |   9|          2|    5|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         |  74|         18|    6|         26|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |i_0_reg_1313                  |   5|   0|    5|          0|
    |i_reg_3737                    |   5|   0|    5|          0|
    |mask78_addr_reg_3659          |   7|   0|    7|          0|
    |mask79_addr_reg_3664          |   7|   0|    7|          0|
    |mask80_addr_reg_3669          |   7|   0|    7|          0|
    |mask81_addr_reg_3674          |   7|   0|    7|          0|
    |mask82_addr_reg_3679          |   7|   0|    7|          0|
    |mask83_addr_reg_3684          |   7|   0|    7|          0|
    |mask84_addr_reg_3689          |   7|   0|    7|          0|
    |mask85_addr_reg_3694          |   7|   0|    7|          0|
    |mask86_addr_reg_3699          |   7|   0|    7|          0|
    |mask87_addr_reg_3704          |   7|   0|    7|          0|
    |mask88_addr_reg_3709          |   7|   0|    7|          0|
    |mask89_addr_reg_3714          |   7|   0|    7|          0|
    |mask90_addr_reg_3719          |   7|   0|    7|          0|
    |mask91_addr_reg_3724          |   7|   0|    7|          0|
    |mask92_addr_reg_3729          |   7|   0|    7|          0|
    |mask_addr_reg_3654            |   7|   0|    7|          0|
    |mul_ln1118_reg_4222           |  36|   0|   36|          0|
    |mul_ln1192_46_reg_4087        |  36|   0|   36|          0|
    |mul_ln1192_47_reg_4092        |  37|   0|   37|          0|
    |mul_ln1192_48_reg_4097        |  37|   0|   37|          0|
    |mul_ln1192_49_reg_4102        |  37|   0|   37|          0|
    |mul_ln1192_50_reg_4107        |  37|   0|   37|          0|
    |mul_ln1192_51_reg_4112        |  36|   0|   36|          0|
    |mul_ln1192_52_reg_4117        |  37|   0|   37|          0|
    |mul_ln1192_53_reg_4122        |  36|   0|   36|          0|
    |mul_ln1192_54_reg_4127        |  37|   0|   37|          0|
    |mul_ln1192_55_reg_4132        |  37|   0|   37|          0|
    |mul_ln1192_56_reg_4137        |  37|   0|   37|          0|
    |mul_ln1192_57_reg_4142        |  36|   0|   36|          0|
    |mul_ln1192_58_reg_4147        |  36|   0|   36|          0|
    |mul_ln1192_59_reg_4152        |  37|   0|   37|          0|
    |mul_ln1192_60_reg_4157        |  36|   0|   36|          0|
    |mul_ln1192_61_reg_4162        |  37|   0|   37|          0|
    |mul_ln1192_62_reg_4167        |  36|   0|   36|          0|
    |mul_ln1192_63_reg_4172        |  37|   0|   37|          0|
    |mul_ln1192_64_reg_4177        |  36|   0|   36|          0|
    |mul_ln1192_65_reg_4182        |  37|   0|   37|          0|
    |mul_ln1192_66_reg_4187        |  37|   0|   37|          0|
    |mul_ln1192_67_reg_4192        |  37|   0|   37|          0|
    |mul_ln1192_68_reg_4197        |  37|   0|   37|          0|
    |mul_ln1192_69_reg_4202        |  37|   0|   37|          0|
    |mul_ln1192_70_reg_4207        |  37|   0|   37|          0|
    |mul_ln1192_71_reg_4212        |  36|   0|   36|          0|
    |mul_ln1192_72_reg_4217        |  37|   0|   37|          0|
    |mul_ln1192_73_reg_4227        |  37|   0|   37|          0|
    |mul_ln1192_74_reg_4232        |  36|   0|   36|          0|
    |mul_ln1192_75_reg_4237        |  37|   0|   37|          0|
    |mul_ln1192_reg_4082           |  37|   0|   37|          0|
    |output_0_V_read_cas_reg_3489  |  26|   0|   27|          1|
    |output_10_V_read_ca_reg_3439  |  26|   0|   27|          1|
    |output_11_V_read_ca_reg_3434  |  26|   0|   27|          1|
    |output_12_V_read_ca_reg_3429  |  26|   0|   27|          1|
    |output_13_V_read_ca_reg_3424  |  26|   0|   27|          1|
    |output_14_V_read_ca_reg_3419  |  26|   0|   27|          1|
    |output_15_V_read_ca_reg_3414  |  26|   0|   27|          1|
    |output_1_V_read_cas_reg_3484  |  26|   0|   27|          1|
    |output_2_V_read_cas_reg_3479  |  26|   0|   27|          1|
    |output_3_V_read_cas_reg_3474  |  26|   0|   27|          1|
    |output_4_V_read_cas_reg_3469  |  26|   0|   27|          1|
    |output_5_V_read_cas_reg_3464  |  26|   0|   27|          1|
    |output_6_V_read_cas_reg_3459  |  26|   0|   27|          1|
    |output_7_V_read_cas_reg_3454  |  26|   0|   27|          1|
    |output_8_V_read_cas_reg_3449  |  26|   0|   27|          1|
    |output_9_V_read_cas_reg_3444  |  26|   0|   27|          1|
    |p_Val2_103_fu_270             |  27|   0|   27|          0|
    |p_Val2_104_fu_282             |  27|   0|   27|          0|
    |p_Val2_105_fu_286             |  27|   0|   27|          0|
    |p_Val2_106_fu_294             |  27|   0|   27|          0|
    |p_Val2_107_fu_306             |  27|   0|   27|          0|
    |p_Val2_108_fu_310             |  27|   0|   27|          0|
    |p_Val2_109_fu_318             |  27|   0|   27|          0|
    |p_Val2_110_fu_330             |  27|   0|   27|          0|
    |p_Val2_111_fu_334             |  27|   0|   27|          0|
    |p_Val2_112_fu_342             |  27|   0|   27|          0|
    |p_Val2_113_fu_354             |  27|   0|   27|          0|
    |p_Val2_114_fu_358             |  27|   0|   27|          0|
    |p_Val2_115_fu_366             |  27|   0|   27|          0|
    |p_Val2_116_fu_378             |  27|   0|   27|          0|
    |p_Val2_117_fu_382             |  27|   0|   27|          0|
    |p_Val2_118_fu_390             |  27|   0|   27|          0|
    |sum_V_reg_3912                |  15|   0|   15|          0|
    |tmp_52_reg_4242               |  27|   0|   27|          0|
    |tmp_55_reg_4247               |  27|   0|   27|          0|
    |tmp_58_reg_4252               |  27|   0|   27|          0|
    |tmp_61_reg_4257               |  27|   0|   27|          0|
    |tmp_64_reg_4262               |  27|   0|   27|          0|
    |tmp_67_reg_4267               |  27|   0|   27|          0|
    |tmp_70_reg_4272               |  27|   0|   27|          0|
    |tmp_73_reg_4277               |  27|   0|   27|          0|
    |tmp_76_reg_4282               |  27|   0|   27|          0|
    |tmp_79_reg_4287               |  27|   0|   27|          0|
    |tmp_reg_4077                  |   1|   0|    1|          0|
    |trunc_ln26_reg_3907           |   4|   0|    4|          0|
    |w3_V_0_load_reg_3917          |  13|   0|   13|          0|
    |w3_V_10_load_reg_3967         |  12|   0|   12|          0|
    |w3_V_11_load_reg_3972         |  12|   0|   12|          0|
    |w3_V_12_load_reg_3977         |  10|   0|   10|          0|
    |w3_V_13_load_reg_3982         |  10|   0|   10|          0|
    |w3_V_14_load_reg_3987         |  12|   0|   12|          0|
    |w3_V_15_load_reg_3992         |  10|   0|   10|          0|
    |w3_V_16_load_reg_3997         |  12|   0|   12|          0|
    |w3_V_17_load_reg_4002         |  10|   0|   10|          0|
    |w3_V_18_load_reg_4007         |  11|   0|   11|          0|
    |w3_V_19_load_reg_4012         |  10|   0|   10|          0|
    |w3_V_1_load_reg_3922          |  10|   0|   10|          0|
    |w3_V_20_load_reg_4017         |  11|   0|   11|          0|
    |w3_V_21_load_reg_4022         |  11|   0|   11|          0|
    |w3_V_22_load_reg_4027         |  11|   0|   11|          0|
    |w3_V_23_load_reg_4032         |  13|   0|   13|          0|
    |w3_V_24_load_reg_4037         |  12|   0|   12|          0|
    |w3_V_25_load_reg_4042         |  12|   0|   12|          0|
    |w3_V_26_load_reg_4047         |  10|   0|   10|          0|
    |w3_V_27_load_reg_4052         |  11|   0|   11|          0|
    |w3_V_28_load_reg_4057         |  10|   0|   10|          0|
    |w3_V_29_load_reg_4062         |  11|   0|   11|          0|
    |w3_V_2_load_reg_3927          |  12|   0|   12|          0|
    |w3_V_30_load_reg_4067         |  10|   0|   10|          0|
    |w3_V_31_load_reg_4072         |  13|   0|   13|          0|
    |w3_V_3_load_reg_3932          |  12|   0|   12|          0|
    |w3_V_4_load_reg_3937          |  12|   0|   12|          0|
    |w3_V_5_load_reg_3942          |  11|   0|   11|          0|
    |w3_V_6_load_reg_3947          |  10|   0|   10|          0|
    |w3_V_7_load_reg_3952          |  11|   0|   11|          0|
    |w3_V_8_load_reg_3957          |  10|   0|   10|          0|
    |w3_V_9_load_reg_3962          |  11|   0|   11|          0|
    |write_flag35_0_fu_298         |   1|   0|    1|          0|
    |write_flag39_0_fu_322         |   1|   0|    1|          0|
    |write_flag42_0_fu_346         |   1|   0|    1|          0|
    |write_flag45_0_fu_370         |   1|   0|    1|          0|
    |write_flag48_0_fu_394         |   1|   0|    1|          0|
    |write_flag51_0_fu_386         |   1|   0|    1|          0|
    |write_flag54_0_fu_374         |   1|   0|    1|          0|
    |write_flag57_0_fu_362         |   1|   0|    1|          0|
    |write_flag60_0_fu_350         |   1|   0|    1|          0|
    |write_flag63_0_fu_338         |   1|   0|    1|          0|
    |write_flag66_0_fu_326         |   1|   0|    1|          0|
    |write_flag69_0_fu_314         |   1|   0|    1|          0|
    |write_flag72_0_fu_302         |   1|   0|    1|          0|
    |write_flag75_0_fu_290         |   1|   0|    1|          0|
    |write_flag78_0_fu_278         |   1|   0|    1|          0|
    |write_flag_0_fu_274           |   1|   0|    1|          0|
    |zext_ln1116_reg_3634          |  26|   0|   36|         10|
    |zext_ln1192_10_reg_3509       |  26|   0|   37|         11|
    |zext_ln1192_11_reg_3514       |  26|   0|   37|         11|
    |zext_ln1192_12_reg_3519       |  26|   0|   37|         11|
    |zext_ln1192_13_reg_3524       |  26|   0|   36|         10|
    |zext_ln1192_14_reg_3529       |  26|   0|   37|         11|
    |zext_ln1192_15_reg_3534       |  26|   0|   36|         10|
    |zext_ln1192_16_reg_3539       |  26|   0|   37|         11|
    |zext_ln1192_17_reg_3544       |  26|   0|   37|         11|
    |zext_ln1192_18_reg_3549       |  26|   0|   37|         11|
    |zext_ln1192_19_reg_3554       |  26|   0|   36|         10|
    |zext_ln1192_20_reg_3559       |  26|   0|   36|         10|
    |zext_ln1192_21_reg_3564       |  26|   0|   37|         11|
    |zext_ln1192_22_reg_3569       |  26|   0|   36|         10|
    |zext_ln1192_23_reg_3574       |  26|   0|   37|         11|
    |zext_ln1192_24_reg_3579       |  26|   0|   36|         10|
    |zext_ln1192_25_reg_3584       |  26|   0|   37|         11|
    |zext_ln1192_26_reg_3589       |  26|   0|   36|         10|
    |zext_ln1192_27_reg_3594       |  26|   0|   37|         11|
    |zext_ln1192_28_reg_3599       |  26|   0|   37|         11|
    |zext_ln1192_29_reg_3604       |  26|   0|   37|         11|
    |zext_ln1192_30_reg_3609       |  26|   0|   37|         11|
    |zext_ln1192_31_reg_3614       |  26|   0|   37|         11|
    |zext_ln1192_32_reg_3619       |  26|   0|   37|         11|
    |zext_ln1192_33_reg_3624       |  26|   0|   36|         10|
    |zext_ln1192_34_reg_3629       |  26|   0|   37|         11|
    |zext_ln1192_35_reg_3639       |  26|   0|   37|         11|
    |zext_ln1192_36_reg_3644       |  26|   0|   36|         10|
    |zext_ln1192_37_reg_3649       |  26|   0|   37|         11|
    |zext_ln1192_8_reg_3499        |  26|   0|   36|         10|
    |zext_ln1192_9_reg_3504        |  26|   0|   37|         11|
    |zext_ln1192_reg_3494          |  26|   0|   37|         11|
    +------------------------------+----+----+-----+-----------+
    |Total                         |3652|   0| 4009|        357|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_0       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_1       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_2       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_3       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_4       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_5       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_6       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_7       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_8       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_9       | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_10      | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_11      | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_12      | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_13      | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_14      | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|ap_return_15      | out |   27| ap_ctrl_hs | dense_lay<32, 16> | return value |
|input_0_V_read    |  in |   26|   ap_none  |   input_0_V_read  |    scalar    |
|input_1_V_read    |  in |   26|   ap_none  |   input_1_V_read  |    scalar    |
|input_2_V_read    |  in |   26|   ap_none  |   input_2_V_read  |    scalar    |
|input_3_V_read    |  in |   26|   ap_none  |   input_3_V_read  |    scalar    |
|input_4_V_read    |  in |   26|   ap_none  |   input_4_V_read  |    scalar    |
|input_5_V_read    |  in |   26|   ap_none  |   input_5_V_read  |    scalar    |
|input_6_V_read    |  in |   26|   ap_none  |   input_6_V_read  |    scalar    |
|input_7_V_read    |  in |   26|   ap_none  |   input_7_V_read  |    scalar    |
|input_8_V_read    |  in |   26|   ap_none  |   input_8_V_read  |    scalar    |
|input_9_V_read    |  in |   26|   ap_none  |   input_9_V_read  |    scalar    |
|input_10_V_read   |  in |   26|   ap_none  |  input_10_V_read  |    scalar    |
|input_11_V_read   |  in |   26|   ap_none  |  input_11_V_read  |    scalar    |
|input_12_V_read   |  in |   26|   ap_none  |  input_12_V_read  |    scalar    |
|input_13_V_read   |  in |   26|   ap_none  |  input_13_V_read  |    scalar    |
|input_14_V_read   |  in |   26|   ap_none  |  input_14_V_read  |    scalar    |
|input_15_V_read   |  in |   26|   ap_none  |  input_15_V_read  |    scalar    |
|input_16_V_read   |  in |   26|   ap_none  |  input_16_V_read  |    scalar    |
|input_17_V_read   |  in |   26|   ap_none  |  input_17_V_read  |    scalar    |
|input_18_V_read   |  in |   26|   ap_none  |  input_18_V_read  |    scalar    |
|input_19_V_read   |  in |   26|   ap_none  |  input_19_V_read  |    scalar    |
|input_20_V_read   |  in |   26|   ap_none  |  input_20_V_read  |    scalar    |
|input_21_V_read   |  in |   26|   ap_none  |  input_21_V_read  |    scalar    |
|input_22_V_read   |  in |   26|   ap_none  |  input_22_V_read  |    scalar    |
|input_23_V_read   |  in |   26|   ap_none  |  input_23_V_read  |    scalar    |
|input_24_V_read   |  in |   26|   ap_none  |  input_24_V_read  |    scalar    |
|input_25_V_read   |  in |   26|   ap_none  |  input_25_V_read  |    scalar    |
|input_26_V_read   |  in |   26|   ap_none  |  input_26_V_read  |    scalar    |
|input_27_V_read   |  in |   26|   ap_none  |  input_27_V_read  |    scalar    |
|input_28_V_read   |  in |   26|   ap_none  |  input_28_V_read  |    scalar    |
|input_29_V_read   |  in |   26|   ap_none  |  input_29_V_read  |    scalar    |
|input_30_V_read   |  in |   26|   ap_none  |  input_30_V_read  |    scalar    |
|input_31_V_read   |  in |   26|   ap_none  |  input_31_V_read  |    scalar    |
|output_0_V_read   |  in |   26|   ap_none  |  output_0_V_read  |    scalar    |
|output_1_V_read   |  in |   26|   ap_none  |  output_1_V_read  |    scalar    |
|output_2_V_read   |  in |   26|   ap_none  |  output_2_V_read  |    scalar    |
|output_3_V_read   |  in |   26|   ap_none  |  output_3_V_read  |    scalar    |
|output_4_V_read   |  in |   26|   ap_none  |  output_4_V_read  |    scalar    |
|output_5_V_read   |  in |   26|   ap_none  |  output_5_V_read  |    scalar    |
|output_6_V_read   |  in |   26|   ap_none  |  output_6_V_read  |    scalar    |
|output_7_V_read   |  in |   26|   ap_none  |  output_7_V_read  |    scalar    |
|output_8_V_read   |  in |   26|   ap_none  |  output_8_V_read  |    scalar    |
|output_9_V_read   |  in |   26|   ap_none  |  output_9_V_read  |    scalar    |
|output_10_V_read  |  in |   26|   ap_none  |  output_10_V_read |    scalar    |
|output_11_V_read  |  in |   26|   ap_none  |  output_11_V_read |    scalar    |
|output_12_V_read  |  in |   26|   ap_none  |  output_12_V_read |    scalar    |
|output_13_V_read  |  in |   26|   ap_none  |  output_13_V_read |    scalar    |
|output_14_V_read  |  in |   26|   ap_none  |  output_14_V_read |    scalar    |
|output_15_V_read  |  in |   26|   ap_none  |  output_15_V_read |    scalar    |
|mask_address0     | out |    7|  ap_memory |        mask       |     array    |
|mask_ce0          | out |    1|  ap_memory |        mask       |     array    |
|mask_q0           |  in |    1|  ap_memory |        mask       |     array    |
|mask78_address0   | out |    7|  ap_memory |       mask78      |     array    |
|mask78_ce0        | out |    1|  ap_memory |       mask78      |     array    |
|mask78_q0         |  in |    1|  ap_memory |       mask78      |     array    |
|mask79_address0   | out |    7|  ap_memory |       mask79      |     array    |
|mask79_ce0        | out |    1|  ap_memory |       mask79      |     array    |
|mask79_q0         |  in |    1|  ap_memory |       mask79      |     array    |
|mask80_address0   | out |    7|  ap_memory |       mask80      |     array    |
|mask80_ce0        | out |    1|  ap_memory |       mask80      |     array    |
|mask80_q0         |  in |    1|  ap_memory |       mask80      |     array    |
|mask81_address0   | out |    7|  ap_memory |       mask81      |     array    |
|mask81_ce0        | out |    1|  ap_memory |       mask81      |     array    |
|mask81_q0         |  in |    1|  ap_memory |       mask81      |     array    |
|mask82_address0   | out |    7|  ap_memory |       mask82      |     array    |
|mask82_ce0        | out |    1|  ap_memory |       mask82      |     array    |
|mask82_q0         |  in |    1|  ap_memory |       mask82      |     array    |
|mask83_address0   | out |    7|  ap_memory |       mask83      |     array    |
|mask83_ce0        | out |    1|  ap_memory |       mask83      |     array    |
|mask83_q0         |  in |    1|  ap_memory |       mask83      |     array    |
|mask84_address0   | out |    7|  ap_memory |       mask84      |     array    |
|mask84_ce0        | out |    1|  ap_memory |       mask84      |     array    |
|mask84_q0         |  in |    1|  ap_memory |       mask84      |     array    |
|mask85_address0   | out |    7|  ap_memory |       mask85      |     array    |
|mask85_ce0        | out |    1|  ap_memory |       mask85      |     array    |
|mask85_q0         |  in |    1|  ap_memory |       mask85      |     array    |
|mask86_address0   | out |    7|  ap_memory |       mask86      |     array    |
|mask86_ce0        | out |    1|  ap_memory |       mask86      |     array    |
|mask86_q0         |  in |    1|  ap_memory |       mask86      |     array    |
|mask87_address0   | out |    7|  ap_memory |       mask87      |     array    |
|mask87_ce0        | out |    1|  ap_memory |       mask87      |     array    |
|mask87_q0         |  in |    1|  ap_memory |       mask87      |     array    |
|mask88_address0   | out |    7|  ap_memory |       mask88      |     array    |
|mask88_ce0        | out |    1|  ap_memory |       mask88      |     array    |
|mask88_q0         |  in |    1|  ap_memory |       mask88      |     array    |
|mask89_address0   | out |    7|  ap_memory |       mask89      |     array    |
|mask89_ce0        | out |    1|  ap_memory |       mask89      |     array    |
|mask89_q0         |  in |    1|  ap_memory |       mask89      |     array    |
|mask90_address0   | out |    7|  ap_memory |       mask90      |     array    |
|mask90_ce0        | out |    1|  ap_memory |       mask90      |     array    |
|mask90_q0         |  in |    1|  ap_memory |       mask90      |     array    |
|mask91_address0   | out |    7|  ap_memory |       mask91      |     array    |
|mask91_ce0        | out |    1|  ap_memory |       mask91      |     array    |
|mask91_q0         |  in |    1|  ap_memory |       mask91      |     array    |
|mask92_address0   | out |    7|  ap_memory |       mask92      |     array    |
|mask92_ce0        | out |    1|  ap_memory |       mask92      |     array    |
|mask92_q0         |  in |    1|  ap_memory |       mask92      |     array    |
|mask_offset       |  in |    7|   ap_none  |    mask_offset    |    scalar    |
+------------------+-----+-----+------------+-------------------+--------------+

