FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2019, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SC7180_H
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SC7180_H

#define DISP_CC_PLL0				0
/* bench 16211.6.0 98c34e44df24 */
/* bench 16211.6.1 67bcf1e8ced6 */
/* bench 16211.6.2 7b25d96768cf */
/* bench 16211.6.3 1f5b343db3a5 */
/* bench 16211.6.4 e796c048c7fd */
/* bench 16211.6.5 38d5c78330fa */
/* bench 16211.6.6 3c563aaee827 */
/* bench 16211.6.7 df96d070a5e1 */
/* bench 16211.6.8 7ec46cd58919 */
#define DISP_CC_MDSS_AHB_CLK			2
#define DISP_CC_MDSS_AHB_CLK_SRC		3
#define DISP_CC_MDSS_BYTE0_CLK			4
#define DISP_CC_MDSS_BYTE0_CLK_SRC		5
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC		6
#define DISP_CC_MDSS_BYTE0_INTF_CLK		7
#define DISP_CC_MDSS_DP_AUX_CLK			8
#define DISP_CC_MDSS_DP_AUX_CLK_SRC		9
/* bench 28272.6.0 e92657da007b */
/* bench 28272.6.1 35f3ae15957e */
/* bench 28272.6.2 0a87f1fa10da */
/* bench 28272.6.3 74346e207a6d */
/* bench 28272.6.4 eb4182777910 */
/* bench 28272.6.5 327c55b18031 */
/* bench 28272.6.6 5ededf26c6d6 */
/* bench 28272.6.7 b6d149e8551d */
/* bench 28272.6.8 43b8c1f81600 */
/* bench 28272.6.9 49b29508c70f */
/* bench 28272.6.10 8d65d894242b */
#define DISP_CC_MDSS_DP_LINK_CLK		12
#define DISP_CC_MDSS_DP_LINK_CLK_SRC		13
#define DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC	14
#define DISP_CC_MDSS_DP_LINK_INTF_CLK		15
#define DISP_CC_MDSS_DP_PIXEL_CLK		16
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC		17
#define DISP_CC_MDSS_ESC0_CLK			18
#define DISP_CC_MDSS_ESC0_CLK_SRC		19
#define DISP_CC_MDSS_MDP_CLK			20
#define DISP_CC_MDSS_MDP_CLK_SRC		21
#define DISP_CC_MDSS_MDP_LUT_CLK		22
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK		23
#define DISP_CC_MDSS_PCLK0_CLK			24
#define DISP_CC_MDSS_PCLK0_CLK_SRC		25
#define DISP_CC_MDSS_ROT_CLK			26
#define DISP_CC_MDSS_ROT_CLK_SRC		27
#define DISP_CC_MDSS_RSCC_AHB_CLK		28
#define DISP_CC_MDSS_RSCC_VSYNC_CLK		29
#define DISP_CC_MDSS_VSYNC_CLK			30
#define DISP_CC_MDSS_VSYNC_CLK_SRC		31
#define DISP_CC_XO_CLK				32

/* DISP_CC GDSCR */
#define MDSS_GDSC				0

#endif
