// Seed: 36796429
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  wire id_8;
  assign module_1.id_3 = 0;
  logic id_9;
  ;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    output logic id_7,
    input uwire id_8,
    input wand id_9,
    output supply0 id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_10,
      id_5,
      id_5
  );
  assign id_10 = id_1 == -1 ? -1 : 1 - -1;
  initial id_7 <= -1;
  genvar id_13;
  logic id_14 = id_14;
  parameter id_15 = "", id_16 = id_12, id_17 = {
    (id_14), id_1
  }, id_18 = id_3 == id_15, id_19 = 1, id_20 = id_3 == 1, id_21 = 1'b0;
  assign id_14[-1] = -1;
endmodule
