
---------- Begin Simulation Statistics ----------
final_tick                               2542203976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.35                       # Real time elapsed on the host
host_tick_rate                              664349344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198500                       # Number of instructions simulated
sim_ops                                       4198500                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012194                       # Number of seconds simulated
sim_ticks                                 12194131500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.902515                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  379810                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               809786                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2741                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            121159                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            890873                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39899                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          276495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           236596                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1103248                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32212                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198500                       # Number of instructions committed
system.cpu.committedOps                       4198500                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.805553                       # CPI: cycles per instruction
system.cpu.discardedOps                        313152                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   623612                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1481954                       # DTB hits
system.cpu.dtb.data_misses                       8851                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420797                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877156                       # DTB read hits
system.cpu.dtb.read_misses                       7863                       # DTB read misses
system.cpu.dtb.write_accesses                  202815                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604798                       # DTB write hits
system.cpu.dtb.write_misses                       988                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18198                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3701500                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1174808                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693052                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17088808                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172249                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1009511                       # ITB accesses
system.cpu.itb.fetch_acv                          628                       # ITB acv
system.cpu.itb.fetch_hits                     1002304                       # ITB hits
system.cpu.itb.fetch_misses                      7207                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4193     69.20%     79.09% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.83%     79.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.03% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.80%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2416     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5108                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2403     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2403     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11247481000     92.21%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9398500      0.08%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19615000      0.16%     92.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               921562500      7.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12198057000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944401                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8184157500     67.09%     67.09% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4013899500     32.91%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24374615                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85456      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542862     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840014     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593061     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104768      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198500                       # Class of committed instruction
system.cpu.quiesceCycles                        13648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7285807                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22873454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22873454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22873454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22873454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117299.764103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117299.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117299.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117299.764103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13110488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13110488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13110488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13110488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67233.271795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67233.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67233.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67233.271795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22523957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22523957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117312.276042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117312.276042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12910991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12910991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67244.744792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67244.744792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280407                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539702792000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280407                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205025                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205025                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130957                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34878                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88963                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34519                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28949                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28949                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41299                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11420864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11420864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6716416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6716857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18148985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160216                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002728                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052155                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159779     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160216                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836648037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          377947250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474912500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5727232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4495488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5727232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5727232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469671169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368659957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838331127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469671169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469671169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183054611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183054611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183054611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469671169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368659957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021385738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000172465750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114174                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159730                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123619                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123619                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10559                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2048                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049408500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846364750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13738.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32488.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105491                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123619                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.431756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.199062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.695390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35205     42.35%     42.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24731     29.75%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10146     12.21%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4641      5.58%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2552      3.07%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1503      1.81%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          923      1.11%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      0.73%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2810      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83121                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.947446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.353571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.521269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1335     17.85%     17.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5656     75.64%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.05%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            75      1.00%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            46      0.62%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.757666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6625     88.59%     88.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              110      1.47%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              511      6.83%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.21%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9546944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7779200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12194126500                       # Total gap between requests
system.mem_ctrls.avgGap                      43035.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4462016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7779200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416997963.323587238789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365915030.521033823490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637946212.077506303787                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123619                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2587081500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259283250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299382729500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28909.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32164.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2421818.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318743880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169408800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568658160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314181360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5325419940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197982720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7856921100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.319860                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461232250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11325739250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274782900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146035395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496422780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320309640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5266007130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248014560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7714098645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.607467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    590351750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11196619750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12186931500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1723233                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1723233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1723233                       # number of overall hits
system.cpu.icache.overall_hits::total         1723233                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89554                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89554                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89554                       # number of overall misses
system.cpu.icache.overall_misses::total         89554                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5515514000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5515514000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5515514000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5515514000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1812787                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1812787                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1812787                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1812787                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049401                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049401                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049401                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049401                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61588.695089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61588.695089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61588.695089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61588.695089                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88963                       # number of writebacks
system.cpu.icache.writebacks::total             88963                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89554                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89554                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89554                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89554                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5425961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5425961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5425961000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5425961000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049401                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049401                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049401                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049401                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60588.706255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60588.706255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60588.706255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60588.706255                       # average overall mshr miss latency
system.cpu.icache.replacements                  88963                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1723233                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1723233                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89554                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89554                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5515514000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5515514000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1812787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1812787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049401                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049401                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61588.695089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61588.695089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5425961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5425961000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60588.706255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60588.706255                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1774412                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89041                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.928033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3715127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3715127                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338576                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338576                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105951                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105951                       # number of overall misses
system.cpu.dcache.overall_misses::total        105951                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789478000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789478000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444527                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444527                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444527                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444527                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073347                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073347                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073347                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64081.301734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64081.301734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64081.301734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64081.301734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34702                       # number of writebacks
system.cpu.dcache.writebacks::total             34702                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420739500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420739500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420739500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420739500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63716.860524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63716.860524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63716.860524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63716.860524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326845500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326845500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67143.890773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67143.890773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2706526000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2706526000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66961.725921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66961.725921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3462632500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3462632500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61390.927788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61390.927788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28962                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28962                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1714213500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1714213500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59188.367516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59188.367516                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61793000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61793000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70299.203641                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70299.203641                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60914000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60914000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69299.203641                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69299.203641                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542203976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.354599                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1405540                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.305990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.354599                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003904                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552946814500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 665741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   665734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.12                       # Real time elapsed on the host
host_tick_rate                              758948298                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402034                       # Number of instructions simulated
sim_ops                                       7402034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008438                       # Number of seconds simulated
sim_ticks                                  8438461000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.649896                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  196261                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               521279                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1696                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             65315                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            535572                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29044                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          229928                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           200884                       # Number of indirect misses.
system.cpu.branchPred.lookups                  680404                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   55846                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23974                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463224                       # Number of instructions committed
system.cpu.committedOps                       2463224                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.805690                       # CPI: cycles per instruction
system.cpu.discardedOps                        175009                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168703                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       839998                       # DTB hits
system.cpu.dtb.data_misses                       3407                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   111222                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       497143                       # DTB read hits
system.cpu.dtb.read_misses                       2923                       # DTB read misses
system.cpu.dtb.write_accesses                   57481                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342855                       # DTB write hits
system.cpu.dtb.write_misses                       484                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4735                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2099746                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            633532                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386100                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12525344                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146936                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  363291                       # ITB accesses
system.cpu.itb.fetch_acv                          185                       # ITB acv
system.cpu.itb.fetch_hits                      360151                       # ITB hits
system.cpu.itb.fetch_misses                      3140                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.78%      4.78% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5106     80.07%     85.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.56% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.60% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.63% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.24%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.21% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6377                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9959                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2317     41.26%     41.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.69%     41.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3251     57.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5616                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2314     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2314     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6037833500     71.55%     71.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69571000      0.82%     72.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10261000      0.12%     72.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2321293500     27.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8438959000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711781                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832621                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7054957000     83.60%     83.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1384002000     16.40%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16763938                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43230      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523846     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3572      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486030     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339470     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58910      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463224                       # Class of committed instruction
system.cpu.quiesceCycles                       112984                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4238594                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2660241289                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2660241289                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2660241289                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2660241289                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118138.435429                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118138.435429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118138.435429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118138.435429                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            78                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1533083413                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1533083413                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1533083413                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1533083413                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68082.574518                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68082.574518                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68082.574518                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68082.574518                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6234475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6234475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115453.240741                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115453.240741                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3534475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3534475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65453.240741                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65453.240741                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2654006814                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2654006814                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118144.890224                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118144.890224                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1529548938                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1529548938                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68088.895032                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68088.895032                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93351                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41878                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73559                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14621                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15400                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15400                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18637                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       220691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       220691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 371571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9415744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9415744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3417280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3420207                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14273647                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132026                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001659                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040694                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131807     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     219      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132026                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3101000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           735319146                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186371750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          390793500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4707968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2174784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6882752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4707968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4707968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2680192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2680192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557917848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257722824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             815640672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557917848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557917848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      317616210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            317616210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      317616210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557917848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257722824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1133256882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246082750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7028                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7028                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107875                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107544                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115349                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   986                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5553                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1539491750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  511655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3458198000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15044.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33794.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107544                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    311                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.503027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.288060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.122502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26321     41.29%     41.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18900     29.65%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8073     12.66%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3562      5.59%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1898      2.98%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1051      1.65%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          666      1.04%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          512      0.80%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2771      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.560330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.830765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.363365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1461     20.79%     20.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            914     13.01%     33.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4269     60.74%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           206      2.93%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            83      1.18%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            47      0.67%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      0.21%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             9      0.13%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7028                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.272482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.847333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6129     87.21%     87.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              283      4.03%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              388      5.52%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      2.15%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      0.61%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.16%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.11%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7028                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6549184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  333632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7319232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6882816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7382336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       776.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       867.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    815.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    874.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8438464000                       # Total gap between requests
system.mem_ctrls.avgGap                      37858.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4382656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2166528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7319232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519366742.347923398018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256744446.647321134806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 867365743.587604522705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115349                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2293610250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1164587750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212115991000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31178.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34271.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1838906.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            263094720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139815390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           408715020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316561680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     665655120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3592714560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        214992960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5601549450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.811737                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    524033750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    281580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7633024250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192194520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102134835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           321956880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          280449720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     665655120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3551980650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249318720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5363690445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.624250                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    613777750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    281580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7543340500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               176000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117267289                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1159500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1629000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              105000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10682838000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       944748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           944748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       944748                       # number of overall hits
system.cpu.icache.overall_hits::total          944748                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73569                       # number of overall misses
system.cpu.icache.overall_misses::total         73569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4748183000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4748183000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4748183000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4748183000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1018317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1018317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1018317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1018317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072246                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072246                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072246                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072246                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64540.540173                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64540.540173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64540.540173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64540.540173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73559                       # number of writebacks
system.cpu.icache.writebacks::total             73559                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73569                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73569                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73569                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73569                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4674614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4674614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4674614000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4674614000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072246                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072246                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072246                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63540.540173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63540.540173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63540.540173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63540.540173                       # average overall mshr miss latency
system.cpu.icache.replacements                  73559                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       944748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          944748                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4748183000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4748183000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1018317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1018317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64540.540173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64540.540173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4674614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4674614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63540.540173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63540.540173                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989015                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1076387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74080                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.530062                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.989015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2110203                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2110203                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761266                       # number of overall hits
system.cpu.dcache.overall_hits::total          761266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51642                       # number of overall misses
system.cpu.dcache.overall_misses::total         51642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3392975500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3392975500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3392975500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3392975500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       812908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       812908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       812908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       812908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063527                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063527                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063527                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063527                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65701.860888                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65701.860888                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65701.860888                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65701.860888                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19414                       # number of writebacks
system.cpu.dcache.writebacks::total             19414                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18216                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2201620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2201620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2201620000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2201620000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233780500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233780500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041119                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041119                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041119                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65865.493927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65865.493927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65865.493927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65865.493927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120381.307930                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120381.307930                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       460694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          460694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1536547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1536547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70551.793012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70551.793012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1274994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1274994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233780500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233780500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70777.950483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70777.950483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203819.093287                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203819.093287                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1856428000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1856428000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62164.819342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62164.819342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    926626000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    926626000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60123.669868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60123.669868                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42856500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42856500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75186.842105                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75186.842105                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          570                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          570                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74186.842105                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74186.842105                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10742838000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              836505                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35005                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.896729                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1695657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1695657                       # Number of data accesses

---------- End Simulation Statistics   ----------
