

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_pmc.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__pmc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ac57935782ff7a5f9fa5a901c53807896">PMC_SCER_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Enable, Disable and Status Register.  <a href="#ac57935782ff7a5f9fa5a901c53807896"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacd36b77ddfa06bec89a6cd95c831e92"></a><!-- doxytag: member="at91_pmc.h::PMC_SCER" ref="aacd36b77ddfa06bec89a6cd95c831e92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SCER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc651075be14efbb6c4e24830e3c6684"></a><!-- doxytag: member="at91_pmc.h::PMC_SCDR_OFF" ref="adc651075be14efbb6c4e24830e3c6684" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#adc651075be14efbb6c4e24830e3c6684">PMC_SCDR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock disable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4807f134f3d0d90daa37f59220f6a83"></a><!-- doxytag: member="at91_pmc.h::PMC_SCDR" ref="aa4807f134f3d0d90daa37f59220f6a83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SCDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aced1a9af18e26cc854bb85095753097a"></a><!-- doxytag: member="at91_pmc.h::PMC_SCSR_OFF" ref="aced1a9af18e26cc854bb85095753097a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aced1a9af18e26cc854bb85095753097a">PMC_SCSR_OFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock status register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72b837f4a2dfe540e16e049c3a20155f"></a><!-- doxytag: member="at91_pmc.h::PMC_SCSR" ref="a72b837f4a2dfe540e16e049c3a20155f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SCSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a231dbe6d97f96039000feedc2364415e"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK" ref="a231dbe6d97f96039000feedc2364415e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a231dbe6d97f96039000feedc2364415e">PMC_PCK</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a415e799232b39768bd0c00d917ac2871"></a><!-- doxytag: member="at91_pmc.h::PMC_UDP" ref="a415e799232b39768bd0c00d917ac2871" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a415e799232b39768bd0c00d917ac2871">PMC_UDP</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB device port clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0d5ba135cd6fa930e2bb9a8fae678ba"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK0" ref="aa0d5ba135cd6fa930e2bb9a8fae678ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa0d5ba135cd6fa930e2bb9a8fae678ba">PMC_PCK0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 0 output. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab60e79e01deabe71e820fad4153ee777"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK1" ref="ab60e79e01deabe71e820fad4153ee777" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ab60e79e01deabe71e820fad4153ee777">PMC_PCK1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 1 output. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a426f2a3aad4007c77a873725f15cef77"></a><!-- doxytag: member="at91_pmc.h::PMC_PCK2" ref="a426f2a3aad4007c77a873725f15cef77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a426f2a3aad4007c77a873725f15cef77">PMC_PCK2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 2 output. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#af9563c43bdc85dad3052f2ce567c76b9">PMC_PCER_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Enable, Disable and Status Register.  <a href="#af9563c43bdc85dad3052f2ce567c76b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17654b41c5f9f88c153bad07eaaf9afc"></a><!-- doxytag: member="at91_pmc.h::PMC_PCER" ref="a17654b41c5f9f88c153bad07eaaf9afc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">PMC_PCER</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_PCER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8de5fe3cd0b081ad1d13dec0fbc74c76"></a><!-- doxytag: member="at91_pmc.h::PMC_PCDR_OFF" ref="a8de5fe3cd0b081ad1d13dec0fbc74c76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a8de5fe3cd0b081ad1d13dec0fbc74c76">PMC_PCDR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock disable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68bfc3402ba2db05d42f9daceeb6c1c1"></a><!-- doxytag: member="at91_pmc.h::PMC_PCDR" ref="a68bfc3402ba2db05d42f9daceeb6c1c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">PMC_PCDR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_PCDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabfa2c6457737acc4cec8fb299b3fe73"></a><!-- doxytag: member="at91_pmc.h::PMC_PCSR_OFF" ref="aabfa2c6457737acc4cec8fb299b3fe73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aabfa2c6457737acc4cec8fb299b3fe73">PMC_PCSR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock status register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9434030020f0c439e6e27c3e1295fb2"></a><!-- doxytag: member="at91_pmc.h::PMC_PCSR" ref="ae9434030020f0c439e6e27c3e1295fb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">PMC_PCSR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_PCSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock status register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a7b9a68c57d873b011eb0cb8a6c85b8f7">CKGR_MOR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Generator Main Oscillator Register.  <a href="#a7b9a68c57d873b011eb0cb8a6c85b8f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a108629f56688058183fff4032ed2a7dd"></a><!-- doxytag: member="at91_pmc.h::CKGR_MOR" ref="a108629f56688058183fff4032ed2a7dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a108629f56688058183fff4032ed2a7dd">CKGR_MOR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + CKGR_MOR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad12a037416ff39c363bfd31910f101c8"></a><!-- doxytag: member="at91_pmc.h::CKGR_MOSCEN" ref="ad12a037416ff39c363bfd31910f101c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ad12a037416ff39c363bfd31910f101c8">CKGR_MOSCEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cb06fba344393bf706c608b4be020ac"></a><!-- doxytag: member="at91_pmc.h::CKGR_OSCBYPASS" ref="a8cb06fba344393bf706c608b4be020ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a8cb06fba344393bf706c608b4be020ac">CKGR_OSCBYPASS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator bypass. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae243efa98328edc3c4427545fc4b1a25"></a><!-- doxytag: member="at91_pmc.h::CKGR_OSCOUNT_MASK" ref="ae243efa98328edc3c4427545fc4b1a25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ae243efa98328edc3c4427545fc4b1a25">CKGR_OSCOUNT_MASK</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator start-up time mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6eff34433896a5d736b3bf133cb5f93"></a><!-- doxytag: member="at91_pmc.h::CKGR_OSCOUNT_SHIFT" ref="aa6eff34433896a5d736b3bf133cb5f93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa6eff34433896a5d736b3bf133cb5f93">CKGR_OSCOUNT_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator start-up time LSB. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#acad3f8a799063831eed5fc02d5a9ce6c">CKGR_MCFR_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Generator Main Clock Frequency Register.  <a href="#acad3f8a799063831eed5fc02d5a9ce6c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac41ecef7cbcca0567b1bdf0bcbd1e745"></a><!-- doxytag: member="at91_pmc.h::CKGR_MCFR" ref="ac41ecef7cbcca0567b1bdf0bcbd1e745" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ac41ecef7cbcca0567b1bdf0bcbd1e745">CKGR_MCFR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + CKGR_MCFR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock frequency register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa30482166cbae15ad218db7ec3c5dfc4"></a><!-- doxytag: member="at91_pmc.h::CKGR_MAINF_MASK" ref="aa30482166cbae15ad218db7ec3c5dfc4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa30482166cbae15ad218db7ec3c5dfc4">CKGR_MAINF_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock frequency mask mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04cfe66750f0e975677569ebb0e8ca18"></a><!-- doxytag: member="at91_pmc.h::CKGR_MAINRDY" ref="a04cfe66750f0e975677569ebb0e8ca18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a04cfe66750f0e975677569ebb0e8ca18">CKGR_MAINRDY</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock ready. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a39c7069b529173a1c7c8ffe32f25a656">CKGR_PLLR_OFF</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Registers.  <a href="#a39c7069b529173a1c7c8ffe32f25a656"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3306a289bc7223f867537a5dde62dbd"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLR" ref="ac3306a289bc7223f867537a5dde62dbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ac3306a289bc7223f867537a5dde62dbd">CKGR_PLLR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + CKGR_PLLR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock generator PLL register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a31c846e9b48aee7f6a315d6592e01f"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV_MASK" ref="a7a31c846e9b48aee7f6a315d6592e01f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a7a31c846e9b48aee7f6a315d6592e01f">CKGR_DIV_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divider. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e4cdfd8f61be29d358e4ba2cf0f249d"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV_SHIFT" ref="a3e4cdfd8f61be29d358e4ba2cf0f249d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a3e4cdfd8f61be29d358e4ba2cf0f249d">CKGR_DIV_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of the divider. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f00eb252e9977c93298bfa77a2e95ad"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV_0" ref="a8f00eb252e9977c93298bfa77a2e95ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a8f00eb252e9977c93298bfa77a2e95ad">CKGR_DIV_0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divider output is 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4795930651d935982c7a71c9c164eec2"></a><!-- doxytag: member="at91_pmc.h::CKGR_DIV_BYPASS" ref="a4795930651d935982c7a71c9c164eec2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a4795930651d935982c7a71c9c164eec2">CKGR_DIV_BYPASS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divider is bypassed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac18ef14efb57bbd3dfe6813b4f6c703e"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLCOUNT_MASK" ref="ac18ef14efb57bbd3dfe6813b4f6c703e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ac18ef14efb57bbd3dfe6813b4f6c703e">CKGR_PLLCOUNT_MASK</a>&#160;&#160;&#160;0x00003F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL counter mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acea22f5f97b598da8709803dee0a9c33"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLCOUNT_SHIFT" ref="acea22f5f97b598da8709803dee0a9c33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#acea22f5f97b598da8709803dee0a9c33">CKGR_PLLCOUNT_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL counter LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fae1b09f41b2ee960d8e2aaf2bdb3c9"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_MASK" ref="a2fae1b09f41b2ee960d8e2aaf2bdb3c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a2fae1b09f41b2ee960d8e2aaf2bdb3c9">CKGR_OUT_MASK</a>&#160;&#160;&#160;0x0000C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output frequency range. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b5d32e0843a443249e5d81a0adff39c"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_0" ref="a6b5d32e0843a443249e5d81a0adff39c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a6b5d32e0843a443249e5d81a0adff39c">CKGR_OUT_0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Please refer to the PLL datasheet. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e69640ceb2aed51469cb575bd24e131"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_1" ref="a5e69640ceb2aed51469cb575bd24e131" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a5e69640ceb2aed51469cb575bd24e131">CKGR_OUT_1</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Please refer to the PLL datasheet. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7daf47ca8ae90dc6034005294700e90"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_2" ref="aa7daf47ca8ae90dc6034005294700e90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa7daf47ca8ae90dc6034005294700e90">CKGR_OUT_2</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Please refer to the PLL datasheet. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2459429323b83909d06cfc0b78f76c65"></a><!-- doxytag: member="at91_pmc.h::CKGR_OUT_3" ref="a2459429323b83909d06cfc0b78f76c65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a2459429323b83909d06cfc0b78f76c65">CKGR_OUT_3</a>&#160;&#160;&#160;0x0000C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Please refer to the PLL datasheet. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a609a253e6e62fe017f0d38691d14bdf2"></a><!-- doxytag: member="at91_pmc.h::CKGR_MUL_MASK" ref="a609a253e6e62fe017f0d38691d14bdf2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a609a253e6e62fe017f0d38691d14bdf2">CKGR_MUL_MASK</a>&#160;&#160;&#160;0x07FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL multiplier. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48024c8fd3189fc9c517d525556fe0fc"></a><!-- doxytag: member="at91_pmc.h::CKGR_MUL_SHIFT" ref="a48024c8fd3189fc9c517d525556fe0fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a48024c8fd3189fc9c517d525556fe0fc">CKGR_MUL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of the PLL multiplier. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace98fc53c3b72ec58b45aa52be3bed35"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV_MASK" ref="ace98fc53c3b72ec58b45aa52be3bed35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ace98fc53c3b72ec58b45aa52be3bed35">CKGR_USBDIV_MASK</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divider for USB clocks. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad36bc14a5e01dabeb8cc09b1f97b9319"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV_1" ref="ad36bc14a5e01dabeb8cc09b1f97b9319" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ad36bc14a5e01dabeb8cc09b1f97b9319">CKGR_USBDIV_1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divider output is PLL clock output. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15c28f8322cd1c4e02dbc0b7e9adae86"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV_2" ref="a15c28f8322cd1c4e02dbc0b7e9adae86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a15c28f8322cd1c4e02dbc0b7e9adae86">CKGR_USBDIV_2</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divider output is PLL clock output divided by 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fb7cc9264ac0b19e9017afa6ee7f4f3"></a><!-- doxytag: member="at91_pmc.h::CKGR_USBDIV_4" ref="a8fb7cc9264ac0b19e9017afa6ee7f4f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a8fb7cc9264ac0b19e9017afa6ee7f4f3">CKGR_USBDIV_4</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divider output is PLL clock output divided by 4. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ab8cf62f8e73b4c8c9fcc0aa84cebcc87">PMC_MCKR_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Register.  <a href="#ab8cf62f8e73b4c8c9fcc0aa84cebcc87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314a6e99b335233bb6335868cf5ea446"></a><!-- doxytag: member="at91_pmc.h::PMC_MCKR" ref="a314a6e99b335233bb6335868cf5ea446" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_MCKR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master clock register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa11f95ad6deb066934f7c0bf0948d98a"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR0_OFF" ref="aa11f95ad6deb066934f7c0bf0948d98a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa11f95ad6deb066934f7c0bf0948d98a">PMC_PCKR0_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 0 register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad31f77d25d3c1063ab6cca30ad6d1dbe"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR0" ref="ad31f77d25d3c1063ab6cca30ad6d1dbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ad31f77d25d3c1063ab6cca30ad6d1dbe">PMC_PCKR0</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_PCKR0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 0 register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accd7ec86a2159b1d15e610383f558f9f"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR1_OFF" ref="accd7ec86a2159b1d15e610383f558f9f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#accd7ec86a2159b1d15e610383f558f9f">PMC_PCKR1_OFF</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 1 register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e6a6aab5584f20b4e170d3fb15567ff"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR1" ref="a5e6a6aab5584f20b4e170d3fb15567ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a5e6a6aab5584f20b4e170d3fb15567ff">PMC_PCKR1</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_PCKR1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 1 register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b27052db01fc1f943a50cd3cac8bf14"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR2_OFF" ref="a8b27052db01fc1f943a50cd3cac8bf14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a8b27052db01fc1f943a50cd3cac8bf14">PMC_PCKR2_OFF</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 2 register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab86dfa5ccdc9662180fcd241d056baf4"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKR2" ref="ab86dfa5ccdc9662180fcd241d056baf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ab86dfa5ccdc9662180fcd241d056baf4">PMC_PCKR2</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_PCKR2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 2 register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65270d194d35d450adcede09540ee9a5"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS_MASK" ref="a65270d194d35d450adcede09540ee9a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a65270d194d35d450adcede09540ee9a5">PMC_CSS_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9f243eea8a3e887e33ce99aebecc54d"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS_SLOW_CLK" ref="aa9f243eea8a3e887e33ce99aebecc54d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa9f243eea8a3e887e33ce99aebecc54d">PMC_CSS_SLOW_CLK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow clock selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa13c221a8f7c7978a2d346201ee5f4b2"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS_MAIN_CLK" ref="aa13c221a8f7c7978a2d346201ee5f4b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa13c221a8f7c7978a2d346201ee5f4b2">PMC_CSS_MAIN_CLK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a683456f2f6594cb145d0af36d988bbc0"></a><!-- doxytag: member="at91_pmc.h::PMC_CSS_PLL_CLK" ref="a683456f2f6594cb145d0af36d988bbc0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a683456f2f6594cb145d0af36d988bbc0">PMC_CSS_PLL_CLK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL clock selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cf7af136ae0805a70815580b89e82ef"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_MASK" ref="a8cf7af136ae0805a70815580b89e82ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a8cf7af136ae0805a70815580b89e82ef">PMC_PRES_MASK</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock prescaler mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad60d87f78f065e4e83afa2c7225d94e9"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_SHIFT" ref="ad60d87f78f065e4e83afa2c7225d94e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ad60d87f78f065e4e83afa2c7225d94e9">PMC_PRES_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock prescaler LSB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52527e7f8dd43fe8e2853461b181c333"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK" ref="a52527e7f8dd43fe8e2853461b181c333" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a52527e7f8dd43fe8e2853461b181c333">PMC_PRES_CLK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock, not divided. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af348fd821a415503c338b1bbf235a484"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_2" ref="af348fd821a415503c338b1bbf235a484" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#af348fd821a415503c338b1bbf235a484">PMC_PRES_CLK_2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf2ecdd58b45a04c5ca5416239e8a171"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_4" ref="aaf2ecdd58b45a04c5ca5416239e8a171" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aaf2ecdd58b45a04c5ca5416239e8a171">PMC_PRES_CLK_4</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2666304fed2bb4bc083b237f8593f4f"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_8" ref="af2666304fed2bb4bc083b237f8593f4f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#af2666304fed2bb4bc083b237f8593f4f">PMC_PRES_CLK_8</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6c3f3b307a0b0717d45f7b42430a980"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_16" ref="ab6c3f3b307a0b0717d45f7b42430a980" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ab6c3f3b307a0b0717d45f7b42430a980">PMC_PRES_CLK_16</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 16. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79ca75b522171320b471294eef2cc0ff"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_32" ref="a79ca75b522171320b471294eef2cc0ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a79ca75b522171320b471294eef2cc0ff">PMC_PRES_CLK_32</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 32. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57b41d94b32255e8054bcd333721a4b7"></a><!-- doxytag: member="at91_pmc.h::PMC_PRES_CLK_64" ref="a57b41d94b32255e8054bcd333721a4b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a57b41d94b32255e8054bcd333721a4b7">PMC_PRES_CLK_64</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 64. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa296bf2932d0b15f2a34a80fec65e473">PMC_IER_OFF</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management Status and Interrupt Registers.  <a href="#aa296bf2932d0b15f2a34a80fec65e473"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c2d24c6c42778ac54cffb0b264c641f"></a><!-- doxytag: member="at91_pmc.h::PMC_IER" ref="a4c2d24c6c42778ac54cffb0b264c641f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a159dcfa85d83a98c45edcb340596a7e1"></a><!-- doxytag: member="at91_pmc.h::PMC_IDR_OFF" ref="a159dcfa85d83a98c45edcb340596a7e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a159dcfa85d83a98c45edcb340596a7e1">PMC_IDR_OFF</a>&#160;&#160;&#160;0x00000064</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae23a907cb7ef6560bf055246a7465722"></a><!-- doxytag: member="at91_pmc.h::PMC_IDR" ref="ae23a907cb7ef6560bf055246a7465722" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10b621b2f1370008816dd0f520ec95fe"></a><!-- doxytag: member="at91_pmc.h::PMC_SR_OFF" ref="a10b621b2f1370008816dd0f520ec95fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a10b621b2f1370008816dd0f520ec95fe">PMC_SR_OFF</a>&#160;&#160;&#160;0x00000068</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa809adcd1690770e60a2395914c18887"></a><!-- doxytag: member="at91_pmc.h::PMC_SR" ref="aa809adcd1690770e60a2395914c18887" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887">PMC_SR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82850084e926bad22ee439d84d02ab00"></a><!-- doxytag: member="at91_pmc.h::PMC_IMR_OFF" ref="a82850084e926bad22ee439d84d02ab00" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a82850084e926bad22ee439d84d02ab00">PMC_IMR_OFF</a>&#160;&#160;&#160;0x0000006C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59741d665166a51370dad4f6bc48431c"></a><!-- doxytag: member="at91_pmc.h::PMC_IMR" ref="a59741d665166a51370dad4f6bc48431c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31b32a734f2343d70cc38a757465dd86"></a><!-- doxytag: member="at91_pmc.h::PMC_MOSCS" ref="a31b32a734f2343d70cc38a757465dd86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a31b32a734f2343d70cc38a757465dd86">PMC_MOSCS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main oscillator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a858de0a8069c7dcbb734b4f6509878"></a><!-- doxytag: member="at91_pmc.h::PMC_LOCK" ref="a3a858de0a8069c7dcbb734b4f6509878" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a3a858de0a8069c7dcbb734b4f6509878">PMC_LOCK</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL lock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8f13ab6bfcbea061e9cba769451922c"></a><!-- doxytag: member="at91_pmc.h::PMC_MCKRDY" ref="ad8f13ab6bfcbea061e9cba769451922c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#ad8f13ab6bfcbea061e9cba769451922c">PMC_MCKRDY</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master clock ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67041b38199ca237da64ae011be2f3d5"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKRDY0" ref="a67041b38199ca237da64ae011be2f3d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a67041b38199ca237da64ae011be2f3d5">PMC_PCKRDY0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 0 ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75692fa03f715930ce1f5608e6926716"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKRDY1" ref="a75692fa03f715930ce1f5608e6926716" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a75692fa03f715930ce1f5608e6926716">PMC_PCKRDY1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 1 ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74dde1449f9a560230d349dfc428c6da"></a><!-- doxytag: member="at91_pmc.h::PMC_PCKRDY2" ref="a74dde1449f9a560230d349dfc428c6da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__pmc_8h.html#a74dde1449f9a560230d349dfc428c6da">PMC_PCKRDY2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 2 ready. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Francesco Sacchi &lt;<a href="mailto:batt@develer.com">batt@develer.com</a>&gt;</dd></dl>
<p>AT91 power management controller. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="acad3f8a799063831eed5fc02d5a9ce6c"></a><!-- doxytag: member="at91_pmc.h::CKGR_MCFR_OFF" ref="acad3f8a799063831eed5fc02d5a9ce6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_OFF&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock Generator Main Clock Frequency Register. </p>
<p>Main clock frequency register offset. </p>

<p>Definition at line <a class="el" href="at91__pmc_8h_source.html#l00114">114</a> of file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b9a68c57d873b011eb0cb8a6c85b8f7"></a><!-- doxytag: member="at91_pmc.h::CKGR_MOR_OFF" ref="a7b9a68c57d873b011eb0cb8a6c85b8f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock Generator Main Oscillator Register. </p>
<p>Main oscillator register offset. </p>

<p>Definition at line <a class="el" href="at91__pmc_8h_source.html#l00103">103</a> of file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39c7069b529173a1c7c8ffe32f25a656"></a><!-- doxytag: member="at91_pmc.h::CKGR_PLLR_OFF" ref="a39c7069b529173a1c7c8ffe32f25a656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_OFF&#160;&#160;&#160;0x0000002C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL Registers. </p>
<p>Clock generator PLL register offset. </p>

<p>Definition at line <a class="el" href="at91__pmc_8h_source.html#l00123">123</a> of file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa296bf2932d0b15f2a34a80fec65e473"></a><!-- doxytag: member="at91_pmc.h::PMC_IER_OFF" ref="aa296bf2932d0b15f2a34a80fec65e473" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_OFF&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Power Management Status and Interrupt Registers. </p>
<p>Interrupt enable register offset. </p>

<p>Definition at line <a class="el" href="at91__pmc_8h_source.html#l00177">177</a> of file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8cf62f8e73b4c8c9fcc0aa84cebcc87"></a><!-- doxytag: member="at91_pmc.h::PMC_MCKR_OFF" ref="ab8cf62f8e73b4c8c9fcc0aa84cebcc87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Master Clock Register. </p>
<p>Master clock register offset. </p>

<p>Definition at line <a class="el" href="at91__pmc_8h_source.html#l00149">149</a> of file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9563c43bdc85dad3052f2ce567c76b9"></a><!-- doxytag: member="at91_pmc.h::PMC_PCER_OFF" ref="af9563c43bdc85dad3052f2ce567c76b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Peripheral Clock Enable, Disable and Status Register. </p>
<p>Peripheral clock enable register offset. </p>

<p>Definition at line <a class="el" href="at91__pmc_8h_source.html#l00093">93</a> of file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac57935782ff7a5f9fa5a901c53807896"></a><!-- doxytag: member="at91_pmc.h::PMC_SCER_OFF" ref="ac57935782ff7a5f9fa5a901c53807896" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System Clock Enable, Disable and Status Register. </p>
<p>System clock enable register offset. </p>

<p>Definition at line <a class="el" href="at91__pmc_8h_source.html#l00077">77</a> of file <a class="el" href="at91__pmc_8h_source.html">at91_pmc.h</a>.</p>

</div>
</div>
</div>


