# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/Tyrion Lannister/Documents/GitHub/Valentin_Antonescu_FPGA-master/proiect_snake_FPGA/modul_snake/VGA_sync.v} 
