
*** Running vivado
    with args -log module_ads7056_led_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source module_ads7056_led_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source module_ads7056_led_0_0.tcl -notrace
Command: synth_design -top module_ads7056_led_0_0 -part xc7a35tcsg324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 316.332 ; gain = 78.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_ads7056_led_0_0' [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/synth/module_ads7056_led_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'led' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-256] done synthesizing module 'led' (1#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_led_0_0' (2#1) [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/synth/module_ads7056_led_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 356.410 ; gain = 118.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 356.410 ; gain = 118.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 641.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/led.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/counter_reg was removed.  [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/new/led.v:44]
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[0]' (FDRE_1) to 'inst/counter_compare_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[1]' (FDRE_1) to 'inst/counter_compare_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[2]' (FDRE_1) to 'inst/counter_compare_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[3]' (FDRE_1) to 'inst/counter_compare_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[4]' (FDRE_1) to 'inst/counter_compare_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[5]' (FDRE_1) to 'inst/counter_compare_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[6]' (FDSE_1) to 'inst/counter_compare_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[7]' (FDRE_1) to 'inst/counter_compare_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[8]' (FDRE_1) to 'inst/counter_compare_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[9]' (FDSE_1) to 'inst/counter_compare_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[10]' (FDRE_1) to 'inst/counter_compare_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[11]' (FDRE_1) to 'inst/counter_compare_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[12]' (FDRE_1) to 'inst/counter_compare_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[13]' (FDRE_1) to 'inst/counter_compare_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[14]' (FDSE_1) to 'inst/counter_compare_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[15]' (FDRE_1) to 'inst/counter_compare_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[16]' (FDSE_1) to 'inst/counter_compare_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[17]' (FDSE_1) to 'inst/counter_compare_reg[18]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/counter_compare_reg[19] )
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[20]' (FDRE_1) to 'inst/counter_compare_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[21]' (FDRE_1) to 'inst/counter_compare_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[22]' (FDRE_1) to 'inst/counter_compare_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[24]' (FDRE_1) to 'inst/counter_compare_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[25]' (FDRE_1) to 'inst/counter_compare_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[26]' (FDRE_1) to 'inst/counter_compare_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[27]' (FDRE_1) to 'inst/counter_compare_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[28]' (FDRE_1) to 'inst/counter_compare_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[29]' (FDRE_1) to 'inst/counter_compare_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/counter_compare_reg[30]' (FDRE_1) to 'inst/counter_compare_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/counter_compare_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/counter_compare_reg[31]) is unused and will be removed from module module_ads7056_led_0_0.
INFO: [Synth 8-3332] Sequential element (inst/counter_compare_reg[19]) is unused and will be removed from module module_ads7056_led_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    34|
|3     |LUT2   |     7|
|4     |LUT3   |    11|
|5     |LUT4   |     6|
|6     |FDRE   |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   105|
|2     |  inst   |led    |   105|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 641.340 ; gain = 118.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 641.340 ; gain = 403.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 641.340 ; gain = 404.484
INFO: [Common 17-1381] The checkpoint 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_led_0_0_synth_1/module_ads7056_led_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_led_0_0_synth_1/module_ads7056_led_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 641.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 01:17:12 2017...
