{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576412764546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576412764555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 17:26:04 2019 " "Processing started: Sun Dec 15 17:26:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576412764555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412764555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412764555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576412765653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576412765653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/naqas/desktop/github/risc-v/riscv_core/riscv.v 18 18 " "Found 18 design units, including 18 entities, in source file /users/naqas/desktop/github/risc-v/riscv_core/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../riscv_core/alu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "2 aluSource " "Found entity 2: aluSource" {  } { { "../riscv_core/aluSource.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../riscv_core/controlUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "4 forwardingUnit " "Found entity 4: forwardingUnit" {  } { { "../riscv_core/forwadingUnit.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDU " "Found entity 5: HDU" {  } { { "../riscv_core/hdu.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "6 immGen " "Found entity 6: immGen" {  } { { "../riscv_core/immGen.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "7 regFile " "Found entity 7: regFile" {  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "../riscv_core/regFile.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "9 DRAM " "Found entity 9: DRAM" {  } { { "../riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "10 IRAM " "Found entity 10: IRAM" {  } { { "../riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "11 WB_MUX " "Found entity 11: WB_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "12 memOut_MUX " "Found entity 12: memOut_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "13 pcIn_MUX " "Found entity 13: pcIn_MUX" {  } { { "../riscv_core/mux.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "14 FPU " "Found entity 14: FPU" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpuController " "Found entity 15: fpuController" {  } { { "../riscv_core/FPU_Controller.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "16 riscv_core " "Found entity 16: riscv_core" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "17 sevSegDec " "Found entity 17: sevSegDec" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""} { "Info" "ISGN_ENTITY_NAME" "18 tb " "Found entity 18: tb" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file fpu_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_add_sub_altbarrel_shift_ltd " "Found entity 1: fpu_add_sub_altbarrel_shift_ltd" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_add_sub_altbarrel_shift_aeb " "Found entity 2: fpu_add_sub_altbarrel_shift_aeb" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_add_sub_altpriority_encoder_3e8 " "Found entity 3: fpu_add_sub_altpriority_encoder_3e8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpu_add_sub_altpriority_encoder_6e8 " "Found entity 4: fpu_add_sub_altpriority_encoder_6e8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpu_add_sub_altpriority_encoder_be8 " "Found entity 5: fpu_add_sub_altpriority_encoder_be8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpu_add_sub_altpriority_encoder_3v7 " "Found entity 6: fpu_add_sub_altpriority_encoder_3v7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpu_add_sub_altpriority_encoder_6v7 " "Found entity 7: fpu_add_sub_altpriority_encoder_6v7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpu_add_sub_altpriority_encoder_bv7 " "Found entity 8: fpu_add_sub_altpriority_encoder_bv7" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpu_add_sub_altpriority_encoder_r08 " "Found entity 9: fpu_add_sub_altpriority_encoder_r08" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpu_add_sub_altpriority_encoder_rf8 " "Found entity 10: fpu_add_sub_altpriority_encoder_rf8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpu_add_sub_altpriority_encoder_qb6 " "Found entity 11: fpu_add_sub_altpriority_encoder_qb6" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpu_add_sub_altpriority_encoder_nh8 " "Found entity 12: fpu_add_sub_altpriority_encoder_nh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpu_add_sub_altpriority_encoder_qh8 " "Found entity 13: fpu_add_sub_altpriority_encoder_qh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpu_add_sub_altpriority_encoder_vh8 " "Found entity 14: fpu_add_sub_altpriority_encoder_vh8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpu_add_sub_altpriority_encoder_fj8 " "Found entity 15: fpu_add_sub_altpriority_encoder_fj8" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpu_add_sub_altpriority_encoder_n28 " "Found entity 16: fpu_add_sub_altpriority_encoder_n28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpu_add_sub_altpriority_encoder_q28 " "Found entity 17: fpu_add_sub_altpriority_encoder_q28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpu_add_sub_altpriority_encoder_v28 " "Found entity 18: fpu_add_sub_altpriority_encoder_v28" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpu_add_sub_altpriority_encoder_f48 " "Found entity 19: fpu_add_sub_altpriority_encoder_f48" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpu_add_sub_altpriority_encoder_e48 " "Found entity 20: fpu_add_sub_altpriority_encoder_e48" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpu_add_sub_altfp_add_sub_run " "Found entity 21: fpu_add_sub_altfp_add_sub_run" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpu_add_sub " "Found entity 22: fpu_add_sub" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_div.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_div_altfp_div_pst_10j " "Found entity 1: fpu_div_altfp_div_pst_10j" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777716 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_div_altfp_div_fkm " "Found entity 2: fpu_div_altfp_div_fkm" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 1036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777716 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_div " "Found entity 3: fpu_div" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 1103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_mult_altfp_mult_4dr " "Found entity 1: fpu_mult_altfp_mult_4dr" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777760 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_mult " "Found entity 2: fpu_mult" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sqrt.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sqrt_alt_sqrt_block_ocb " "Found entity 1: fpu_sqrt_alt_sqrt_block_ocb" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777807 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_sqrt_altfp_sqrt_0cf " "Found entity 2: fpu_sqrt_altfp_sqrt_0cf" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 1081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777807 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_sqrt " "Found entity 3: fpu_sqrt" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 1845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_compare.v 2 2 " "Found 2 design units, including 2 entities, in source file fpu_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_compare_altfp_compare_4rc " "Found entity 1: fpu_compare_altfp_compare_4rc" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777850 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_compare " "Found entity 2: fpu_compare" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_convert.v 12 12 " "Found 12 design units, including 12 entities, in source file fpu_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_convert_altbarrel_shift_fof " "Found entity 1: fpu_convert_altbarrel_shift_fof" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_convert_altpriority_encoder_3e8 " "Found entity 2: fpu_convert_altpriority_encoder_3e8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_convert_altpriority_encoder_6e8 " "Found entity 3: fpu_convert_altpriority_encoder_6e8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpu_convert_altpriority_encoder_be8 " "Found entity 4: fpu_convert_altpriority_encoder_be8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpu_convert_altpriority_encoder_rf8 " "Found entity 5: fpu_convert_altpriority_encoder_rf8" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpu_convert_altpriority_encoder_3v7 " "Found entity 6: fpu_convert_altpriority_encoder_3v7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpu_convert_altpriority_encoder_6v7 " "Found entity 7: fpu_convert_altpriority_encoder_6v7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpu_convert_altpriority_encoder_bv7 " "Found entity 8: fpu_convert_altpriority_encoder_bv7" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpu_convert_altpriority_encoder_r08 " "Found entity 9: fpu_convert_altpriority_encoder_r08" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpu_convert_altpriority_encoder_qb6 " "Found entity 10: fpu_convert_altpriority_encoder_qb6" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpu_convert_altfp_convert_lsn " "Found entity 11: fpu_convert_altfp_convert_lsn" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpu_convert " "Found entity 12: fpu_convert" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_convert_float_integer.v 3 3 " "Found 3 design units, including 3 entities, in source file fpu_convert_float_integer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_convert_float_integer_altbarrel_shift_kof " "Found entity 1: fpu_convert_float_integer_altbarrel_shift_kof" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777954 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpu_convert_float_integer_altfp_convert_s3q " "Found entity 2: fpu_convert_float_integer_altfp_convert_s3q" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777954 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpu_convert_float_integer " "Found entity 3: fpu_convert_float_integer" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412777954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412777954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_core " "Elaborating entity \"riscv_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576412778934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv.v(99) " "Verilog HDL assignment warning at riscv.v(99): truncated value with size 32 to match size of target (1)" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576412778936 "|riscv_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIn_MUX pcIn_MUX:pcIn_MUX " "Elaborating entity \"pcIn_MUX\" for hierarchy \"pcIn_MUX:pcIn_MUX\"" {  } { { "../riscv_core/riscv.v" "pcIn_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:pc " "Elaborating entity \"register\" for hierarchy \"register:pc\"" {  } { { "../riscv_core/riscv.v" "pc" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM IRAM:imem " "Elaborating entity \"IRAM\" for hierarchy \"IRAM:imem\"" {  } { { "../riscv_core/riscv.v" "imem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779060 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 IRAM.v(11) " "Verilog HDL warning at IRAM.v(11): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../riscv_core/IRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576412779066 "|riscv_core|IRAM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IF_ID " "Elaborating entity \"register\" for hierarchy \"register:IF_ID\"" {  } { { "../riscv_core/riscv.v" "IF_ID" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"regFile:rf\"" {  } { { "../riscv_core/riscv.v" "rf" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:immGen " "Elaborating entity \"immGen\" for hierarchy \"immGen:immGen\"" {  } { { "../riscv_core/riscv.v" "immGen" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU\"" {  } { { "../riscv_core/riscv.v" "CU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ID_EX " "Elaborating entity \"register\" for hierarchy \"register:ID_EX\"" {  } { { "../riscv_core/riscv.v" "ID_EX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluSource aluSource:aluSource " "Elaborating entity \"aluSource\" for hierarchy \"aluSource:aluSource\"" {  } { { "../riscv_core/riscv.v" "aluSource" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../riscv_core/riscv.v" "alu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuController fpuController:fpuController " "Elaborating entity \"fpuController\" for hierarchy \"fpuController:fpuController\"" {  } { { "../riscv_core/riscv.v" "fpuController" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU FPU:fpu " "Elaborating entity \"FPU\" for hierarchy \"FPU:fpu\"" {  } { { "../riscv_core/riscv.v" "fpu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779278 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FCVT_W_SU FPU.v(14) " "Verilog HDL warning at FPU.v(14): object FCVT_W_SU used but never assigned" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1576412779279 "|riscv_core|FPU:fpu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FCVT_S_WU FPU.v(14) " "Verilog HDL warning at FPU.v(14): object FCVT_S_WU used but never assigned" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1576412779279 "|riscv_core|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FCVT_W_SU 0 FPU.v(14) " "Net \"FCVT_W_SU\" at FPU.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576412779283 "|riscv_core|FPU:fpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FCVT_S_WU 0 FPU.v(14) " "Net \"FCVT_S_WU\" at FPU.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../riscv_core/FPU.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576412779283 "|riscv_core|FPU:fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst " "Elaborating entity \"fpu_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_add_sub_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altfp_add_sub_run FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component " "Elaborating entity \"fpu_add_sub_altfp_add_sub_run\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\"" {  } { { "fpu_add_sub.v" "fpu_add_sub_altfp_add_sub_run_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altbarrel_shift_ltd FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"fpu_add_sub_altbarrel_shift_ltd\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "fpu_add_sub.v" "lbarrel_shift" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altbarrel_shift_aeb FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"fpu_add_sub_altbarrel_shift_aeb\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "fpu_add_sub.v" "rbarrel_shift" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_qb6 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fpu_add_sub_altpriority_encoder_qb6\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "fpu_add_sub.v" "leading_zeroes_cnt" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_r08 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_r08\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "fpu_add_sub.v" "altpriority_encoder7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_be8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_be8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fpu_add_sub.v" "altpriority_encoder10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_6e8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_6e8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fpu_add_sub.v" "altpriority_encoder11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_3e8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder11\|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_3e8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10\|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder11\|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fpu_add_sub.v" "altpriority_encoder13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_bv7 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_bv7\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fpu_add_sub.v" "altpriority_encoder9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_6v7 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_6v7\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fpu_add_sub.v" "altpriority_encoder15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_3v7 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder15\|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_3v7\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7\|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9\|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder15\|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fpu_add_sub.v" "altpriority_encoder17" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_rf8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_rf8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "fpu_add_sub.v" "altpriority_encoder8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_e48 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fpu_add_sub_altpriority_encoder_e48\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "fpu_add_sub.v" "trailing_zeros_cnt" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_fj8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_fj8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "fpu_add_sub.v" "altpriority_encoder21" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_vh8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_vh8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "fpu_add_sub.v" "altpriority_encoder23" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_qh8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_qh8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fpu_add_sub.v" "altpriority_encoder25" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_nh8 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_nh8\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21\|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23\|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25\|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fpu_add_sub.v" "altpriority_encoder27" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_f48 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_f48\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "fpu_add_sub.v" "altpriority_encoder22" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_v28 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_v28\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "fpu_add_sub.v" "altpriority_encoder30" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_q28 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_q28\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fpu_add_sub.v" "altpriority_encoder32" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add_sub_altpriority_encoder_n28 FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder32\|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fpu_add_sub_altpriority_encoder_n28\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22\|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30\|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder32\|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fpu_add_sub.v" "altpriority_encoder34" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412779907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_add_sub.v" "add_sub1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1881 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780002 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1881 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_soe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_add_sub.v" "add_sub3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1931 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780126 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1931 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4\"" {  } { { "fpu_add_sub.v" "add_sub4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1956 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780216 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1956 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_add_sub.v" "add_sub5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1981 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780303 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 1981 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2lh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fpu_add_sub.v" "man_2comp_res_lower" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2024 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780404 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2024 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2eh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2eh FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated " "Elaborating entity \"add_sub_2eh\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fpu_add_sub.v" "man_2comp_res_upper0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2041 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780489 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2041 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_7vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7vg FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated " "Elaborating entity \"add_sub_7vg\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fpu_add_sub.v" "man_2comp_res_upper1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2058 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780572 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2058 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fpu_add_sub.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780649 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fpu_add_sub.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780736 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpu_add_sub.v" "trailing_zeros_limit_comparator" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2185 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780864 ""}  } { { "fpu_add_sub.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v" 2185 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412780924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412780924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"FPU:fpu\|fpu_add_sub:fpu_add_sub_inst\|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mult FPU:fpu\|fpu_mult:fpu_mult_inst " "Elaborating entity \"fpu_mult\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_mult_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mult_altfp_mult_4dr FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component " "Elaborating entity \"fpu_mult_altfp_mult_4dr\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\"" {  } { { "fpu_mult.v" "fpu_mult_altfp_mult_4dr_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpu_mult.v" "exp_add_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 425 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412780967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412780967 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 425 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412780967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgd " "Found entity 1: add_sub_jgd" {  } { { "db/add_sub_jgd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_jgd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgd FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated " "Elaborating entity \"add_sub_jgd\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpu_mult.v" "exp_adj_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 449 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781052 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 449 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_kka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpu_mult.v" "exp_bias_subtr" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781137 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpu_mult.v" "man_round_adder" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 498 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781222 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 498 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult\"" {  } { { "fpu_mult.v" "man_product2_mult" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult\"" {  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 520 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781366 ""}  } { { "fpu_mult.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v" 520 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ct " "Found entity 1: mult_6ct" {  } { { "db/mult_6ct.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6ct FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated " "Elaborating entity \"mult_6ct\" for hierarchy \"FPU:fpu\|fpu_mult:fpu_mult_inst\|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div FPU:fpu\|fpu_div:fpu_div_inst " "Elaborating entity \"fpu_div\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_div_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div_altfp_div_fkm FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component " "Elaborating entity \"fpu_div_altfp_div_fkm\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\"" {  } { { "fpu_div.v" "fpu_div_altfp_div_fkm_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div_altfp_div_pst_10j FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1 " "Elaborating entity \"fpu_div_altfp_div_pst_10j\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\"" {  } { { "fpu_div.v" "altfp_div_pst1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpu_div.v" "altsyncram3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 254 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpu_div.hex " "Parameter \"init_file\" = \"fpu_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781583 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 254 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hav.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hav.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hav " "Found entity 1: altsyncram_hav" {  } { { "db/altsyncram_hav.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_hav.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hav FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_hav:auto_generated " "Elaborating entity \"altsyncram_hav\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_hav:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpu_div.v" "bias_addition" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 722 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781721 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 722 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mhi " "Found entity 1: add_sub_mhi" {  } { { "db/add_sub_mhi.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_mhi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mhi FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated " "Elaborating entity \"add_sub_mhi\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpu_div.v" "exp_sub" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 748 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781809 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 748 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpu_div.v" "quotient_process" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 774 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781897 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 774 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3bf " "Found entity 1: add_sub_3bf" {  } { { "db/add_sub_3bf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3bf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412781962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412781962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3bf FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_3bf:auto_generated " "Elaborating entity \"add_sub_3bf\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_3bf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpu_div.v" "remainder_sub_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 799 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412781986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412781986 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 799 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412781986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b1f " "Found entity 1: add_sub_b1f" {  } { { "db/add_sub_b1f.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_b1f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b1f FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_b1f:auto_generated " "Elaborating entity \"add_sub_b1f\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_b1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpu_div.v" "cmpr2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782076 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5gg " "Found entity 1: cmpr_5gg" {  } { { "db/cmpr_5gg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_5gg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5gg FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_5gg:auto_generated " "Elaborating entity \"cmpr_5gg\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_5gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpu_div.v" "a1_prod" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 847 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782164 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 847 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k5s " "Found entity 1: mult_k5s" {  } { { "db/mult_k5s.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_k5s FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_k5s:auto_generated " "Elaborating entity \"mult_k5s\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_k5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpu_div.v" "b1_prod" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 873 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782261 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 873 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i5s " "Found entity 1: mult_i5s" {  } { { "db/mult_i5s.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i5s FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_i5s:auto_generated " "Elaborating entity \"mult_i5s\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_i5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpu_div.v" "q_partial_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 899 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782359 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 899 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r5s " "Found entity 1: mult_r5s" {  } { { "db/mult_r5s.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_r5s FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated " "Elaborating entity \"mult_r5s\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpu_div.v" "remainder_mult_0" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 951 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782478 ""}  } { { "fpu_div.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v" 951 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5s " "Found entity 1: mult_p5s" {  } { { "db/mult_p5s.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_p5s FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_p5s:auto_generated " "Elaborating entity \"mult_p5s\" for hierarchy \"FPU:fpu\|fpu_div:fpu_div_inst\|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component\|fpu_div_altfp_div_pst_10j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_p5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_compare FPU:fpu\|fpu_compare:fpu_compare_inst " "Elaborating entity \"fpu_compare\" for hierarchy \"FPU:fpu\|fpu_compare:fpu_compare_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_compare_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_compare_altfp_compare_4rc FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component " "Elaborating entity \"fpu_compare_altfp_compare_4rc\" for hierarchy \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\"" {  } { { "fpu_compare.v" "fpu_compare_altfp_compare_4rc_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1\"" {  } { { "fpu_compare.v" "cmpr1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1\"" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782596 ""}  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rog " "Found entity 1: cmpr_rog" {  } { { "db/cmpr_rog.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_rog.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rog FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1\|cmpr_rog:auto_generated " "Elaborating entity \"cmpr_rog\" for hierarchy \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr1\|cmpr_rog:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4\"" {  } { { "fpu_compare.v" "cmpr4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4\"" {  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 272 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782726 ""}  } { { "fpu_compare.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v" 272 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qog " "Found entity 1: cmpr_qog" {  } { { "db/cmpr_qog.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_qog.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qog FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4\|cmpr_qog:auto_generated " "Elaborating entity \"cmpr_qog\" for hierarchy \"FPU:fpu\|fpu_compare:fpu_compare_inst\|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component\|lpm_compare:cmpr4\|cmpr_qog:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt FPU:fpu\|fpu_sqrt:fpu_sqrt_inst " "Elaborating entity \"fpu_sqrt\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_sqrt_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt_altfp_sqrt_0cf FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component " "Elaborating entity \"fpu_sqrt_altfp_sqrt_0cf\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\"" {  } { { "fpu_sqrt.v" "fpu_sqrt_altfp_sqrt_0cf_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sqrt_alt_sqrt_block_ocb FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2 " "Elaborating entity \"fpu_sqrt_alt_sqrt_block_ocb\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\"" {  } { { "fpu_sqrt.v" "alt_sqrt_block2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "fpu_sqrt.v" "add_sub10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 392 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782847 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 392 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ged.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ged.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ged " "Found entity 1: add_sub_ged" {  } { { "db/add_sub_ged.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ged.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412782913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412782913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ged FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_ged:auto_generated " "Elaborating entity \"add_sub_ged\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_ged:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "fpu_sqrt.v" "add_sub11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412782938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412782938 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412782938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ofd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ofd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ofd " "Found entity 1: add_sub_ofd" {  } { { "db/add_sub_ofd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ofd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ofd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_ofd:auto_generated " "Elaborating entity \"add_sub_ofd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_ofd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "fpu_sqrt.v" "add_sub12" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 442 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783028 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 442 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pfd " "Found entity 1: add_sub_pfd" {  } { { "db/add_sub_pfd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_pfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pfd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_pfd:auto_generated " "Elaborating entity \"add_sub_pfd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_pfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "fpu_sqrt.v" "add_sub13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 467 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783118 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 467 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfd " "Found entity 1: add_sub_qfd" {  } { { "db/add_sub_qfd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_qfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qfd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_qfd:auto_generated " "Elaborating entity \"add_sub_qfd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_qfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "fpu_sqrt.v" "add_sub14" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783209 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfd " "Found entity 1: add_sub_rfd" {  } { { "db/add_sub_rfd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_rfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rfd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_rfd:auto_generated " "Elaborating entity \"add_sub_rfd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_rfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "fpu_sqrt.v" "add_sub15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 517 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783299 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 517 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sfd " "Found entity 1: add_sub_sfd" {  } { { "db/add_sub_sfd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_sfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sfd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_sfd:auto_generated " "Elaborating entity \"add_sub_sfd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_sfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "fpu_sqrt.v" "add_sub19" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783452 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tfd " "Found entity 1: add_sub_tfd" {  } { { "db/add_sub_tfd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_tfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tfd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_tfd:auto_generated " "Elaborating entity \"add_sub_tfd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_tfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "fpu_sqrt.v" "add_sub20" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783545 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufd " "Found entity 1: add_sub_ufd" {  } { { "db/add_sub_ufd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ufd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ufd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_ufd:auto_generated " "Elaborating entity \"add_sub_ufd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_ufd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "fpu_sqrt.v" "add_sub21" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783635 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfd " "Found entity 1: add_sub_vfd" {  } { { "db/add_sub_vfd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_vfd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vfd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_vfd:auto_generated " "Elaborating entity \"add_sub_vfd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_vfd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "fpu_sqrt.v" "add_sub22" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783731 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0gd " "Found entity 1: add_sub_0gd" {  } { { "db/add_sub_0gd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_0gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0gd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_0gd:auto_generated " "Elaborating entity \"add_sub_0gd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_0gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "fpu_sqrt.v" "add_sub23" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 717 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783825 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 717 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1gd " "Found entity 1: add_sub_1gd" {  } { { "db/add_sub_1gd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_1gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1gd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_1gd:auto_generated " "Elaborating entity \"add_sub_1gd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_1gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "fpu_sqrt.v" "add_sub24" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412783919 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412783919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2gd " "Found entity 1: add_sub_2gd" {  } { { "db/add_sub_2gd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412783984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412783984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2gd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_2gd:auto_generated " "Elaborating entity \"add_sub_2gd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_2gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412783988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "fpu_sqrt.v" "add_sub25" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784012 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3gd " "Found entity 1: add_sub_3gd" {  } { { "db/add_sub_3gd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3gd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_3gd:auto_generated " "Elaborating entity \"add_sub_3gd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_3gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "fpu_sqrt.v" "add_sub26" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784107 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4gd " "Found entity 1: add_sub_4gd" {  } { { "db/add_sub_4gd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_4gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4gd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_4gd:auto_generated " "Elaborating entity \"add_sub_4gd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_4gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "fpu_sqrt.v" "add_sub27" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 817 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784200 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 817 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5gd " "Found entity 1: add_sub_5gd" {  } { { "db/add_sub_5gd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_5gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5gd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_5gd:auto_generated " "Elaborating entity \"add_sub_5gd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_5gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "fpu_sqrt.v" "add_sub28" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 842 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784296 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 842 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6gd " "Found entity 1: add_sub_6gd" {  } { { "db/add_sub_6gd.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_6gd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6gd FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_6gd:auto_generated " "Elaborating entity \"add_sub_6gd\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_6gd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "fpu_sqrt.v" "add_sub4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 867 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784389 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 867 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aed " "Found entity 1: add_sub_aed" {  } { { "db/add_sub_aed.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_aed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aed FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_aed:auto_generated " "Elaborating entity \"add_sub_aed\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_aed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "fpu_sqrt.v" "add_sub5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 892 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784483 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 892 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bed " "Found entity 1: add_sub_bed" {  } { { "db/add_sub_bed.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_bed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bed FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_bed:auto_generated " "Elaborating entity \"add_sub_bed\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_bed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "fpu_sqrt.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 917 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784578 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 917 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ced.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ced.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ced " "Found entity 1: add_sub_ced" {  } { { "db/add_sub_ced.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ced.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ced FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_ced:auto_generated " "Elaborating entity \"add_sub_ced\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_ced:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "fpu_sqrt.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 942 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784673 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 942 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ded.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ded.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ded " "Found entity 1: add_sub_ded" {  } { { "db/add_sub_ded.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ded.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ded FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_ded:auto_generated " "Elaborating entity \"add_sub_ded\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_ded:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "fpu_sqrt.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784772 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eed " "Found entity 1: add_sub_eed" {  } { { "db/add_sub_eed.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_eed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eed FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_eed:auto_generated " "Elaborating entity \"add_sub_eed\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_eed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "fpu_sqrt.v" "add_sub9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 992 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412784866 ""}  } { { "fpu_sqrt.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v" 992 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412784866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fed " "Found entity 1: add_sub_fed" {  } { { "db/add_sub_fed.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_fed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412784931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412784931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fed FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_fed:auto_generated " "Elaborating entity \"add_sub_fed\" for hierarchy \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_fed:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412784936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert FPU:fpu\|fpu_convert:fpu_convert_inst " "Elaborating entity \"fpu_convert\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_convert_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altfp_convert_lsn FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component " "Elaborating entity \"fpu_convert_altfp_convert_lsn\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\"" {  } { { "fpu_convert.v" "fpu_convert_altfp_convert_lsn_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altbarrel_shift_fof FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"fpu_convert_altbarrel_shift_fof\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "fpu_convert.v" "altbarrel_shift5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_qb6 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"fpu_convert_altpriority_encoder_qb6\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "fpu_convert.v" "altpriority_encoder2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_rf8 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"fpu_convert_altpriority_encoder_rf8\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "fpu_convert.v" "altpriority_encoder10" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_be8 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"fpu_convert_altpriority_encoder_be8\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "fpu_convert.v" "altpriority_encoder11" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_6e8 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"fpu_convert_altpriority_encoder_6e8\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "fpu_convert.v" "altpriority_encoder13" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_3e8 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"fpu_convert_altpriority_encoder_3e8\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10\|fpu_convert_altpriority_encoder_be8:altpriority_encoder11\|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13\|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "fpu_convert.v" "altpriority_encoder15" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_r08 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"fpu_convert_altpriority_encoder_r08\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "fpu_convert.v" "altpriority_encoder9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_bv7 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"fpu_convert_altpriority_encoder_bv7\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "fpu_convert.v" "altpriority_encoder17" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_6v7 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"fpu_convert_altpriority_encoder_6v7\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "fpu_convert.v" "altpriority_encoder19" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_altpriority_encoder_3v7 FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"fpu_convert_altpriority_encoder_3v7\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2\|fpu_convert_altpriority_encoder_r08:altpriority_encoder9\|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17\|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19\|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "fpu_convert.v" "altpriority_encoder21" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_convert.v" "add_sub1" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785336 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412785336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_npe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_npe " "Found entity 1: add_sub_npe" {  } { { "db/add_sub_npe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_npe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412785403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412785403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_npe FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated " "Elaborating entity \"add_sub_npe\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_convert.v" "add_sub3" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 685 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785431 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 685 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412785431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpe " "Found entity 1: add_sub_cpe" {  } { { "db/add_sub_cpe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_cpe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412785498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412785498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpe FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\|add_sub_cpe:auto_generated " "Elaborating entity \"add_sub_cpe\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub3\|add_sub_cpe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_convert.v" "add_sub6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785526 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412785526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h8f " "Found entity 1: add_sub_h8f" {  } { { "db/add_sub_h8f.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_h8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412785593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412785593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h8f FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\|add_sub_h8f:auto_generated " "Elaborating entity \"add_sub_h8f\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub6\|add_sub_h8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 760 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785643 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 760 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412785643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_boe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_boe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_boe " "Found entity 1: add_sub_boe" {  } { { "db/add_sub_boe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_boe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412785713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412785713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_boe FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\|add_sub_boe:auto_generated " "Elaborating entity \"add_sub_boe\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_add_sub:add_sub8\|add_sub_boe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4\"" {  } { { "fpu_convert.v" "cmpr4" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4\"" {  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 786 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785745 ""}  } { { "fpu_convert.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v" 786 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412785745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oeg " "Found entity 1: cmpr_oeg" {  } { { "db/cmpr_oeg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_oeg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412785816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412785816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oeg FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4\|cmpr_oeg:auto_generated " "Elaborating entity \"cmpr_oeg\" for hierarchy \"FPU:fpu\|fpu_convert:fpu_convert_inst\|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component\|lpm_compare:cmpr4\|cmpr_oeg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst " "Elaborating entity \"fpu_convert_float_integer\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\"" {  } { { "../riscv_core/FPU.v" "fpu_convert_float_integer_inst" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer_altfp_convert_s3q FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component " "Elaborating entity \"fpu_convert_float_integer_altfp_convert_s3q\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\"" {  } { { "fpu_convert_float_integer.v" "fpu_convert_float_integer_altfp_convert_s3q_component" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_convert_float_integer_altbarrel_shift_kof FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6 " "Elaborating entity \"fpu_convert_float_integer_altbarrel_shift_kof\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6\"" {  } { { "fpu_convert_float_integer.v" "altbarrel_shift6" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_convert_float_integer.v" "add_sub5" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 683 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785899 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 683 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412785899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9oe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9oe " "Found entity 1: add_sub_9oe" {  } { { "db/add_sub_9oe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_9oe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412785967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412785967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9oe FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5\|add_sub_9oe:auto_generated " "Elaborating entity \"add_sub_9oe\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub5\|add_sub_9oe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_convert_float_integer.v" "add_sub7" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412785996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412785996 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412785996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i8f " "Found entity 1: add_sub_i8f" {  } { { "db/add_sub_i8f.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_i8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412786064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412786064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i8f FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7\|add_sub_i8f:auto_generated " "Elaborating entity \"add_sub_i8f\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub7\|add_sub_i8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert_float_integer.v" "add_sub8" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 733 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786094 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 733 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412786094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k8f " "Found entity 1: add_sub_k8f" {  } { { "db/add_sub_k8f.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_k8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412786161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412786161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k8f FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8\|add_sub_k8f:auto_generated " "Elaborating entity \"add_sub_k8f\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub8\|add_sub_k8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9\"" {  } { { "fpu_convert_float_integer.v" "add_sub9" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 758 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786190 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 758 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412786190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qpe " "Found entity 1: add_sub_qpe" {  } { { "db/add_sub_qpe.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_qpe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412786257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412786257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qpe FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9\|add_sub_qpe:auto_generated " "Elaborating entity \"add_sub_qpe\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_add_sub:add_sub9\|add_sub_qpe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2\"" {  } { { "fpu_convert_float_integer.v" "cmpr2" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786304 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412786304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_heg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_heg " "Found entity 1: cmpr_heg" {  } { { "db/cmpr_heg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_heg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412786370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412786370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_heg FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2\|cmpr_heg:auto_generated " "Elaborating entity \"cmpr_heg\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:cmpr2\|cmpr_heg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare\"" {  } { { "fpu_convert_float_integer.v" "max_shift_compare" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare\"" {  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 859 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412786416 ""}  } { { "fpu_convert_float_integer.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v" 859 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412786416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ieg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ieg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ieg " "Found entity 1: cmpr_ieg" {  } { { "db/cmpr_ieg.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_ieg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412786481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412786481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ieg FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare\|cmpr_ieg:auto_generated " "Elaborating entity \"cmpr_ieg\" for hierarchy \"FPU:fpu\|fpu_convert_float_integer:fpu_convert_float_integer_inst\|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component\|lpm_compare:max_shift_compare\|cmpr_ieg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:EX_MEM " "Elaborating entity \"register\" for hierarchy \"register:EX_MEM\"" {  } { { "../riscv_core/riscv.v" "EX_MEM" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM DRAM:dmem " "Elaborating entity \"DRAM\" for hierarchy \"DRAM:dmem\"" {  } { { "../riscv_core/riscv.v" "dmem" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786530 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 511 DRAM.v(13) " "Verilog HDL warning at DRAM.v(13): number of words (2) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../riscv_core/DRAM.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576412786537 "|riscv_core|DRAM:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memOut_MUX memOut_MUX:memOut_MUX " "Elaborating entity \"memOut_MUX\" for hierarchy \"memOut_MUX:memOut_MUX\"" {  } { { "../riscv_core/riscv.v" "memOut_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:MEM_WB " "Elaborating entity \"register\" for hierarchy \"register:MEM_WB\"" {  } { { "../riscv_core/riscv.v" "MEM_WB" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MUX WB_MUX:WB_MUX " "Elaborating entity \"WB_MUX\" for hierarchy \"WB_MUX:WB_MUX\"" {  } { { "../riscv_core/riscv.v" "WB_MUX" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU HDU:HDU " "Elaborating entity \"HDU\" for hierarchy \"HDU:HDU\"" {  } { { "../riscv_core/riscv.v" "HDU" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:fu " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:fu\"" {  } { { "../riscv_core/riscv.v" "fu" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412786661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576412788525 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_DRAM_ceed8afa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_DRAM_ceed8afa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576412788598 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DRAM:dmem\|MEM_rtl_0 " "Inferred RAM node \"DRAM:dmem\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576412788598 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_DRAM_ceed8afa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_DRAM_ceed8afa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576412788609 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "regFile:float_rf\|registers_rtl_0 " "Inferred dual-clock RAM node \"regFile:float_rf\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576412788610 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "regFile:float_rf\|registers_rtl_1 " "Inferred dual-clock RAM node \"regFile:float_rf\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576412788611 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "regFile:rf\|registers_rtl_0 " "Inferred dual-clock RAM node \"regFile:rf\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576412788611 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "regFile:rf\|registers_rtl_1 " "Inferred dual-clock RAM node \"regFile:rf\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576412788611 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DRAM:dmem\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DRAM:dmem\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_DRAM_ceed8afa.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_DRAM_ceed8afa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regFile:float_rf\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"regFile:float_rf\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regFile:float_rf\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"regFile:float_rf\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regFile:rf\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"regFile:rf\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regFile:rf\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"regFile:rf\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IRAM:imem\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IRAM:imem\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_IRAM_c4ed73f3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|exp_ff20c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|exp_ff20c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576412790646 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576412790646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAM:dmem\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"DRAM:dmem\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412790680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAM:dmem\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"DRAM:dmem\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_DRAM_ceed8afa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_DRAM_ceed8afa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790681 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412790681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8o1 " "Found entity 1: altsyncram_o8o1" {  } { { "db/altsyncram_o8o1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_o8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412790766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412790766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regFile:float_rf\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"regFile:float_rf\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412790796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regFile:float_rf\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"regFile:float_rf\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_regFile_4c8ea16e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_regFile_4c8ea16e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412790796 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412790796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ben1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ben1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ben1 " "Found entity 1: altsyncram_ben1" {  } { { "db/altsyncram_ben1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_ben1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412790882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412790882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IRAM:imem\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"IRAM:imem\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412791011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IRAM:imem\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"IRAM:imem\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_IRAM_c4ed73f3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412791011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_had1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_had1 " "Found entity 1: altsyncram_had1" {  } { { "db/altsyncram_had1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_had1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412791091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412791091 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_IRAM_c4ed73f3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576412791103 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_IRAM_c4ed73f3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_IRAM_c4ed73f3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576412791109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|altshift_taps:exp_ff20c_rtl_0 " "Elaborated megafunction instantiation \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|altshift_taps:exp_ff20c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412791471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|altshift_taps:exp_ff20c_rtl_0 " "Instantiated megafunction \"FPU:fpu\|fpu_sqrt:fpu_sqrt_inst\|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component\|altshift_taps:exp_ff20c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576412791472 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576412791472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aev " "Found entity 1: shift_taps_aev" {  } { { "db/shift_taps_aev.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/shift_taps_aev.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412791547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412791547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bic1 " "Found entity 1: altsyncram_bic1" {  } { { "db/altsyncram_bic1.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_bic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412791624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412791624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjf " "Found entity 1: cntr_bjf" {  } { { "db/cntr_bjf.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cntr_bjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412791704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412791704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412791779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412791779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v2h " "Found entity 1: cntr_v2h" {  } { { "db/cntr_v2h.tdf" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cntr_v2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576412791863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412791863 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[8\] GND " "Pin \"av_writedata\[8\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[9\] GND " "Pin \"av_writedata\[9\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[10\] GND " "Pin \"av_writedata\[10\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[11\] GND " "Pin \"av_writedata\[11\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[12\] GND " "Pin \"av_writedata\[12\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[13\] GND " "Pin \"av_writedata\[13\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[14\] GND " "Pin \"av_writedata\[14\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[15\] GND " "Pin \"av_writedata\[15\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[16\] GND " "Pin \"av_writedata\[16\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[17\] GND " "Pin \"av_writedata\[17\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[18\] GND " "Pin \"av_writedata\[18\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[19\] GND " "Pin \"av_writedata\[19\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[20\] GND " "Pin \"av_writedata\[20\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[21\] GND " "Pin \"av_writedata\[21\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[22\] GND " "Pin \"av_writedata\[22\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[23\] GND " "Pin \"av_writedata\[23\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[24\] GND " "Pin \"av_writedata\[24\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[25\] GND " "Pin \"av_writedata\[25\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[26\] GND " "Pin \"av_writedata\[26\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[27\] GND " "Pin \"av_writedata\[27\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[28\] GND " "Pin \"av_writedata\[28\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[29\] GND " "Pin \"av_writedata\[29\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[30\] GND " "Pin \"av_writedata\[30\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "av_writedata\[31\] GND " "Pin \"av_writedata\[31\]\" is stuck at GND" {  } { { "../riscv_core/riscv.v" "" { Text "C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576412795623 "|riscv_core|av_writedata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576412795623 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576412799974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576412802131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576412802131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4744 " "Implemented 4744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576412802753 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576412802753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4455 " "Implemented 4455 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576412802753 ""} { "Info" "ICUT_CUT_TM_RAMS" "211 " "Implemented 211 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576412802753 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1576412802753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576412802753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576412802850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 17:26:42 2019 " "Processing ended: Sun Dec 15 17:26:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576412802850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576412802850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576412802850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576412802850 ""}
