INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2023.1/Projects/DRCDeliverablePlatform/project_1.srcs/sources_1/new/DAC_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DAC_CTRL'
