#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Nov 16 00:22:57 2022
# Process ID: 7052
# Current directory: C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.runs/synth_1/top.vds
# Journal file: C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 358.824 ; gain = 100.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/clock_divider.v:23]
	Parameter div_val bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/clock_divider.v:23]
	Parameter div_val bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/Binary-to-Binary-Coded-Decimal/src/bin_to_bcd.srcs/sources_1/new/bin_to_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (3#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/Binary-to-Binary-Coded-Decimal/src/bin_to_bcd.srcs/sources_1/new/bin_to_bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_controller' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/new/seven_seg_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'refresh_counter' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/refresh_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'refresh_counter' (4#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/refresh_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'anode_control' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anode_control' (5#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/anode_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd_control' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_control.v:3]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_control.v:12]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_control.v:12]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_control.v:12]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_control.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bcd_control' (6#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_cathodes' [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_to_cathodes.v:3]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_to_cathodes.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_cathodes' (7#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/bcd_to_cathodes.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_controller' (8#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/new/seven_seg_controller.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/sources_1/imports/FPGAstuffs/7_seg/8_bit_counter.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 413.930 ; gain = 155.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 413.930 ; gain = 155.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 413.930 ; gain = 155.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/constrs_1/imports/8_bit_counter/constraints.xdc]
Finished Parsing XDC File [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/constrs_1/imports/8_bit_counter/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.srcs/constrs_1/imports/8_bit_counter/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 776.242 ; gain = 517.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 776.242 ; gain = 517.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 776.242 ; gain = 517.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ones" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 776.242 ; gain = 517.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module bin_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1     
Module refresh_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module anode_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module bcd_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "refreshclk_generator/counter_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refreshclk_generator/divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counterclk_generator/counter_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counterclk_generator/divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refreshclk_generator/counter_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refreshclk_generator/divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counterclk_generator/counter_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counterclk_generator/divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (convert_bin_bcd/shift_reg_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 776.242 ; gain = 517.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 776.242 ; gain = 517.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 788.707 ; gain = 529.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |     6|
|6     |LUT4   |    22|
|7     |LUT5   |    27|
|8     |LUT6   |    27|
|9     |FDRE   |   120|
|10    |IBUF   |     2|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------+------+
|      |Instance                   |Module                        |Cells |
+------+---------------------------+------------------------------+------+
|1     |top                        |                              |   244|
|2     |  convert_bin_bcd          |bin_to_bcd                    |   101|
|3     |  counterclk_generator     |clock_divider__parameterized0 |    52|
|4     |  eight_bit_counter        |counter                       |    17|
|5     |  refreshclk_generator     |clock_divider                 |    52|
|6     |  seg_controller           |seven_seg_controller          |     8|
|7     |    refreshcounter_wrapper |refresh_counter               |     8|
+------+---------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 794.543 ; gain = 173.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.543 ; gain = 535.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.543 ; gain = 548.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/usman/Desktop/FPGAstuffs/8_bit_counter/8_bit_counter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 794.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 00:23:27 2022...
