

================================================================
== Vitis HLS Report for 'load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread'
================================================================
* Date:           Tue Oct 21 03:21:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InputTileHread_InputTileWread  |        ?|        ?|        13|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 16 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 17 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_ln32_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sub_ln32"   --->   Operation 19 'read' 'sub_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 20 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4"   --->   Operation 21 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_9 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 22 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %bound"   --->   Operation 23 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln47_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln47"   --->   Operation 24 'read' 'add_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln47_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln47"   --->   Operation 25 'read' 'sext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln3215 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln32"   --->   Operation 26 'read' 'mul_ln3215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln47_cast = sext i10 %sext_ln47_read"   --->   Operation 27 'sext' 'sext_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.32>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:43]   --->   Operation 36 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i18 %indvar_flatten" [src/srcnn.cpp:43]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %py_1" [src/srcnn.cpp:43]   --->   Operation 38 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %py_1" [src/srcnn.cpp:47]   --->   Operation 39 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln47_1 = add i11 %sext_ln47_cast, i11 %zext_ln43" [src/srcnn.cpp:47]   --->   Operation 40 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln48 = add i10 %add_ln47_read, i10 %zext_ln47" [src/srcnn.cpp:48]   --->   Operation 41 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln47_1, i32 10" [src/srcnn.cpp:48]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp, i10 0, i10 %add_ln48" [src/srcnn.cpp:48]   --->   Operation 43 'select' 'iy' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i10 %iy" [src/srcnn.cpp:47]   --->   Operation 44 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:49]   --->   Operation 45 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln49, i8 254, i8 %trunc_ln47" [src/srcnn.cpp:49]   --->   Operation 46 'select' 'iy_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.87ns)   --->   "%icmp_ln43 = icmp_eq  i18 %indvar_flatten_load, i18 %bound_read" [src/srcnn.cpp:43]   --->   Operation 47 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.87ns)   --->   "%add_ln43_1 = add i18 %indvar_flatten_load, i18 1" [src/srcnn.cpp:43]   --->   Operation 48 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc26.loopexit.i, void %load_tile_mm_Loop_InputTileHread_proc.exit.exitStub" [src/srcnn.cpp:43]   --->   Operation 49 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:52]   --->   Operation 50 'load' 'px_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%add_ln43 = add i9 %py_1, i9 1" [src/srcnn.cpp:43]   --->   Operation 51 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.77ns)   --->   "%icmp_ln52 = icmp_eq  i9 %px_load, i9 %p_read_9" [src/srcnn.cpp:52]   --->   Operation 52 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln52, i9 0, i9 %px_load" [src/srcnn.cpp:43]   --->   Operation 53 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %add_ln43" [src/srcnn.cpp:43]   --->   Operation 54 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln43_1 = select i1 %icmp_ln52, i9 %add_ln43, i9 %py_1" [src/srcnn.cpp:43]   --->   Operation 55 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i9 %select_ln43_1" [src/srcnn.cpp:47]   --->   Operation 56 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i9 %add_ln43" [src/srcnn.cpp:47]   --->   Operation 57 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln47_2 = add i11 %sext_ln47_cast, i11 %zext_ln43_1" [src/srcnn.cpp:47]   --->   Operation 58 'add' 'add_ln47_2' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i10 %add_ln47_read, i10 %zext_ln47_1" [src/srcnn.cpp:48]   --->   Operation 59 'add' 'add_ln48_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln47_2, i32 10" [src/srcnn.cpp:48]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.40ns)   --->   "%select_ln48 = select i1 %tmp_2, i10 0, i10 %add_ln48_1" [src/srcnn.cpp:48]   --->   Operation 61 'select' 'select_ln48' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%trunc_ln47_1 = trunc i10 %select_ln48" [src/srcnn.cpp:47]   --->   Operation 62 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln49_1 = icmp_ugt  i10 %select_ln48, i10 254" [src/srcnn.cpp:49]   --->   Operation 63 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%select_ln49 = select i1 %icmp_ln49_1, i8 254, i8 %trunc_ln47_1" [src/srcnn.cpp:49]   --->   Operation 64 'select' 'select_ln49' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %icmp_ln52, i8 %select_ln49, i8 %iy_1" [src/srcnn.cpp:43]   --->   Operation 65 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %select_ln43" [src/srcnn.cpp:52]   --->   Operation 66 'zext' 'zext_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i9 %select_ln43" [src/srcnn.cpp:52]   --->   Operation 67 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.14ns)   --->   "%mul_ln52 = mul i19 %zext_ln52_1, i19 683" [src/srcnn.cpp:52]   --->   Operation 68 'mul' 'mul_ln52' <Predicate = (!icmp_ln43)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln52, i32 11, i32 18" [src/srcnn.cpp:52]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i8 %tmp_3" [src/srcnn.cpp:52]   --->   Operation 70 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [13/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 71 'urem' 'urem_ln52' <Predicate = (!icmp_ln43)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln56 = add i10 %p_read, i10 1018" [src/srcnn.cpp:56]   --->   Operation 72 'add' 'add_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i10 %add_ln56" [src/srcnn.cpp:56]   --->   Operation 73 'sext' 'sext_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %select_ln43" [src/srcnn.cpp:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln56_1 = add i11 %sext_ln56, i11 %zext_ln52" [src/srcnn.cpp:56]   --->   Operation 75 'add' 'add_ln56_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln57 = add i10 %add_ln56, i10 %zext_ln56" [src/srcnn.cpp:57]   --->   Operation 76 'add' 'add_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln56_1, i32 10" [src/srcnn.cpp:57]   --->   Operation 77 'bitselect' 'tmp_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_4, i10 0, i10 %add_ln57" [src/srcnn.cpp:57]   --->   Operation 78 'select' 'ix' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:58]   --->   Operation 79 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln43_2, i10 0" [src/srcnn.cpp:59]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i18 %shl_ln" [src/srcnn.cpp:59]   --->   Operation 81 'zext' 'zext_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln59_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln43_2, i2 0" [src/srcnn.cpp:59]   --->   Operation 82 'bitconcatenate' 'shl_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i10 %shl_ln59_1" [src/srcnn.cpp:59]   --->   Operation 83 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59 = sub i19 %zext_ln59, i19 %zext_ln59_1" [src/srcnn.cpp:59]   --->   Operation 84 'sub' 'sub_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i10 %ix" [src/srcnn.cpp:59]   --->   Operation 85 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.39ns)   --->   "%select_ln58 = select i1 %icmp_ln58, i8 254, i8 %trunc_ln59" [src/srcnn.cpp:58]   --->   Operation 86 'select' 'select_ln58' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln59_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln58, i2 0" [src/srcnn.cpp:59]   --->   Operation 87 'bitconcatenate' 'shl_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i10 %shl_ln59_2" [src/srcnn.cpp:59]   --->   Operation 88 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln59 = add i19 %sub_ln59, i19 %zext_ln59_2" [src/srcnn.cpp:59]   --->   Operation 89 'add' 'add_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i19 %add_ln59" [src/srcnn.cpp:59]   --->   Operation 90 'sext' 'sext_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.08ns)   --->   "%add_ln59_1 = add i64 %sext_ln59, i64 %in_read" [src/srcnn.cpp:59]   --->   Operation 91 'add' 'add_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln59_1, i32 2, i32 63" [src/srcnn.cpp:59]   --->   Operation 92 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i62 %trunc_ln8" [src/srcnn.cpp:59]   --->   Operation 93 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln59_1" [src/srcnn.cpp:59]   --->   Operation 94 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.08ns)   --->   "%add_ln59_2 = add i63 %sub_ln32_read, i63 %zext_ln47_2" [src/srcnn.cpp:59]   --->   Operation 95 'add' 'add_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i63 %add_ln59_2" [src/srcnn.cpp:59]   --->   Operation 96 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln59_1, i3 0" [src/srcnn.cpp:59]   --->   Operation 97 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = trunc i63 %add_ln59_2" [src/srcnn.cpp:59]   --->   Operation 98 'trunc' 'trunc_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln59_2, i1 0" [src/srcnn.cpp:59]   --->   Operation 99 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_3 = add i10 %p_shl3, i10 %p_shl4" [src/srcnn.cpp:59]   --->   Operation 100 'add' 'add_ln59_3' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln59_4 = add i10 %add_ln59_3, i10 %zext_ln52_2" [src/srcnn.cpp:59]   --->   Operation 101 'add' 'add_ln59_4' <Predicate = (!icmp_ln43)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.77ns)   --->   "%add_ln52 = add i9 %select_ln43, i9 1" [src/srcnn.cpp:52]   --->   Operation 102 'add' 'add_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln52 = store i18 %add_ln43_1, i18 %indvar_flatten" [src/srcnn.cpp:52]   --->   Operation 103 'store' 'store_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln52 = store i9 %select_ln43_1, i9 %py" [src/srcnn.cpp:52]   --->   Operation 104 'store' 'store_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln52 = store i9 %add_ln52, i9 %px" [src/srcnn.cpp:52]   --->   Operation 105 'store' 'store_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body10.i" [src/srcnn.cpp:52]   --->   Operation 106 'br' 'br_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 107 [12/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 107 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 108 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 109 [11/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 109 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 110 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 111 [10/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 111 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 112 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 113 [9/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 113 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 114 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 115 [8/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 115 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 116 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 117 [7/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 117 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 118 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 119 [6/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 119 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 120 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 121 [5/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 121 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 122 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 123 [4/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 123 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_in_addr" [src/srcnn.cpp:59]   --->   Operation 124 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 125 [3/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 125 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.53>
ST_13 : Operation 126 [2/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 126 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.76>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @InputTileHread_InputTileWread_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [src/srcnn.cpp:54]   --->   Operation 128 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:52]   --->   Operation 129 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 130 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i2 %urem_ln52" [src/srcnn.cpp:52]   --->   Operation 131 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:59]   --->   Operation 132 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i10 %add_ln59_4" [src/srcnn.cpp:59]   --->   Operation 133 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln59_3" [src/srcnn.cpp:59]   --->   Operation 134 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln59_3" [src/srcnn.cpp:59]   --->   Operation 135 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln59_3" [src/srcnn.cpp:59]   --->   Operation 136 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.73ns)   --->   "%switch_ln59 = switch i2 %trunc_ln52, void %arrayidx2532.case.2.i, i2 0, void %arrayidx2532.case.0.i, i2 1, void %arrayidx2532.case.1.i" [src/srcnn.cpp:59]   --->   Operation 137 'switch' 'switch_ln59' <Predicate = true> <Delay = 0.73>
ST_14 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47" [src/srcnn.cpp:59]   --->   Operation 138 'store' 'store_ln59' <Predicate = (trunc_ln52 == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:59]   --->   Operation 139 'br' 'br_ln59' <Predicate = (trunc_ln52 == 1)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46" [src/srcnn.cpp:59]   --->   Operation 140 'store' 'store_ln59' <Predicate = (trunc_ln52 == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:59]   --->   Operation 141 'br' 'br_ln59' <Predicate = (trunc_ln52 == 0)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/srcnn.cpp:59]   --->   Operation 142 'store' 'store_ln59' <Predicate = (trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:59]   --->   Operation 143 'br' 'br_ln59' <Predicate = (trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [15]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [29]  (0.427 ns)

 <State 2>: 5.324ns
The critical path consists of the following:
	'load' operation ('px_load', src/srcnn.cpp:52) on local variable 'px' [49]  (0.000 ns)
	'icmp' operation ('icmp_ln52', src/srcnn.cpp:52) [52]  (0.776 ns)
	'select' operation ('select_ln43', src/srcnn.cpp:43) [53]  (0.398 ns)
	'add' operation ('add_ln57', src/srcnn.cpp:57) [79]  (0.787 ns)
	'select' operation ('ix', src/srcnn.cpp:57) [81]  (0.403 ns)
	'icmp' operation ('icmp_ln58', src/srcnn.cpp:58) [82]  (0.787 ns)
	'select' operation ('select_ln58', src/srcnn.cpp:58) [89]  (0.393 ns)
	'add' operation ('add_ln59', src/srcnn.cpp:59) [92]  (0.695 ns)
	'add' operation ('add_ln59_1', src/srcnn.cpp:59) [94]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [98]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_in_addr_read', src/srcnn.cpp:59) on port 'gmem_in' (src/srcnn.cpp:59) [99]  (7.300 ns)

 <State 12>: 1.531ns
The critical path consists of the following:
	'urem' operation ('urem_ln52', src/srcnn.cpp:52) [73]  (1.531 ns)

 <State 13>: 1.531ns
The critical path consists of the following:
	'urem' operation ('urem_ln52', src/srcnn.cpp:52) [73]  (1.531 ns)

 <State 14>: 2.768ns
The critical path consists of the following:
	'urem' operation ('urem_ln52', src/srcnn.cpp:52) [73]  (1.531 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
