/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~celloutsig_1_18z;
  assign celloutsig_0_0z = in_data[4] ^ in_data[6];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 13'h0000;
    else _00_ <= { in_data[50:39], celloutsig_0_3z };
  reg [9:0] _04_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 10'h000;
    else _04_ <= in_data[66:57];
  assign out_data[9:0] = _04_;
  assign celloutsig_1_0z = in_data[137:119] <= in_data[135:117];
  assign celloutsig_1_2z = { celloutsig_1_1z[3:0], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_3z = | celloutsig_1_1z[3:1];
  assign celloutsig_1_18z = | celloutsig_1_5z[7:4];
  assign celloutsig_0_1z = in_data[64] & celloutsig_0_0z;
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[33:15] };
  assign celloutsig_0_6z = _00_[8:4] >> { in_data[50:49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[176:170] >> in_data[126:120];
  assign celloutsig_1_5z = in_data[120:109] - { in_data[165], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[36:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
