Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Mar  8 10:21:43 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  393         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (393)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2187)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (393)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Debouncer1/clk_800z_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 378 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2187)
---------------------------------------------------
 There are 2187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.560        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.560        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 2.101ns (42.436%)  route 2.850ns (57.564%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.038    SSG_DISP/CathMod/clear
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 2.101ns (42.436%)  route 2.850ns (57.564%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.038    SSG_DISP/CathMod/clear
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 2.101ns (42.436%)  route 2.850ns (57.564%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.038    SSG_DISP/CathMod/clear
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 2.101ns (42.436%)  route 2.850ns (57.564%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.810    10.038    SSG_DISP/CathMod/clear
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y1          FDRE (Setup_fdre_C_R)       -0.429    14.598    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.101ns (43.743%)  route 2.702ns (56.257%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.890    SSG_DISP/CathMod/clear
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y5          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.101ns (43.743%)  route 2.702ns (56.257%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.890    SSG_DISP/CathMod/clear
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y5          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.101ns (43.743%)  route 2.702ns (56.257%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.890    SSG_DISP/CathMod/clear
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y5          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.101ns (43.743%)  route 2.702ns (56.257%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.662     9.890    SSG_DISP/CathMod/clear
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y5          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.101ns (44.901%)  route 2.578ns (55.099%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.538     9.766    SSG_DISP/CathMod/clear
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y3          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.101ns (44.901%)  route 2.578ns (55.099%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.566     5.087    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.129    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.785 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.785    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.899    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.013    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.850     8.197    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_6
    SLICE_X34Y4          LUT6 (Prop_lut6_I1_O)        0.303     8.500 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.604     9.104    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     9.228 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.538     9.766    SSG_DISP/CathMod/clear
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y3          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  4.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.707    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X33Y5          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.708    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X33Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.708    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.709    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.820    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X33Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.709    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    SSG_DISP/CathMod/CLK
    SLICE_X33Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.704    SSG_DISP/CathMod/clk_div_counter_reg[12]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_7
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    SSG_DISP/CathMod/CLK
    SLICE_X33Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y5    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y1    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y3    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y4    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2214 Endpoints
Min Delay          2214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_4/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.300ns  (logic 4.758ns (15.703%)  route 25.542ns (84.297%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          0.988    24.427    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.326    24.753 r  OTTER_MCU/Memory/memory_reg_bram_0_i_23/O
                         net (fo=16, routed)          5.547    30.300    OTTER_MCU/Memory/p_1_in_0[21]
    RAMB36_X1Y3          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_4/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_15/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.285ns  (logic 4.758ns (15.711%)  route 25.527ns (84.289%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          2.066    25.505    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.326    25.831 r  OTTER_MCU/Memory/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          4.454    30.285    OTTER_MCU/Memory/p_1_in_0[17]
    RAMB36_X2Y0          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_15/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_7/DIADI[22]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.167ns  (logic 4.758ns (15.772%)  route 25.409ns (84.228%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          1.634    25.073    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.326    25.399 r  OTTER_MCU/Memory/memory_reg_bram_0_i_22/O
                         net (fo=16, routed)          4.768    30.167    OTTER_MCU/Memory/p_1_in_0[22]
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_7/DIADI[22]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_2/DIADI[22]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.009ns  (logic 4.758ns (15.855%)  route 25.251ns (84.145%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          1.634    25.073    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.326    25.399 r  OTTER_MCU/Memory/memory_reg_bram_0_i_22/O
                         net (fo=16, routed)          4.610    30.009    OTTER_MCU/Memory/p_1_in_0[22]
    RAMB36_X1Y6          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_2/DIADI[22]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_6/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.956ns  (logic 4.758ns (15.883%)  route 25.198ns (84.117%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          0.988    24.427    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.326    24.753 r  OTTER_MCU/Memory/memory_reg_bram_0_i_23/O
                         net (fo=16, routed)          5.203    29.956    OTTER_MCU/Memory/p_1_in_0[21]
    RAMB36_X1Y4          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_6/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_13/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.943ns  (logic 4.758ns (15.890%)  route 25.185ns (84.110%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          2.066    25.505    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.326    25.831 r  OTTER_MCU/Memory/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          4.111    29.943    OTTER_MCU/Memory/p_1_in_0[17]
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_13/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_10/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.789ns  (logic 4.758ns (15.972%)  route 25.031ns (84.028%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          2.066    25.505    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.326    25.831 r  OTTER_MCU/Memory/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          3.958    29.789    OTTER_MCU/Memory/p_1_in_0[17]
    RAMB36_X2Y2          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_10/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_3/DIADI[22]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.570ns  (logic 4.758ns (16.091%)  route 24.812ns (83.909%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          1.634    25.073    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.326    25.399 r  OTTER_MCU/Memory/memory_reg_bram_0_i_22/O
                         net (fo=16, routed)          4.171    29.570    OTTER_MCU/Memory/p_1_in_0[22]
    RAMB36_X2Y6          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_3/DIADI[22]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_1/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.485ns  (logic 4.758ns (16.137%)  route 24.727ns (83.863%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          0.988    24.427    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.326    24.753 r  OTTER_MCU/Memory/memory_reg_bram_0_i_23/O
                         net (fo=16, routed)          4.732    29.485    OTTER_MCU/Memory/p_1_in_0[21]
    RAMB36_X1Y5          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_1/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_7/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.446ns  (logic 4.758ns (16.158%)  route 24.688ns (83.842%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_8/DOBDO[14]
                         net (fo=1, routed)           2.174     4.628    OTTER_MCU/Memory/memory_reg_bram_8_n_53
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.752 r  OTTER_MCU/Memory/result0_carry__2_i_22/O
                         net (fo=1, routed)           0.000     4.752    OTTER_MCU/Memory/result0_carry__2_i_22_n_0
    SLICE_X51Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     4.964 r  OTTER_MCU/Memory/result0_carry__2_i_19/O
                         net (fo=1, routed)           0.000     4.964    OTTER_MCU/Memory/result0_carry__2_i_19_n_0
    SLICE_X51Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     5.058 r  OTTER_MCU/Memory/result0_carry__2_i_15/O
                         net (fo=12, routed)          2.157     7.215    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_0[2]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.344     7.559 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.220     8.779    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.326     9.105 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=96, routed)          4.216    13.321    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  OTTER_MCU/Memory/result0_carry_i_14/O
                         net (fo=120, routed)         3.769    17.214    OTTER_MCU/Memory/ALU/p_0_in[2]
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    17.366 r  OTTER_MCU/Memory/memory_reg_bram_0_i_146/O
                         net (fo=10, routed)          2.195    19.561    OTTER_MCU/Memory/memory_reg_bram_0_i_146_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.326    19.887 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           0.433    20.320    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124    20.444 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=81, routed)          2.843    23.287    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.152    23.439 f  OTTER_MCU/Memory/memory_reg_bram_0_i_94/O
                         net (fo=40, routed)          0.988    24.427    OTTER_MCU/Memory/memory_reg_bram_0_i_94_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.326    24.753 r  OTTER_MCU/Memory/memory_reg_bram_0_i_23/O
                         net (fo=16, routed)          4.694    29.446    OTTER_MCU/Memory/p_1_in_0[21]
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_7/DIADI[21]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mepc_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mepc_reg[26]/C
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mepc_reg[26]/Q
                         net (fo=2, routed)           0.070     0.211    OTTER_MCU/Memory/PC_count_reg[31]_3[26]
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.045     0.256 r  OTTER_MCU/Memory/PC_count[26]_i_1/O
                         net (fo=1, routed)           0.000     0.256    OTTER_MCU/PC/PC_count_reg[31]_1[26]
    SLICE_X40Y20         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/PC/PC_count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/CSR/CSR_mepc_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE                         0.000     0.000 r  OTTER_MCU/PC/PC_count_reg[16]/C
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/PC/PC_count_reg[16]/Q
                         net (fo=7, routed)           0.098     0.239    OTTER_MCU/PC/PC_count_reg[31]_0[16]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.284 r  OTTER_MCU/PC/CSR_mepc[16]_i_1/O
                         net (fo=1, routed)           0.000     0.284    OTTER_MCU/CSR/D[16]
    SLICE_X41Y20         FDRE                                         r  OTTER_MCU/CSR/CSR_mepc_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[14]/C
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[14]/Q
                         net (fo=2, routed)           0.099     0.240    OTTER_MCU/Memory/PC_count_reg[31]_4[14]
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.285 r  OTTER_MCU/Memory/PC_count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.285    OTTER_MCU/PC/PC_count_reg[31]_1[14]
    SLICE_X34Y18         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[13]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[13]/Q
                         net (fo=2, routed)           0.100     0.241    OTTER_MCU/Memory/PC_count_reg[31]_4[13]
    SLICE_X33Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  OTTER_MCU/Memory/PC_count[13]_i_1/O
                         net (fo=1, routed)           0.000     0.286    OTTER_MCU/PC/PC_count_reg[31]_1[13]
    SLICE_X33Y17         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[17]/C
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[17]/Q
                         net (fo=2, routed)           0.108     0.249    OTTER_MCU/Memory/PC_count_reg[31]_4[17]
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.294 r  OTTER_MCU/Memory/PC_count[17]_i_1/O
                         net (fo=1, routed)           0.000     0.294    OTTER_MCU/PC/PC_count_reg[31]_1[17]
    SLICE_X36Y16         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.919%)  route 0.153ns (52.081%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/Q
                         net (fo=18, routed)          0.153     0.294    SSG_DISP/CathMod/r_disp_digit[1]
    SLICE_X37Y9          FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/PC/PC_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/CSR/CSR_mepc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE                         0.000     0.000 r  OTTER_MCU/PC/PC_count_reg[2]/C
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/PC/PC_count_reg[2]/Q
                         net (fo=24, routed)          0.110     0.251    OTTER_MCU/PC/PC_count_reg[31]_0[2]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.045     0.296 r  OTTER_MCU/PC/CSR_mepc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.296    OTTER_MCU/CSR/D[2]
    SLICE_X28Y10         FDRE                                         r  OTTER_MCU/CSR/CSR_mepc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[20]/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[20]/Q
                         net (fo=2, routed)           0.093     0.257    OTTER_MCU/Memory/PC_count_reg[31]_4[20]
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  OTTER_MCU/Memory/PC_count[20]_i_1/O
                         net (fo=1, routed)           0.000     0.302    OTTER_MCU/PC/PC_count_reg[31]_1[20]
    SLICE_X43Y18         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[29]/C
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[29]/Q
                         net (fo=2, routed)           0.093     0.257    OTTER_MCU/Memory/PC_count_reg[31]_4[29]
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.302 r  OTTER_MCU/Memory/PC_count[29]_i_1/O
                         net (fo=1, routed)           0.000     0.302    OTTER_MCU/PC/PC_count_reg[31]_1[29]
    SLICE_X39Y21         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[25]/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[25]/Q
                         net (fo=2, routed)           0.094     0.258    OTTER_MCU/Memory/PC_count_reg[31]_4[25]
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.303 r  OTTER_MCU/Memory/PC_count[25]_i_1/O
                         net (fo=1, routed)           0.000     0.303    OTTER_MCU/PC/PC_count_reg[31]_1[25]
    SLICE_X43Y18         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[25]/D
  -------------------------------------------------------------------    -------------------





