<stg><name>modp_NTT2_ext.1</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:0 %p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i

]]></Node>
<StgValue><ssdm name="p0i_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:1 %p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3 %gm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %gm

]]></Node>
<StgValue><ssdm name="gm_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %stride_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %stride

]]></Node>
<StgValue><ssdm name="stride_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
entry:6 %stride_cast2 = zext i8 %stride_read

]]></Node>
<StgValue><ssdm name="stride_cast2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
entry:7 %p0i_cast = zext i31 %p0i_read

]]></Node>
<StgValue><ssdm name="p0i_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="25">
<![CDATA[
entry:8 %p_cast_cast_cast = sext i25 %p_read

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
entry:9 %p_cast_cast_cast_cast = zext i31 %p_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="8">
<![CDATA[
entry:10 %stride_cast = zext i8 %stride_read

]]></Node>
<StgValue><ssdm name="stride_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %icmp_ln1226 = icmp_eq  i32 %logn_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1226"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln1226 = br i1 %icmp_ln1226, void %if.end, void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln1226"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
if.end:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
if.end:1 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
if.end:2 %zext_ln1229 = zext i32 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln1229"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end:3 %n = shl i64 1, i64 %zext_ln1229

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end:4 %store_ln1231 = store i64 1, i64 %m

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end:5 %store_ln1231 = store i64 %n, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
if.end:6 %br_ln1231 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.cond:0 %m_11 = load i64 %m

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond:1 %icmp_ln1231 = icmp_ult  i64 %m_11, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln1231"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:2 %br_ln1231 = br i1 %icmp_ln1231, void %cleanup.cont.loopexit, void %VITIS_LOOP_1236_2

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1236_2:0 %t_load = load i64 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1236_2:1 %specloopname_ln1235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_98

]]></Node>
<StgValue><ssdm name="specloopname_ln1235"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1236_2:2 %ht = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %t_load, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="ht"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_1236_2:3 %zext_ln1235 = zext i63 %ht

]]></Node>
<StgValue><ssdm name="zext_ln1235"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1236_2:4 %trunc_ln1233_1 = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %t_load, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln1233_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1236_2:5 %trunc_ln1241 = trunc i64 %m_11

]]></Node>
<StgValue><ssdm name="trunc_ln1241"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1236_2:6 %br_ln1236 = br void %VITIS_LOOP_1244_3

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont.loopexit:0 %br_ln0 = br void %cleanup.cont

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1231" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
cleanup.cont:0 %ret_ln1255 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1255"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1244_3:0 %v1 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %v1_3, void %for.inc14.loopexit

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_1244_3:1 %u_07 = phi i64 0, void %VITIS_LOOP_1236_2, i64 %u, void %for.inc14.loopexit

]]></Node>
<StgValue><ssdm name="u_07"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_1244_3:2 %icmp_ln1236 = icmp_eq  i64 %u_07, i64 %m_11

]]></Node>
<StgValue><ssdm name="icmp_ln1236"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_1244_3:3 %u = add i64 %u_07, i64 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1244_3:4 %br_ln1236 = br i1 %icmp_ln1236, void %VITIS_LOOP_1244_3.split, void %for.inc18.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1244_3.split:1 %trunc_ln1241_1 = trunc i64 %u_07

]]></Node>
<StgValue><ssdm name="trunc_ln1241_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:2 %add_ln1241 = add i13 %trunc_ln1241_1, i13 %trunc_ln1241

]]></Node>
<StgValue><ssdm name="add_ln1241"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_1244_3.split:3 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1241, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_1244_3.split:4 %add_ln1241_1 = add i15 %shl_ln, i15 %gm_read

]]></Node>
<StgValue><ssdm name="add_ln1241_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1244_3.split:5 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1241_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_1244_3.split:9 %trunc_ln1236 = trunc i64 %v1

]]></Node>
<StgValue><ssdm name="trunc_ln1236"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:11 %add_ln1243 = add i13 %trunc_ln1236, i13 %trunc_ln1233_1

]]></Node>
<StgValue><ssdm name="add_ln1243"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc18.loopexit:0 %m_12 = shl i64 %m_11, i64 1

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.loopexit:1 %store_ln1231 = store i64 %m_12, i64 %m

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.loopexit:2 %store_ln1231 = store i64 %zext_ln1235, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.loopexit:3 %br_ln1231 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:6 %zext_ln1241 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1241"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1244_3.split:7 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1241

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:8 %s = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1244_3.split:0 %specloopname_ln1233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97

]]></Node>
<StgValue><ssdm name="specloopname_ln1233"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:8 %s = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:10 %mul_ln1242 = mul i13 %trunc_ln1236, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1242"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1244_3.split:12 %mul_ln1243 = mul i13 %add_ln1243, i13 %stride_cast

]]></Node>
<StgValue><ssdm name="mul_ln1243"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1244_3.split:13 %br_ln1244 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.inc:0 %v_03 = phi i63 0, void %VITIS_LOOP_1244_3.split, i63 %v, void %for.inc.split

]]></Node>
<StgValue><ssdm name="v_03"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:1 %idx = phi i64 0, void %VITIS_LOOP_1244_3.split, i64 %add_ln1244_1, void %for.inc.split

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc:2 %icmp_ln1244 = icmp_eq  i63 %v_03, i63 %ht

]]></Node>
<StgValue><ssdm name="icmp_ln1244"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc:3 %v = add i63 %v_03, i63 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln1244 = br i1 %icmp_ln1244, void %for.inc.split, void %for.inc14.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="64">
<![CDATA[
for.inc.split:1 %trunc_ln1244 = trunc i64 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln1244"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:2 %add_ln1238 = add i13 %trunc_ln1244, i13 %mul_ln1242

]]></Node>
<StgValue><ssdm name="add_ln1238"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.split:3 %shl_ln68 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln68"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:4 %r1 = add i15 %shl_ln68, i15 %a_read

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:5 %add_ln1238_2 = add i13 %trunc_ln1244, i13 %mul_ln1243

]]></Node>
<StgValue><ssdm name="add_ln1238_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.split:6 %shl_ln1238_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1238_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1238_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:7 %r2 = add i15 %shl_ln1238_1, i15 %a_read

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %lshr_ln66 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:9 %zext_ln1247 = zext i13 %lshr_ln66

]]></Node>
<StgValue><ssdm name="zext_ln1247"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %vla18_addr_318 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1247

]]></Node>
<StgValue><ssdm name="vla18_addr_318"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:11 %x = load i13 %vla18_addr_318

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:12 %lshr_ln67 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r2, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln67"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:13 %zext_ln1248 = zext i13 %lshr_ln67

]]></Node>
<StgValue><ssdm name="zext_ln1248"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %vla18_addr_319 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1248

]]></Node>
<StgValue><ssdm name="vla18_addr_319"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:15 %vla18_load = load i13 %vla18_addr_319

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:34 %add_ln1244_1 = add i64 %idx, i64 %stride_cast2

]]></Node>
<StgValue><ssdm name="add_ln1244_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc14.loopexit:0 %t_load_5 = load i64 %t

]]></Node>
<StgValue><ssdm name="t_load_5"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc14.loopexit:1 %v1_3 = add i64 %t_load_5, i64 %v1

]]></Node>
<StgValue><ssdm name="v1_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc14.loopexit:2 %br_ln1236 = br void %VITIS_LOOP_1244_3

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:11 %x = load i13 %vla18_addr_318

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:15 %vla18_load = load i13 %vla18_addr_319

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.split:16 %y = call i32 @modp_montymul, i32 %vla18_load, i32 %s, i32 %p_cast_cast_cast_cast, i32 %p0i_cast

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:17 %sub_ln685 = sub i32 %x, i32 %p_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln685"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %add_ln685 = add i32 %y, i32 %sub_ln685

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:19 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc.split:20 %select_ln685 = select i1 %tmp, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.split:21 %and_ln685 = and i25 %select_ln685, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln685"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="25">
<![CDATA[
for.inc.split:22 %sext_ln685 = sext i25 %and_ln685

]]></Node>
<StgValue><ssdm name="sext_ln685"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split:23 %zext_ln685 = zext i31 %sext_ln685

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %add_ln685_15 = add i32 %zext_ln685, i32 %add_ln685

]]></Node>
<StgValue><ssdm name="add_ln685_15"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:25 %store_ln1249 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_318, i32 %add_ln685_15, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1249"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:26 %sub_ln697 = sub i32 %x, i32 %y

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:27 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc.split:28 %select_ln697 = select i1 %tmp_194, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.split:29 %and_ln697 = and i25 %select_ln697, i25 %p_read

]]></Node>
<StgValue><ssdm name="and_ln697"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="25">
<![CDATA[
for.inc.split:30 %sext_ln697 = sext i25 %and_ln697

]]></Node>
<StgValue><ssdm name="sext_ln697"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split:31 %zext_ln697 = zext i31 %sext_ln697

]]></Node>
<StgValue><ssdm name="zext_ln697"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:32 %add_ln697 = add i32 %zext_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="add_ln697"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln1238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96

]]></Node>
<StgValue><ssdm name="specloopname_ln1238"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:33 %store_ln1250 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_319, i32 %add_ln697, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1250"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:35 %br_ln1244 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="134" name="vla18" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="vla18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="136" name="stride" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="stride"/></StgValue>
</port>
<port id="137" name="gm" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="gm"/></StgValue>
</port>
<port id="138" name="logn" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="logn"/></StgValue>
</port>
<port id="139" name="p" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p"/></StgValue>
</port>
<port id="140" name="p0i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p0i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i31" to="p0i_read" fromId="141" toId="10">
</dataflow>
<dataflow id="143" from="p0i" to="p0i_read" fromId="140" toId="10">
</dataflow>
<dataflow id="145" from="_ssdm_op_Read.ap_auto.i25" to="p_read" fromId="144" toId="11">
</dataflow>
<dataflow id="146" from="p" to="p_read" fromId="139" toId="11">
</dataflow>
<dataflow id="148" from="_ssdm_op_Read.ap_auto.i32" to="logn_read" fromId="147" toId="12">
</dataflow>
<dataflow id="149" from="logn" to="logn_read" fromId="138" toId="12">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.ap_auto.i15" to="gm_read" fromId="150" toId="13">
</dataflow>
<dataflow id="152" from="gm" to="gm_read" fromId="137" toId="13">
</dataflow>
<dataflow id="154" from="_ssdm_op_Read.ap_auto.i8" to="stride_read" fromId="153" toId="14">
</dataflow>
<dataflow id="155" from="stride" to="stride_read" fromId="136" toId="14">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i15" to="a_read" fromId="150" toId="15">
</dataflow>
<dataflow id="157" from="a" to="a_read" fromId="135" toId="15">
</dataflow>
<dataflow id="158" from="stride_read" to="stride_cast2" fromId="14" toId="16">
</dataflow>
<dataflow id="159" from="p0i_read" to="p0i_cast" fromId="10" toId="17">
</dataflow>
<dataflow id="160" from="p_read" to="p_cast_cast_cast" fromId="11" toId="18">
</dataflow>
<dataflow id="161" from="p_cast_cast_cast" to="p_cast_cast_cast_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="162" from="stride_read" to="stride_cast" fromId="14" toId="20">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="163" toId="21">
</dataflow>
<dataflow id="165" from="vla18" to="specbramwithbyteenable_ln0" fromId="134" toId="21">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="163" toId="22">
</dataflow>
<dataflow id="167" from="vla18" to="specbramwithbyteenable_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="168" from="logn_read" to="icmp_ln1226" fromId="12" toId="23">
</dataflow>
<dataflow id="170" from="StgValue_169" to="icmp_ln1226" fromId="169" toId="23">
</dataflow>
<dataflow id="171" from="icmp_ln1226" to="br_ln1226" fromId="23" toId="24">
</dataflow>
<dataflow id="173" from="StgValue_172" to="t" fromId="172" toId="25">
</dataflow>
<dataflow id="174" from="StgValue_172" to="m" fromId="172" toId="26">
</dataflow>
<dataflow id="175" from="logn_read" to="zext_ln1229" fromId="12" toId="27">
</dataflow>
<dataflow id="177" from="StgValue_176" to="n" fromId="176" toId="28">
</dataflow>
<dataflow id="178" from="zext_ln1229" to="n" fromId="27" toId="28">
</dataflow>
<dataflow id="179" from="StgValue_176" to="store_ln1231" fromId="176" toId="29">
</dataflow>
<dataflow id="180" from="m" to="store_ln1231" fromId="26" toId="29">
</dataflow>
<dataflow id="181" from="n" to="store_ln1231" fromId="28" toId="30">
</dataflow>
<dataflow id="182" from="t" to="store_ln1231" fromId="25" toId="30">
</dataflow>
<dataflow id="183" from="m" to="m_11" fromId="26" toId="32">
</dataflow>
<dataflow id="184" from="m_11" to="icmp_ln1231" fromId="32" toId="33">
</dataflow>
<dataflow id="185" from="n" to="icmp_ln1231" fromId="28" toId="33">
</dataflow>
<dataflow id="186" from="icmp_ln1231" to="br_ln1231" fromId="33" toId="34">
</dataflow>
<dataflow id="187" from="t" to="t_load" fromId="25" toId="35">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopName" to="specloopname_ln1235" fromId="188" toId="36">
</dataflow>
<dataflow id="191" from="empty_98" to="specloopname_ln1235" fromId="190" toId="36">
</dataflow>
<dataflow id="193" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="ht" fromId="192" toId="37">
</dataflow>
<dataflow id="194" from="t_load" to="ht" fromId="35" toId="37">
</dataflow>
<dataflow id="195" from="StgValue_172" to="ht" fromId="172" toId="37">
</dataflow>
<dataflow id="197" from="StgValue_196" to="ht" fromId="196" toId="37">
</dataflow>
<dataflow id="198" from="ht" to="zext_ln1235" fromId="37" toId="38">
</dataflow>
<dataflow id="200" from="_ssdm_op_PartSelect.i13.i64.i32.i32" to="trunc_ln1233_1" fromId="199" toId="39">
</dataflow>
<dataflow id="201" from="t_load" to="trunc_ln1233_1" fromId="35" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_172" to="trunc_ln1233_1" fromId="172" toId="39">
</dataflow>
<dataflow id="204" from="StgValue_203" to="trunc_ln1233_1" fromId="203" toId="39">
</dataflow>
<dataflow id="205" from="m_11" to="trunc_ln1241" fromId="32" toId="40">
</dataflow>
<dataflow id="207" from="StgValue_206" to="v1" fromId="206" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln1236" to="v1" fromId="41" toId="44">
</dataflow>
<dataflow id="209" from="v1_3" to="v1" fromId="96" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln1236" to="v1" fromId="97" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="211" from="StgValue_206" to="u_07" fromId="206" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1226" val="0"/>
<literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="212" from="br_ln1236" to="u_07" fromId="41" toId="45">
</dataflow>
<dataflow id="213" from="u" to="u_07" fromId="47" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="br_ln1236" to="u_07" fromId="97" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="215" from="u_07" to="icmp_ln1236" fromId="45" toId="46">
</dataflow>
<dataflow id="216" from="m_11" to="icmp_ln1236" fromId="32" toId="46">
</dataflow>
<dataflow id="217" from="u_07" to="u" fromId="45" toId="47">
</dataflow>
<dataflow id="218" from="StgValue_176" to="u" fromId="176" toId="47">
</dataflow>
<dataflow id="219" from="icmp_ln1236" to="br_ln1236" fromId="46" toId="48">
</dataflow>
<dataflow id="220" from="u_07" to="trunc_ln1241_1" fromId="45" toId="49">
</dataflow>
<dataflow id="221" from="trunc_ln1241_1" to="add_ln1241" fromId="49" toId="50">
</dataflow>
<dataflow id="222" from="trunc_ln1241" to="add_ln1241" fromId="40" toId="50">
</dataflow>
<dataflow id="224" from="_ssdm_op_BitConcatenate.i15.i13.i2" to="shl_ln" fromId="223" toId="51">
</dataflow>
<dataflow id="225" from="add_ln1241" to="shl_ln" fromId="50" toId="51">
</dataflow>
<dataflow id="227" from="StgValue_226" to="shl_ln" fromId="226" toId="51">
</dataflow>
<dataflow id="228" from="shl_ln" to="add_ln1241_1" fromId="51" toId="52">
</dataflow>
<dataflow id="229" from="gm_read" to="add_ln1241_1" fromId="13" toId="52">
</dataflow>
<dataflow id="231" from="_ssdm_op_PartSelect.i13.i15.i32.i32" to="lshr_ln" fromId="230" toId="53">
</dataflow>
<dataflow id="232" from="add_ln1241_1" to="lshr_ln" fromId="52" toId="53">
</dataflow>
<dataflow id="234" from="StgValue_233" to="lshr_ln" fromId="233" toId="53">
</dataflow>
<dataflow id="236" from="StgValue_235" to="lshr_ln" fromId="235" toId="53">
</dataflow>
<dataflow id="237" from="v1" to="trunc_ln1236" fromId="44" toId="54">
</dataflow>
<dataflow id="238" from="trunc_ln1236" to="mul_ln1242" fromId="54" toId="55">
</dataflow>
<dataflow id="239" from="stride_cast" to="mul_ln1242" fromId="20" toId="55">
</dataflow>
<dataflow id="240" from="trunc_ln1236" to="add_ln1243" fromId="54" toId="56">
</dataflow>
<dataflow id="241" from="trunc_ln1233_1" to="add_ln1243" fromId="39" toId="56">
</dataflow>
<dataflow id="242" from="add_ln1243" to="mul_ln1243" fromId="56" toId="57">
</dataflow>
<dataflow id="243" from="stride_cast" to="mul_ln1243" fromId="20" toId="57">
</dataflow>
<dataflow id="244" from="m_11" to="m_12" fromId="32" toId="58">
</dataflow>
<dataflow id="245" from="StgValue_176" to="m_12" fromId="176" toId="58">
</dataflow>
<dataflow id="246" from="m_12" to="store_ln1231" fromId="58" toId="59">
</dataflow>
<dataflow id="247" from="m" to="store_ln1231" fromId="26" toId="59">
</dataflow>
<dataflow id="248" from="zext_ln1235" to="store_ln1231" fromId="38" toId="60">
</dataflow>
<dataflow id="249" from="t" to="store_ln1231" fromId="25" toId="60">
</dataflow>
<dataflow id="250" from="trunc_ln1236" to="mul_ln1242" fromId="54" toId="62">
</dataflow>
<dataflow id="251" from="stride_cast" to="mul_ln1242" fromId="20" toId="62">
</dataflow>
<dataflow id="252" from="add_ln1243" to="mul_ln1243" fromId="56" toId="63">
</dataflow>
<dataflow id="253" from="stride_cast" to="mul_ln1243" fromId="20" toId="63">
</dataflow>
<dataflow id="254" from="lshr_ln" to="zext_ln1241" fromId="53" toId="64">
</dataflow>
<dataflow id="255" from="vla18" to="vla18_addr" fromId="134" toId="65">
</dataflow>
<dataflow id="256" from="StgValue_206" to="vla18_addr" fromId="206" toId="65">
</dataflow>
<dataflow id="257" from="zext_ln1241" to="vla18_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="258" from="vla18_addr" to="s" fromId="65" toId="66">
</dataflow>
<dataflow id="259" from="trunc_ln1236" to="mul_ln1242" fromId="54" toId="67">
</dataflow>
<dataflow id="260" from="stride_cast" to="mul_ln1242" fromId="20" toId="67">
</dataflow>
<dataflow id="261" from="add_ln1243" to="mul_ln1243" fromId="56" toId="68">
</dataflow>
<dataflow id="262" from="stride_cast" to="mul_ln1243" fromId="20" toId="68">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopName" to="specloopname_ln1233" fromId="188" toId="69">
</dataflow>
<dataflow id="265" from="empty_97" to="specloopname_ln1233" fromId="264" toId="69">
</dataflow>
<dataflow id="266" from="vla18_addr" to="s" fromId="65" toId="70">
</dataflow>
<dataflow id="267" from="trunc_ln1236" to="mul_ln1242" fromId="54" toId="71">
</dataflow>
<dataflow id="268" from="stride_cast" to="mul_ln1242" fromId="20" toId="71">
</dataflow>
<dataflow id="269" from="add_ln1243" to="mul_ln1243" fromId="56" toId="72">
</dataflow>
<dataflow id="270" from="stride_cast" to="mul_ln1243" fromId="20" toId="72">
</dataflow>
<dataflow id="272" from="StgValue_271" to="v_03" fromId="271" toId="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="273" from="br_ln1244" to="v_03" fromId="73" toId="74">
</dataflow>
<dataflow id="274" from="v" to="v_03" fromId="77" toId="74">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="275" from="br_ln1244" to="v_03" fromId="119" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="276" from="StgValue_206" to="idx" fromId="206" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="277" from="br_ln1244" to="idx" fromId="73" toId="75">
</dataflow>
<dataflow id="278" from="add_ln1244_1" to="idx" fromId="94" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="br_ln1244" to="idx" fromId="119" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="280" from="v_03" to="icmp_ln1244" fromId="74" toId="76">
</dataflow>
<dataflow id="281" from="ht" to="icmp_ln1244" fromId="37" toId="76">
</dataflow>
<dataflow id="282" from="v_03" to="v" fromId="74" toId="77">
</dataflow>
<dataflow id="284" from="StgValue_283" to="v" fromId="283" toId="77">
</dataflow>
<dataflow id="285" from="icmp_ln1244" to="br_ln1244" fromId="76" toId="78">
</dataflow>
<dataflow id="286" from="idx" to="trunc_ln1244" fromId="75" toId="79">
</dataflow>
<dataflow id="287" from="trunc_ln1244" to="add_ln1238" fromId="79" toId="80">
</dataflow>
<dataflow id="288" from="mul_ln1242" to="add_ln1238" fromId="71" toId="80">
</dataflow>
<dataflow id="289" from="_ssdm_op_BitConcatenate.i15.i13.i2" to="shl_ln68" fromId="223" toId="81">
</dataflow>
<dataflow id="290" from="add_ln1238" to="shl_ln68" fromId="80" toId="81">
</dataflow>
<dataflow id="291" from="StgValue_226" to="shl_ln68" fromId="226" toId="81">
</dataflow>
<dataflow id="292" from="shl_ln68" to="r1" fromId="81" toId="82">
</dataflow>
<dataflow id="293" from="a_read" to="r1" fromId="15" toId="82">
</dataflow>
<dataflow id="294" from="trunc_ln1244" to="add_ln1238_2" fromId="79" toId="83">
</dataflow>
<dataflow id="295" from="mul_ln1243" to="add_ln1238_2" fromId="72" toId="83">
</dataflow>
<dataflow id="296" from="_ssdm_op_BitConcatenate.i15.i13.i2" to="shl_ln1238_1" fromId="223" toId="84">
</dataflow>
<dataflow id="297" from="add_ln1238_2" to="shl_ln1238_1" fromId="83" toId="84">
</dataflow>
<dataflow id="298" from="StgValue_226" to="shl_ln1238_1" fromId="226" toId="84">
</dataflow>
<dataflow id="299" from="shl_ln1238_1" to="r2" fromId="84" toId="85">
</dataflow>
<dataflow id="300" from="a_read" to="r2" fromId="15" toId="85">
</dataflow>
<dataflow id="301" from="_ssdm_op_PartSelect.i13.i15.i32.i32" to="lshr_ln66" fromId="230" toId="86">
</dataflow>
<dataflow id="302" from="r1" to="lshr_ln66" fromId="82" toId="86">
</dataflow>
<dataflow id="303" from="StgValue_233" to="lshr_ln66" fromId="233" toId="86">
</dataflow>
<dataflow id="304" from="StgValue_235" to="lshr_ln66" fromId="235" toId="86">
</dataflow>
<dataflow id="305" from="lshr_ln66" to="zext_ln1247" fromId="86" toId="87">
</dataflow>
<dataflow id="306" from="vla18" to="vla18_addr_318" fromId="134" toId="88">
</dataflow>
<dataflow id="307" from="StgValue_206" to="vla18_addr_318" fromId="206" toId="88">
</dataflow>
<dataflow id="308" from="zext_ln1247" to="vla18_addr_318" fromId="87" toId="88">
</dataflow>
<dataflow id="309" from="vla18_addr_318" to="x" fromId="88" toId="89">
</dataflow>
<dataflow id="310" from="_ssdm_op_PartSelect.i13.i15.i32.i32" to="lshr_ln67" fromId="230" toId="90">
</dataflow>
<dataflow id="311" from="r2" to="lshr_ln67" fromId="85" toId="90">
</dataflow>
<dataflow id="312" from="StgValue_233" to="lshr_ln67" fromId="233" toId="90">
</dataflow>
<dataflow id="313" from="StgValue_235" to="lshr_ln67" fromId="235" toId="90">
</dataflow>
<dataflow id="314" from="lshr_ln67" to="zext_ln1248" fromId="90" toId="91">
</dataflow>
<dataflow id="315" from="vla18" to="vla18_addr_319" fromId="134" toId="92">
</dataflow>
<dataflow id="316" from="StgValue_206" to="vla18_addr_319" fromId="206" toId="92">
</dataflow>
<dataflow id="317" from="zext_ln1248" to="vla18_addr_319" fromId="91" toId="92">
</dataflow>
<dataflow id="318" from="vla18_addr_319" to="vla18_load" fromId="92" toId="93">
</dataflow>
<dataflow id="319" from="idx" to="add_ln1244_1" fromId="75" toId="94">
</dataflow>
<dataflow id="320" from="stride_cast2" to="add_ln1244_1" fromId="16" toId="94">
</dataflow>
<dataflow id="321" from="t" to="t_load_5" fromId="25" toId="95">
</dataflow>
<dataflow id="322" from="t_load_5" to="v1_3" fromId="95" toId="96">
</dataflow>
<dataflow id="323" from="v1" to="v1_3" fromId="44" toId="96">
</dataflow>
<dataflow id="324" from="vla18_addr_318" to="x" fromId="88" toId="98">
</dataflow>
<dataflow id="325" from="vla18_addr_319" to="vla18_load" fromId="92" toId="99">
</dataflow>
<dataflow id="327" from="modp_montymul" to="y" fromId="326" toId="100">
</dataflow>
<dataflow id="328" from="vla18_load" to="y" fromId="99" toId="100">
</dataflow>
<dataflow id="329" from="s" to="y" fromId="70" toId="100">
</dataflow>
<dataflow id="330" from="p_cast_cast_cast_cast" to="y" fromId="19" toId="100">
</dataflow>
<dataflow id="331" from="p0i_cast" to="y" fromId="17" toId="100">
</dataflow>
<dataflow id="332" from="x" to="sub_ln685" fromId="98" toId="101">
</dataflow>
<dataflow id="333" from="p_cast_cast_cast_cast" to="sub_ln685" fromId="19" toId="101">
</dataflow>
<dataflow id="334" from="y" to="add_ln685" fromId="100" toId="102">
</dataflow>
<dataflow id="335" from="sub_ln685" to="add_ln685" fromId="101" toId="102">
</dataflow>
<dataflow id="337" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="336" toId="103">
</dataflow>
<dataflow id="338" from="add_ln685" to="tmp" fromId="102" toId="103">
</dataflow>
<dataflow id="340" from="StgValue_339" to="tmp" fromId="339" toId="103">
</dataflow>
<dataflow id="341" from="tmp" to="select_ln685" fromId="103" toId="104">
</dataflow>
<dataflow id="343" from="StgValue_342" to="select_ln685" fromId="342" toId="104">
</dataflow>
<dataflow id="345" from="StgValue_344" to="select_ln685" fromId="344" toId="104">
</dataflow>
<dataflow id="346" from="select_ln685" to="and_ln685" fromId="104" toId="105">
</dataflow>
<dataflow id="347" from="p_read" to="and_ln685" fromId="11" toId="105">
</dataflow>
<dataflow id="348" from="and_ln685" to="sext_ln685" fromId="105" toId="106">
</dataflow>
<dataflow id="349" from="sext_ln685" to="zext_ln685" fromId="106" toId="107">
</dataflow>
<dataflow id="350" from="zext_ln685" to="add_ln685_15" fromId="107" toId="108">
</dataflow>
<dataflow id="351" from="add_ln685" to="add_ln685_15" fromId="102" toId="108">
</dataflow>
<dataflow id="353" from="_ssdm_op_Write.bram.i32" to="store_ln1249" fromId="352" toId="109">
</dataflow>
<dataflow id="354" from="vla18_addr_318" to="store_ln1249" fromId="88" toId="109">
</dataflow>
<dataflow id="355" from="add_ln685_15" to="store_ln1249" fromId="108" toId="109">
</dataflow>
<dataflow id="357" from="StgValue_356" to="store_ln1249" fromId="356" toId="109">
</dataflow>
<dataflow id="358" from="x" to="sub_ln697" fromId="98" toId="110">
</dataflow>
<dataflow id="359" from="y" to="sub_ln697" fromId="100" toId="110">
</dataflow>
<dataflow id="360" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_194" fromId="336" toId="111">
</dataflow>
<dataflow id="361" from="sub_ln697" to="tmp_194" fromId="110" toId="111">
</dataflow>
<dataflow id="362" from="StgValue_339" to="tmp_194" fromId="339" toId="111">
</dataflow>
<dataflow id="363" from="tmp_194" to="select_ln697" fromId="111" toId="112">
</dataflow>
<dataflow id="364" from="StgValue_342" to="select_ln697" fromId="342" toId="112">
</dataflow>
<dataflow id="365" from="StgValue_344" to="select_ln697" fromId="344" toId="112">
</dataflow>
<dataflow id="366" from="select_ln697" to="and_ln697" fromId="112" toId="113">
</dataflow>
<dataflow id="367" from="p_read" to="and_ln697" fromId="11" toId="113">
</dataflow>
<dataflow id="368" from="and_ln697" to="sext_ln697" fromId="113" toId="114">
</dataflow>
<dataflow id="369" from="sext_ln697" to="zext_ln697" fromId="114" toId="115">
</dataflow>
<dataflow id="370" from="zext_ln697" to="add_ln697" fromId="115" toId="116">
</dataflow>
<dataflow id="371" from="sub_ln697" to="add_ln697" fromId="110" toId="116">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecLoopName" to="specloopname_ln1238" fromId="188" toId="117">
</dataflow>
<dataflow id="374" from="empty_96" to="specloopname_ln1238" fromId="373" toId="117">
</dataflow>
<dataflow id="375" from="_ssdm_op_Write.bram.i32" to="store_ln1250" fromId="352" toId="118">
</dataflow>
<dataflow id="376" from="vla18_addr_319" to="store_ln1250" fromId="92" toId="118">
</dataflow>
<dataflow id="377" from="add_ln697" to="store_ln1250" fromId="116" toId="118">
</dataflow>
<dataflow id="378" from="StgValue_356" to="store_ln1250" fromId="356" toId="118">
</dataflow>
<dataflow id="379" from="icmp_ln1226" to="StgValue_1" fromId="23" toId="1">
</dataflow>
<dataflow id="380" from="icmp_ln1226" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="381" from="icmp_ln1231" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="382" from="icmp_ln1236" to="StgValue_3" fromId="46" toId="3">
</dataflow>
<dataflow id="383" from="icmp_ln1244" to="StgValue_7" fromId="76" toId="7">
</dataflow>
</dataflows>


</stg>
