library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mux is

	port 
	(
		men1	   : in std_logic_vector (11 downto 0);
		men2	   : in std_logic_vector (11 downto 0);
		men3		: in std_logic_vector (11 downto 0);
		men4		: in std_logic_vector (11 downto 0);
		sel : in std_logic_vector (1 downto 0);
		result : out std_logic_vector (11 downto 0)
	);

end entity;

architecture rtl of mux is
begin
	result <= men1 when (sel ='00') 
				else men2	when (sel ='01')
				else men3	when (sel ='10') 
				else men4;
				
end rtl;