<profile>

<section name = "Vivado HLS Report for 'conv_line_buffer_shi'" level="0">
<item name = "Date">Sun Dec  6 11:50:17 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lab2_fpga_lql</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.790, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">66, 66, 66, 66, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">27, 27, 9, -, -, 3, no</column>
<column name=" + Loop 1.1">6, 6, 2, -, -, 3, no</column>
<column name="- Loop 2">36, 36, 18, -, -, 2, no</column>
<column name=" + Loop 2.1">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 252, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 161, -</column>
<column name="Register">-, -, 179, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln68_1_fu_283_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln68_fu_269_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln70_fu_292_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln83_1_fu_397_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln83_fu_383_p2">+, 0, 0, 15, 6, 6</column>
<column name="i_10_fu_318_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_fu_186_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_4_fu_367_p2">+, 0, 0, 13, 4, 1</column>
<column name="j_fu_251_p2">+, 0, 0, 10, 2, 1</column>
<column name="sub_ln68_fu_231_p2">-, 0, 0, 15, 5, 5</column>
<column name="icmp_ln63_fu_180_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln65_fu_245_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln76_fu_312_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln78_fu_361_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln80_fu_373_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="or_ln70_fu_200_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln81_fu_336_p2">or, 0, 0, 5, 5, 3</column>
<column name="cal_conv_d0">select, 0, 0, 32, 1, 32</column>
<column name="select_ln81_fu_355_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="cal_conv_address0">21, 4, 4, 16</column>
<column name="cal_conv_address1">15, 3, 4, 12</column>
<column name="conv_line_buffer_address0">27, 5, 4, 20</column>
<column name="conv_line_buffer_d0">15, 3, 32, 96</column>
<column name="i1_0_reg_158">9, 2, 2, 4</column>
<column name="i_0_reg_135">9, 2, 2, 4</column>
<column name="j2_0_reg_169">9, 2, 4, 8</column>
<column name="j_0_reg_147">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln68_1_reg_468">5, 0, 5, 0</column>
<column name="add_ln83_1_reg_514">6, 0, 6, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="conv_line_buffer_add_1_reg_487">1, 0, 4, 3</column>
<column name="conv_line_buffer_loa_reg_446">32, 0, 32, 0</column>
<column name="go_up_0_reg_411">32, 0, 32, 0</column>
<column name="go_up_1_reg_416">32, 0, 32, 0</column>
<column name="i1_0_reg_158">2, 0, 2, 0</column>
<column name="i_0_reg_135">2, 0, 2, 0</column>
<column name="i_10_reg_476">2, 0, 2, 0</column>
<column name="i_reg_424">2, 0, 2, 0</column>
<column name="icmp_ln80_reg_505">1, 0, 1, 0</column>
<column name="j2_0_reg_169">4, 0, 4, 0</column>
<column name="j_0_reg_147">2, 0, 2, 0</column>
<column name="j_4_reg_500">4, 0, 4, 0</column>
<column name="j_reg_454">2, 0, 2, 0</column>
<column name="select_ln81_reg_492">32, 0, 32, 0</column>
<column name="sub_ln68_reg_434">5, 0, 5, 0</column>
<column name="tmp_3_reg_441">1, 0, 1, 0</column>
<column name="tmp_4_reg_459">1, 0, 1, 0</column>
<column name="zext_ln81_reg_481">2, 0, 6, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_line_buffer_shi, return value</column>
<column name="data">in, 32, ap_none, data, scalar</column>
<column name="conv_line_buffer_address0">out, 4, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_ce0">out, 1, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_we0">out, 1, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_d0">out, 32, ap_memory, conv_line_buffer, array</column>
<column name="conv_line_buffer_q0">in, 32, ap_memory, conv_line_buffer, array</column>
<column name="cal_conv_address0">out, 4, ap_memory, cal_conv, array</column>
<column name="cal_conv_ce0">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_we0">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_d0">out, 32, ap_memory, cal_conv, array</column>
<column name="cal_conv_q0">in, 32, ap_memory, cal_conv, array</column>
<column name="cal_conv_address1">out, 4, ap_memory, cal_conv, array</column>
<column name="cal_conv_ce1">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_we1">out, 1, ap_memory, cal_conv, array</column>
<column name="cal_conv_d1">out, 32, ap_memory, cal_conv, array</column>
<column name="cal_conv_q1">in, 32, ap_memory, cal_conv, array</column>
</table>
</item>
</section>
</profile>
