<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_iopll_160/sim/rx_frameclk_pll_altera_iopll_160_zwfcdta.vo"
   type="VERILOG"
   library="rx_frameclk_pll_altera_iopll_160" />
 <file
   path="sim/rx_frameclk_pll.vhd"
   type="VHDL"
   hasInlineConfiguration="true" />
 <topLevel name="rx_frameclk_pll" />
 <deviceFamily name="arria10" />
</simPackage>
