<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>accelerate</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>34</Best-caseLatency>
            <Average-caseLatency>34</Average-caseLatency>
            <Worst-caseLatency>34</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>25</PipelineInitiationInterval>
            <PipelineDepth>35</PipelineDepth>
            <Interval-min>25</Interval-min>
            <Interval-max>25</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <DSP>12</DSP>
            <FF>2435</FF>
            <LUT>1507</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>out_r</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ap_vld</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_address0</name>
            <Object>subrow_vals</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_ce0</name>
            <Object>subrow_vals</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_q0</name>
            <Object>subrow_vals</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_address1</name>
            <Object>subrow_vals</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_ce1</name>
            <Object>subrow_vals</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_q1</name>
            <Object>subrow_vals</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_address0</name>
            <Object>subrow_col_indices</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_ce0</name>
            <Object>subrow_col_indices</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_q0</name>
            <Object>subrow_col_indices</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_address1</name>
            <Object>subrow_col_indices</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_ce1</name>
            <Object>subrow_col_indices</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_q1</name>
            <Object>subrow_col_indices</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_address0</name>
            <Object>mult_enables</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_ce0</name>
            <Object>mult_enables</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_q0</name>
            <Object>mult_enables</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_address1</name>
            <Object>mult_enables</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_ce1</name>
            <Object>mult_enables</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_q1</name>
            <Object>mult_enables</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>label_r</name>
            <Object>label_r</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_address0</name>
            <Object>init_vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_ce0</name>
            <Object>init_vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_q0</name>
            <Object>init_vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_address1</name>
            <Object>init_vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_ce1</name>
            <Object>init_vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_q1</name>
            <Object>init_vector</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init</name>
            <Object>init</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>accelerate</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_reduce_fu_590</InstName>
                    <ModuleName>reduce</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>590</ID>
                    <BindInstances>add_ln35_fu_283_p2 level_out_value_fu_305_p2 add_ln35_1_fu_362_p2 out_data_value_fu_412_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_32s_32s_32_2_1_U4 mul_32s_32s_32_2_1_U5 mul_32s_32s_32_2_1_U6 mul_32s_32s_32_2_1_U7 add_ln31_fu_709_p2 add_ln31_1_fu_713_p2 x_1_fu_719_p2 storage_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>reduce</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.039</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>650</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_283_p2" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="level_out_value_fu_305_p2" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:14" URAM="0" VARIABLE="level_out_value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_362_p2" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_data_value_fu_412_p2" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:14" URAM="0" VARIABLE="out_data_value"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerate</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25</PipelineInitiationInterval>
                    <PipelineDepth>35</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>2435</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1507</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U4" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:19" URAM="0" VARIABLE="mul_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U5" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:19" URAM="0" VARIABLE="mul_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U6" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:19" URAM="0" VARIABLE="mul_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U7" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:19" URAM="0" VARIABLE="mul_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_709_p2" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_713_p2" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_1_fu_719_p2" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:31" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="pragma" RTLNAME="storage_U" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:40" URAM="0" VARIABLE="storage"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/akileshkannan/SPMV_CSR_src"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="out" index="0" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_r" name="out_r" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_ap_vld" name="out_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="subrow_vals" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="subrow_vals_address0" name="subrow_vals_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="subrow_vals_ce0" name="subrow_vals_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="subrow_vals_q0" name="subrow_vals_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_vals_address1" name="subrow_vals_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="subrow_vals_ce1" name="subrow_vals_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="subrow_vals_q1" name="subrow_vals_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="subrow_col_indices" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="subrow_col_indices_address0" name="subrow_col_indices_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="subrow_col_indices_ce0" name="subrow_col_indices_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="subrow_col_indices_q0" name="subrow_col_indices_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_col_indices_address1" name="subrow_col_indices_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="subrow_col_indices_ce1" name="subrow_col_indices_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="subrow_col_indices_q1" name="subrow_col_indices_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mult_enables" index="3" direction="in" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="mult_enables_address0" name="mult_enables_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="mult_enables_ce0" name="mult_enables_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="mult_enables_q0" name="mult_enables_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="mult_enables_address1" name="mult_enables_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="mult_enables_ce1" name="mult_enables_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="mult_enables_q1" name="mult_enables_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="label" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="label_r" name="label_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init_vector" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="init_vector_address0" name="init_vector_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="init_vector_ce0" name="init_vector_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="init_vector_q0" name="init_vector_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_address1" name="init_vector_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="init_vector_ce1" name="init_vector_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="init_vector_q1" name="init_vector_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init" index="6" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="init" name="init" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="out_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="subrow_vals_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_vals_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="subrow_vals_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_vals_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="subrow_col_indices_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_col_indices_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="subrow_col_indices_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_col_indices_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="mult_enables_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="mult_enables_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="mult_enables_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="mult_enables_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="label_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="label_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>label_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="label"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="init_vector_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="init_vector_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="init">DATA</portMap>
            </portMaps>
            <ports>
                <port>init</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="init_vector_address0">5</column>
                    <column name="init_vector_address1">5</column>
                    <column name="init_vector_q0">32</column>
                    <column name="init_vector_q1">32</column>
                    <column name="mult_enables_address0">2</column>
                    <column name="mult_enables_address1">2</column>
                    <column name="mult_enables_q0">1</column>
                    <column name="mult_enables_q1">1</column>
                    <column name="subrow_col_indices_address0">2</column>
                    <column name="subrow_col_indices_address1">2</column>
                    <column name="subrow_col_indices_q0">32</column>
                    <column name="subrow_col_indices_q1">32</column>
                    <column name="subrow_vals_address0">2</column>
                    <column name="subrow_vals_address1">2</column>
                    <column name="subrow_vals_q0">32</column>
                    <column name="subrow_vals_q1">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="init">ap_none, 1</column>
                    <column name="label_r">ap_none, 32</column>
                    <column name="out_r">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out">out, int&amp;</column>
                    <column name="subrow_vals">in, int*</column>
                    <column name="subrow_col_indices">in, int*</column>
                    <column name="mult_enables">in, bool*</column>
                    <column name="label">in, int</column>
                    <column name="init_vector">in, int*</column>
                    <column name="init">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="out">out_r, port, </column>
                    <column name="out">out_r_ap_vld, port, </column>
                    <column name="subrow_vals">subrow_vals_address0, port, offset</column>
                    <column name="subrow_vals">subrow_vals_ce0, port, </column>
                    <column name="subrow_vals">subrow_vals_q0, port, </column>
                    <column name="subrow_vals">subrow_vals_address1, port, offset</column>
                    <column name="subrow_vals">subrow_vals_ce1, port, </column>
                    <column name="subrow_vals">subrow_vals_q1, port, </column>
                    <column name="subrow_col_indices">subrow_col_indices_address0, port, offset</column>
                    <column name="subrow_col_indices">subrow_col_indices_ce0, port, </column>
                    <column name="subrow_col_indices">subrow_col_indices_q0, port, </column>
                    <column name="subrow_col_indices">subrow_col_indices_address1, port, offset</column>
                    <column name="subrow_col_indices">subrow_col_indices_ce1, port, </column>
                    <column name="subrow_col_indices">subrow_col_indices_q1, port, </column>
                    <column name="mult_enables">mult_enables_address0, port, offset</column>
                    <column name="mult_enables">mult_enables_ce0, port, </column>
                    <column name="mult_enables">mult_enables_q0, port, </column>
                    <column name="mult_enables">mult_enables_address1, port, offset</column>
                    <column name="mult_enables">mult_enables_ce1, port, </column>
                    <column name="mult_enables">mult_enables_q1, port, </column>
                    <column name="label">label_r, port, </column>
                    <column name="init_vector">init_vector_address0, port, offset</column>
                    <column name="init_vector">init_vector_ce0, port, </column>
                    <column name="init_vector">init_vector_q0, port, </column>
                    <column name="init_vector">init_vector_address1, port, offset</column>
                    <column name="init_vector">init_vector_ce1, port, </column>
                    <column name="init_vector">init_vector_q1, port, </column>
                    <column name="init">init, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="SPMV_CSR_src/accelerator/accelerator.cpp:8" status="valid" parentFunction="initialise" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="SPMV_CSR_src/accelerator/accelerator.cpp:17" status="valid" parentFunction="multipliers" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="SPMV_CSR_src/accelerator/accelerator.cpp:27" status="valid" parentFunction="adders" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="SPMV_CSR_src/accelerator/accelerator.cpp:30" status="valid" parentFunction="adders" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="SPMV_CSR_src/accelerator/accelerator.cpp:38" status="valid" parentFunction="accelerate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="SPMV_CSR_src/accelerator/reducer.cpp:46" status="valid" parentFunction="reduce" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="SPMV_CSR_src/accelerator/accelerator.cpp:41" status="valid" parentFunction="accelerate" variable="storage" isDirective="1" options="variable=storage type=ram_1wnr impl=bram"/>
    </PragmaReport>
</profile>

