<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element hex_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element hex_1
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element hex_2
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element hex_3
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element hex_4
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element hex_5
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="hex_0_clk" internal="hex_0.clk" type="clock" dir="end" />
 <interface
   name="hex_0_external_connection"
   internal="hex_0.external_connection"
   type="conduit"
   dir="end" />
 <interface name="hex_0_reset" internal="hex_0.reset" type="reset" dir="end" />
 <interface name="hex_0_s1" internal="hex_0.s1" type="avalon" dir="end" />
 <interface name="hex_1_clk" internal="hex_1.clk" type="clock" dir="end" />
 <interface
   name="hex_1_external_connection"
   internal="hex_1.external_connection"
   type="conduit"
   dir="end" />
 <interface name="hex_1_reset" internal="hex_1.reset" type="reset" dir="end" />
 <interface name="hex_1_s1" internal="hex_1.s1" type="avalon" dir="end" />
 <interface name="hex_2_clk" internal="hex_2.clk" type="clock" dir="end" />
 <interface
   name="hex_2_external_connection"
   internal="hex_2.external_connection"
   type="conduit"
   dir="end" />
 <interface name="hex_2_reset" internal="hex_2.reset" type="reset" dir="end" />
 <interface name="hex_2_s1" internal="hex_2.s1" type="avalon" dir="end" />
 <interface name="hex_3_clk" internal="hex_3.clk" type="clock" dir="end" />
 <interface
   name="hex_3_external_connection"
   internal="hex_3.external_connection"
   type="conduit"
   dir="end" />
 <interface name="hex_3_reset" internal="hex_3.reset" type="reset" dir="end" />
 <interface name="hex_3_s1" internal="hex_3.s1" type="avalon" dir="end" />
 <interface name="hex_4_clk" internal="hex_4.clk" type="clock" dir="end" />
 <interface
   name="hex_4_external_connection"
   internal="hex_4.external_connection"
   type="conduit"
   dir="end" />
 <interface name="hex_4_reset" internal="hex_4.reset" type="reset" dir="end" />
 <interface name="hex_4_s1" internal="hex_4.s1" type="avalon" dir="end" />
 <interface name="hex_5_clk" internal="hex_5.clk" type="clock" dir="end" />
 <interface
   name="hex_5_external_connection"
   internal="hex_5.external_connection"
   type="conduit"
   dir="end" />
 <interface name="hex_5_reset" internal="hex_5.reset" type="reset" dir="end" />
 <interface name="hex_5_s1" internal="hex_5.s1" type="avalon" dir="end" />
 <module name="hex_0" kind="altera_avalon_pio" version="18.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module name="hex_1" kind="altera_avalon_pio" version="18.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module name="hex_2" kind="altera_avalon_pio" version="18.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module name="hex_3" kind="altera_avalon_pio" version="18.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module name="hex_4" kind="altera_avalon_pio" version="18.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <module name="hex_5" kind="altera_avalon_pio" version="18.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="7" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
