{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 09:48:13 2019 " "Info: Processing started: Sat Apr 06 09:48:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Term_BCDcal -c Term_BCDcal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Term_BCDcal -c Term_BCDcal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term_bcdcal.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file term_bcdcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Term_BCDcal " "Info: Found entity 1: Term_BCDcal" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Calculator " "Info: Found entity 2: Calculator" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Full_Adder " "Info: Found entity 3: Full_Adder" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Convert " "Info: Found entity 4: Convert" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Term_BCDcal " "Info: Elaborating entity \"Term_BCDcal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left Term_BCDcal.v(10) " "Warning (10036): Verilog HDL or VHDL warning at Term_BCDcal.v(10): object \"left\" assigned a value but never read" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right Term_BCDcal.v(10) " "Warning (10036): Verilog HDL or VHDL warning at Term_BCDcal.v(10): object \"right\" assigned a value but never read" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Term_BCDcal.v(4) " "Warning (10034): Output port \"HEX0\" at Term_BCDcal.v(4) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Term_BCDcal.v(4) " "Warning (10034): Output port \"HEX1\" at Term_BCDcal.v(4) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Term_BCDcal.v(5) " "Warning (10034): Output port \"HEX4\" at Term_BCDcal.v(5) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Term_BCDcal.v(5) " "Warning (10034): Output port \"HEX5\" at Term_BCDcal.v(5) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Term_BCDcal.v(6) " "Warning (10034): Output port \"HEX6\" at Term_BCDcal.v(6) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Term_BCDcal.v(6) " "Warning (10034): Output port \"HEX7\" at Term_BCDcal.v(6) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert Convert:conv " "Info: Elaborating entity \"Convert\" for hierarchy \"Convert:conv\"" {  } { { "Term_BCDcal.v" "conv" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Term_BCDcal.v(52) " "Warning (10230): Verilog HDL assignment warning at Term_BCDcal.v(52): truncated value with size 8 to match size of target (1)" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] GND " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] GND " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] GND " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] GND " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Warning: Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Info: Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 09:48:14 2019 " "Info: Processing ended: Sat Apr 06 09:48:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
