{
  "sha": "3c6e74ce51d9439c2697cfec508ce885ddae8f21",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6M2M2ZTc0Y2U1MWQ5NDM5YzI2OTdjZmVjNTA4Y2U4ODVkZGFlOGYyMQ==",
  "commit": {
    "author": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-07-07T08:37:38Z"
    },
    "committer": {
      "name": "Nick Clifton",
      "email": "nickc@redhat.com",
      "date": "2020-07-07T08:37:38Z"
    },
    "message": "Fix recent failures in the ARM assembler testsuite due to the correction of a spelling mistake.\n\n\t* testsuite/gas/arm/cde-missing-fp.l: Fix spelling mistake in\n\texpected output.",
    "tree": {
      "sha": "08bb3e4edde164457e4b0d05b2f97914d4364f4b",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/08bb3e4edde164457e4b0d05b2f97914d4364f4b"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/3c6e74ce51d9439c2697cfec508ce885ddae8f21",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3c6e74ce51d9439c2697cfec508ce885ddae8f21",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/3c6e74ce51d9439c2697cfec508ce885ddae8f21",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3c6e74ce51d9439c2697cfec508ce885ddae8f21/comments",
  "author": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "nickclifton",
    "id": 31441682,
    "node_id": "MDQ6VXNlcjMxNDQxNjgy",
    "avatar_url": "https://avatars.githubusercontent.com/u/31441682?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/nickclifton",
    "html_url": "https://github.com/nickclifton",
    "followers_url": "https://api.github.com/users/nickclifton/followers",
    "following_url": "https://api.github.com/users/nickclifton/following{/other_user}",
    "gists_url": "https://api.github.com/users/nickclifton/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/nickclifton/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/nickclifton/subscriptions",
    "organizations_url": "https://api.github.com/users/nickclifton/orgs",
    "repos_url": "https://api.github.com/users/nickclifton/repos",
    "events_url": "https://api.github.com/users/nickclifton/events{/privacy}",
    "received_events_url": "https://api.github.com/users/nickclifton/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "931452b64424e41bb51e798a6d2f12265efe12cc",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/931452b64424e41bb51e798a6d2f12265efe12cc",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/931452b64424e41bb51e798a6d2f12265efe12cc"
    }
  ],
  "stats": {
    "total": 189,
    "additions": 97,
    "deletions": 92
  },
  "files": [
    {
      "sha": "64c58e0ecd126a217b22a35eafcf25e0af80ca82",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3c6e74ce51d9439c2697cfec508ce885ddae8f21/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3c6e74ce51d9439c2697cfec508ce885ddae8f21/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=3c6e74ce51d9439c2697cfec508ce885ddae8f21",
      "patch": "@@ -1,3 +1,8 @@\n+2020-07-07  Nick Clifton  <nickc@redhat.com>\n+\n+\t* testsuite/gas/arm/cde-missing-fp.l: Fix spelling mistake in\n+\texpected output.\n+\n 2020-07-06  Jan Beulich  <jbeulich@suse.com>\n \n \t* testsuite/gas/i386/x86-64-avx512bw-wig1.d,"
    },
    {
      "sha": "0dae24b21536bb663a9e070018b83c5386014cad",
      "filename": "gas/testsuite/gas/arm/cde-missing-fp.l",
      "status": "modified",
      "additions": 92,
      "deletions": 92,
      "changes": 184,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/3c6e74ce51d9439c2697cfec508ce885ddae8f21/gas/testsuite/gas/arm/cde-missing-fp.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/3c6e74ce51d9439c2697cfec508ce885ddae8f21/gas/testsuite/gas/arm/cde-missing-fp.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/cde-missing-fp.l?ref=3c6e74ce51d9439c2697cfec508ce885ddae8f21",
      "patch": "@@ -54,95 +54,95 @@\n [^ :]+:[0-9]+: Error: selected processor does not support `vptt\\.i8 eq,q0,q0' in Thumb mode\n [^ :]+:[0-9]+: Error: bad instruction `vcx3t p0,q0,q0,q0,#0'\n [^ :]+:[0-9]+: Error: bad instruction `vcx3at p0,q0,q0,q0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,s0,#1920'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,s0,#64'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,s0,#63'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p7,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,s1,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,s30,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,d0,#1920'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,d0,#64'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,d0,#63'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p7,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1 p0,d15,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,s0,#1920'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,s0,#64'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,s0,#63'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p7,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,s1,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,s30,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,d0,#1920'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,d0,#64'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,d0,#63'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p7,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx1a p0,d15,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s0,s0,#60'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s0,s0,#2'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s0,s0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p7,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s1,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s30,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s0,s1,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,s0,s30,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,d0,d0,#60'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,d0,d0,#2'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,d0,d0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p7,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,d15,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2 p0,d0,d15,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s0,s0,#60'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s0,s0,#2'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s0,s0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p7,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s1,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s30,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s0,s1,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,s0,s30,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,d0,d0,#60'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,d0,d0,#2'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,d0,d0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p7,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,d15,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx2a p0,d0,d15,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s0,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s0,s0,s0,#6'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s0,s0,s0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p7,s0,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s1,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s30,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s0,s1,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s0,s30,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s0,s0,s1,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,s0,s0,s30,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,d0,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,d0,d0,d0,#6'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,d0,d0,d0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p7,d0,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,d15,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,d0,d15,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3 p0,d0,d0,d15,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s0,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s0,s0,s0,#6'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s0,s0,s0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p7,s0,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s1,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s30,s0,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s0,s1,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s0,s30,s0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s0,s0,s1,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,s0,s0,s30,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,d0,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,d0,d0,d0,#6'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,d0,d0,d0,#1'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p7,d0,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,d15,d0,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,d0,d15,d0,#0'\n-[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point etension\\. -- `vcx3a p0,d0,d0,d15,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,s0,#1920'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,s0,#64'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,s0,#63'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p7,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,s1,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,s30,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,d0,#1920'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,d0,#64'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,d0,#63'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p7,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1 p0,d15,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,s0,#1920'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,s0,#64'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,s0,#63'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p7,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,s1,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,s30,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,d0,#1920'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,d0,#64'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,d0,#63'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p7,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx1a p0,d15,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s0,s0,#60'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s0,s0,#2'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s0,s0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p7,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s1,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s30,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s0,s1,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,s0,s30,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,d0,d0,#60'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,d0,d0,#2'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,d0,d0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p7,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,d15,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2 p0,d0,d15,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s0,s0,#60'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s0,s0,#2'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s0,s0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p7,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s1,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s30,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s0,s1,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,s0,s30,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,d0,d0,#60'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,d0,d0,#2'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,d0,d0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p7,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,d15,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx2a p0,d0,d15,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s0,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s0,s0,s0,#6'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s0,s0,s0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p7,s0,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s1,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s30,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s0,s1,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s0,s30,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s0,s0,s1,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,s0,s0,s30,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,d0,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,d0,d0,d0,#6'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,d0,d0,d0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p7,d0,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,d15,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,d0,d15,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3 p0,d0,d0,d15,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s0,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s0,s0,s0,#6'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s0,s0,s0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p7,s0,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s1,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s30,s0,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s0,s1,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s0,s30,s0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s0,s0,s1,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,s0,s0,s30,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,d0,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,d0,d0,d0,#6'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,d0,d0,d0,#1'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p7,d0,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,d15,d0,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,d0,d15,d0,#0'\n+[^ :]+:[0-9]+: Error: vcx instructions with S or D registers require either MVE or Armv8-M floating point extension\\. -- `vcx3a p0,d0,d0,d15,#0'"
    }
  ]
}