{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418864873348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418864873364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 22:07:52 2014 " "Processing started: Wed Dec 17 22:07:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418864873364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418864873364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418864873364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418864874647 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "somador_jpc.v " "Can't analyze file -- file somador_jpc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864874900 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(325) " "Verilog HDL information at control_unit_microprogramed.v(325): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418864874931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864874947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864874947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864874963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864874963 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "data_memory.v " "Can't analyze file -- file data_memory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864874963 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instruction_memory.v " "Can't analyze file -- file instruction_memory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864874978 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stack.v(41) " "Verilog HDL information at stack.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418864874994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864874994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864874994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864875010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864875010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864875010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864875010 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instruction_memory.vhd " "Can't analyze file -- file instruction_memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864875025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_reg_control musa.v(70) " "Verilog HDL Implicit Net warning at musa.v(70): created implicit net for \"w_reg_control\"" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418864875041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "musa " "Elaborating entity \"musa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418864875728 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_reg musa.v(21) " "Verilog HDL warning at musa.v(21): object flag_reg used but never assigned" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1418864875840 "|musa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 musa.v(35) " "Verilog HDL assignment warning at musa.v(35): truncated value with size 19 to match size of target (18)" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418864875840 "|musa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg 0 musa.v(21) " "Net \"flag_reg\" at musa.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418864875871 "|musa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_microprogramed control_unit_microprogramed:cum01 " "Elaborating entity \"control_unit_microprogramed\" for hierarchy \"control_unit_microprogramed:cum01\"" {  } { { "musa.v" "cum01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418864876621 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_reg control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"read_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_reg control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"write_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"write_data\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediat control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"immediat\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fnction control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"fnction\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_function control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"control_function\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_alu_data control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"control_alu_data\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rtrn control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"rtrn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pop control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"pop\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "push control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"push\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "add_pc control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"add_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_control control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"reg_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brfl_control control_unit_microprogramed.v(27) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(27): inferring latch(es) for variable \"brfl_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418864876652 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brfl_control control_unit_microprogramed.v(27) " "Inferred latch for \"brfl_control\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_control control_unit_microprogramed.v(27) " "Inferred latch for \"reg_control\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_pc control_unit_microprogramed.v(27) " "Inferred latch for \"add_pc\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "push control_unit_microprogramed.v(27) " "Inferred latch for \"push\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pop control_unit_microprogramed.v(27) " "Inferred latch for \"pop\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtrn control_unit_microprogramed.v(27) " "Inferred latch for \"rtrn\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[0\] control_unit_microprogramed.v(27) " "Inferred latch for \"branch\[0\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[1\] control_unit_microprogramed.v(27) " "Inferred latch for \"branch\[1\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[2\] control_unit_microprogramed.v(27) " "Inferred latch for \"branch\[2\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_alu_data control_unit_microprogramed.v(27) " "Inferred latch for \"control_alu_data\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_function control_unit_microprogramed.v(27) " "Inferred latch for \"control_function\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[0\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[0\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[1\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[1\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[2\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[2\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[3\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[3\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[4\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[4\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnction\[5\] control_unit_microprogramed.v(27) " "Inferred latch for \"fnction\[5\]\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediat control_unit_microprogramed.v(27) " "Inferred latch for \"immediat\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data control_unit_microprogramed.v(27) " "Inferred latch for \"write_data\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data control_unit_microprogramed.v(27) " "Inferred latch for \"read_data\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg control_unit_microprogramed.v(27) " "Inferred latch for \"write_reg\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_reg control_unit_microprogramed.v(27) " "Inferred latch for \"read_reg\" at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876684 "|musa|control_unit_microprogramed:cum01"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_reg control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"read_reg\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "control_unit_microprogramed.v(27) " "Constant driver at control_unit_microprogramed.v(27)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 27 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "write_reg control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"write_reg\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_data control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"read_data\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "write_data control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"write_data\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "immediat control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"immediat\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_function control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"control_function\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "control_alu_data control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"control_alu_data\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rtrn control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"rtrn\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "pop control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"pop\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "push control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"push\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "write_pc control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"write_pc\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "control_unit_microprogramed.v(309) " "Constant driver at control_unit_microprogramed.v(309)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 309 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "brfl_control control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"brfl_control\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "add_pc control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"add_pc\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_control control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"reg_control\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "branch\[2\] control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"branch\[2\]\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "branch\[1\] control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"branch\[1\]\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "branch\[0\] control_unit_microprogramed.v(325) " "Can't resolve multiple constant drivers for net \"branch\[0\]\" at control_unit_microprogramed.v(325)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control_unit_microprogramed:cum01 " "Can't elaborate user hierarchy \"control_unit_microprogramed:cum01\"" {  } { { "musa.v" "cum01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418864876715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418864876998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 20 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418864877150 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 17 22:07:57 2014 " "Processing ended: Wed Dec 17 22:07:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418864877150 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418864877150 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418864877150 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418864877150 ""}
