
Lab3_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080028b4  080028b4  000128b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028d8  080028d8  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080028d8  080028d8  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028d8  080028d8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028d8  080028d8  000128d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028dc  080028dc  000128dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080028e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000068  08002948  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08002948  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099c1  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b28  00000000  00000000  00029a52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  0002b580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  0002bfd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000168b7  00000000  00000000  0002c948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b379  00000000  00000000  000431ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008221a  00000000  00000000  0004e578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0792  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000298c  00000000  00000000  000d07e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	0800289c 	.word	0x0800289c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	0800289c 	.word	0x0800289c

0800014c <run_led>:
enum ButtonState { BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_ONE_SECOND };
enum ButtonState buttonState = BUTTON_RELEASED;
enum ButtonState incrementState = BUTTON_RELEASED;
enum ButtonState setState = BUTTON_RELEASED;

void run_led(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	led_mode_display(mode);
 8000150:	4b03      	ldr	r3, [pc, #12]	; (8000160 <run_led+0x14>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4618      	mov	r0, r3
 8000156:	f000 fd33 	bl	8000bc0 <led_mode_display>
}
 800015a:	bf00      	nop
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	20000000 	.word	0x20000000

08000164 <initTrafficLights>:
TrafficLight light1;
TrafficLight light2;

int initialized = 0;

void initTrafficLights(void) {
 8000164:	b480      	push	{r7}
 8000166:	af00      	add	r7, sp, #0
    light1.state = RED;
 8000168:	4b11      	ldr	r3, [pc, #68]	; (80001b0 <initTrafficLights+0x4c>)
 800016a:	2200      	movs	r2, #0
 800016c:	701a      	strb	r2, [r3, #0]
    light1.timer = color_duration[red];
 800016e:	4b11      	ldr	r3, [pc, #68]	; (80001b4 <initTrafficLights+0x50>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	4a0f      	ldr	r2, [pc, #60]	; (80001b0 <initTrafficLights+0x4c>)
 8000174:	6053      	str	r3, [r2, #4]
    light1.redPin = GPIO_PIN_1;
 8000176:	4b0e      	ldr	r3, [pc, #56]	; (80001b0 <initTrafficLights+0x4c>)
 8000178:	2202      	movs	r2, #2
 800017a:	609a      	str	r2, [r3, #8]
    light1.yellowPin = GPIO_PIN_2;
 800017c:	4b0c      	ldr	r3, [pc, #48]	; (80001b0 <initTrafficLights+0x4c>)
 800017e:	2204      	movs	r2, #4
 8000180:	60da      	str	r2, [r3, #12]
    light1.greenPin = GPIO_PIN_3;
 8000182:	4b0b      	ldr	r3, [pc, #44]	; (80001b0 <initTrafficLights+0x4c>)
 8000184:	2208      	movs	r2, #8
 8000186:	611a      	str	r2, [r3, #16]

    light2.state = GREEN;
 8000188:	4b0b      	ldr	r3, [pc, #44]	; (80001b8 <initTrafficLights+0x54>)
 800018a:	2202      	movs	r2, #2
 800018c:	701a      	strb	r2, [r3, #0]
    light2.timer = color_duration[green];
 800018e:	4b09      	ldr	r3, [pc, #36]	; (80001b4 <initTrafficLights+0x50>)
 8000190:	689b      	ldr	r3, [r3, #8]
 8000192:	4a09      	ldr	r2, [pc, #36]	; (80001b8 <initTrafficLights+0x54>)
 8000194:	6053      	str	r3, [r2, #4]
    light2.redPin = GPIO_PIN_4;
 8000196:	4b08      	ldr	r3, [pc, #32]	; (80001b8 <initTrafficLights+0x54>)
 8000198:	2210      	movs	r2, #16
 800019a:	609a      	str	r2, [r3, #8]
    light2.yellowPin = GPIO_PIN_5;
 800019c:	4b06      	ldr	r3, [pc, #24]	; (80001b8 <initTrafficLights+0x54>)
 800019e:	2220      	movs	r2, #32
 80001a0:	60da      	str	r2, [r3, #12]
    light2.greenPin = GPIO_PIN_6;
 80001a2:	4b05      	ldr	r3, [pc, #20]	; (80001b8 <initTrafficLights+0x54>)
 80001a4:	2240      	movs	r2, #64	; 0x40
 80001a6:	611a      	str	r2, [r3, #16]

}
 80001a8:	bf00      	nop
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	200000d4 	.word	0x200000d4
 80001b4:	20000004 	.word	0x20000004
 80001b8:	200000e8 	.word	0x200000e8

080001bc <updateTrafficLight>:

void updateTrafficLight(TrafficLight *light) {
 80001bc:	b480      	push	{r7}
 80001be:	b083      	sub	sp, #12
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	6078      	str	r0, [r7, #4]
    if (light->timer > 1) {
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	685b      	ldr	r3, [r3, #4]
 80001c8:	2b01      	cmp	r3, #1
 80001ca:	dd05      	ble.n	80001d8 <updateTrafficLight+0x1c>
        light->timer--;
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	685b      	ldr	r3, [r3, #4]
 80001d0:	1e5a      	subs	r2, r3, #1
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	605a      	str	r2, [r3, #4]
        return;
 80001d6:	e022      	b.n	800021e <updateTrafficLight+0x62>
    }

    switch (light->state) {
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	781b      	ldrb	r3, [r3, #0]
 80001dc:	2b02      	cmp	r3, #2
 80001de:	d016      	beq.n	800020e <updateTrafficLight+0x52>
 80001e0:	2b02      	cmp	r3, #2
 80001e2:	dc1c      	bgt.n	800021e <updateTrafficLight+0x62>
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d002      	beq.n	80001ee <updateTrafficLight+0x32>
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d008      	beq.n	80001fe <updateTrafficLight+0x42>
 80001ec:	e017      	b.n	800021e <updateTrafficLight+0x62>
        case RED:
            light->state = GREEN;
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	2202      	movs	r2, #2
 80001f2:	701a      	strb	r2, [r3, #0]
            light->timer = color_duration[green];
 80001f4:	4b0c      	ldr	r3, [pc, #48]	; (8000228 <updateTrafficLight+0x6c>)
 80001f6:	689a      	ldr	r2, [r3, #8]
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	605a      	str	r2, [r3, #4]
            break;
 80001fc:	e00f      	b.n	800021e <updateTrafficLight+0x62>
        case AMBER:
            light->state = RED;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	2200      	movs	r2, #0
 8000202:	701a      	strb	r2, [r3, #0]
            light->timer = color_duration[red];
 8000204:	4b08      	ldr	r3, [pc, #32]	; (8000228 <updateTrafficLight+0x6c>)
 8000206:	681a      	ldr	r2, [r3, #0]
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	605a      	str	r2, [r3, #4]
            break;
 800020c:	e007      	b.n	800021e <updateTrafficLight+0x62>
        case GREEN:
            light->state = AMBER;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	2201      	movs	r2, #1
 8000212:	701a      	strb	r2, [r3, #0]
            light->timer = color_duration[amber];
 8000214:	4b04      	ldr	r3, [pc, #16]	; (8000228 <updateTrafficLight+0x6c>)
 8000216:	685a      	ldr	r2, [r3, #4]
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	605a      	str	r2, [r3, #4]
            break;
 800021c:	bf00      	nop
    }
}
 800021e:	370c      	adds	r7, #12
 8000220:	46bd      	mov	sp, r7
 8000222:	bc80      	pop	{r7}
 8000224:	4770      	bx	lr
 8000226:	bf00      	nop
 8000228:	20000004 	.word	0x20000004

0800022c <applyTrafficLight>:

void applyTrafficLight(TrafficLight *light) {
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
    switch (light->state) {
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	2b02      	cmp	r3, #2
 800023a:	d038      	beq.n	80002ae <applyTrafficLight+0x82>
 800023c:	2b02      	cmp	r3, #2
 800023e:	dc4f      	bgt.n	80002e0 <applyTrafficLight+0xb4>
 8000240:	2b00      	cmp	r3, #0
 8000242:	d002      	beq.n	800024a <applyTrafficLight+0x1e>
 8000244:	2b01      	cmp	r3, #1
 8000246:	d019      	beq.n	800027c <applyTrafficLight+0x50>
            HAL_GPIO_WritePin(GPIOA, light->redPin, GPIO_PIN_RESET);
            HAL_GPIO_WritePin(GPIOA, light->yellowPin, GPIO_PIN_RESET);
            HAL_GPIO_WritePin(GPIOA, light->greenPin, GPIO_PIN_SET);
            break;
    }
}
 8000248:	e04a      	b.n	80002e0 <applyTrafficLight+0xb4>
            HAL_GPIO_WritePin(GPIOA, light->redPin, GPIO_PIN_SET); // RED ON
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	689b      	ldr	r3, [r3, #8]
 800024e:	b29b      	uxth	r3, r3
 8000250:	2201      	movs	r2, #1
 8000252:	4619      	mov	r1, r3
 8000254:	4824      	ldr	r0, [pc, #144]	; (80002e8 <applyTrafficLight+0xbc>)
 8000256:	f001 fb0c 	bl	8001872 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, light->yellowPin, GPIO_PIN_RESET);   // YELLOW OFF
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	68db      	ldr	r3, [r3, #12]
 800025e:	b29b      	uxth	r3, r3
 8000260:	2200      	movs	r2, #0
 8000262:	4619      	mov	r1, r3
 8000264:	4820      	ldr	r0, [pc, #128]	; (80002e8 <applyTrafficLight+0xbc>)
 8000266:	f001 fb04 	bl	8001872 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, light->greenPin, GPIO_PIN_RESET);   // GREEN OFF
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	691b      	ldr	r3, [r3, #16]
 800026e:	b29b      	uxth	r3, r3
 8000270:	2200      	movs	r2, #0
 8000272:	4619      	mov	r1, r3
 8000274:	481c      	ldr	r0, [pc, #112]	; (80002e8 <applyTrafficLight+0xbc>)
 8000276:	f001 fafc 	bl	8001872 <HAL_GPIO_WritePin>
            break;
 800027a:	e031      	b.n	80002e0 <applyTrafficLight+0xb4>
            HAL_GPIO_WritePin(GPIOA, light->redPin, GPIO_PIN_RESET);
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	689b      	ldr	r3, [r3, #8]
 8000280:	b29b      	uxth	r3, r3
 8000282:	2200      	movs	r2, #0
 8000284:	4619      	mov	r1, r3
 8000286:	4818      	ldr	r0, [pc, #96]	; (80002e8 <applyTrafficLight+0xbc>)
 8000288:	f001 faf3 	bl	8001872 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, light->yellowPin, GPIO_PIN_SET);
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68db      	ldr	r3, [r3, #12]
 8000290:	b29b      	uxth	r3, r3
 8000292:	2201      	movs	r2, #1
 8000294:	4619      	mov	r1, r3
 8000296:	4814      	ldr	r0, [pc, #80]	; (80002e8 <applyTrafficLight+0xbc>)
 8000298:	f001 faeb 	bl	8001872 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, light->greenPin, GPIO_PIN_RESET);
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	691b      	ldr	r3, [r3, #16]
 80002a0:	b29b      	uxth	r3, r3
 80002a2:	2200      	movs	r2, #0
 80002a4:	4619      	mov	r1, r3
 80002a6:	4810      	ldr	r0, [pc, #64]	; (80002e8 <applyTrafficLight+0xbc>)
 80002a8:	f001 fae3 	bl	8001872 <HAL_GPIO_WritePin>
            break;
 80002ac:	e018      	b.n	80002e0 <applyTrafficLight+0xb4>
            HAL_GPIO_WritePin(GPIOA, light->redPin, GPIO_PIN_RESET);
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	689b      	ldr	r3, [r3, #8]
 80002b2:	b29b      	uxth	r3, r3
 80002b4:	2200      	movs	r2, #0
 80002b6:	4619      	mov	r1, r3
 80002b8:	480b      	ldr	r0, [pc, #44]	; (80002e8 <applyTrafficLight+0xbc>)
 80002ba:	f001 fada 	bl	8001872 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, light->yellowPin, GPIO_PIN_RESET);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	68db      	ldr	r3, [r3, #12]
 80002c2:	b29b      	uxth	r3, r3
 80002c4:	2200      	movs	r2, #0
 80002c6:	4619      	mov	r1, r3
 80002c8:	4807      	ldr	r0, [pc, #28]	; (80002e8 <applyTrafficLight+0xbc>)
 80002ca:	f001 fad2 	bl	8001872 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, light->greenPin, GPIO_PIN_SET);
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	691b      	ldr	r3, [r3, #16]
 80002d2:	b29b      	uxth	r3, r3
 80002d4:	2201      	movs	r2, #1
 80002d6:	4619      	mov	r1, r3
 80002d8:	4803      	ldr	r0, [pc, #12]	; (80002e8 <applyTrafficLight+0xbc>)
 80002da:	f001 faca 	bl	8001872 <HAL_GPIO_WritePin>
            break;
 80002de:	bf00      	nop
}
 80002e0:	bf00      	nop
 80002e2:	3708      	adds	r7, #8
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	40010800 	.word	0x40010800

080002ec <display7SEG>:
	0b11111000, //7
	0b10000000, //8
	0b10010000  //9
};

void display7SEG(int firstPin, int num){
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b084      	sub	sp, #16
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	6039      	str	r1, [r7, #0]
	if ( num > 9 ) return;
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	2b09      	cmp	r3, #9
 80002fa:	dc1f      	bgt.n	800033c <display7SEG+0x50>
	uint8_t pattern = seg_digits[num];
 80002fc:	4a11      	ldr	r2, [pc, #68]	; (8000344 <display7SEG+0x58>)
 80002fe:	683b      	ldr	r3, [r7, #0]
 8000300:	4413      	add	r3, r2
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	72fb      	strb	r3, [r7, #11]

	for ( int i = 0; i < 7; i++){
 8000306:	2300      	movs	r3, #0
 8000308:	60fb      	str	r3, [r7, #12]
 800030a:	e013      	b.n	8000334 <display7SEG+0x48>
		HAL_GPIO_WritePin(GPIOB, firstPin << i, (pattern & (1 << i)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800030c:	687a      	ldr	r2, [r7, #4]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	fa02 f303 	lsl.w	r3, r2, r3
 8000314:	b299      	uxth	r1, r3
 8000316:	7afa      	ldrb	r2, [r7, #11]
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	fa42 f303 	asr.w	r3, r2, r3
 800031e:	b2db      	uxtb	r3, r3
 8000320:	f003 0301 	and.w	r3, r3, #1
 8000324:	b2db      	uxtb	r3, r3
 8000326:	461a      	mov	r2, r3
 8000328:	4807      	ldr	r0, [pc, #28]	; (8000348 <display7SEG+0x5c>)
 800032a:	f001 faa2 	bl	8001872 <HAL_GPIO_WritePin>
	for ( int i = 0; i < 7; i++){
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	3301      	adds	r3, #1
 8000332:	60fb      	str	r3, [r7, #12]
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	2b06      	cmp	r3, #6
 8000338:	dde8      	ble.n	800030c <display7SEG+0x20>
 800033a:	e000      	b.n	800033e <display7SEG+0x52>
	if ( num > 9 ) return;
 800033c:	bf00      	nop
	}
}
 800033e:	3710      	adds	r7, #16
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}
 8000344:	2000001c 	.word	0x2000001c
 8000348:	40010c00 	.word	0x40010c00

0800034c <update7SEG_led_1>:
int index_led_1 = 0;
int index_led_2 = 0;
int led_1_buffer[2] = {0, 0};
int led_2_buffer[2] = {0, 0};

void update7SEG_led_1(int index){
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
    // both digits off (active-low PNP → SET = off)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7 | GPIO_PIN_8, GPIO_PIN_SET);
 8000354:	2201      	movs	r2, #1
 8000356:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800035a:	4811      	ldr	r0, [pc, #68]	; (80003a0 <update7SEG_led_1+0x54>)
 800035c:	f001 fa89 	bl	8001872 <HAL_GPIO_WritePin>

    if (index == 0){
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	2b00      	cmp	r3, #0
 8000364:	d10b      	bne.n	800037e <update7SEG_led_1+0x32>
        display7SEG(GPIO_PIN_0, led_1_buffer[0]);
 8000366:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <update7SEG_led_1+0x58>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	4619      	mov	r1, r3
 800036c:	2001      	movs	r0, #1
 800036e:	f7ff ffbd 	bl	80002ec <display7SEG>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // left ON
 8000372:	2200      	movs	r2, #0
 8000374:	2180      	movs	r1, #128	; 0x80
 8000376:	480a      	ldr	r0, [pc, #40]	; (80003a0 <update7SEG_led_1+0x54>)
 8000378:	f001 fa7b 	bl	8001872 <HAL_GPIO_WritePin>
    } else {
        display7SEG(GPIO_PIN_0, led_1_buffer[1]);
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // right ON
    }
}
 800037c:	e00b      	b.n	8000396 <update7SEG_led_1+0x4a>
        display7SEG(GPIO_PIN_0, led_1_buffer[1]);
 800037e:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <update7SEG_led_1+0x58>)
 8000380:	685b      	ldr	r3, [r3, #4]
 8000382:	4619      	mov	r1, r3
 8000384:	2001      	movs	r0, #1
 8000386:	f7ff ffb1 	bl	80002ec <display7SEG>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // right ON
 800038a:	2200      	movs	r2, #0
 800038c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000390:	4803      	ldr	r0, [pc, #12]	; (80003a0 <update7SEG_led_1+0x54>)
 8000392:	f001 fa6e 	bl	8001872 <HAL_GPIO_WritePin>
}
 8000396:	bf00      	nop
 8000398:	3708      	adds	r7, #8
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	40010800 	.word	0x40010800
 80003a4:	200000a0 	.word	0x200000a0

080003a8 <update7SEG_led_2>:

void update7SEG_led_2(int index){
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
    // BLANK both top digits first (PNP high-side → SET = OFF)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9 | GPIO_PIN_10, GPIO_PIN_SET);
 80003b0:	2201      	movs	r2, #1
 80003b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80003b6:	4811      	ldr	r0, [pc, #68]	; (80003fc <update7SEG_led_2+0x54>)
 80003b8:	f001 fa5b 	bl	8001872 <HAL_GPIO_WritePin>

    if (index == 0){
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d10c      	bne.n	80003dc <update7SEG_led_2+0x34>
        // left/top digit (tens)
        display7SEG(GPIO_PIN_7, led_2_buffer[0]);   // segments on PB7..PB13
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <update7SEG_led_2+0x58>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	4619      	mov	r1, r3
 80003c8:	2080      	movs	r0, #128	; 0x80
 80003ca:	f7ff ff8f 	bl	80002ec <display7SEG>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);   // enable left (active-low)
 80003ce:	2200      	movs	r2, #0
 80003d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003d4:	4809      	ldr	r0, [pc, #36]	; (80003fc <update7SEG_led_2+0x54>)
 80003d6:	f001 fa4c 	bl	8001872 <HAL_GPIO_WritePin>
    } else {
        // right/top digit (units)
        display7SEG(GPIO_PIN_7, led_2_buffer[1]);   // segments on PB7..PB13
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);  // enable right (active-low)
    }
}
 80003da:	e00b      	b.n	80003f4 <update7SEG_led_2+0x4c>
        display7SEG(GPIO_PIN_7, led_2_buffer[1]);   // segments on PB7..PB13
 80003dc:	4b08      	ldr	r3, [pc, #32]	; (8000400 <update7SEG_led_2+0x58>)
 80003de:	685b      	ldr	r3, [r3, #4]
 80003e0:	4619      	mov	r1, r3
 80003e2:	2080      	movs	r0, #128	; 0x80
 80003e4:	f7ff ff82 	bl	80002ec <display7SEG>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);  // enable right (active-low)
 80003e8:	2200      	movs	r2, #0
 80003ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003ee:	4803      	ldr	r0, [pc, #12]	; (80003fc <update7SEG_led_2+0x54>)
 80003f0:	f001 fa3f 	bl	8001872 <HAL_GPIO_WritePin>
}
 80003f4:	bf00      	nop
 80003f6:	3708      	adds	r7, #8
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40010800 	.word	0x40010800
 8000400:	200000a8 	.word	0x200000a8

08000404 <update_led_1_buffer>:

void update_led_1_buffer(int num){
 8000404:	b480      	push	{r7}
 8000406:	b083      	sub	sp, #12
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
	led_1_buffer[0] = num/10;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4a0d      	ldr	r2, [pc, #52]	; (8000444 <update_led_1_buffer+0x40>)
 8000410:	fb82 1203 	smull	r1, r2, r2, r3
 8000414:	1092      	asrs	r2, r2, #2
 8000416:	17db      	asrs	r3, r3, #31
 8000418:	1ad3      	subs	r3, r2, r3
 800041a:	4a0b      	ldr	r2, [pc, #44]	; (8000448 <update_led_1_buffer+0x44>)
 800041c:	6013      	str	r3, [r2, #0]
	led_1_buffer[1] = num%10;
 800041e:	6879      	ldr	r1, [r7, #4]
 8000420:	4b08      	ldr	r3, [pc, #32]	; (8000444 <update_led_1_buffer+0x40>)
 8000422:	fb83 2301 	smull	r2, r3, r3, r1
 8000426:	109a      	asrs	r2, r3, #2
 8000428:	17cb      	asrs	r3, r1, #31
 800042a:	1ad2      	subs	r2, r2, r3
 800042c:	4613      	mov	r3, r2
 800042e:	009b      	lsls	r3, r3, #2
 8000430:	4413      	add	r3, r2
 8000432:	005b      	lsls	r3, r3, #1
 8000434:	1aca      	subs	r2, r1, r3
 8000436:	4b04      	ldr	r3, [pc, #16]	; (8000448 <update_led_1_buffer+0x44>)
 8000438:	605a      	str	r2, [r3, #4]
}
 800043a:	bf00      	nop
 800043c:	370c      	adds	r7, #12
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr
 8000444:	66666667 	.word	0x66666667
 8000448:	200000a0 	.word	0x200000a0

0800044c <update_led_2_buffer>:

void update_led_2_buffer(int num){
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	led_2_buffer[0] = num/10;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a0d      	ldr	r2, [pc, #52]	; (800048c <update_led_2_buffer+0x40>)
 8000458:	fb82 1203 	smull	r1, r2, r2, r3
 800045c:	1092      	asrs	r2, r2, #2
 800045e:	17db      	asrs	r3, r3, #31
 8000460:	1ad3      	subs	r3, r2, r3
 8000462:	4a0b      	ldr	r2, [pc, #44]	; (8000490 <update_led_2_buffer+0x44>)
 8000464:	6013      	str	r3, [r2, #0]
	led_2_buffer[1] = num%10;
 8000466:	6879      	ldr	r1, [r7, #4]
 8000468:	4b08      	ldr	r3, [pc, #32]	; (800048c <update_led_2_buffer+0x40>)
 800046a:	fb83 2301 	smull	r2, r3, r3, r1
 800046e:	109a      	asrs	r2, r3, #2
 8000470:	17cb      	asrs	r3, r1, #31
 8000472:	1ad2      	subs	r2, r2, r3
 8000474:	4613      	mov	r3, r2
 8000476:	009b      	lsls	r3, r3, #2
 8000478:	4413      	add	r3, r2
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	1aca      	subs	r2, r1, r3
 800047e:	4b04      	ldr	r3, [pc, #16]	; (8000490 <update_led_2_buffer+0x44>)
 8000480:	605a      	str	r2, [r3, #4]
}
 8000482:	bf00      	nop
 8000484:	370c      	adds	r7, #12
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	66666667 	.word	0x66666667
 8000490:	200000a8 	.word	0x200000a8

08000494 <stopTrafficLight>:

void stopTrafficLight(){
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1 |GPIO_PIN_2 |GPIO_PIN_3 |
 8000498:	2200      	movs	r2, #0
 800049a:	217e      	movs	r1, #126	; 0x7e
 800049c:	4805      	ldr	r0, [pc, #20]	; (80004b4 <stopTrafficLight+0x20>)
 800049e:	f001 f9e8 	bl	8001872 <HAL_GPIO_WritePin>
							 GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, RESET);

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10, SET);
 80004a2:	2201      	movs	r2, #1
 80004a4:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 80004a8:	4802      	ldr	r0, [pc, #8]	; (80004b4 <stopTrafficLight+0x20>)
 80004aa:	f001 f9e2 	bl	8001872 <HAL_GPIO_WritePin>
}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	40010800 	.word	0x40010800

080004b8 <fsm_change_duration>:

void fsm_change_duration(int index){
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	switch (incrementState) {
 80004c0:	4b3a      	ldr	r3, [pc, #232]	; (80005ac <fsm_change_duration+0xf4>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b02      	cmp	r3, #2
 80004c6:	d03d      	beq.n	8000544 <fsm_change_duration+0x8c>
 80004c8:	2b02      	cmp	r3, #2
 80004ca:	dc6a      	bgt.n	80005a2 <fsm_change_duration+0xea>
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d002      	beq.n	80004d6 <fsm_change_duration+0x1e>
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	d00a      	beq.n	80004ea <fsm_change_duration+0x32>
					set_status[index] = 0;
					setTimer4(100);
	            }
	            break;
	    }
}
 80004d4:	e065      	b.n	80005a2 <fsm_change_duration+0xea>
	            if (is_button_pressed(1)) {
 80004d6:	2001      	movs	r0, #1
 80004d8:	f000 fb3e 	bl	8000b58 <is_button_pressed>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d05a      	beq.n	8000598 <fsm_change_duration+0xe0>
	                incrementState = BUTTON_PRESSED;
 80004e2:	4b32      	ldr	r3, [pc, #200]	; (80005ac <fsm_change_duration+0xf4>)
 80004e4:	2201      	movs	r2, #1
 80004e6:	701a      	strb	r2, [r3, #0]
	            break;
 80004e8:	e056      	b.n	8000598 <fsm_change_duration+0xe0>
	            if (!is_button_pressed(1)) {
 80004ea:	2001      	movs	r0, #1
 80004ec:	f000 fb34 	bl	8000b58 <is_button_pressed>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d11c      	bne.n	8000530 <fsm_change_duration+0x78>
	            	incrementState = BUTTON_RELEASED;
 80004f6:	4b2d      	ldr	r3, [pc, #180]	; (80005ac <fsm_change_duration+0xf4>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	701a      	strb	r2, [r3, #0]
	            	temp_duration[index]++;
 80004fc:	4a2c      	ldr	r2, [pc, #176]	; (80005b0 <fsm_change_duration+0xf8>)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000504:	1c5a      	adds	r2, r3, #1
 8000506:	492a      	ldr	r1, [pc, #168]	; (80005b0 <fsm_change_duration+0xf8>)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if (temp_duration[index] > 99) temp_duration[index] = 1;
 800050e:	4a28      	ldr	r2, [pc, #160]	; (80005b0 <fsm_change_duration+0xf8>)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000516:	2b63      	cmp	r3, #99	; 0x63
 8000518:	dd04      	ble.n	8000524 <fsm_change_duration+0x6c>
 800051a:	4a25      	ldr	r2, [pc, #148]	; (80005b0 <fsm_change_duration+0xf8>)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2101      	movs	r1, #1
 8000520:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					set_status[index] = 0;
 8000524:	4a23      	ldr	r2, [pc, #140]	; (80005b4 <fsm_change_duration+0xfc>)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2100      	movs	r1, #0
 800052a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	            break;
 800052e:	e035      	b.n	800059c <fsm_change_duration+0xe4>
	                if (is_button_pressed_1s(1)) {
 8000530:	2001      	movs	r0, #1
 8000532:	f000 fb2b 	bl	8000b8c <is_button_pressed_1s>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d02f      	beq.n	800059c <fsm_change_duration+0xe4>
	                    incrementState = BUTTON_PRESSED_MORE_THAN_ONE_SECOND;
 800053c:	4b1b      	ldr	r3, [pc, #108]	; (80005ac <fsm_change_duration+0xf4>)
 800053e:	2202      	movs	r2, #2
 8000540:	701a      	strb	r2, [r3, #0]
	            break;
 8000542:	e02b      	b.n	800059c <fsm_change_duration+0xe4>
	            if (!is_button_pressed(1)) {
 8000544:	2001      	movs	r0, #1
 8000546:	f000 fb07 	bl	8000b58 <is_button_pressed>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d102      	bne.n	8000556 <fsm_change_duration+0x9e>
	                incrementState = BUTTON_RELEASED;
 8000550:	4b16      	ldr	r3, [pc, #88]	; (80005ac <fsm_change_duration+0xf4>)
 8000552:	2200      	movs	r2, #0
 8000554:	701a      	strb	r2, [r3, #0]
	            if (timer4_flag == 1){
 8000556:	4b18      	ldr	r3, [pc, #96]	; (80005b8 <fsm_change_duration+0x100>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b01      	cmp	r3, #1
 800055c:	d120      	bne.n	80005a0 <fsm_change_duration+0xe8>
					temp_duration[index]++;
 800055e:	4a14      	ldr	r2, [pc, #80]	; (80005b0 <fsm_change_duration+0xf8>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000566:	1c5a      	adds	r2, r3, #1
 8000568:	4911      	ldr	r1, [pc, #68]	; (80005b0 <fsm_change_duration+0xf8>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if (temp_duration[index] > 99) temp_duration[index] = 1;
 8000570:	4a0f      	ldr	r2, [pc, #60]	; (80005b0 <fsm_change_duration+0xf8>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000578:	2b63      	cmp	r3, #99	; 0x63
 800057a:	dd04      	ble.n	8000586 <fsm_change_duration+0xce>
 800057c:	4a0c      	ldr	r2, [pc, #48]	; (80005b0 <fsm_change_duration+0xf8>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2101      	movs	r1, #1
 8000582:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					set_status[index] = 0;
 8000586:	4a0b      	ldr	r2, [pc, #44]	; (80005b4 <fsm_change_duration+0xfc>)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2100      	movs	r1, #0
 800058c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					setTimer4(100);
 8000590:	2064      	movs	r0, #100	; 0x64
 8000592:	f000 fd9d 	bl	80010d0 <setTimer4>
	            break;
 8000596:	e003      	b.n	80005a0 <fsm_change_duration+0xe8>
	            break;
 8000598:	bf00      	nop
 800059a:	e002      	b.n	80005a2 <fsm_change_duration+0xea>
	            break;
 800059c:	bf00      	nop
 800059e:	e000      	b.n	80005a2 <fsm_change_duration+0xea>
	            break;
 80005a0:	bf00      	nop
}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000091 	.word	0x20000091
 80005b0:	20000084 	.word	0x20000084
 80005b4:	20000010 	.word	0x20000010
 80005b8:	20000058 	.word	0x20000058

080005bc <fsm_set_duration>:

void fsm_set_duration(int index){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
    switch (setState) {
 80005c4:	4b1e      	ldr	r3, [pc, #120]	; (8000640 <fsm_set_duration+0x84>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d002      	beq.n	80005d2 <fsm_set_duration+0x16>
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d00a      	beq.n	80005e6 <fsm_set_duration+0x2a>
 80005d0:	e02b      	b.n	800062a <fsm_set_duration+0x6e>
        case BUTTON_RELEASED:
            if (is_button_pressed(2)) {
 80005d2:	2002      	movs	r0, #2
 80005d4:	f000 fac0 	bl	8000b58 <is_button_pressed>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d029      	beq.n	8000632 <fsm_set_duration+0x76>
                setState = BUTTON_PRESSED;
 80005de:	4b18      	ldr	r3, [pc, #96]	; (8000640 <fsm_set_duration+0x84>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
            }
            break;
 80005e4:	e025      	b.n	8000632 <fsm_set_duration+0x76>

        case BUTTON_PRESSED:
            if (!is_button_pressed(2)) {
 80005e6:	2002      	movs	r0, #2
 80005e8:	f000 fab6 	bl	8000b58 <is_button_pressed>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d121      	bne.n	8000636 <fsm_set_duration+0x7a>
                if (temp_duration[index] == 0) temp_duration[index] = 1;
 80005f2:	4a14      	ldr	r2, [pc, #80]	; (8000644 <fsm_set_duration+0x88>)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d104      	bne.n	8000608 <fsm_set_duration+0x4c>
 80005fe:	4a11      	ldr	r2, [pc, #68]	; (8000644 <fsm_set_duration+0x88>)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2101      	movs	r1, #1
 8000604:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                color_duration[index] = temp_duration[index];
 8000608:	4a0e      	ldr	r2, [pc, #56]	; (8000644 <fsm_set_duration+0x88>)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000610:	490d      	ldr	r1, [pc, #52]	; (8000648 <fsm_set_duration+0x8c>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                set_status[index] = 1;
 8000618:	4a0c      	ldr	r2, [pc, #48]	; (800064c <fsm_set_duration+0x90>)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2101      	movs	r1, #1
 800061e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                setState = BUTTON_RELEASED;
 8000622:	4b07      	ldr	r3, [pc, #28]	; (8000640 <fsm_set_duration+0x84>)
 8000624:	2200      	movs	r2, #0
 8000626:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000628:	e005      	b.n	8000636 <fsm_set_duration+0x7a>

        default:
            setState = BUTTON_RELEASED;
 800062a:	4b05      	ldr	r3, [pc, #20]	; (8000640 <fsm_set_duration+0x84>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]
            break;
 8000630:	e002      	b.n	8000638 <fsm_set_duration+0x7c>
            break;
 8000632:	bf00      	nop
 8000634:	e000      	b.n	8000638 <fsm_set_duration+0x7c>
            break;
 8000636:	bf00      	nop
    }
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000092 	.word	0x20000092
 8000644:	20000084 	.word	0x20000084
 8000648:	20000004 	.word	0x20000004
 800064c:	20000010 	.word	0x20000010

08000650 <run_selected_mode>:

void run_selected_mode(){
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
	if (mode == 1){
 8000654:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <run_selected_mode+0x54>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b01      	cmp	r3, #1
 800065a:	d17b      	bne.n	8000754 <run_selected_mode+0x104>
		if (initialized != 1){
 800065c:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <run_selected_mode+0x58>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d004      	beq.n	800066e <run_selected_mode+0x1e>
			initTrafficLights();
 8000664:	f7ff fd7e 	bl	8000164 <initTrafficLights>
			initialized = 1;
 8000668:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <run_selected_mode+0x58>)
 800066a:	2201      	movs	r2, #1
 800066c:	601a      	str	r2, [r3, #0]
		}
		if (timer0_flag == 1){
 800066e:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <run_selected_mode+0x5c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d145      	bne.n	8000702 <run_selected_mode+0xb2>

			applyTrafficLight(&light1);
 8000676:	480e      	ldr	r0, [pc, #56]	; (80006b0 <run_selected_mode+0x60>)
 8000678:	f7ff fdd8 	bl	800022c <applyTrafficLight>
			applyTrafficLight(&light2);
 800067c:	480d      	ldr	r0, [pc, #52]	; (80006b4 <run_selected_mode+0x64>)
 800067e:	f7ff fdd5 	bl	800022c <applyTrafficLight>

			update_led_1_buffer(light1.timer);  // bottom pair
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <run_selected_mode+0x60>)
 8000684:	685b      	ldr	r3, [r3, #4]
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff febc 	bl	8000404 <update_led_1_buffer>

			// top pair (for the other street)
			if (light2.timer < 10) {
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <run_selected_mode+0x64>)
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	2b09      	cmp	r3, #9
 8000692:	dc13      	bgt.n	80006bc <run_selected_mode+0x6c>
			    led_2_buffer[0] = 0;
 8000694:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <run_selected_mode+0x68>)
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
			    led_2_buffer[1] = light2.timer;
 800069a:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <run_selected_mode+0x64>)
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	4a06      	ldr	r2, [pc, #24]	; (80006b8 <run_selected_mode+0x68>)
 80006a0:	6053      	str	r3, [r2, #4]
 80006a2:	e024      	b.n	80006ee <run_selected_mode+0x9e>
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000094 	.word	0x20000094
 80006ac:	20000048 	.word	0x20000048
 80006b0:	200000d4 	.word	0x200000d4
 80006b4:	200000e8 	.word	0x200000e8
 80006b8:	200000a8 	.word	0x200000a8
			} else {
			    led_2_buffer[0] = light2.timer / 10;
 80006bc:	4ba3      	ldr	r3, [pc, #652]	; (800094c <run_selected_mode+0x2fc>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	4aa3      	ldr	r2, [pc, #652]	; (8000950 <run_selected_mode+0x300>)
 80006c2:	fb82 1203 	smull	r1, r2, r2, r3
 80006c6:	1092      	asrs	r2, r2, #2
 80006c8:	17db      	asrs	r3, r3, #31
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	4aa1      	ldr	r2, [pc, #644]	; (8000954 <run_selected_mode+0x304>)
 80006ce:	6013      	str	r3, [r2, #0]
			    led_2_buffer[1] = light2.timer % 10;
 80006d0:	4b9e      	ldr	r3, [pc, #632]	; (800094c <run_selected_mode+0x2fc>)
 80006d2:	6859      	ldr	r1, [r3, #4]
 80006d4:	4b9e      	ldr	r3, [pc, #632]	; (8000950 <run_selected_mode+0x300>)
 80006d6:	fb83 2301 	smull	r2, r3, r3, r1
 80006da:	109a      	asrs	r2, r3, #2
 80006dc:	17cb      	asrs	r3, r1, #31
 80006de:	1ad2      	subs	r2, r2, r3
 80006e0:	4613      	mov	r3, r2
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	4413      	add	r3, r2
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	1aca      	subs	r2, r1, r3
 80006ea:	4b9a      	ldr	r3, [pc, #616]	; (8000954 <run_selected_mode+0x304>)
 80006ec:	605a      	str	r2, [r3, #4]
			}

			updateTrafficLight(&light1);
 80006ee:	489a      	ldr	r0, [pc, #616]	; (8000958 <run_selected_mode+0x308>)
 80006f0:	f7ff fd64 	bl	80001bc <updateTrafficLight>
			updateTrafficLight(&light2);
 80006f4:	4895      	ldr	r0, [pc, #596]	; (800094c <run_selected_mode+0x2fc>)
 80006f6:	f7ff fd61 	bl	80001bc <updateTrafficLight>

			setTimer0(1000);
 80006fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006fe:	f000 fc7f 	bl	8001000 <setTimer0>
		}

		if (timer1_flag == 1){
 8000702:	4b96      	ldr	r3, [pc, #600]	; (800095c <run_selected_mode+0x30c>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d124      	bne.n	8000754 <run_selected_mode+0x104>


			update7SEG_led_1(index_led_1);
 800070a:	4b95      	ldr	r3, [pc, #596]	; (8000960 <run_selected_mode+0x310>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff fe1c 	bl	800034c <update7SEG_led_1>
			update7SEG_led_2(index_led_2);
 8000714:	4b93      	ldr	r3, [pc, #588]	; (8000964 <run_selected_mode+0x314>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff fe45 	bl	80003a8 <update7SEG_led_2>

			index_led_1++;
 800071e:	4b90      	ldr	r3, [pc, #576]	; (8000960 <run_selected_mode+0x310>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	3301      	adds	r3, #1
 8000724:	4a8e      	ldr	r2, [pc, #568]	; (8000960 <run_selected_mode+0x310>)
 8000726:	6013      	str	r3, [r2, #0]
			index_led_2++;
 8000728:	4b8e      	ldr	r3, [pc, #568]	; (8000964 <run_selected_mode+0x314>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	3301      	adds	r3, #1
 800072e:	4a8d      	ldr	r2, [pc, #564]	; (8000964 <run_selected_mode+0x314>)
 8000730:	6013      	str	r3, [r2, #0]

			if (index_led_1 >= 2) index_led_1 = 0;
 8000732:	4b8b      	ldr	r3, [pc, #556]	; (8000960 <run_selected_mode+0x310>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	2b01      	cmp	r3, #1
 8000738:	dd02      	ble.n	8000740 <run_selected_mode+0xf0>
 800073a:	4b89      	ldr	r3, [pc, #548]	; (8000960 <run_selected_mode+0x310>)
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
			if (index_led_2 >= 2) index_led_2 = 0;
 8000740:	4b88      	ldr	r3, [pc, #544]	; (8000964 <run_selected_mode+0x314>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2b01      	cmp	r3, #1
 8000746:	dd02      	ble.n	800074e <run_selected_mode+0xfe>
 8000748:	4b86      	ldr	r3, [pc, #536]	; (8000964 <run_selected_mode+0x314>)
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
			setTimer1(150);
 800074e:	2096      	movs	r0, #150	; 0x96
 8000750:	f000 fc70 	bl	8001034 <setTimer1>
		}
	}

	if (mode == 2){
 8000754:	4b84      	ldr	r3, [pc, #528]	; (8000968 <run_selected_mode+0x318>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2b02      	cmp	r3, #2
 800075a:	d15c      	bne.n	8000816 <run_selected_mode+0x1c6>
		if (initialized == 1 || previousMode == 1){
 800075c:	4b83      	ldr	r3, [pc, #524]	; (800096c <run_selected_mode+0x31c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d003      	beq.n	800076c <run_selected_mode+0x11c>
 8000764:	4b82      	ldr	r3, [pc, #520]	; (8000970 <run_selected_mode+0x320>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b01      	cmp	r3, #1
 800076a:	d10f      	bne.n	800078c <run_selected_mode+0x13c>
			initialized = 0;
 800076c:	4b7f      	ldr	r3, [pc, #508]	; (800096c <run_selected_mode+0x31c>)
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
			previousMode = mode;
 8000772:	4b7d      	ldr	r3, [pc, #500]	; (8000968 <run_selected_mode+0x318>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a7e      	ldr	r2, [pc, #504]	; (8000970 <run_selected_mode+0x320>)
 8000778:	6013      	str	r3, [r2, #0]
			temp_duration[red] = color_duration[red];
 800077a:	4b7e      	ldr	r3, [pc, #504]	; (8000974 <run_selected_mode+0x324>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a7e      	ldr	r2, [pc, #504]	; (8000978 <run_selected_mode+0x328>)
 8000780:	6013      	str	r3, [r2, #0]
			set_status[red] = 0;
 8000782:	4b7e      	ldr	r3, [pc, #504]	; (800097c <run_selected_mode+0x32c>)
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
			stopTrafficLight();
 8000788:	f7ff fe84 	bl	8000494 <stopTrafficLight>
		}

		if (timer2_flag == 1){
 800078c:	4b7c      	ldr	r3, [pc, #496]	; (8000980 <run_selected_mode+0x330>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d107      	bne.n	80007a4 <run_selected_mode+0x154>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4);
 8000794:	2112      	movs	r1, #18
 8000796:	487b      	ldr	r0, [pc, #492]	; (8000984 <run_selected_mode+0x334>)
 8000798:	f001 f883 	bl	80018a2 <HAL_GPIO_TogglePin>
			setTimer2(500);
 800079c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a0:	f000 fc62 	bl	8001068 <setTimer2>
		}


		update_led_1_buffer(mode);
 80007a4:	4b70      	ldr	r3, [pc, #448]	; (8000968 <run_selected_mode+0x318>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff fe2b 	bl	8000404 <update_led_1_buffer>
		if (timer3_flag == 1){
 80007ae:	4b76      	ldr	r3, [pc, #472]	; (8000988 <run_selected_mode+0x338>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d129      	bne.n	800080a <run_selected_mode+0x1ba>
			update7SEG_led_1(index_led_1);
 80007b6:	4b6a      	ldr	r3, [pc, #424]	; (8000960 <run_selected_mode+0x310>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff fdc6 	bl	800034c <update7SEG_led_1>
			index_led_1++;
 80007c0:	4b67      	ldr	r3, [pc, #412]	; (8000960 <run_selected_mode+0x310>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	4a66      	ldr	r2, [pc, #408]	; (8000960 <run_selected_mode+0x310>)
 80007c8:	6013      	str	r3, [r2, #0]
			if (index_led_1 >= 2) index_led_1 = 0;
 80007ca:	4b65      	ldr	r3, [pc, #404]	; (8000960 <run_selected_mode+0x310>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	dd02      	ble.n	80007d8 <run_selected_mode+0x188>
 80007d2:	4b63      	ldr	r3, [pc, #396]	; (8000960 <run_selected_mode+0x310>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]

			update_led_2_buffer(temp_duration[red]);
 80007d8:	4b67      	ldr	r3, [pc, #412]	; (8000978 <run_selected_mode+0x328>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff fe35 	bl	800044c <update_led_2_buffer>

			update7SEG_led_2(index_led_2);
 80007e2:	4b60      	ldr	r3, [pc, #384]	; (8000964 <run_selected_mode+0x314>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f7ff fdde 	bl	80003a8 <update7SEG_led_2>
			index_led_2++;
 80007ec:	4b5d      	ldr	r3, [pc, #372]	; (8000964 <run_selected_mode+0x314>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a5c      	ldr	r2, [pc, #368]	; (8000964 <run_selected_mode+0x314>)
 80007f4:	6013      	str	r3, [r2, #0]
			if (index_led_2 >= 2) index_led_2 = 0;
 80007f6:	4b5b      	ldr	r3, [pc, #364]	; (8000964 <run_selected_mode+0x314>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	dd02      	ble.n	8000804 <run_selected_mode+0x1b4>
 80007fe:	4b59      	ldr	r3, [pc, #356]	; (8000964 <run_selected_mode+0x314>)
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
			setTimer3(200);
 8000804:	20c8      	movs	r0, #200	; 0xc8
 8000806:	f000 fc49 	bl	800109c <setTimer3>
		}

		fsm_change_duration(red);
 800080a:	2000      	movs	r0, #0
 800080c:	f7ff fe54 	bl	80004b8 <fsm_change_duration>
		fsm_set_duration(red);
 8000810:	2000      	movs	r0, #0
 8000812:	f7ff fed3 	bl	80005bc <fsm_set_duration>
	}

	if (mode == 3){
 8000816:	4b54      	ldr	r3, [pc, #336]	; (8000968 <run_selected_mode+0x318>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2b03      	cmp	r3, #3
 800081c:	d15c      	bne.n	80008d8 <run_selected_mode+0x288>
		if (initialized == 1 || previousMode == 2){
 800081e:	4b53      	ldr	r3, [pc, #332]	; (800096c <run_selected_mode+0x31c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d003      	beq.n	800082e <run_selected_mode+0x1de>
 8000826:	4b52      	ldr	r3, [pc, #328]	; (8000970 <run_selected_mode+0x320>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	2b02      	cmp	r3, #2
 800082c:	d10f      	bne.n	800084e <run_selected_mode+0x1fe>
			initialized = 0;
 800082e:	4b4f      	ldr	r3, [pc, #316]	; (800096c <run_selected_mode+0x31c>)
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
			previousMode = mode;
 8000834:	4b4c      	ldr	r3, [pc, #304]	; (8000968 <run_selected_mode+0x318>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a4d      	ldr	r2, [pc, #308]	; (8000970 <run_selected_mode+0x320>)
 800083a:	6013      	str	r3, [r2, #0]
			temp_duration[amber] = color_duration[amber];
 800083c:	4b4d      	ldr	r3, [pc, #308]	; (8000974 <run_selected_mode+0x324>)
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	4a4d      	ldr	r2, [pc, #308]	; (8000978 <run_selected_mode+0x328>)
 8000842:	6053      	str	r3, [r2, #4]
			set_status[amber] = 0;
 8000844:	4b4d      	ldr	r3, [pc, #308]	; (800097c <run_selected_mode+0x32c>)
 8000846:	2200      	movs	r2, #0
 8000848:	605a      	str	r2, [r3, #4]
			stopTrafficLight();
 800084a:	f7ff fe23 	bl	8000494 <stopTrafficLight>
		}

		if (timer2_flag == 1){
 800084e:	4b4c      	ldr	r3, [pc, #304]	; (8000980 <run_selected_mode+0x330>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b01      	cmp	r3, #1
 8000854:	d107      	bne.n	8000866 <run_selected_mode+0x216>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2|GPIO_PIN_5);
 8000856:	2124      	movs	r1, #36	; 0x24
 8000858:	484a      	ldr	r0, [pc, #296]	; (8000984 <run_selected_mode+0x334>)
 800085a:	f001 f822 	bl	80018a2 <HAL_GPIO_TogglePin>
			setTimer2(500);
 800085e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000862:	f000 fc01 	bl	8001068 <setTimer2>
		}

		update_led_1_buffer(mode);
 8000866:	4b40      	ldr	r3, [pc, #256]	; (8000968 <run_selected_mode+0x318>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fdca 	bl	8000404 <update_led_1_buffer>
		if (timer3_flag == 1){
 8000870:	4b45      	ldr	r3, [pc, #276]	; (8000988 <run_selected_mode+0x338>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d129      	bne.n	80008cc <run_selected_mode+0x27c>
			update7SEG_led_1(index_led_1);
 8000878:	4b39      	ldr	r3, [pc, #228]	; (8000960 <run_selected_mode+0x310>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fd65 	bl	800034c <update7SEG_led_1>
			index_led_1++;
 8000882:	4b37      	ldr	r3, [pc, #220]	; (8000960 <run_selected_mode+0x310>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	3301      	adds	r3, #1
 8000888:	4a35      	ldr	r2, [pc, #212]	; (8000960 <run_selected_mode+0x310>)
 800088a:	6013      	str	r3, [r2, #0]
			if (index_led_1 >= 2) index_led_1 = 0;
 800088c:	4b34      	ldr	r3, [pc, #208]	; (8000960 <run_selected_mode+0x310>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2b01      	cmp	r3, #1
 8000892:	dd02      	ble.n	800089a <run_selected_mode+0x24a>
 8000894:	4b32      	ldr	r3, [pc, #200]	; (8000960 <run_selected_mode+0x310>)
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]

			update_led_2_buffer(temp_duration[amber]);
 800089a:	4b37      	ldr	r3, [pc, #220]	; (8000978 <run_selected_mode+0x328>)
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fdd4 	bl	800044c <update_led_2_buffer>

			update7SEG_led_2(index_led_2);
 80008a4:	4b2f      	ldr	r3, [pc, #188]	; (8000964 <run_selected_mode+0x314>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fd7d 	bl	80003a8 <update7SEG_led_2>
			index_led_2++;
 80008ae:	4b2d      	ldr	r3, [pc, #180]	; (8000964 <run_selected_mode+0x314>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	3301      	adds	r3, #1
 80008b4:	4a2b      	ldr	r2, [pc, #172]	; (8000964 <run_selected_mode+0x314>)
 80008b6:	6013      	str	r3, [r2, #0]
			if (index_led_2 >= 2) index_led_2 = 0;
 80008b8:	4b2a      	ldr	r3, [pc, #168]	; (8000964 <run_selected_mode+0x314>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b01      	cmp	r3, #1
 80008be:	dd02      	ble.n	80008c6 <run_selected_mode+0x276>
 80008c0:	4b28      	ldr	r3, [pc, #160]	; (8000964 <run_selected_mode+0x314>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
			setTimer3(200);
 80008c6:	20c8      	movs	r0, #200	; 0xc8
 80008c8:	f000 fbe8 	bl	800109c <setTimer3>
		}

		fsm_change_duration(amber);
 80008cc:	2001      	movs	r0, #1
 80008ce:	f7ff fdf3 	bl	80004b8 <fsm_change_duration>
		fsm_set_duration(amber);
 80008d2:	2001      	movs	r0, #1
 80008d4:	f7ff fe72 	bl	80005bc <fsm_set_duration>
	}

	if (mode == 4){
 80008d8:	4b23      	ldr	r3, [pc, #140]	; (8000968 <run_selected_mode+0x318>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b04      	cmp	r3, #4
 80008de:	d17d      	bne.n	80009dc <run_selected_mode+0x38c>
		if (initialized == 1 || previousMode == 3){
 80008e0:	4b22      	ldr	r3, [pc, #136]	; (800096c <run_selected_mode+0x31c>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d003      	beq.n	80008f0 <run_selected_mode+0x2a0>
 80008e8:	4b21      	ldr	r3, [pc, #132]	; (8000970 <run_selected_mode+0x320>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d10f      	bne.n	8000910 <run_selected_mode+0x2c0>
			initialized = 0;
 80008f0:	4b1e      	ldr	r3, [pc, #120]	; (800096c <run_selected_mode+0x31c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
			previousMode = mode;
 80008f6:	4b1c      	ldr	r3, [pc, #112]	; (8000968 <run_selected_mode+0x318>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4a1d      	ldr	r2, [pc, #116]	; (8000970 <run_selected_mode+0x320>)
 80008fc:	6013      	str	r3, [r2, #0]
			temp_duration[green] = color_duration[green];
 80008fe:	4b1d      	ldr	r3, [pc, #116]	; (8000974 <run_selected_mode+0x324>)
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	4a1d      	ldr	r2, [pc, #116]	; (8000978 <run_selected_mode+0x328>)
 8000904:	6093      	str	r3, [r2, #8]
			stopTrafficLight();
 8000906:	f7ff fdc5 	bl	8000494 <stopTrafficLight>
			set_status[green] = 0;
 800090a:	4b1c      	ldr	r3, [pc, #112]	; (800097c <run_selected_mode+0x32c>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
		}

		if (timer2_flag == 1){
 8000910:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <run_selected_mode+0x330>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d107      	bne.n	8000928 <run_selected_mode+0x2d8>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3|GPIO_PIN_6);
 8000918:	2148      	movs	r1, #72	; 0x48
 800091a:	481a      	ldr	r0, [pc, #104]	; (8000984 <run_selected_mode+0x334>)
 800091c:	f000 ffc1 	bl	80018a2 <HAL_GPIO_TogglePin>
			setTimer2(500);
 8000920:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000924:	f000 fba0 	bl	8001068 <setTimer2>
		}

		update_led_1_buffer(mode);
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <run_selected_mode+0x318>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fd69 	bl	8000404 <update_led_1_buffer>
		if (timer3_flag == 1){
 8000932:	4b15      	ldr	r3, [pc, #84]	; (8000988 <run_selected_mode+0x338>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d14a      	bne.n	80009d0 <run_selected_mode+0x380>
			update7SEG_led_1(index_led_1);
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <run_selected_mode+0x310>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fd04 	bl	800034c <update7SEG_led_1>
			index_led_1++;
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <run_selected_mode+0x310>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	3301      	adds	r3, #1
 800094a:	e01f      	b.n	800098c <run_selected_mode+0x33c>
 800094c:	200000e8 	.word	0x200000e8
 8000950:	66666667 	.word	0x66666667
 8000954:	200000a8 	.word	0x200000a8
 8000958:	200000d4 	.word	0x200000d4
 800095c:	2000004c 	.word	0x2000004c
 8000960:	20000098 	.word	0x20000098
 8000964:	2000009c 	.word	0x2000009c
 8000968:	20000000 	.word	0x20000000
 800096c:	20000094 	.word	0x20000094
 8000970:	200000fc 	.word	0x200000fc
 8000974:	20000004 	.word	0x20000004
 8000978:	20000084 	.word	0x20000084
 800097c:	20000010 	.word	0x20000010
 8000980:	20000050 	.word	0x20000050
 8000984:	40010800 	.word	0x40010800
 8000988:	20000054 	.word	0x20000054
 800098c:	4a14      	ldr	r2, [pc, #80]	; (80009e0 <run_selected_mode+0x390>)
 800098e:	6013      	str	r3, [r2, #0]
			if (index_led_1 >= 2) index_led_1 = 0;
 8000990:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <run_selected_mode+0x390>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b01      	cmp	r3, #1
 8000996:	dd02      	ble.n	800099e <run_selected_mode+0x34e>
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <run_selected_mode+0x390>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]

			update_led_2_buffer(temp_duration[green]);
 800099e:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <run_selected_mode+0x394>)
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff fd52 	bl	800044c <update_led_2_buffer>

			update7SEG_led_2(index_led_2);
 80009a8:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <run_selected_mode+0x398>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff fcfb 	bl	80003a8 <update7SEG_led_2>
			index_led_2++;
 80009b2:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <run_selected_mode+0x398>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	3301      	adds	r3, #1
 80009b8:	4a0b      	ldr	r2, [pc, #44]	; (80009e8 <run_selected_mode+0x398>)
 80009ba:	6013      	str	r3, [r2, #0]
			if (index_led_2 >= 2) index_led_2 = 0;
 80009bc:	4b0a      	ldr	r3, [pc, #40]	; (80009e8 <run_selected_mode+0x398>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	dd02      	ble.n	80009ca <run_selected_mode+0x37a>
 80009c4:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <run_selected_mode+0x398>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
			setTimer3(200);
 80009ca:	20c8      	movs	r0, #200	; 0xc8
 80009cc:	f000 fb66 	bl	800109c <setTimer3>
		}

		fsm_change_duration(green);
 80009d0:	2002      	movs	r0, #2
 80009d2:	f7ff fd71 	bl	80004b8 <fsm_change_duration>
		fsm_set_duration(green);
 80009d6:	2002      	movs	r0, #2
 80009d8:	f7ff fdf0 	bl	80005bc <fsm_set_duration>
	}
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000098 	.word	0x20000098
 80009e4:	20000084 	.word	0x20000084
 80009e8:	2000009c 	.word	0x2000009c

080009ec <fsm_for_input_processing>:

void fsm_for_input_processing(void) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
    switch (buttonState) {
 80009f0:	4b1d      	ldr	r3, [pc, #116]	; (8000a68 <fsm_for_input_processing+0x7c>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d002      	beq.n	80009fe <fsm_for_input_processing+0x12>
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d00a      	beq.n	8000a12 <fsm_for_input_processing+0x26>
 80009fc:	e027      	b.n	8000a4e <fsm_for_input_processing+0x62>
        case BUTTON_RELEASED:
            if (is_button_pressed(0)) {
 80009fe:	2000      	movs	r0, #0
 8000a00:	f000 f8aa 	bl	8000b58 <is_button_pressed>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d025      	beq.n	8000a56 <fsm_for_input_processing+0x6a>
                buttonState = BUTTON_PRESSED;
 8000a0a:	4b17      	ldr	r3, [pc, #92]	; (8000a68 <fsm_for_input_processing+0x7c>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000a10:	e021      	b.n	8000a56 <fsm_for_input_processing+0x6a>

        case BUTTON_PRESSED:
            if (!is_button_pressed(0)) {
 8000a12:	2000      	movs	r0, #0
 8000a14:	f000 f8a0 	bl	8000b58 <is_button_pressed>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d11d      	bne.n	8000a5a <fsm_for_input_processing+0x6e>
                // short press detected → change mode once
                mode++;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	; (8000a6c <fsm_for_input_processing+0x80>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	3301      	adds	r3, #1
 8000a24:	4a11      	ldr	r2, [pc, #68]	; (8000a6c <fsm_for_input_processing+0x80>)
 8000a26:	6013      	str	r3, [r2, #0]
                previousMode = mode - 1;
 8000a28:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <fsm_for_input_processing+0x80>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	4a10      	ldr	r2, [pc, #64]	; (8000a70 <fsm_for_input_processing+0x84>)
 8000a30:	6013      	str	r3, [r2, #0]
                if (mode > 4) {
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <fsm_for_input_processing+0x80>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b04      	cmp	r3, #4
 8000a38:	dd05      	ble.n	8000a46 <fsm_for_input_processing+0x5a>
                    mode = 1;
 8000a3a:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <fsm_for_input_processing+0x80>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	601a      	str	r2, [r3, #0]
                    previousMode = 4;
 8000a40:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <fsm_for_input_processing+0x84>)
 8000a42:	2204      	movs	r2, #4
 8000a44:	601a      	str	r2, [r3, #0]
                }

                buttonState = BUTTON_RELEASED;  // back to idle
 8000a46:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <fsm_for_input_processing+0x7c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
            }
            // (ignore long press — no need for BUTTON_PRESSED_MORE_THAN_1_SECOND)
            break;
 8000a4c:	e005      	b.n	8000a5a <fsm_for_input_processing+0x6e>

        default:
            buttonState = BUTTON_RELEASED;
 8000a4e:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <fsm_for_input_processing+0x7c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	701a      	strb	r2, [r3, #0]
            break;
 8000a54:	e002      	b.n	8000a5c <fsm_for_input_processing+0x70>
            break;
 8000a56:	bf00      	nop
 8000a58:	e000      	b.n	8000a5c <fsm_for_input_processing+0x70>
            break;
 8000a5a:	bf00      	nop
    }

    run_led();
 8000a5c:	f7ff fb76 	bl	800014c <run_led>
    run_selected_mode();
 8000a60:	f7ff fdf6 	bl	8000650 <run_selected_mode>
}
 8000a64:	bf00      	nop
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000090 	.word	0x20000090
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	200000fc 	.word	0x200000fc

08000a74 <button_reading>:
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS]  = {0,0,0};

// define which pins are used for buttons (sw0–sw2)
int GPIO_PIN_BUTTON[N0_OF_BUTTONS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13};

void button_reading(void) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
    for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	e055      	b.n	8000b2c <button_reading+0xb8>
        debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000a80:	4a2e      	ldr	r2, [pc, #184]	; (8000b3c <button_reading+0xc8>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4413      	add	r3, r2
 8000a86:	7819      	ldrb	r1, [r3, #0]
 8000a88:	4a2d      	ldr	r2, [pc, #180]	; (8000b40 <button_reading+0xcc>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	460a      	mov	r2, r1
 8000a90:	701a      	strb	r2, [r3, #0]
        debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_BUTTON[i]);
 8000a92:	4a2c      	ldr	r2, [pc, #176]	; (8000b44 <button_reading+0xd0>)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	482a      	ldr	r0, [pc, #168]	; (8000b48 <button_reading+0xd4>)
 8000aa0:	f000 fed0 	bl	8001844 <HAL_GPIO_ReadPin>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4a24      	ldr	r2, [pc, #144]	; (8000b3c <button_reading+0xc8>)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4413      	add	r3, r2
 8000aae:	460a      	mov	r2, r1
 8000ab0:	701a      	strb	r2, [r3, #0]

        if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000ab2:	4a22      	ldr	r2, [pc, #136]	; (8000b3c <button_reading+0xc8>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	781a      	ldrb	r2, [r3, #0]
 8000aba:	4921      	ldr	r1, [pc, #132]	; (8000b40 <button_reading+0xcc>)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	440b      	add	r3, r1
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	429a      	cmp	r2, r3
 8000ac4:	d108      	bne.n	8000ad8 <button_reading+0x64>
            buttonBuffer[i] = debounceButtonBuffer1[i];
 8000ac6:	4a1d      	ldr	r2, [pc, #116]	; (8000b3c <button_reading+0xc8>)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4413      	add	r3, r2
 8000acc:	7819      	ldrb	r1, [r3, #0]
 8000ace:	4a1f      	ldr	r2, [pc, #124]	; (8000b4c <button_reading+0xd8>)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	460a      	mov	r2, r1
 8000ad6:	701a      	strb	r2, [r3, #0]
        }

        if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000ad8:	4a1c      	ldr	r2, [pc, #112]	; (8000b4c <button_reading+0xd8>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d116      	bne.n	8000b12 <button_reading+0x9e>
            // if button is pressed, start counting
            if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8000ae4:	4a1a      	ldr	r2, [pc, #104]	; (8000b50 <button_reading+0xdc>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000aec:	2b63      	cmp	r3, #99	; 0x63
 8000aee:	d80a      	bhi.n	8000b06 <button_reading+0x92>
                counterForButtonPress1s[i]++;
 8000af0:	4a17      	ldr	r2, [pc, #92]	; (8000b50 <button_reading+0xdc>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000af8:	3301      	adds	r3, #1
 8000afa:	b299      	uxth	r1, r3
 8000afc:	4a14      	ldr	r2, [pc, #80]	; (8000b50 <button_reading+0xdc>)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b04:	e00f      	b.n	8000b26 <button_reading+0xb2>
            } else {
                // flag is set when button held >1s
                flagForButtonPress1s[i] = 1;
 8000b06:	4a13      	ldr	r2, [pc, #76]	; (8000b54 <button_reading+0xe0>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	701a      	strb	r2, [r3, #0]
 8000b10:	e009      	b.n	8000b26 <button_reading+0xb2>
            }
        } else {
            counterForButtonPress1s[i] = 0;
 8000b12:	4a0f      	ldr	r2, [pc, #60]	; (8000b50 <button_reading+0xdc>)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2100      	movs	r1, #0
 8000b18:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            flagForButtonPress1s[i] = 0;
 8000b1c:	4a0d      	ldr	r2, [pc, #52]	; (8000b54 <button_reading+0xe0>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	2200      	movs	r2, #0
 8000b24:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	dda6      	ble.n	8000a80 <button_reading+0xc>
        }
    }
}
 8000b32:	bf00      	nop
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2000002c 	.word	0x2000002c
 8000b40:	20000030 	.word	0x20000030
 8000b44:	20000034 	.word	0x20000034
 8000b48:	40010800 	.word	0x40010800
 8000b4c:	20000028 	.word	0x20000028
 8000b50:	200000b4 	.word	0x200000b4
 8000b54:	200000b0 	.word	0x200000b0

08000b58 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index) {
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	71fb      	strb	r3, [r7, #7]
    if (index >= N0_OF_BUTTONS) return 0;
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d901      	bls.n	8000b6c <is_button_pressed+0x14>
 8000b68:	2300      	movs	r3, #0
 8000b6a:	e007      	b.n	8000b7c <is_button_pressed+0x24>
    return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	4a06      	ldr	r2, [pc, #24]	; (8000b88 <is_button_pressed+0x30>)
 8000b70:	5cd3      	ldrb	r3, [r2, r3]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	bf0c      	ite	eq
 8000b76:	2301      	moveq	r3, #1
 8000b78:	2300      	movne	r3, #0
 8000b7a:	b2db      	uxtb	r3, r3
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	20000028 	.word	0x20000028

08000b8c <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
    if (index >= N0_OF_BUTTONS) return 0xff;
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	2b02      	cmp	r3, #2
 8000b9a:	d901      	bls.n	8000ba0 <is_button_pressed_1s+0x14>
 8000b9c:	23ff      	movs	r3, #255	; 0xff
 8000b9e:	e007      	b.n	8000bb0 <is_button_pressed_1s+0x24>
    return (flagForButtonPress1s[index] == 1);
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4a06      	ldr	r2, [pc, #24]	; (8000bbc <is_button_pressed_1s+0x30>)
 8000ba4:	5cd3      	ldrb	r3, [r2, r3]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	bf0c      	ite	eq
 8000baa:	2301      	moveq	r3, #1
 8000bac:	2300      	movne	r3, #0
 8000bae:	b2db      	uxtb	r3, r3
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	200000b0 	.word	0x200000b0

08000bc0 <led_mode_display>:


#include "main.h"


void led_mode_display(int mode) {
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3b01      	subs	r3, #1
 8000bcc:	2b03      	cmp	r3, #3
 8000bce:	d86f      	bhi.n	8000cb0 <led_mode_display+0xf0>
 8000bd0:	a201      	add	r2, pc, #4	; (adr r2, 8000bd8 <led_mode_display+0x18>)
 8000bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bd6:	bf00      	nop
 8000bd8:	08000be9 	.word	0x08000be9
 8000bdc:	08000c1b 	.word	0x08000c1b
 8000be0:	08000c4d 	.word	0x08000c4d
 8000be4:	08000c7f 	.word	0x08000c7f
    switch (mode) {
    case 1: // Mode 1 → LED1 ON
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bee:	4839      	ldr	r0, [pc, #228]	; (8000cd4 <led_mode_display+0x114>)
 8000bf0:	f000 fe3f 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bfa:	4836      	ldr	r0, [pc, #216]	; (8000cd4 <led_mode_display+0x114>)
 8000bfc:	f000 fe39 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000c00:	2201      	movs	r2, #1
 8000c02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c06:	4834      	ldr	r0, [pc, #208]	; (8000cd8 <led_mode_display+0x118>)
 8000c08:	f000 fe33 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c12:	4831      	ldr	r0, [pc, #196]	; (8000cd8 <led_mode_display+0x118>)
 8000c14:	f000 fe2d 	bl	8001872 <HAL_GPIO_WritePin>
        break;
 8000c18:	e057      	b.n	8000cca <led_mode_display+0x10a>

    case 2: // Mode 2 → LED2 ON
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c20:	482c      	ldr	r0, [pc, #176]	; (8000cd4 <led_mode_display+0x114>)
 8000c22:	f000 fe26 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c2c:	4829      	ldr	r0, [pc, #164]	; (8000cd4 <led_mode_display+0x114>)
 8000c2e:	f000 fe20 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000c32:	2201      	movs	r2, #1
 8000c34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c38:	4827      	ldr	r0, [pc, #156]	; (8000cd8 <led_mode_display+0x118>)
 8000c3a:	f000 fe1a 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c44:	4824      	ldr	r0, [pc, #144]	; (8000cd8 <led_mode_display+0x118>)
 8000c46:	f000 fe14 	bl	8001872 <HAL_GPIO_WritePin>
        break;
 8000c4a:	e03e      	b.n	8000cca <led_mode_display+0x10a>

    case 3: // Mode 3 → LED3 ON
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c52:	4820      	ldr	r0, [pc, #128]	; (8000cd4 <led_mode_display+0x114>)
 8000c54:	f000 fe0d 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c5e:	481d      	ldr	r0, [pc, #116]	; (8000cd4 <led_mode_display+0x114>)
 8000c60:	f000 fe07 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c6a:	481b      	ldr	r0, [pc, #108]	; (8000cd8 <led_mode_display+0x118>)
 8000c6c:	f000 fe01 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c76:	4818      	ldr	r0, [pc, #96]	; (8000cd8 <led_mode_display+0x118>)
 8000c78:	f000 fdfb 	bl	8001872 <HAL_GPIO_WritePin>
        break;
 8000c7c:	e025      	b.n	8000cca <led_mode_display+0x10a>

    case 4: // Mode 4 → LED4 ON
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c84:	4813      	ldr	r0, [pc, #76]	; (8000cd4 <led_mode_display+0x114>)
 8000c86:	f000 fdf4 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c90:	4810      	ldr	r0, [pc, #64]	; (8000cd4 <led_mode_display+0x114>)
 8000c92:	f000 fdee 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c9c:	480e      	ldr	r0, [pc, #56]	; (8000cd8 <led_mode_display+0x118>)
 8000c9e:	f000 fde8 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca8:	480b      	ldr	r0, [pc, #44]	; (8000cd8 <led_mode_display+0x118>)
 8000caa:	f000 fde2 	bl	8001872 <HAL_GPIO_WritePin>
        break;
 8000cae:	e00c      	b.n	8000cca <led_mode_display+0x10a>

    default: // safety → all OFF
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000cb6:	4807      	ldr	r0, [pc, #28]	; (8000cd4 <led_mode_display+0x114>)
 8000cb8:	f000 fddb 	bl	8001872 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000cc2:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <led_mode_display+0x118>)
 8000cc4:	f000 fdd5 	bl	8001872 <HAL_GPIO_WritePin>
        break;
 8000cc8:	bf00      	nop
    }
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40010800 	.word	0x40010800
 8000cd8:	40010c00 	.word	0x40010c00

08000cdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ce0:	f000 fac6 	bl	8001270 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ce4:	f000 f80c 	bl	8000d00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ce8:	f000 f892 	bl	8000e10 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000cec:	f000 f844 	bl	8000d78 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000cf0:	4802      	ldr	r0, [pc, #8]	; (8000cfc <main+0x20>)
 8000cf2:	f001 fa1b 	bl	800212c <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  fsm_for_input_processing();
 8000cf6:	f7ff fe79 	bl	80009ec <fsm_for_input_processing>
  {
 8000cfa:	e7fc      	b.n	8000cf6 <main+0x1a>
 8000cfc:	20000100 	.word	0x20000100

08000d00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b090      	sub	sp, #64	; 0x40
 8000d04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d06:	f107 0318 	add.w	r3, r7, #24
 8000d0a:	2228      	movs	r2, #40	; 0x28
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 fdbc 	bl	800288c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
 8000d1e:	60da      	str	r2, [r3, #12]
 8000d20:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d22:	2302      	movs	r3, #2
 8000d24:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d26:	2301      	movs	r3, #1
 8000d28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d2a:	2310      	movs	r3, #16
 8000d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d32:	f107 0318 	add.w	r3, r7, #24
 8000d36:	4618      	mov	r0, r3
 8000d38:	f000 fdcc 	bl	80018d4 <HAL_RCC_OscConfig>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d42:	f000 f8c9 	bl	8000ed8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d46:	230f      	movs	r3, #15
 8000d48:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d56:	2300      	movs	r3, #0
 8000d58:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f001 f838 	bl	8001dd4 <HAL_RCC_ClockConfig>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d6a:	f000 f8b5 	bl	8000ed8 <Error_Handler>
  }
}
 8000d6e:	bf00      	nop
 8000d70:	3740      	adds	r7, #64	; 0x40
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d7e:	f107 0308 	add.w	r3, r7, #8
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d94:	4b1d      	ldr	r3, [pc, #116]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000d96:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000d9e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000da2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000da4:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000daa:	4b18      	ldr	r3, [pc, #96]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000dac:	2209      	movs	r2, #9
 8000dae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000db0:	4b16      	ldr	r3, [pc, #88]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db6:	4b15      	ldr	r3, [pc, #84]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dbc:	4813      	ldr	r0, [pc, #76]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000dbe:	f001 f965 	bl	800208c <HAL_TIM_Base_Init>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000dc8:	f000 f886 	bl	8000ed8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dd2:	f107 0308 	add.w	r3, r7, #8
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	480c      	ldr	r0, [pc, #48]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000dda:	f001 fae3 	bl	80023a4 <HAL_TIM_ConfigClockSource>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000de4:	f000 f878 	bl	8000ed8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de8:	2300      	movs	r3, #0
 8000dea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dec:	2300      	movs	r3, #0
 8000dee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000df0:	463b      	mov	r3, r7
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	; (8000e0c <MX_TIM2_Init+0x94>)
 8000df6:	f001 fcbb 	bl	8002770 <HAL_TIMEx_MasterConfigSynchronization>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e00:	f000 f86a 	bl	8000ed8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e04:	bf00      	nop
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000100 	.word	0x20000100

08000e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	f107 0308 	add.w	r3, r7, #8
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	4b29      	ldr	r3, [pc, #164]	; (8000ecc <MX_GPIO_Init+0xbc>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	4a28      	ldr	r2, [pc, #160]	; (8000ecc <MX_GPIO_Init+0xbc>)
 8000e2a:	f043 0304 	orr.w	r3, r3, #4
 8000e2e:	6193      	str	r3, [r2, #24]
 8000e30:	4b26      	ldr	r3, [pc, #152]	; (8000ecc <MX_GPIO_Init+0xbc>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3c:	4b23      	ldr	r3, [pc, #140]	; (8000ecc <MX_GPIO_Init+0xbc>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	4a22      	ldr	r2, [pc, #136]	; (8000ecc <MX_GPIO_Init+0xbc>)
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b20      	ldr	r3, [pc, #128]	; (8000ecc <MX_GPIO_Init+0xbc>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f003 0308 	and.w	r3, r3, #8
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	683b      	ldr	r3, [r7, #0]

  /* Configure all OUTPUT pins (excluding PA11–PA13) */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000e54:	2200      	movs	r2, #0
 8000e56:	f24c 71fe 	movw	r1, #51198	; 0xc7fe
 8000e5a:	481d      	ldr	r0, [pc, #116]	; (8000ed0 <MX_GPIO_Init+0xc0>)
 8000e5c:	f000 fd09 	bl	8001872 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15,
                          GPIO_PIN_RESET);

  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000e60:	f24c 73fe 	movw	r3, #51198	; 0xc7fe
 8000e64:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	2301      	movs	r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	4619      	mov	r1, r3
 8000e78:	4815      	ldr	r0, [pc, #84]	; (8000ed0 <MX_GPIO_Init+0xc0>)
 8000e7a:	f000 fb69 	bl	8001550 <HAL_GPIO_Init>

  /* Configure BUTTON pins: PA11–PA13 as INPUT with PULL-UP */
  GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13;
 8000e7e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e84:	2300      	movs	r3, #0
 8000e86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8c:	f107 0308 	add.w	r3, r7, #8
 8000e90:	4619      	mov	r1, r3
 8000e92:	480f      	ldr	r0, [pc, #60]	; (8000ed0 <MX_GPIO_Init+0xc0>)
 8000e94:	f000 fb5c 	bl	8001550 <HAL_GPIO_Init>

  /* Configure Port B */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000e9e:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <MX_GPIO_Init+0xc4>)
 8000ea0:	f000 fce7 	bl	8001872 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000ea4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ea8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb6:	f107 0308 	add.w	r3, r7, #8
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <MX_GPIO_Init+0xc4>)
 8000ebe:	f000 fb47 	bl	8001550 <HAL_GPIO_Init>
}
 8000ec2:	bf00      	nop
 8000ec4:	3718      	adds	r7, #24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	40010800 	.word	0x40010800
 8000ed4:	40010c00 	.word	0x40010c00

08000ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000edc:	b672      	cpsid	i
}
 8000ede:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <Error_Handler+0x8>
	...

08000ee4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <HAL_MspInit+0x5c>)
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	4a14      	ldr	r2, [pc, #80]	; (8000f40 <HAL_MspInit+0x5c>)
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	6193      	str	r3, [r2, #24]
 8000ef6:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_MspInit+0x5c>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <HAL_MspInit+0x5c>)
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	4a0e      	ldr	r2, [pc, #56]	; (8000f40 <HAL_MspInit+0x5c>)
 8000f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f0c:	61d3      	str	r3, [r2, #28]
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <HAL_MspInit+0x5c>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <HAL_MspInit+0x60>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	4a04      	ldr	r2, [pc, #16]	; (8000f44 <HAL_MspInit+0x60>)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f36:	bf00      	nop
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	40021000 	.word	0x40021000
 8000f44:	40010000 	.word	0x40010000

08000f48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f58:	d113      	bne.n	8000f82 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <HAL_TIM_Base_MspInit+0x44>)
 8000f5c:	69db      	ldr	r3, [r3, #28]
 8000f5e:	4a0b      	ldr	r2, [pc, #44]	; (8000f8c <HAL_TIM_Base_MspInit+0x44>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	61d3      	str	r3, [r2, #28]
 8000f66:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <HAL_TIM_Base_MspInit+0x44>)
 8000f68:	69db      	ldr	r3, [r3, #28]
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2100      	movs	r1, #0
 8000f76:	201c      	movs	r0, #28
 8000f78:	f000 fab3 	bl	80014e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f7c:	201c      	movs	r0, #28
 8000f7e:	f000 facc 	bl	800151a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40021000 	.word	0x40021000

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <NMI_Handler+0x4>

08000f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <UsageFault_Handler+0x4>

08000fae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bc80      	pop	{r7}
 8000fb8:	4770      	bx	lr

08000fba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr

08000fc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd6:	f000 f991 	bl	80012fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fe4:	4802      	ldr	r0, [pc, #8]	; (8000ff0 <TIM2_IRQHandler+0x10>)
 8000fe6:	f001 f8ed 	bl	80021c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000100 	.word	0x20000100

08000ff4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <setTimer0>:

int timer5_counter = 0;
int timer5_flag = 1;


void setTimer0(int duration){
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	timer0_counter = duration / TIMER_CYCLE;
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <setTimer0+0x28>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001012:	4a06      	ldr	r2, [pc, #24]	; (800102c <setTimer0+0x2c>)
 8001014:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8001016:	4b06      	ldr	r3, [pc, #24]	; (8001030 <setTimer0+0x30>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000044 	.word	0x20000044
 800102c:	200000bc 	.word	0x200000bc
 8001030:	20000048 	.word	0x20000048

08001034 <setTimer1>:

void setTimer1(int duration){
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <setTimer1+0x28>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	fb92 f3f3 	sdiv	r3, r2, r3
 8001046:	4a06      	ldr	r2, [pc, #24]	; (8001060 <setTimer1+0x2c>)
 8001048:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800104a:	4b06      	ldr	r3, [pc, #24]	; (8001064 <setTimer1+0x30>)
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000044 	.word	0x20000044
 8001060:	200000c0 	.word	0x200000c0
 8001064:	2000004c 	.word	0x2000004c

08001068 <setTimer2>:

void setTimer2(int duration){
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 8001070:	4b07      	ldr	r3, [pc, #28]	; (8001090 <setTimer2+0x28>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	fb92 f3f3 	sdiv	r3, r2, r3
 800107a:	4a06      	ldr	r2, [pc, #24]	; (8001094 <setTimer2+0x2c>)
 800107c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <setTimer2+0x30>)
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000044 	.word	0x20000044
 8001094:	200000c4 	.word	0x200000c4
 8001098:	20000050 	.word	0x20000050

0800109c <setTimer3>:

void setTimer3(int duration){
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <setTimer3+0x28>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80010ae:	4a06      	ldr	r2, [pc, #24]	; (80010c8 <setTimer3+0x2c>)
 80010b0:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <setTimer3+0x30>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	20000044 	.word	0x20000044
 80010c8:	200000c8 	.word	0x200000c8
 80010cc:	20000054 	.word	0x20000054

080010d0 <setTimer4>:

void setTimer4(int duration){
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	timer4_counter = duration / TIMER_CYCLE;
 80010d8:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <setTimer4+0x28>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	fb92 f3f3 	sdiv	r3, r2, r3
 80010e2:	4a06      	ldr	r2, [pc, #24]	; (80010fc <setTimer4+0x2c>)
 80010e4:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 80010e6:	4b06      	ldr	r3, [pc, #24]	; (8001100 <setTimer4+0x30>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000044 	.word	0x20000044
 80010fc:	200000cc 	.word	0x200000cc
 8001100:	20000058 	.word	0x20000058

08001104 <timer_run>:
void setTimer5(int duration){
	timer5_counter = duration / TIMER_CYCLE;
	timer5_flag = 0;
}

void timer_run(){
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
	if (timer0_counter > 0){
 8001108:	4b31      	ldr	r3, [pc, #196]	; (80011d0 <timer_run+0xcc>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	dd0b      	ble.n	8001128 <timer_run+0x24>
		timer0_counter--;
 8001110:	4b2f      	ldr	r3, [pc, #188]	; (80011d0 <timer_run+0xcc>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3b01      	subs	r3, #1
 8001116:	4a2e      	ldr	r2, [pc, #184]	; (80011d0 <timer_run+0xcc>)
 8001118:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 800111a:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <timer_run+0xcc>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d102      	bne.n	8001128 <timer_run+0x24>
 8001122:	4b2c      	ldr	r3, [pc, #176]	; (80011d4 <timer_run+0xd0>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
	}

	if (timer1_counter > 0){
 8001128:	4b2b      	ldr	r3, [pc, #172]	; (80011d8 <timer_run+0xd4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	dd0b      	ble.n	8001148 <timer_run+0x44>
		timer1_counter--;
 8001130:	4b29      	ldr	r3, [pc, #164]	; (80011d8 <timer_run+0xd4>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3b01      	subs	r3, #1
 8001136:	4a28      	ldr	r2, [pc, #160]	; (80011d8 <timer_run+0xd4>)
 8001138:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0) timer1_flag = 1;
 800113a:	4b27      	ldr	r3, [pc, #156]	; (80011d8 <timer_run+0xd4>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d102      	bne.n	8001148 <timer_run+0x44>
 8001142:	4b26      	ldr	r3, [pc, #152]	; (80011dc <timer_run+0xd8>)
 8001144:	2201      	movs	r2, #1
 8001146:	601a      	str	r2, [r3, #0]
	}

	if (timer2_counter > 0){
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <timer_run+0xdc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	dd0b      	ble.n	8001168 <timer_run+0x64>
		timer2_counter--;
 8001150:	4b23      	ldr	r3, [pc, #140]	; (80011e0 <timer_run+0xdc>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3b01      	subs	r3, #1
 8001156:	4a22      	ldr	r2, [pc, #136]	; (80011e0 <timer_run+0xdc>)
 8001158:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0) timer2_flag = 1;
 800115a:	4b21      	ldr	r3, [pc, #132]	; (80011e0 <timer_run+0xdc>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d102      	bne.n	8001168 <timer_run+0x64>
 8001162:	4b20      	ldr	r3, [pc, #128]	; (80011e4 <timer_run+0xe0>)
 8001164:	2201      	movs	r2, #1
 8001166:	601a      	str	r2, [r3, #0]
	}

	if (timer3_counter > 0){
 8001168:	4b1f      	ldr	r3, [pc, #124]	; (80011e8 <timer_run+0xe4>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	dd0b      	ble.n	8001188 <timer_run+0x84>
		timer3_counter--;
 8001170:	4b1d      	ldr	r3, [pc, #116]	; (80011e8 <timer_run+0xe4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	3b01      	subs	r3, #1
 8001176:	4a1c      	ldr	r2, [pc, #112]	; (80011e8 <timer_run+0xe4>)
 8001178:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0) timer3_flag = 1;
 800117a:	4b1b      	ldr	r3, [pc, #108]	; (80011e8 <timer_run+0xe4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d102      	bne.n	8001188 <timer_run+0x84>
 8001182:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <timer_run+0xe8>)
 8001184:	2201      	movs	r2, #1
 8001186:	601a      	str	r2, [r3, #0]
	}

	if (timer4_counter > 0){
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <timer_run+0xec>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	dd0b      	ble.n	80011a8 <timer_run+0xa4>
		timer4_counter--;
 8001190:	4b17      	ldr	r3, [pc, #92]	; (80011f0 <timer_run+0xec>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	3b01      	subs	r3, #1
 8001196:	4a16      	ldr	r2, [pc, #88]	; (80011f0 <timer_run+0xec>)
 8001198:	6013      	str	r3, [r2, #0]
		if (timer4_counter == 0) timer4_flag = 1;
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <timer_run+0xec>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d102      	bne.n	80011a8 <timer_run+0xa4>
 80011a2:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <timer_run+0xf0>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	601a      	str	r2, [r3, #0]
	}

	if (timer5_counter > 0){
 80011a8:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <timer_run+0xf4>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	dd0b      	ble.n	80011c8 <timer_run+0xc4>
		timer5_counter--;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <timer_run+0xf4>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	4a10      	ldr	r2, [pc, #64]	; (80011f8 <timer_run+0xf4>)
 80011b8:	6013      	str	r3, [r2, #0]
		if (timer5_counter == 0) timer5_flag = 1;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <timer_run+0xf4>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d102      	bne.n	80011c8 <timer_run+0xc4>
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <timer_run+0xf8>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	601a      	str	r2, [r3, #0]
	}
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr
 80011d0:	200000bc 	.word	0x200000bc
 80011d4:	20000048 	.word	0x20000048
 80011d8:	200000c0 	.word	0x200000c0
 80011dc:	2000004c 	.word	0x2000004c
 80011e0:	200000c4 	.word	0x200000c4
 80011e4:	20000050 	.word	0x20000050
 80011e8:	200000c8 	.word	0x200000c8
 80011ec:	20000054 	.word	0x20000054
 80011f0:	200000cc 	.word	0x200000cc
 80011f4:	20000058 	.word	0x20000058
 80011f8:	200000d0 	.word	0x200000d0
 80011fc:	2000005c 	.word	0x2000005c

08001200 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001210:	d103      	bne.n	800121a <HAL_TIM_PeriodElapsedCallback+0x1a>
        button_reading();
 8001212:	f7ff fc2f 	bl	8000a74 <button_reading>
        timer_run();
 8001216:	f7ff ff75 	bl	8001104 <timer_run>
    }
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001224:	f7ff fee6 	bl	8000ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001228:	480b      	ldr	r0, [pc, #44]	; (8001258 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800122a:	490c      	ldr	r1, [pc, #48]	; (800125c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800122c:	4a0c      	ldr	r2, [pc, #48]	; (8001260 <LoopFillZerobss+0x16>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001230:	e002      	b.n	8001238 <LoopCopyDataInit>

08001232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001236:	3304      	adds	r3, #4

08001238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800123a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800123c:	d3f9      	bcc.n	8001232 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800123e:	4a09      	ldr	r2, [pc, #36]	; (8001264 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001240:	4c09      	ldr	r4, [pc, #36]	; (8001268 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001244:	e001      	b.n	800124a <LoopFillZerobss>

08001246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001248:	3204      	adds	r2, #4

0800124a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800124a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800124c:	d3fb      	bcc.n	8001246 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800124e:	f001 faf9 	bl	8002844 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001252:	f7ff fd43 	bl	8000cdc <main>
  bx lr
 8001256:	4770      	bx	lr
  ldr r0, =_sdata
 8001258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800125c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001260:	080028e0 	.word	0x080028e0
  ldr r2, =_sbss
 8001264:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001268:	2000014c 	.word	0x2000014c

0800126c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800126c:	e7fe      	b.n	800126c <ADC1_2_IRQHandler>
	...

08001270 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <HAL_Init+0x28>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a07      	ldr	r2, [pc, #28]	; (8001298 <HAL_Init+0x28>)
 800127a:	f043 0310 	orr.w	r3, r3, #16
 800127e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001280:	2003      	movs	r0, #3
 8001282:	f000 f923 	bl	80014cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001286:	200f      	movs	r0, #15
 8001288:	f000 f808 	bl	800129c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800128c:	f7ff fe2a 	bl	8000ee4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40022000 	.word	0x40022000

0800129c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <HAL_InitTick+0x54>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b12      	ldr	r3, [pc, #72]	; (80012f4 <HAL_InitTick+0x58>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	4619      	mov	r1, r3
 80012ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 f93b 	bl	8001536 <HAL_SYSTICK_Config>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e00e      	b.n	80012e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2b0f      	cmp	r3, #15
 80012ce:	d80a      	bhi.n	80012e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012d0:	2200      	movs	r2, #0
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	f04f 30ff 	mov.w	r0, #4294967295
 80012d8:	f000 f903 	bl	80014e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012dc:	4a06      	ldr	r2, [pc, #24]	; (80012f8 <HAL_InitTick+0x5c>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012e2:	2300      	movs	r3, #0
 80012e4:	e000      	b.n	80012e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000040 	.word	0x20000040
 80012f4:	20000064 	.word	0x20000064
 80012f8:	20000060 	.word	0x20000060

080012fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001300:	4b05      	ldr	r3, [pc, #20]	; (8001318 <HAL_IncTick+0x1c>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	461a      	mov	r2, r3
 8001306:	4b05      	ldr	r3, [pc, #20]	; (800131c <HAL_IncTick+0x20>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4413      	add	r3, r2
 800130c:	4a03      	ldr	r2, [pc, #12]	; (800131c <HAL_IncTick+0x20>)
 800130e:	6013      	str	r3, [r2, #0]
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	20000064 	.word	0x20000064
 800131c:	20000148 	.word	0x20000148

08001320 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return uwTick;
 8001324:	4b02      	ldr	r3, [pc, #8]	; (8001330 <HAL_GetTick+0x10>)
 8001326:	681b      	ldr	r3, [r3, #0]
}
 8001328:	4618      	mov	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	20000148 	.word	0x20000148

08001334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001344:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <__NVIC_SetPriorityGrouping+0x44>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001350:	4013      	ands	r3, r2
 8001352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800135c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001366:	4a04      	ldr	r2, [pc, #16]	; (8001378 <__NVIC_SetPriorityGrouping+0x44>)
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	60d3      	str	r3, [r2, #12]
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <__NVIC_GetPriorityGrouping+0x18>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	0a1b      	lsrs	r3, r3, #8
 8001386:	f003 0307 	and.w	r3, r3, #7
}
 800138a:	4618      	mov	r0, r3
 800138c:	46bd      	mov	sp, r7
 800138e:	bc80      	pop	{r7}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	db0b      	blt.n	80013c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	f003 021f 	and.w	r2, r3, #31
 80013b0:	4906      	ldr	r1, [pc, #24]	; (80013cc <__NVIC_EnableIRQ+0x34>)
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	095b      	lsrs	r3, r3, #5
 80013b8:	2001      	movs	r0, #1
 80013ba:	fa00 f202 	lsl.w	r2, r0, r2
 80013be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr
 80013cc:	e000e100 	.word	0xe000e100

080013d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	6039      	str	r1, [r7, #0]
 80013da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	db0a      	blt.n	80013fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	490c      	ldr	r1, [pc, #48]	; (800141c <__NVIC_SetPriority+0x4c>)
 80013ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ee:	0112      	lsls	r2, r2, #4
 80013f0:	b2d2      	uxtb	r2, r2
 80013f2:	440b      	add	r3, r1
 80013f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013f8:	e00a      	b.n	8001410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4908      	ldr	r1, [pc, #32]	; (8001420 <__NVIC_SetPriority+0x50>)
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	3b04      	subs	r3, #4
 8001408:	0112      	lsls	r2, r2, #4
 800140a:	b2d2      	uxtb	r2, r2
 800140c:	440b      	add	r3, r1
 800140e:	761a      	strb	r2, [r3, #24]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	e000e100 	.word	0xe000e100
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001424:	b480      	push	{r7}
 8001426:	b089      	sub	sp, #36	; 0x24
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f003 0307 	and.w	r3, r3, #7
 8001436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	f1c3 0307 	rsb	r3, r3, #7
 800143e:	2b04      	cmp	r3, #4
 8001440:	bf28      	it	cs
 8001442:	2304      	movcs	r3, #4
 8001444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3304      	adds	r3, #4
 800144a:	2b06      	cmp	r3, #6
 800144c:	d902      	bls.n	8001454 <NVIC_EncodePriority+0x30>
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	3b03      	subs	r3, #3
 8001452:	e000      	b.n	8001456 <NVIC_EncodePriority+0x32>
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001458:	f04f 32ff 	mov.w	r2, #4294967295
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	43da      	mvns	r2, r3
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	401a      	ands	r2, r3
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800146c:	f04f 31ff 	mov.w	r1, #4294967295
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	fa01 f303 	lsl.w	r3, r1, r3
 8001476:	43d9      	mvns	r1, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800147c:	4313      	orrs	r3, r2
         );
}
 800147e:	4618      	mov	r0, r3
 8001480:	3724      	adds	r7, #36	; 0x24
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr

08001488 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3b01      	subs	r3, #1
 8001494:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001498:	d301      	bcc.n	800149e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800149a:	2301      	movs	r3, #1
 800149c:	e00f      	b.n	80014be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800149e:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <SysTick_Config+0x40>)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	3b01      	subs	r3, #1
 80014a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014a6:	210f      	movs	r1, #15
 80014a8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ac:	f7ff ff90 	bl	80013d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014b0:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <SysTick_Config+0x40>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014b6:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <SysTick_Config+0x40>)
 80014b8:	2207      	movs	r2, #7
 80014ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	e000e010 	.word	0xe000e010

080014cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff ff2d 	bl	8001334 <__NVIC_SetPriorityGrouping>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b086      	sub	sp, #24
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	4603      	mov	r3, r0
 80014ea:	60b9      	str	r1, [r7, #8]
 80014ec:	607a      	str	r2, [r7, #4]
 80014ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014f4:	f7ff ff42 	bl	800137c <__NVIC_GetPriorityGrouping>
 80014f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	68b9      	ldr	r1, [r7, #8]
 80014fe:	6978      	ldr	r0, [r7, #20]
 8001500:	f7ff ff90 	bl	8001424 <NVIC_EncodePriority>
 8001504:	4602      	mov	r2, r0
 8001506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800150a:	4611      	mov	r1, r2
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ff5f 	bl	80013d0 <__NVIC_SetPriority>
}
 8001512:	bf00      	nop
 8001514:	3718      	adds	r7, #24
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	4603      	mov	r3, r0
 8001522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff35 	bl	8001398 <__NVIC_EnableIRQ>
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f7ff ffa2 	bl	8001488 <SysTick_Config>
 8001544:	4603      	mov	r3, r0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001550:	b480      	push	{r7}
 8001552:	b08b      	sub	sp, #44	; 0x2c
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800155a:	2300      	movs	r3, #0
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800155e:	2300      	movs	r3, #0
 8001560:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001562:	e148      	b.n	80017f6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001564:	2201      	movs	r2, #1
 8001566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	69fa      	ldr	r2, [r7, #28]
 8001574:	4013      	ands	r3, r2
 8001576:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	429a      	cmp	r2, r3
 800157e:	f040 8137 	bne.w	80017f0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	4aa3      	ldr	r2, [pc, #652]	; (8001814 <HAL_GPIO_Init+0x2c4>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d05e      	beq.n	800164a <HAL_GPIO_Init+0xfa>
 800158c:	4aa1      	ldr	r2, [pc, #644]	; (8001814 <HAL_GPIO_Init+0x2c4>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d875      	bhi.n	800167e <HAL_GPIO_Init+0x12e>
 8001592:	4aa1      	ldr	r2, [pc, #644]	; (8001818 <HAL_GPIO_Init+0x2c8>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d058      	beq.n	800164a <HAL_GPIO_Init+0xfa>
 8001598:	4a9f      	ldr	r2, [pc, #636]	; (8001818 <HAL_GPIO_Init+0x2c8>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d86f      	bhi.n	800167e <HAL_GPIO_Init+0x12e>
 800159e:	4a9f      	ldr	r2, [pc, #636]	; (800181c <HAL_GPIO_Init+0x2cc>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d052      	beq.n	800164a <HAL_GPIO_Init+0xfa>
 80015a4:	4a9d      	ldr	r2, [pc, #628]	; (800181c <HAL_GPIO_Init+0x2cc>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d869      	bhi.n	800167e <HAL_GPIO_Init+0x12e>
 80015aa:	4a9d      	ldr	r2, [pc, #628]	; (8001820 <HAL_GPIO_Init+0x2d0>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d04c      	beq.n	800164a <HAL_GPIO_Init+0xfa>
 80015b0:	4a9b      	ldr	r2, [pc, #620]	; (8001820 <HAL_GPIO_Init+0x2d0>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d863      	bhi.n	800167e <HAL_GPIO_Init+0x12e>
 80015b6:	4a9b      	ldr	r2, [pc, #620]	; (8001824 <HAL_GPIO_Init+0x2d4>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d046      	beq.n	800164a <HAL_GPIO_Init+0xfa>
 80015bc:	4a99      	ldr	r2, [pc, #612]	; (8001824 <HAL_GPIO_Init+0x2d4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d85d      	bhi.n	800167e <HAL_GPIO_Init+0x12e>
 80015c2:	2b12      	cmp	r3, #18
 80015c4:	d82a      	bhi.n	800161c <HAL_GPIO_Init+0xcc>
 80015c6:	2b12      	cmp	r3, #18
 80015c8:	d859      	bhi.n	800167e <HAL_GPIO_Init+0x12e>
 80015ca:	a201      	add	r2, pc, #4	; (adr r2, 80015d0 <HAL_GPIO_Init+0x80>)
 80015cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d0:	0800164b 	.word	0x0800164b
 80015d4:	08001625 	.word	0x08001625
 80015d8:	08001637 	.word	0x08001637
 80015dc:	08001679 	.word	0x08001679
 80015e0:	0800167f 	.word	0x0800167f
 80015e4:	0800167f 	.word	0x0800167f
 80015e8:	0800167f 	.word	0x0800167f
 80015ec:	0800167f 	.word	0x0800167f
 80015f0:	0800167f 	.word	0x0800167f
 80015f4:	0800167f 	.word	0x0800167f
 80015f8:	0800167f 	.word	0x0800167f
 80015fc:	0800167f 	.word	0x0800167f
 8001600:	0800167f 	.word	0x0800167f
 8001604:	0800167f 	.word	0x0800167f
 8001608:	0800167f 	.word	0x0800167f
 800160c:	0800167f 	.word	0x0800167f
 8001610:	0800167f 	.word	0x0800167f
 8001614:	0800162d 	.word	0x0800162d
 8001618:	08001641 	.word	0x08001641
 800161c:	4a82      	ldr	r2, [pc, #520]	; (8001828 <HAL_GPIO_Init+0x2d8>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d013      	beq.n	800164a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001622:	e02c      	b.n	800167e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	623b      	str	r3, [r7, #32]
          break;
 800162a:	e029      	b.n	8001680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	3304      	adds	r3, #4
 8001632:	623b      	str	r3, [r7, #32]
          break;
 8001634:	e024      	b.n	8001680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	3308      	adds	r3, #8
 800163c:	623b      	str	r3, [r7, #32]
          break;
 800163e:	e01f      	b.n	8001680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	330c      	adds	r3, #12
 8001646:	623b      	str	r3, [r7, #32]
          break;
 8001648:	e01a      	b.n	8001680 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d102      	bne.n	8001658 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001652:	2304      	movs	r3, #4
 8001654:	623b      	str	r3, [r7, #32]
          break;
 8001656:	e013      	b.n	8001680 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d105      	bne.n	800166c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001660:	2308      	movs	r3, #8
 8001662:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69fa      	ldr	r2, [r7, #28]
 8001668:	611a      	str	r2, [r3, #16]
          break;
 800166a:	e009      	b.n	8001680 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800166c:	2308      	movs	r3, #8
 800166e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69fa      	ldr	r2, [r7, #28]
 8001674:	615a      	str	r2, [r3, #20]
          break;
 8001676:	e003      	b.n	8001680 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001678:	2300      	movs	r3, #0
 800167a:	623b      	str	r3, [r7, #32]
          break;
 800167c:	e000      	b.n	8001680 <HAL_GPIO_Init+0x130>
          break;
 800167e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	2bff      	cmp	r3, #255	; 0xff
 8001684:	d801      	bhi.n	800168a <HAL_GPIO_Init+0x13a>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	e001      	b.n	800168e <HAL_GPIO_Init+0x13e>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3304      	adds	r3, #4
 800168e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001690:	69bb      	ldr	r3, [r7, #24]
 8001692:	2bff      	cmp	r3, #255	; 0xff
 8001694:	d802      	bhi.n	800169c <HAL_GPIO_Init+0x14c>
 8001696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	e002      	b.n	80016a2 <HAL_GPIO_Init+0x152>
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	3b08      	subs	r3, #8
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	210f      	movs	r1, #15
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	fa01 f303 	lsl.w	r3, r1, r3
 80016b0:	43db      	mvns	r3, r3
 80016b2:	401a      	ands	r2, r3
 80016b4:	6a39      	ldr	r1, [r7, #32]
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	431a      	orrs	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f000 8090 	beq.w	80017f0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016d0:	4b56      	ldr	r3, [pc, #344]	; (800182c <HAL_GPIO_Init+0x2dc>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a55      	ldr	r2, [pc, #340]	; (800182c <HAL_GPIO_Init+0x2dc>)
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b53      	ldr	r3, [pc, #332]	; (800182c <HAL_GPIO_Init+0x2dc>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016e8:	4a51      	ldr	r2, [pc, #324]	; (8001830 <HAL_GPIO_Init+0x2e0>)
 80016ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ec:	089b      	lsrs	r3, r3, #2
 80016ee:	3302      	adds	r3, #2
 80016f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f8:	f003 0303 	and.w	r3, r3, #3
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	220f      	movs	r2, #15
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	4013      	ands	r3, r2
 800170a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a49      	ldr	r2, [pc, #292]	; (8001834 <HAL_GPIO_Init+0x2e4>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d00d      	beq.n	8001730 <HAL_GPIO_Init+0x1e0>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a48      	ldr	r2, [pc, #288]	; (8001838 <HAL_GPIO_Init+0x2e8>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d007      	beq.n	800172c <HAL_GPIO_Init+0x1dc>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a47      	ldr	r2, [pc, #284]	; (800183c <HAL_GPIO_Init+0x2ec>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d101      	bne.n	8001728 <HAL_GPIO_Init+0x1d8>
 8001724:	2302      	movs	r3, #2
 8001726:	e004      	b.n	8001732 <HAL_GPIO_Init+0x1e2>
 8001728:	2303      	movs	r3, #3
 800172a:	e002      	b.n	8001732 <HAL_GPIO_Init+0x1e2>
 800172c:	2301      	movs	r3, #1
 800172e:	e000      	b.n	8001732 <HAL_GPIO_Init+0x1e2>
 8001730:	2300      	movs	r3, #0
 8001732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001734:	f002 0203 	and.w	r2, r2, #3
 8001738:	0092      	lsls	r2, r2, #2
 800173a:	4093      	lsls	r3, r2
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	4313      	orrs	r3, r2
 8001740:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001742:	493b      	ldr	r1, [pc, #236]	; (8001830 <HAL_GPIO_Init+0x2e0>)
 8001744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001746:	089b      	lsrs	r3, r3, #2
 8001748:	3302      	adds	r3, #2
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d006      	beq.n	800176a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800175c:	4b38      	ldr	r3, [pc, #224]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	4937      	ldr	r1, [pc, #220]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	4313      	orrs	r3, r2
 8001766:	608b      	str	r3, [r1, #8]
 8001768:	e006      	b.n	8001778 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800176a:	4b35      	ldr	r3, [pc, #212]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	43db      	mvns	r3, r3
 8001772:	4933      	ldr	r1, [pc, #204]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 8001774:	4013      	ands	r3, r2
 8001776:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001784:	4b2e      	ldr	r3, [pc, #184]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	492d      	ldr	r1, [pc, #180]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	4313      	orrs	r3, r2
 800178e:	60cb      	str	r3, [r1, #12]
 8001790:	e006      	b.n	80017a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001792:	4b2b      	ldr	r3, [pc, #172]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 8001794:	68da      	ldr	r2, [r3, #12]
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	43db      	mvns	r3, r3
 800179a:	4929      	ldr	r1, [pc, #164]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 800179c:	4013      	ands	r3, r2
 800179e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d006      	beq.n	80017ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017ac:	4b24      	ldr	r3, [pc, #144]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	4923      	ldr	r1, [pc, #140]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	604b      	str	r3, [r1, #4]
 80017b8:	e006      	b.n	80017c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017ba:	4b21      	ldr	r3, [pc, #132]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017bc:	685a      	ldr	r2, [r3, #4]
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	43db      	mvns	r3, r3
 80017c2:	491f      	ldr	r1, [pc, #124]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017c4:	4013      	ands	r3, r2
 80017c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d006      	beq.n	80017e2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d4:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4919      	ldr	r1, [pc, #100]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	4313      	orrs	r3, r2
 80017de:	600b      	str	r3, [r1, #0]
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017e2:	4b17      	ldr	r3, [pc, #92]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	43db      	mvns	r3, r3
 80017ea:	4915      	ldr	r1, [pc, #84]	; (8001840 <HAL_GPIO_Init+0x2f0>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f2:	3301      	adds	r3, #1
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	f47f aeaf 	bne.w	8001564 <HAL_GPIO_Init+0x14>
  }
}
 8001806:	bf00      	nop
 8001808:	bf00      	nop
 800180a:	372c      	adds	r7, #44	; 0x2c
 800180c:	46bd      	mov	sp, r7
 800180e:	bc80      	pop	{r7}
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	10320000 	.word	0x10320000
 8001818:	10310000 	.word	0x10310000
 800181c:	10220000 	.word	0x10220000
 8001820:	10210000 	.word	0x10210000
 8001824:	10120000 	.word	0x10120000
 8001828:	10110000 	.word	0x10110000
 800182c:	40021000 	.word	0x40021000
 8001830:	40010000 	.word	0x40010000
 8001834:	40010800 	.word	0x40010800
 8001838:	40010c00 	.word	0x40010c00
 800183c:	40011000 	.word	0x40011000
 8001840:	40010400 	.word	0x40010400

08001844 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	460b      	mov	r3, r1
 800184e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	887b      	ldrh	r3, [r7, #2]
 8001856:	4013      	ands	r3, r2
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800185c:	2301      	movs	r3, #1
 800185e:	73fb      	strb	r3, [r7, #15]
 8001860:	e001      	b.n	8001866 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001862:	2300      	movs	r3, #0
 8001864:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr

08001872 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	460b      	mov	r3, r1
 800187c:	807b      	strh	r3, [r7, #2]
 800187e:	4613      	mov	r3, r2
 8001880:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001882:	787b      	ldrb	r3, [r7, #1]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001888:	887a      	ldrh	r2, [r7, #2]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800188e:	e003      	b.n	8001898 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001890:	887b      	ldrh	r3, [r7, #2]
 8001892:	041a      	lsls	r2, r3, #16
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	611a      	str	r2, [r3, #16]
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b085      	sub	sp, #20
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
 80018aa:	460b      	mov	r3, r1
 80018ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018b4:	887a      	ldrh	r2, [r7, #2]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	4013      	ands	r3, r2
 80018ba:	041a      	lsls	r2, r3, #16
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	43d9      	mvns	r1, r3
 80018c0:	887b      	ldrh	r3, [r7, #2]
 80018c2:	400b      	ands	r3, r1
 80018c4:	431a      	orrs	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	611a      	str	r2, [r3, #16]
}
 80018ca:	bf00      	nop
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e26c      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	f000 8087 	beq.w	8001a02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018f4:	4b92      	ldr	r3, [pc, #584]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 030c 	and.w	r3, r3, #12
 80018fc:	2b04      	cmp	r3, #4
 80018fe:	d00c      	beq.n	800191a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001900:	4b8f      	ldr	r3, [pc, #572]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f003 030c 	and.w	r3, r3, #12
 8001908:	2b08      	cmp	r3, #8
 800190a:	d112      	bne.n	8001932 <HAL_RCC_OscConfig+0x5e>
 800190c:	4b8c      	ldr	r3, [pc, #560]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001918:	d10b      	bne.n	8001932 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800191a:	4b89      	ldr	r3, [pc, #548]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d06c      	beq.n	8001a00 <HAL_RCC_OscConfig+0x12c>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d168      	bne.n	8001a00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e246      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800193a:	d106      	bne.n	800194a <HAL_RCC_OscConfig+0x76>
 800193c:	4b80      	ldr	r3, [pc, #512]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a7f      	ldr	r2, [pc, #508]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001946:	6013      	str	r3, [r2, #0]
 8001948:	e02e      	b.n	80019a8 <HAL_RCC_OscConfig+0xd4>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10c      	bne.n	800196c <HAL_RCC_OscConfig+0x98>
 8001952:	4b7b      	ldr	r3, [pc, #492]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a7a      	ldr	r2, [pc, #488]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	4b78      	ldr	r3, [pc, #480]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a77      	ldr	r2, [pc, #476]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001964:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e01d      	b.n	80019a8 <HAL_RCC_OscConfig+0xd4>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001974:	d10c      	bne.n	8001990 <HAL_RCC_OscConfig+0xbc>
 8001976:	4b72      	ldr	r3, [pc, #456]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a71      	ldr	r2, [pc, #452]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 800197c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	4b6f      	ldr	r3, [pc, #444]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a6e      	ldr	r2, [pc, #440]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	e00b      	b.n	80019a8 <HAL_RCC_OscConfig+0xd4>
 8001990:	4b6b      	ldr	r3, [pc, #428]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a6a      	ldr	r2, [pc, #424]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800199a:	6013      	str	r3, [r2, #0]
 800199c:	4b68      	ldr	r3, [pc, #416]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a67      	ldr	r2, [pc, #412]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 80019a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d013      	beq.n	80019d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b0:	f7ff fcb6 	bl	8001320 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019b8:	f7ff fcb2 	bl	8001320 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b64      	cmp	r3, #100	; 0x64
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e1fa      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ca:	4b5d      	ldr	r3, [pc, #372]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f0      	beq.n	80019b8 <HAL_RCC_OscConfig+0xe4>
 80019d6:	e014      	b.n	8001a02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d8:	f7ff fca2 	bl	8001320 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019e0:	f7ff fc9e 	bl	8001320 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b64      	cmp	r3, #100	; 0x64
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e1e6      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019f2:	4b53      	ldr	r3, [pc, #332]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f0      	bne.n	80019e0 <HAL_RCC_OscConfig+0x10c>
 80019fe:	e000      	b.n	8001a02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d063      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a0e:	4b4c      	ldr	r3, [pc, #304]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 030c 	and.w	r3, r3, #12
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00b      	beq.n	8001a32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a1a:	4b49      	ldr	r3, [pc, #292]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f003 030c 	and.w	r3, r3, #12
 8001a22:	2b08      	cmp	r3, #8
 8001a24:	d11c      	bne.n	8001a60 <HAL_RCC_OscConfig+0x18c>
 8001a26:	4b46      	ldr	r3, [pc, #280]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d116      	bne.n	8001a60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a32:	4b43      	ldr	r3, [pc, #268]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d005      	beq.n	8001a4a <HAL_RCC_OscConfig+0x176>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d001      	beq.n	8001a4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e1ba      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	4939      	ldr	r1, [pc, #228]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5e:	e03a      	b.n	8001ad6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d020      	beq.n	8001aaa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a68:	4b36      	ldr	r3, [pc, #216]	; (8001b44 <HAL_RCC_OscConfig+0x270>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6e:	f7ff fc57 	bl	8001320 <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a76:	f7ff fc53 	bl	8001320 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e19b      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a88:	4b2d      	ldr	r3, [pc, #180]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0f0      	beq.n	8001a76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a94:	4b2a      	ldr	r3, [pc, #168]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	4927      	ldr	r1, [pc, #156]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	600b      	str	r3, [r1, #0]
 8001aa8:	e015      	b.n	8001ad6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aaa:	4b26      	ldr	r3, [pc, #152]	; (8001b44 <HAL_RCC_OscConfig+0x270>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7ff fc36 	bl	8001320 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab8:	f7ff fc32 	bl	8001320 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e17a      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aca:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1f0      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d03a      	beq.n	8001b58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d019      	beq.n	8001b1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aea:	4b17      	ldr	r3, [pc, #92]	; (8001b48 <HAL_RCC_OscConfig+0x274>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af0:	f7ff fc16 	bl	8001320 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001af8:	f7ff fc12 	bl	8001320 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e15a      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	; (8001b40 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f0      	beq.n	8001af8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b16:	2001      	movs	r0, #1
 8001b18:	f000 fa9a 	bl	8002050 <RCC_Delay>
 8001b1c:	e01c      	b.n	8001b58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <HAL_RCC_OscConfig+0x274>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b24:	f7ff fbfc 	bl	8001320 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b2a:	e00f      	b.n	8001b4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b2c:	f7ff fbf8 	bl	8001320 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d908      	bls.n	8001b4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e140      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
 8001b3e:	bf00      	nop
 8001b40:	40021000 	.word	0x40021000
 8001b44:	42420000 	.word	0x42420000
 8001b48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b4c:	4b9e      	ldr	r3, [pc, #632]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1e9      	bne.n	8001b2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f000 80a6 	beq.w	8001cb2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b66:	2300      	movs	r3, #0
 8001b68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b6a:	4b97      	ldr	r3, [pc, #604]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d10d      	bne.n	8001b92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	4b94      	ldr	r3, [pc, #592]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	4a93      	ldr	r2, [pc, #588]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b80:	61d3      	str	r3, [r2, #28]
 8001b82:	4b91      	ldr	r3, [pc, #580]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b92:	4b8e      	ldr	r3, [pc, #568]	; (8001dcc <HAL_RCC_OscConfig+0x4f8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d118      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b9e:	4b8b      	ldr	r3, [pc, #556]	; (8001dcc <HAL_RCC_OscConfig+0x4f8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a8a      	ldr	r2, [pc, #552]	; (8001dcc <HAL_RCC_OscConfig+0x4f8>)
 8001ba4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001baa:	f7ff fbb9 	bl	8001320 <HAL_GetTick>
 8001bae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb0:	e008      	b.n	8001bc4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bb2:	f7ff fbb5 	bl	8001320 <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b64      	cmp	r3, #100	; 0x64
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e0fd      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc4:	4b81      	ldr	r3, [pc, #516]	; (8001dcc <HAL_RCC_OscConfig+0x4f8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0f0      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d106      	bne.n	8001be6 <HAL_RCC_OscConfig+0x312>
 8001bd8:	4b7b      	ldr	r3, [pc, #492]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	4a7a      	ldr	r2, [pc, #488]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001bde:	f043 0301 	orr.w	r3, r3, #1
 8001be2:	6213      	str	r3, [r2, #32]
 8001be4:	e02d      	b.n	8001c42 <HAL_RCC_OscConfig+0x36e>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10c      	bne.n	8001c08 <HAL_RCC_OscConfig+0x334>
 8001bee:	4b76      	ldr	r3, [pc, #472]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	4a75      	ldr	r2, [pc, #468]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001bf4:	f023 0301 	bic.w	r3, r3, #1
 8001bf8:	6213      	str	r3, [r2, #32]
 8001bfa:	4b73      	ldr	r3, [pc, #460]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001bfc:	6a1b      	ldr	r3, [r3, #32]
 8001bfe:	4a72      	ldr	r2, [pc, #456]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c00:	f023 0304 	bic.w	r3, r3, #4
 8001c04:	6213      	str	r3, [r2, #32]
 8001c06:	e01c      	b.n	8001c42 <HAL_RCC_OscConfig+0x36e>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2b05      	cmp	r3, #5
 8001c0e:	d10c      	bne.n	8001c2a <HAL_RCC_OscConfig+0x356>
 8001c10:	4b6d      	ldr	r3, [pc, #436]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	4a6c      	ldr	r2, [pc, #432]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c16:	f043 0304 	orr.w	r3, r3, #4
 8001c1a:	6213      	str	r3, [r2, #32]
 8001c1c:	4b6a      	ldr	r3, [pc, #424]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	4a69      	ldr	r2, [pc, #420]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c22:	f043 0301 	orr.w	r3, r3, #1
 8001c26:	6213      	str	r3, [r2, #32]
 8001c28:	e00b      	b.n	8001c42 <HAL_RCC_OscConfig+0x36e>
 8001c2a:	4b67      	ldr	r3, [pc, #412]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	4a66      	ldr	r2, [pc, #408]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	f023 0301 	bic.w	r3, r3, #1
 8001c34:	6213      	str	r3, [r2, #32]
 8001c36:	4b64      	ldr	r3, [pc, #400]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c38:	6a1b      	ldr	r3, [r3, #32]
 8001c3a:	4a63      	ldr	r2, [pc, #396]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c3c:	f023 0304 	bic.w	r3, r3, #4
 8001c40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d015      	beq.n	8001c76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c4a:	f7ff fb69 	bl	8001320 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c50:	e00a      	b.n	8001c68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c52:	f7ff fb65 	bl	8001320 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e0ab      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c68:	4b57      	ldr	r3, [pc, #348]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	f003 0302 	and.w	r3, r3, #2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d0ee      	beq.n	8001c52 <HAL_RCC_OscConfig+0x37e>
 8001c74:	e014      	b.n	8001ca0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c76:	f7ff fb53 	bl	8001320 <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c7c:	e00a      	b.n	8001c94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c7e:	f7ff fb4f 	bl	8001320 <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e095      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c94:	4b4c      	ldr	r3, [pc, #304]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1ee      	bne.n	8001c7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ca0:	7dfb      	ldrb	r3, [r7, #23]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d105      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ca6:	4b48      	ldr	r3, [pc, #288]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	4a47      	ldr	r2, [pc, #284]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001cac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cb0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f000 8081 	beq.w	8001dbe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cbc:	4b42      	ldr	r3, [pc, #264]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f003 030c 	and.w	r3, r3, #12
 8001cc4:	2b08      	cmp	r3, #8
 8001cc6:	d061      	beq.n	8001d8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	69db      	ldr	r3, [r3, #28]
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d146      	bne.n	8001d5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd0:	4b3f      	ldr	r3, [pc, #252]	; (8001dd0 <HAL_RCC_OscConfig+0x4fc>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd6:	f7ff fb23 	bl	8001320 <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cde:	f7ff fb1f 	bl	8001320 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e067      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cf0:	4b35      	ldr	r3, [pc, #212]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1f0      	bne.n	8001cde <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d04:	d108      	bne.n	8001d18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d06:	4b30      	ldr	r3, [pc, #192]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	492d      	ldr	r1, [pc, #180]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d14:	4313      	orrs	r3, r2
 8001d16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d18:	4b2b      	ldr	r3, [pc, #172]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a19      	ldr	r1, [r3, #32]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d28:	430b      	orrs	r3, r1
 8001d2a:	4927      	ldr	r1, [pc, #156]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d30:	4b27      	ldr	r3, [pc, #156]	; (8001dd0 <HAL_RCC_OscConfig+0x4fc>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d36:	f7ff faf3 	bl	8001320 <HAL_GetTick>
 8001d3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3e:	f7ff faef 	bl	8001320 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e037      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d50:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d0f0      	beq.n	8001d3e <HAL_RCC_OscConfig+0x46a>
 8001d5c:	e02f      	b.n	8001dbe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5e:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <HAL_RCC_OscConfig+0x4fc>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d64:	f7ff fadc 	bl	8001320 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6c:	f7ff fad8 	bl	8001320 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e020      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d7e:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f0      	bne.n	8001d6c <HAL_RCC_OscConfig+0x498>
 8001d8a:	e018      	b.n	8001dbe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69db      	ldr	r3, [r3, #28]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d101      	bne.n	8001d98 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e013      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d98:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <HAL_RCC_OscConfig+0x4f4>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d106      	bne.n	8001dba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d001      	beq.n	8001dbe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40007000 	.word	0x40007000
 8001dd0:	42420060 	.word	0x42420060

08001dd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d101      	bne.n	8001de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e0d0      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001de8:	4b6a      	ldr	r3, [pc, #424]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d910      	bls.n	8001e18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df6:	4b67      	ldr	r3, [pc, #412]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 0207 	bic.w	r2, r3, #7
 8001dfe:	4965      	ldr	r1, [pc, #404]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e06:	4b63      	ldr	r3, [pc, #396]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e0b8      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d020      	beq.n	8001e66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e30:	4b59      	ldr	r3, [pc, #356]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	4a58      	ldr	r2, [pc, #352]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0308 	and.w	r3, r3, #8
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e48:	4b53      	ldr	r3, [pc, #332]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	4a52      	ldr	r2, [pc, #328]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e54:	4b50      	ldr	r3, [pc, #320]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	494d      	ldr	r1, [pc, #308]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d040      	beq.n	8001ef4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d107      	bne.n	8001e8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e7a:	4b47      	ldr	r3, [pc, #284]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d115      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e07f      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d107      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e92:	4b41      	ldr	r3, [pc, #260]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d109      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e073      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea2:	4b3d      	ldr	r3, [pc, #244]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e06b      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eb2:	4b39      	ldr	r3, [pc, #228]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f023 0203 	bic.w	r2, r3, #3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	4936      	ldr	r1, [pc, #216]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ec4:	f7ff fa2c 	bl	8001320 <HAL_GetTick>
 8001ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eca:	e00a      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ecc:	f7ff fa28 	bl	8001320 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e053      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee2:	4b2d      	ldr	r3, [pc, #180]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f003 020c 	and.w	r2, r3, #12
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d1eb      	bne.n	8001ecc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ef4:	4b27      	ldr	r3, [pc, #156]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d210      	bcs.n	8001f24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f02:	4b24      	ldr	r3, [pc, #144]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f023 0207 	bic.w	r2, r3, #7
 8001f0a:	4922      	ldr	r1, [pc, #136]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f12:	4b20      	ldr	r3, [pc, #128]	; (8001f94 <HAL_RCC_ClockConfig+0x1c0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d001      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e032      	b.n	8001f8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d008      	beq.n	8001f42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f30:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	4916      	ldr	r1, [pc, #88]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d009      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f4e:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	490e      	ldr	r1, [pc, #56]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f62:	f000 f821 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 8001f66:	4602      	mov	r2, r0
 8001f68:	4b0b      	ldr	r3, [pc, #44]	; (8001f98 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	091b      	lsrs	r3, r3, #4
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	490a      	ldr	r1, [pc, #40]	; (8001f9c <HAL_RCC_ClockConfig+0x1c8>)
 8001f74:	5ccb      	ldrb	r3, [r1, r3]
 8001f76:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7a:	4a09      	ldr	r2, [pc, #36]	; (8001fa0 <HAL_RCC_ClockConfig+0x1cc>)
 8001f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f7e:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <HAL_RCC_ClockConfig+0x1d0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff f98a 	bl	800129c <HAL_InitTick>

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40022000 	.word	0x40022000
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	080028b4 	.word	0x080028b4
 8001fa0:	20000040 	.word	0x20000040
 8001fa4:	20000060 	.word	0x20000060

08001fa8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b087      	sub	sp, #28
 8001fac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <HAL_RCC_GetSysClockFreq+0x94>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 030c 	and.w	r3, r3, #12
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d002      	beq.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x30>
 8001fd2:	2b08      	cmp	r3, #8
 8001fd4:	d003      	beq.n	8001fde <HAL_RCC_GetSysClockFreq+0x36>
 8001fd6:	e027      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fd8:	4b19      	ldr	r3, [pc, #100]	; (8002040 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fda:	613b      	str	r3, [r7, #16]
      break;
 8001fdc:	e027      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	0c9b      	lsrs	r3, r3, #18
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	4a17      	ldr	r2, [pc, #92]	; (8002044 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fe8:	5cd3      	ldrb	r3, [r2, r3]
 8001fea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d010      	beq.n	8002018 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <HAL_RCC_GetSysClockFreq+0x94>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	0c5b      	lsrs	r3, r3, #17
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	4a11      	ldr	r2, [pc, #68]	; (8002048 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002002:	5cd3      	ldrb	r3, [r2, r3]
 8002004:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a0d      	ldr	r2, [pc, #52]	; (8002040 <HAL_RCC_GetSysClockFreq+0x98>)
 800200a:	fb02 f203 	mul.w	r2, r2, r3
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	fbb2 f3f3 	udiv	r3, r2, r3
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	e004      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a0c      	ldr	r2, [pc, #48]	; (800204c <HAL_RCC_GetSysClockFreq+0xa4>)
 800201c:	fb02 f303 	mul.w	r3, r2, r3
 8002020:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	613b      	str	r3, [r7, #16]
      break;
 8002026:	e002      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002028:	4b05      	ldr	r3, [pc, #20]	; (8002040 <HAL_RCC_GetSysClockFreq+0x98>)
 800202a:	613b      	str	r3, [r7, #16]
      break;
 800202c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800202e:	693b      	ldr	r3, [r7, #16]
}
 8002030:	4618      	mov	r0, r3
 8002032:	371c      	adds	r7, #28
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40021000 	.word	0x40021000
 8002040:	007a1200 	.word	0x007a1200
 8002044:	080028c4 	.word	0x080028c4
 8002048:	080028d4 	.word	0x080028d4
 800204c:	003d0900 	.word	0x003d0900

08002050 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002058:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <RCC_Delay+0x34>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0a      	ldr	r2, [pc, #40]	; (8002088 <RCC_Delay+0x38>)
 800205e:	fba2 2303 	umull	r2, r3, r2, r3
 8002062:	0a5b      	lsrs	r3, r3, #9
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	fb02 f303 	mul.w	r3, r2, r3
 800206a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800206c:	bf00      	nop
  }
  while (Delay --);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	1e5a      	subs	r2, r3, #1
 8002072:	60fa      	str	r2, [r7, #12]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1f9      	bne.n	800206c <RCC_Delay+0x1c>
}
 8002078:	bf00      	nop
 800207a:	bf00      	nop
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr
 8002084:	20000040 	.word	0x20000040
 8002088:	10624dd3 	.word	0x10624dd3

0800208c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e041      	b.n	8002122 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d106      	bne.n	80020b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f7fe ff48 	bl	8000f48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2202      	movs	r2, #2
 80020bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3304      	adds	r3, #4
 80020c8:	4619      	mov	r1, r3
 80020ca:	4610      	mov	r0, r2
 80020cc:	f000 fa56 	bl	800257c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b01      	cmp	r3, #1
 800213e:	d001      	beq.n	8002144 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e035      	b.n	80021b0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2202      	movs	r2, #2
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 0201 	orr.w	r2, r2, #1
 800215a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a16      	ldr	r2, [pc, #88]	; (80021bc <HAL_TIM_Base_Start_IT+0x90>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d009      	beq.n	800217a <HAL_TIM_Base_Start_IT+0x4e>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800216e:	d004      	beq.n	800217a <HAL_TIM_Base_Start_IT+0x4e>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a12      	ldr	r2, [pc, #72]	; (80021c0 <HAL_TIM_Base_Start_IT+0x94>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d111      	bne.n	800219e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2b06      	cmp	r3, #6
 800218a:	d010      	beq.n	80021ae <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f042 0201 	orr.w	r2, r2, #1
 800219a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800219c:	e007      	b.n	80021ae <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f042 0201 	orr.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40012c00 	.word	0x40012c00
 80021c0:	40000400 	.word	0x40000400

080021c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d020      	beq.n	8002228 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d01b      	beq.n	8002228 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f06f 0202 	mvn.w	r2, #2
 80021f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	f003 0303 	and.w	r3, r3, #3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f998 	bl	8002544 <HAL_TIM_IC_CaptureCallback>
 8002214:	e005      	b.n	8002222 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f98b 	bl	8002532 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f99a 	bl	8002556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f003 0304 	and.w	r3, r3, #4
 800222e:	2b00      	cmp	r3, #0
 8002230:	d020      	beq.n	8002274 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f003 0304 	and.w	r3, r3, #4
 8002238:	2b00      	cmp	r3, #0
 800223a:	d01b      	beq.n	8002274 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f06f 0204 	mvn.w	r2, #4
 8002244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2202      	movs	r2, #2
 800224a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f972 	bl	8002544 <HAL_TIM_IC_CaptureCallback>
 8002260:	e005      	b.n	800226e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f965 	bl	8002532 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f000 f974 	bl	8002556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	2b00      	cmp	r3, #0
 800227c:	d020      	beq.n	80022c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f003 0308 	and.w	r3, r3, #8
 8002284:	2b00      	cmp	r3, #0
 8002286:	d01b      	beq.n	80022c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0208 	mvn.w	r2, #8
 8002290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2204      	movs	r2, #4
 8002296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f94c 	bl	8002544 <HAL_TIM_IC_CaptureCallback>
 80022ac:	e005      	b.n	80022ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 f93f 	bl	8002532 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f94e 	bl	8002556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	f003 0310 	and.w	r3, r3, #16
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d020      	beq.n	800230c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d01b      	beq.n	800230c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f06f 0210 	mvn.w	r2, #16
 80022dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2208      	movs	r2, #8
 80022e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d003      	beq.n	80022fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 f926 	bl	8002544 <HAL_TIM_IC_CaptureCallback>
 80022f8:	e005      	b.n	8002306 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f919 	bl	8002532 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 f928 	bl	8002556 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b00      	cmp	r3, #0
 8002314:	d00c      	beq.n	8002330 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d007      	beq.n	8002330 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f06f 0201 	mvn.w	r2, #1
 8002328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe ff68 	bl	8001200 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00c      	beq.n	8002354 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002340:	2b00      	cmp	r3, #0
 8002342:	d007      	beq.n	8002354 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800234c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 fa6f 	bl	8002832 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00c      	beq.n	8002378 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002364:	2b00      	cmp	r3, #0
 8002366:	d007      	beq.n	8002378 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 f8f8 	bl	8002568 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	f003 0320 	and.w	r3, r3, #32
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00c      	beq.n	800239c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f003 0320 	and.w	r3, r3, #32
 8002388:	2b00      	cmp	r3, #0
 800238a:	d007      	beq.n	800239c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f06f 0220 	mvn.w	r2, #32
 8002394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fa42 	bl	8002820 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d101      	bne.n	80023c0 <HAL_TIM_ConfigClockSource+0x1c>
 80023bc:	2302      	movs	r3, #2
 80023be:	e0b4      	b.n	800252a <HAL_TIM_ConfigClockSource+0x186>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2202      	movs	r2, #2
 80023cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80023de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68ba      	ldr	r2, [r7, #8]
 80023ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023f8:	d03e      	beq.n	8002478 <HAL_TIM_ConfigClockSource+0xd4>
 80023fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023fe:	f200 8087 	bhi.w	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002406:	f000 8086 	beq.w	8002516 <HAL_TIM_ConfigClockSource+0x172>
 800240a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800240e:	d87f      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002410:	2b70      	cmp	r3, #112	; 0x70
 8002412:	d01a      	beq.n	800244a <HAL_TIM_ConfigClockSource+0xa6>
 8002414:	2b70      	cmp	r3, #112	; 0x70
 8002416:	d87b      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002418:	2b60      	cmp	r3, #96	; 0x60
 800241a:	d050      	beq.n	80024be <HAL_TIM_ConfigClockSource+0x11a>
 800241c:	2b60      	cmp	r3, #96	; 0x60
 800241e:	d877      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002420:	2b50      	cmp	r3, #80	; 0x50
 8002422:	d03c      	beq.n	800249e <HAL_TIM_ConfigClockSource+0xfa>
 8002424:	2b50      	cmp	r3, #80	; 0x50
 8002426:	d873      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002428:	2b40      	cmp	r3, #64	; 0x40
 800242a:	d058      	beq.n	80024de <HAL_TIM_ConfigClockSource+0x13a>
 800242c:	2b40      	cmp	r3, #64	; 0x40
 800242e:	d86f      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002430:	2b30      	cmp	r3, #48	; 0x30
 8002432:	d064      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x15a>
 8002434:	2b30      	cmp	r3, #48	; 0x30
 8002436:	d86b      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002438:	2b20      	cmp	r3, #32
 800243a:	d060      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x15a>
 800243c:	2b20      	cmp	r3, #32
 800243e:	d867      	bhi.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
 8002440:	2b00      	cmp	r3, #0
 8002442:	d05c      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x15a>
 8002444:	2b10      	cmp	r3, #16
 8002446:	d05a      	beq.n	80024fe <HAL_TIM_ConfigClockSource+0x15a>
 8002448:	e062      	b.n	8002510 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6899      	ldr	r1, [r3, #8]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	f000 f96a 	bl	8002732 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800246c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	609a      	str	r2, [r3, #8]
      break;
 8002476:	e04f      	b.n	8002518 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6818      	ldr	r0, [r3, #0]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	6899      	ldr	r1, [r3, #8]
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685a      	ldr	r2, [r3, #4]
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	f000 f953 	bl	8002732 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689a      	ldr	r2, [r3, #8]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800249a:	609a      	str	r2, [r3, #8]
      break;
 800249c:	e03c      	b.n	8002518 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	6859      	ldr	r1, [r3, #4]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	461a      	mov	r2, r3
 80024ac:	f000 f8ca 	bl	8002644 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2150      	movs	r1, #80	; 0x50
 80024b6:	4618      	mov	r0, r3
 80024b8:	f000 f921 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 80024bc:	e02c      	b.n	8002518 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	6859      	ldr	r1, [r3, #4]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	461a      	mov	r2, r3
 80024cc:	f000 f8e8 	bl	80026a0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2160      	movs	r1, #96	; 0x60
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f911 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 80024dc:	e01c      	b.n	8002518 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6818      	ldr	r0, [r3, #0]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6859      	ldr	r1, [r3, #4]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	461a      	mov	r2, r3
 80024ec:	f000 f8aa 	bl	8002644 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2140      	movs	r1, #64	; 0x40
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f901 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 80024fc:	e00c      	b.n	8002518 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4619      	mov	r1, r3
 8002508:	4610      	mov	r0, r2
 800250a:	f000 f8f8 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 800250e:	e003      	b.n	8002518 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	73fb      	strb	r3, [r7, #15]
      break;
 8002514:	e000      	b.n	8002518 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002516:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002532:	b480      	push	{r7}
 8002534:	b083      	sub	sp, #12
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr

08002556 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	bc80      	pop	{r7}
 8002566:	4770      	bx	lr

08002568 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	bc80      	pop	{r7}
 8002578:	4770      	bx	lr
	...

0800257c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a2b      	ldr	r2, [pc, #172]	; (800263c <TIM_Base_SetConfig+0xc0>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d007      	beq.n	80025a4 <TIM_Base_SetConfig+0x28>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800259a:	d003      	beq.n	80025a4 <TIM_Base_SetConfig+0x28>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a28      	ldr	r2, [pc, #160]	; (8002640 <TIM_Base_SetConfig+0xc4>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d108      	bne.n	80025b6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a20      	ldr	r2, [pc, #128]	; (800263c <TIM_Base_SetConfig+0xc0>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d007      	beq.n	80025ce <TIM_Base_SetConfig+0x52>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025c4:	d003      	beq.n	80025ce <TIM_Base_SetConfig+0x52>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a1d      	ldr	r2, [pc, #116]	; (8002640 <TIM_Base_SetConfig+0xc4>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d108      	bne.n	80025e0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	4313      	orrs	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a0d      	ldr	r2, [pc, #52]	; (800263c <TIM_Base_SetConfig+0xc0>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d103      	bne.n	8002614 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	691a      	ldr	r2, [r3, #16]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d005      	beq.n	8002632 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	f023 0201 	bic.w	r2, r3, #1
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	611a      	str	r2, [r3, #16]
  }
}
 8002632:	bf00      	nop
 8002634:	3714      	adds	r7, #20
 8002636:	46bd      	mov	sp, r7
 8002638:	bc80      	pop	{r7}
 800263a:	4770      	bx	lr
 800263c:	40012c00 	.word	0x40012c00
 8002640:	40000400 	.word	0x40000400

08002644 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	f023 0201 	bic.w	r2, r3, #1
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800266e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	f023 030a 	bic.w	r3, r3, #10
 8002680:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4313      	orrs	r3, r2
 8002688:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	621a      	str	r2, [r3, #32]
}
 8002696:	bf00      	nop
 8002698:	371c      	adds	r7, #28
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b087      	sub	sp, #28
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	f023 0210 	bic.w	r2, r3, #16
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80026ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	031b      	lsls	r3, r3, #12
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	621a      	str	r2, [r3, #32]
}
 80026f4:	bf00      	nop
 80026f6:	371c      	adds	r7, #28
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr

080026fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026fe:	b480      	push	{r7}
 8002700:	b085      	sub	sp, #20
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002714:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4313      	orrs	r3, r2
 800271c:	f043 0307 	orr.w	r3, r3, #7
 8002720:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	609a      	str	r2, [r3, #8]
}
 8002728:	bf00      	nop
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	bc80      	pop	{r7}
 8002730:	4770      	bx	lr

08002732 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002732:	b480      	push	{r7}
 8002734:	b087      	sub	sp, #28
 8002736:	af00      	add	r7, sp, #0
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	607a      	str	r2, [r7, #4]
 800273e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800274c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	021a      	lsls	r2, r3, #8
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	431a      	orrs	r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	4313      	orrs	r3, r2
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	609a      	str	r2, [r3, #8]
}
 8002766:	bf00      	nop
 8002768:	371c      	adds	r7, #28
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr

08002770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002780:	2b01      	cmp	r3, #1
 8002782:	d101      	bne.n	8002788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002784:	2302      	movs	r3, #2
 8002786:	e041      	b.n	800280c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2202      	movs	r2, #2
 8002794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a14      	ldr	r2, [pc, #80]	; (8002818 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d009      	beq.n	80027e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d4:	d004      	beq.n	80027e0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a10      	ldr	r2, [pc, #64]	; (800281c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d10c      	bne.n	80027fa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	bc80      	pop	{r7}
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40012c00 	.word	0x40012c00
 800281c:	40000400 	.word	0x40000400

08002820 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr

08002832 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <__libc_init_array>:
 8002844:	b570      	push	{r4, r5, r6, lr}
 8002846:	2600      	movs	r6, #0
 8002848:	4d0c      	ldr	r5, [pc, #48]	; (800287c <__libc_init_array+0x38>)
 800284a:	4c0d      	ldr	r4, [pc, #52]	; (8002880 <__libc_init_array+0x3c>)
 800284c:	1b64      	subs	r4, r4, r5
 800284e:	10a4      	asrs	r4, r4, #2
 8002850:	42a6      	cmp	r6, r4
 8002852:	d109      	bne.n	8002868 <__libc_init_array+0x24>
 8002854:	f000 f822 	bl	800289c <_init>
 8002858:	2600      	movs	r6, #0
 800285a:	4d0a      	ldr	r5, [pc, #40]	; (8002884 <__libc_init_array+0x40>)
 800285c:	4c0a      	ldr	r4, [pc, #40]	; (8002888 <__libc_init_array+0x44>)
 800285e:	1b64      	subs	r4, r4, r5
 8002860:	10a4      	asrs	r4, r4, #2
 8002862:	42a6      	cmp	r6, r4
 8002864:	d105      	bne.n	8002872 <__libc_init_array+0x2e>
 8002866:	bd70      	pop	{r4, r5, r6, pc}
 8002868:	f855 3b04 	ldr.w	r3, [r5], #4
 800286c:	4798      	blx	r3
 800286e:	3601      	adds	r6, #1
 8002870:	e7ee      	b.n	8002850 <__libc_init_array+0xc>
 8002872:	f855 3b04 	ldr.w	r3, [r5], #4
 8002876:	4798      	blx	r3
 8002878:	3601      	adds	r6, #1
 800287a:	e7f2      	b.n	8002862 <__libc_init_array+0x1e>
 800287c:	080028d8 	.word	0x080028d8
 8002880:	080028d8 	.word	0x080028d8
 8002884:	080028d8 	.word	0x080028d8
 8002888:	080028dc 	.word	0x080028dc

0800288c <memset>:
 800288c:	4603      	mov	r3, r0
 800288e:	4402      	add	r2, r0
 8002890:	4293      	cmp	r3, r2
 8002892:	d100      	bne.n	8002896 <memset+0xa>
 8002894:	4770      	bx	lr
 8002896:	f803 1b01 	strb.w	r1, [r3], #1
 800289a:	e7f9      	b.n	8002890 <memset+0x4>

0800289c <_init>:
 800289c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800289e:	bf00      	nop
 80028a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a2:	bc08      	pop	{r3}
 80028a4:	469e      	mov	lr, r3
 80028a6:	4770      	bx	lr

080028a8 <_fini>:
 80028a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028aa:	bf00      	nop
 80028ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ae:	bc08      	pop	{r3}
 80028b0:	469e      	mov	lr, r3
 80028b2:	4770      	bx	lr
