 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Rise  0.2000 0.0000 0.1000 0.819602 0.894119 1.71372           1       100      c             | 
|    regA/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_3/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.211729 1.06234  1.27407           1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[1]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Rise  0.2000 0.0000 0.1000 0.522581 0.894119 1.4167            1       100      c             | 
|    regA/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_4/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.200584 1.06234  1.26293           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[2]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[9]/D 
  
 Path Start Point : inputA[9] 
 Path End Point   : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                 Rise  0.2000 0.0000 0.1000 0.331624 0.894119 1.22574           1       100      c             | 
|    regA/inp[9]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_11/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_11/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.302989 1.06234  1.36533           1       100                    | 
|    regA/out_reg[9]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[9]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[11]/D 
  
 Path Start Point : inputA[11] 
 Path End Point   : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                 Rise  0.2000 0.0000 0.1000 0.203335 0.894119 1.09745           1       100      c             | 
|    regA/inp[11]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_13/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_13/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.153872 1.06234  1.21621           1       100                    | 
|    regA/out_reg[11]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[11]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[13]/D 
  
 Path Start Point : inputA[13] 
 Path End Point   : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                 Rise  0.2000 0.0000 0.1000 0.333657 0.894119 1.22778           1       100      c             | 
|    regA/inp[13]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_15/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.167238 1.06234  1.22958           1       100                    | 
|    regA/out_reg[13]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[13]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[14]/D 
  
 Path Start Point : inputA[14] 
 Path End Point   : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                 Rise  0.2000 0.0000 0.1000 0.402993 0.894119 1.29711           1       100      c             | 
|    regA/inp[14]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_16/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_16/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.207143 1.06234  1.26949           1       100                    | 
|    regA/out_reg[14]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[14]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                 Rise  0.2000 0.0000 0.1000 0.218937 0.894119 1.11306           1       100      c             | 
|    regA/inp[31]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_33/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_33/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.242337 1.06234  1.30468           1       100                    | 
|    regA/out_reg[31]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Rise  0.2000 0.0000 0.1000 0.484453 0.894119 1.37857           1       100      c             | 
|    regA/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_5/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.468612 1.06234  1.53095           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[3]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Rise  0.2000 0.0000 0.1000 0.401181 0.894119 1.2953            1       100      c             | 
|    regA/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_8/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.587288 1.06234  1.64963           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[6]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Rise  0.2000 0.0000 0.1000 0.470859 0.894119 1.36498           1       100      c             | 
|    regA/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_9/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.357633 1.06234  1.41998           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[7]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                 Rise  0.2000 0.0000 0.1000 0.334293 0.894119 1.22841           1       100      c             | 
|    regA/inp[8]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_10/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_10/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.386178 1.06234  1.44852           1       100                    | 
|    regA/out_reg[8]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[8]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[10]/D 
  
 Path Start Point : inputA[10] 
 Path End Point   : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                 Rise  0.2000 0.0000 0.1000 0.277317 0.894119 1.17144           1       100      c             | 
|    regA/inp[10]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_12/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_12/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.41901  1.06234  1.48135           1       100                    | 
|    regA/out_reg[10]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[10]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[15]/D 
  
 Path Start Point : inputA[15] 
 Path End Point   : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                 Rise  0.2000 0.0000 0.1000 0.511567 0.894119 1.40569           1       100      c             | 
|    regA/inp[15]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_17/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_17/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.413239 1.06234  1.47558           1       100                    | 
|    regA/out_reg[15]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[15]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                 Rise  0.2000 0.0000 0.1000 0.177831 0.894119 1.07195           1       130      c             | 
|    regA/inp[18]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_20/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_20/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.329394 1.06234  1.39174           1       100                    | 
|    regA/out_reg[18]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[18]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[22]/D 
  
 Path Start Point : inputA[22] 
 Path End Point   : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                 Rise  0.2000 0.0000 0.1000 0.437116 0.894119 1.33124           1       130      c             | 
|    regA/inp[22]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_24/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_24/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.326576 1.06234  1.38892           1       100                    | 
|    regA/out_reg[22]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[22]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                 Rise  0.2000 0.0000 0.1000 0.385122 0.894119 1.27924           1       130      c             | 
|    regA/inp[25]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_27/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.269028 1.06234  1.33137           1       100                    | 
|    regA/out_reg[25]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[25]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[29]/D 
  
 Path Start Point : inputA[29] 
 Path End Point   : regA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                 Rise  0.2000 0.0000 0.1000 0.861327 0.894119 1.75545           1       100      c             | 
|    regA/inp[29]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_31/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_31/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.235505 1.06234  1.29785           1       100                    | 
|    regA/out_reg[29]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[29]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[30]/D 
  
 Path Start Point : inputA[30] 
 Path End Point   : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                 Rise  0.2000 0.0000 0.1000 0.70976  0.894119 1.60388           1       100      c             | 
|    regA/inp[30]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_32/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_32/ZN     AND2_X1 Rise  0.2450 0.0450 0.0100 0.26875  1.06234  1.33109           1       100                    | 
|    regA/out_reg[30]/D DFF_X1  Rise  0.2450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[30]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Rise  0.2000 0.0000 0.1000 0.474074 0.894119 1.36819           1       100      c             | 
|    regA/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_2/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.713234 1.06234  1.77558           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[0]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                 Rise  0.2000 0.0000 0.1000 0.178704 0.894119 1.07282           1       100      c             | 
|    regA/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_6/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.844657 1.06234  1.907             1       100                    | 
|    regA/out_reg[4]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Rise  0.2000 0.0000 0.1000 0.381188 0.894119 1.27531           1       100      c             | 
|    regA/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_7/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.772709 1.06234  1.83505           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[5]/CK          DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[12]/D 
  
 Path Start Point : inputA[12] 
 Path End Point   : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                 Rise  0.2000 0.0000 0.1000 0.533013 0.894119 1.42713           1       100      c             | 
|    regA/inp[12]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_14/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_14/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.772013 1.06234  1.83436           1       100                    | 
|    regA/out_reg[12]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
|    regA/out_reg[12]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2020 0.2020 | 
| library hold check                       |  0.0140 0.2160 | 
| data required time                       |  0.2160        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                 Rise  0.2000 0.0000 0.1000 0.282644 0.894119 1.17676           1       130      c             | 
|    regA/inp[17]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_19/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_19/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.534454 1.06234  1.5968            1       100                    | 
|    regA/out_reg[17]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[17]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[19]/D 
  
 Path Start Point : inputA[19] 
 Path End Point   : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                 Rise  0.2000 0.0000 0.1000 0.296963 0.894119 1.19108           1       130      c             | 
|    regA/inp[19]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_21/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_21/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.522631 1.06234  1.58497           1       100                    | 
|    regA/out_reg[19]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[19]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[20]/D 
  
 Path Start Point : inputA[20] 
 Path End Point   : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                 Rise  0.2000 0.0000 0.1000 0.551503 0.894119 1.44562           1       130      c             | 
|    regA/inp[20]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_22/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_22/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.355966 1.06234  1.41831           1       100                    | 
|    regA/out_reg[20]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[20]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[21]/D 
  
 Path Start Point : inputA[21] 
 Path End Point   : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                 Rise  0.2000 0.0000 0.1000 0.470637 0.894119 1.36476           1       130      c             | 
|    regA/inp[21]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_23/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_23/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.376442 1.06234  1.43878           1       100                    | 
|    regA/out_reg[21]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[21]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[23]/D 
  
 Path Start Point : inputA[23] 
 Path End Point   : regA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                 Rise  0.2000 0.0000 0.1000 0.327163 0.894119 1.22128           1       130      c             | 
|    regA/inp[23]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_25/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_25/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.495927 1.06234  1.55827           1       100                    | 
|    regA/out_reg[23]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[23]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[26]/D 
  
 Path Start Point : inputA[26] 
 Path End Point   : regA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                 Rise  0.2000 0.0000 0.1000 0.329894 0.894119 1.22401           1       130      c             | 
|    regA/inp[26]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_28/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_28/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.487366 1.06234  1.54971           1       100                    | 
|    regA/out_reg[26]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[26]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[27]/D 
  
 Path Start Point : inputA[27] 
 Path End Point   : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                 Rise  0.2000 0.0000 0.1000 0.410642 0.894119 1.30476           1       130      c             | 
|    regA/inp[27]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_29/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.528589 1.06234  1.59093           1       100                    | 
|    regA/out_reg[27]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[27]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[28]/D 
  
 Path Start Point : inputA[28] 
 Path End Point   : regA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                 Rise  0.2000 0.0000 0.1000 0.481289 0.894119 1.37541           1       130      c             | 
|    regA/inp[28]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_30/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_30/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.432212 1.06234  1.49455           1       100                    | 
|    regA/out_reg[28]/D DFF_X1  Rise  0.2460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[28]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[24]/D 
  
 Path Start Point : inputA[24] 
 Path End Point   : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                 Rise  0.2000 0.0000 0.1000 0.251165 0.894119 1.14528           1       130      c             | 
|    regA/inp[24]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_26/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_26/ZN     AND2_X1 Rise  0.2470 0.0470 0.0110 0.856831 1.06234  1.91917           1       100                    | 
|    regA/out_reg[24]/D DFF_X1  Rise  0.2470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[24]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0140 0.2150 | 
| data required time                       |  0.2150        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[16]/D 
  
 Path Start Point : inputA[16] 
 Path End Point   : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                 Rise  0.2000 0.0000 0.1000 0.486407 0.894119 1.38053           1       130      c             | 
|    regA/inp[16]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_18/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_18/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.634726 1.06234  1.69707           1       100                    | 
|    regA/out_reg[16]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_8/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_8/Z      CLKBUF_X3     Rise  0.2000 0.0490 0.0240 12.3243  14.2448  26.5691           15      100      F    K        | 
|    regA/out_reg[16]/CK         DFF_X1        Rise  0.2010 0.0010 0.0240          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2010 0.2010 | 
| library hold check                       |  0.0130 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                      Rise  0.2000 0.0000 0.1000 0.117893 0.894119 1.01201           1       100      c             | 
|    regB/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_16/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.148089 0.699202 0.847291          1       100                    | 
|    regB/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.126084 1.06234  1.18843           1       100                    | 
|    regB/out_reg[14]/D    DFF_X1    Rise  0.2700 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[14]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                      Rise  0.2000 0.0000 0.1000 0.180571 0.894119 1.07469           1       100      c             | 
|    regB/inp[18]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_20/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_20/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.147896 0.699202 0.847098          1       100                    | 
|    regB/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.172586 1.06234  1.23493           1       100                    | 
|    regB/out_reg[18]/D    DFF_X1    Rise  0.2700 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[18]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                       Rise  0.2000 0.0000 0.1000 0.497905 0.894119 1.39202           1       100      c             | 
|    regB/inp[4]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_6/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.134145 0.699202 0.833347          1       100                    | 
|    regB/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.319814 1.06234  1.38216           1       100                    | 
|    regB/out_reg[4]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[4]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                       Rise  0.2000 0.0000 0.1000 0.245623 0.894119 1.13974           1       100      c             | 
|    regB/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_10/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.180973 0.699202 0.880175          1       100                    | 
|    regB/CLOCK_slh__c41/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c41/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.118387 1.06234  1.18073           1       100                    | 
|    regB/out_reg[8]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[8]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                       Rise  0.2000 0.0000 0.1000 0.43563  0.894119 1.32975           1       100      c             | 
|    regB/inp[9]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_11/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.168894 0.699202 0.868096          1       100                    | 
|    regB/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.336888 1.06234  1.39923           1       100                    | 
|    regB/out_reg[9]/D     DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[9]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                      Rise  0.2000 0.0000 0.1000 0.205536 0.894119 1.09966           1       100      c             | 
|    regB/inp[15]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_17/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.12816  0.699202 0.827362          1       100                    | 
|    regB/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.450024 1.06234  1.51237           1       100                    | 
|    regB/out_reg[15]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[15]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                      Rise  0.2000 0.0000 0.1000 0.204604 0.894119 1.09872           1       100      c             | 
|    regB/inp[17]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_19/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.132838 0.699202 0.83204           1       100                    | 
|    regB/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.302424 1.06234  1.36477           1       100                    | 
|    regB/out_reg[17]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[17]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                      Rise  0.2000 0.0000 0.1000 0.422077 0.894119 1.3162            1       100      c             | 
|    regB/inp[19]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_21/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.13169  0.699202 0.830892          1       100                    | 
|    regB/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.286497 1.06234  1.34884           1       100                    | 
|    regB/out_reg[19]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[19]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                      Rise  0.2000 0.0000 0.1000 0.268173 0.894119 1.16229           1       100      c             | 
|    regB/inp[20]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_22/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.133042 0.699202 0.832244          1       100                    | 
|    regB/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.300067 1.06234  1.36241           1       100                    | 
|    regB/out_reg[20]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[20]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                      Rise  0.2000 0.0000 0.1000 0.437718 0.894119 1.33184           1       100      c             | 
|    regB/inp[21]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_23/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.165189 0.699202 0.864391          1       100                    | 
|    regB/CLOCK_slh__c71/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c71/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.238486 1.06234  1.30083           1       100                    | 
|    regB/out_reg[21]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[21]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                      Rise  0.2000 0.0000 0.1000 0.966848 0.894119 1.86097           1       100      c             | 
|    regB/inp[23]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_25/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_25/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.153514 0.699202 0.852716          1       100                    | 
|    regB/CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.323655 1.06234  1.386             1       100                    | 
|    regB/out_reg[23]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[23]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                      Rise  0.2000 0.0000 0.1000 0.677275 0.894119 1.57139           1       100      c             | 
|    regB/inp[25]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_27/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.134953 0.699202 0.834155          1       100                    | 
|    regB/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.2008   1.06234  1.26314           1       100                    | 
|    regB/out_reg[25]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[25]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                      Rise  0.2000 0.0000 0.1000 1.21248  0.894119 2.1066            1       100      c             | 
|    regB/inp[26]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_28/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.170596 0.699202 0.869798          1       100                    | 
|    regB/CLOCK_slh__c91/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c91/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.452837 1.06234  1.51518           1       100                    | 
|    regB/out_reg[26]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[26]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                      Rise  0.2000 0.0000 0.1000 0.531816 0.894119 1.42594           1       100      c             | 
|    regB/inp[27]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_29/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.120492 0.699202 0.819694          1       100                    | 
|    regB/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.194044 1.06234  1.25639           1       100                    | 
|    regB/out_reg[27]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[27]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                      Rise  0.2000 0.0000 0.1000 0.143019 0.894119 1.03714           1       100      c             | 
|    regB/inp[12]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_14/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_14/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.155935 0.699202 0.855137          1       100                    | 
|    regB/CLOCK_slh__c89/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c89/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.288554 1.06234  1.3509            1       100                    | 
|    regB/out_reg[12]/D    DFF_X1    Rise  0.2710 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[12]/CK         DFF_X1        Rise  0.2120 0.0020 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2120 0.2120 | 
| library hold check                       |  0.0200 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                      Rise  0.2000 0.0000 0.1000 0.243647 0.894119 1.13777           1       100      c             | 
|    regB/inp[13]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_15/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.129298 0.699202 0.8285            1       100                    | 
|    regB/CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.412503 1.06234  1.47485           1       100                    | 
|    regB/out_reg[13]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[13]/CK         DFF_X1        Rise  0.2120 0.0020 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2120 0.2120 | 
| library hold check                       |  0.0200 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                       Rise  0.2000 0.0000 0.1000 0.447307 0.894119 1.34143           1       100      c             | 
|    regB/inp[5]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_7/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.419003 0.699202 1.1182            1       100                    | 
|    regB/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.381594 1.06234  1.44394           1       100                    | 
|    regB/out_reg[5]/D     DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[5]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                       Rise  0.2000 0.0000 0.1000 0.3007   0.894119 1.19482           1       100      c             | 
|    regB/inp[7]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_9/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.189101 0.699202 0.888303          1       100                    | 
|    regB/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.204385 1.06234  1.26673           1       100                    | 
|    regB/out_reg[7]/D     DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[7]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                      Rise  0.2000 0.0000 0.1000 0.166439 0.894119 1.06056           1       100      c             | 
|    regB/inp[10]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_12/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.192868 0.699202 0.89207           1       100                    | 
|    regB/CLOCK_slh__c45/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c45/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.400879 1.06234  1.46322           1       100                    | 
|    regB/out_reg[10]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                      Rise  0.2000 0.0000 0.1000 0.120877 0.894119 1.015             1       100      c             | 
|    regB/inp[16]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_18/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.184727 0.699202 0.883929          1       100                    | 
|    regB/CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.199522 1.06234  1.26186           1       100                    | 
|    regB/out_reg[16]/D    DFF_X1    Rise  0.2720 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[16]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                       Rise  0.2000 0.0000 0.1000 0.876822 0.894119 1.77094           1       100      c             | 
|    regB/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_3/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.123784 0.699202 0.822986          1       100                    | 
|    regB/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2730 0.0300 0.0080 0.825138 1.06234  1.88748           1       100                    | 
|    regB/out_reg[1]/D     DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[1]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0210 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                      Rise  0.2000 0.0000 0.1000 0.285399 0.894119 1.17952           1       100      c             | 
|    regB/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_13/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_13/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.168758 0.699202 0.86796           1       100                    | 
|    regB/CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.591209 1.06234  1.65355           1       100                    | 
|    regB/out_reg[11]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[11]/CK         DFF_X1        Rise  0.2120 0.0020 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2120 0.2120 | 
| library hold check                       |  0.0200 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                       Rise  0.2000 0.0000 0.1000 0.66829  0.894119 1.56241           1       100      c             | 
|    regB/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_5/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.215194 0.699202 0.914396          1       100                    | 
|    regB/CLOCK_slh__c87/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.624817 1.06234  1.68716           1       100                    | 
|    regB/out_reg[3]/D     DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[3]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                      Rise  0.2000 0.0000 0.1000 0.6068   0.894119 1.50092           1       100      c             | 
|    regB/inp[22]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_24/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.217466 0.699202 0.916668          1       100                    | 
|    regB/CLOCK_slh__c83/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c83/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.649155 1.06234  1.7115            1       100                    | 
|    regB/out_reg[22]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[22]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                      Rise  0.2000 0.0000 0.1000 0.499714 0.894119 1.39383           1       100      c             | 
|    regB/inp[24]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_26/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.264487 0.699202 0.963689          1       100                    | 
|    regB/CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.659985 1.06234  1.72233           1       100                    | 
|    regB/out_reg[24]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[24]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                      Rise  0.2000 0.0000 0.1000 1.59833  0.894119 2.49245           1       100      c             | 
|    regB/inp[28]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_30/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.279823 0.699202 0.979025          1       100                    | 
|    regB/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.544494 1.06234  1.60684           1       100                    | 
|    regB/out_reg[28]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[28]/CK         DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0200 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                       Rise  0.2000 0.0000 0.1000 0.575436 0.894119 1.46956           1       100      c             | 
|    regB/inp[2]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_4/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.194141 0.699202 0.893343          1       100                    | 
|    regB/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0080 0.840533 1.06234  1.90287           1       100                    | 
|    regB/out_reg[2]/D     DFF_X1    Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[2]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0210 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                       Rise  0.2000 0.0000 0.1000 0.557408 0.894119 1.45153           1       100      c             | 
|    regB/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_8/ZN         AND2_X1   Rise  0.2440 0.0440 0.0090 0.302144 0.699202 1.00135           1       100                    | 
|    regB/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0080 0.843464 1.06234  1.90581           1       100                    | 
|    regB/out_reg[6]/D     DFF_X1    Rise  0.2740 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[6]/CK          DFF_X1        Rise  0.2130 0.0030 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0210 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                      Rise  0.2000 0.0000 0.1000 1.88353  0.894119 2.77765           1       100      c             | 
|    regB/inp[29]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_31/ZN        AND2_X1   Rise  0.2430 0.0430 0.0090 0.171733 0.699202 0.870935          1       100                    | 
|    regB/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.574651 1.06234  1.63699           1       100                    | 
|    regB/out_reg[29]/D    DFF_X1    Rise  0.2720 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[29]/CK         DFF_X1        Rise  0.2110 0.0010 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2110 0.2110 | 
| library hold check                       |  0.0200 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                       Rise  0.2000 0.0000 0.1000 1.02802  0.894119 1.92214           1       100      c             | 
|    regB/inp[31]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_33/A2         AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_33/ZN         AND2_X1   Rise  0.2430 0.0430 0.0090 0.154402 0.699202 0.853604          1       100                    | 
|    regB/CLOCK_slh__c103/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c103/Z CLKBUF_X1 Rise  0.2730 0.0300 0.0090 1.08095  1.06234  2.14329           1       100                    | 
|    regB/out_reg[31]/D     DFF_X1    Rise  0.2730 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.2110 0.0010 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2110 0.2110 | 
| library hold check                       |  0.0210 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                      Rise  0.2000 0.0000 0.1000 1.83232  0.894119 2.72644           1       100      c             | 
|    regB/inp[30]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_32/ZN        AND2_X1   Rise  0.2440 0.0440 0.0090 0.253774 0.699202 0.952976          1       100                    | 
|    regB/CLOCK_slh__c99/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c99/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.539437 1.06234  1.60178           1       100                    | 
|    regB/out_reg[30]/D    DFF_X1    Rise  0.2730 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[30]/CK         DFF_X1        Rise  0.2110 0.0010 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2110 0.2110 | 
| library hold check                       |  0.0200 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                        Rise  0.2000 0.0000 0.1000 0.851357 0.894119 1.74548           1       100      c             | 
|    regB/inp[0]                      Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2          AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_2/ZN          AND2_X1   Rise  0.2440 0.0440 0.0090 0.193463 0.699202 0.892665          1       100                    | 
|    regB/CLOCK_slh__c101/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    regB/CLOCK_slh__c101/Z CLKBUF_X1 Rise  0.2750 0.0310 0.0090 1.25785  1.06234  2.32019           1       100                    | 
|    regB/out_reg[0]/D      DFF_X1    Rise  0.2750 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2110 0.2110 | 
| library hold check                       |  0.0210 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2750        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to SM/clk_gate_counter_reg/E 
  
 Path Start Point : en 
 Path End Point   : SM/clk_gate_counter_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                      Rise  0.2000 0.0000 0.1000 6.09399  9.23719 15.3312           8       130      c             | 
|    SM/en                                   Rise  0.2000 0.0000                                                                          | 
|    SM/clk_gate_counter_reg/E CLKGATETST_X1 Rise  0.2010 0.0010 0.1000          0.87798                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/clk_gate_counter_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099 3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                    F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097 12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                          | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                    F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097 11.8326           3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                       Rise  0.1200 0.0000                                                                          | 
|    SM/clk_CTS_0_PP_0                         Rise  0.1200 0.0000                                                                          | 
|    SM/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1200 0.0000 0.0300          1.8122                                     FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1200 0.1200 | 
| library hold check                       |  0.0270 0.1470 | 
| data required time                       |  0.1470        | 
|                                          |                | 
| data arrival time                        |  0.2010        | 
| data required time                       | -0.1470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to SM/enableOutput_reg/D 
  
 Path Start Point : en 
 Path End Point   : SM/enableOutput_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    en                             Rise  0.2000 0.0000 0.1000 6.09399  9.23719 15.3312           8       130      c             | 
|    SM/en                          Rise  0.2000 0.0000                                                                          | 
|    SM/i_1_309/B2         AOI21_X1 Rise  0.2020 0.0020 0.1000          1.67685                                                  | 
|    SM/i_1_309/ZN         AOI21_X1 Fall  0.2230 0.0210 0.0090 0.425041 1.06234 1.48738           1       100                    | 
|    SM/enableOutput_reg/D DFF_X1   Fall  0.2230 0.0000 0.0090          1.06234                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/enableOutput_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3 Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                   Rise  0.0620 0.0000                                                                                       | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1 Rise  0.0620 0.0000 0.0170                      0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1 Rise  0.1200 0.0580 0.0300             4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                   Rise  0.1200 0.0000                                                                                       | 
|    SM/clk_CTS_0_PP_0                     Rise  0.1200 0.0000                                                                                       | 
|    SM/CTS_L3_c_tid0_148/A      CLKBUF_X1 Rise  0.1200 0.0000 0.0300                      0.77983                                     F             | 
|    SM/CTS_L3_c_tid0_148/Z      CLKBUF_X1 Rise  0.1630 0.0430 0.0130             2.08617  1.89931  3.98547           2       100      F    K        | 
|    SM/enableOutput_reg/CK      DFF_X1    Rise  0.1640 0.0010 0.0130    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1640 0.1640 | 
| library hold check                       |  0.0050 0.1690 | 
| data required time                       |  0.1690        | 
|                                          |                | 
| data arrival time                        |  0.2230        | 
| data required time                       | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[0]/D 
  
 Path Start Point : en 
 Path End Point   : SM/result_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    en                          Rise  0.2000 0.0000 0.1000 6.09399  9.23719  15.3312           8       130      c             | 
|    SM/en                       Rise  0.2000 0.0000                                                                           | 
|    SM/i_1_311/A       OAI21_X1 Rise  0.2020 0.0020 0.1000          1.67072                                                   | 
|    SM/i_1_311/ZN      OAI21_X1 Fall  0.2440 0.0420 0.0200 1.89034  4.84751  6.73785           4       100                    | 
|    SM/i_1_5/A1        AND2_X1  Fall  0.2440 0.0000 0.0200          0.874832                                                  | 
|    SM/i_1_5/ZN        AND2_X1  Fall  0.2780 0.0340 0.0060 0.45015  1.06234  1.51249           1       100                    | 
|    SM/result_reg[0]/D DFF_X1   Fall  0.2780 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0620 0.0000                                                                           | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0630 0.0010 0.0170          4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0900 0.0270 0.0060 1.97615  1.42116  3.39731           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0900 0.0000 0.0060          1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.2000 0.1100 0.0930 48.9616  60.7778  109.739           64      100      F    K        | 
|    SM/result_reg[0]/CK         DFF_X1        Rise  0.2040 0.0040 0.0920          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2040 0.2040 | 
| library hold check                       |  0.0110 0.2150 | 
| data required time                       |  0.2150        | 
|                                          |                | 
| data arrival time                        |  0.2780        | 
| data required time                       | -0.2150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to SM/counter_reg[1]/D 
  
 Path Start Point : en 
 Path End Point   : SM/counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    en                           Rise  0.2000 0.0000 0.1000 6.09399  9.23719  15.3312           8       130      c             | 
|    SM/en                        Rise  0.2000 0.0000                                                                           | 
|    SM/i_1_140/A1       OAI22_X1 Rise  0.2020 0.0020 0.1000          1.67104                                                   | 
|    SM/i_1_140/ZN       OAI22_X1 Fall  0.2380 0.0360 0.0140 2.27549  4.39345  6.66894           5       100                    | 
|    SM/i_1_135/A1       AND2_X1  Fall  0.2380 0.0000 0.0140          0.874832                                                  | 
|    SM/i_1_135/ZN       AND2_X1  Fall  0.2680 0.0300 0.0060 0.259278 1.06234  1.32162           1       100                    | 
|    SM/counter_reg[1]/D DFF_X1   Fall  0.2680 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/counter_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                       Rise  0.1200 0.0000                                                                           | 
|    SM/clk_CTS_0_PP_0                         Rise  0.1200 0.0000                                                                           | 
|    SM/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1200 0.0000 0.0300          1.8122                                      FA            | 
|    SM/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1730 0.0530 0.0250 3.865    5.69792  9.56291           6       100      FA   K        | 
|    SM/counter_reg[1]/CK        DFF_X1        Rise  0.1730 0.0000 0.0250          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0070 0.1800 | 
| data required time                       |  0.1800        | 
|                                          |                | 
| data arrival time                        |  0.2680        | 
| data required time                       | -0.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to SM/counter_reg[2]/D 
  
 Path Start Point : en 
 Path End Point   : SM/counter_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    en                           Rise  0.2000 0.0000 0.1000 6.09399  9.23719  15.3312           8       130      c             | 
|    SM/en                        Rise  0.2000 0.0000                                                                           | 
|    SM/i_1_140/A1       OAI22_X1 Rise  0.2020 0.0020 0.1000          1.67104                                                   | 
|    SM/i_1_140/ZN       OAI22_X1 Fall  0.2380 0.0360 0.0140 2.27549  4.39345  6.66894           5       100                    | 
|    SM/i_1_136/A1       AND2_X1  Fall  0.2380 0.0000 0.0140          0.874832                                                  | 
|    SM/i_1_136/ZN       AND2_X1  Fall  0.2680 0.0300 0.0060 0.297587 1.06234  1.35993           1       100                    | 
|    SM/counter_reg[2]/D DFF_X1   Fall  0.2680 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/counter_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                       Rise  0.1200 0.0000                                                                           | 
|    SM/clk_CTS_0_PP_0                         Rise  0.1200 0.0000                                                                           | 
|    SM/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1200 0.0000 0.0300          1.8122                                      FA            | 
|    SM/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1730 0.0530 0.0250 3.865    5.69792  9.56291           6       100      FA   K        | 
|    SM/counter_reg[2]/CK        DFF_X1        Rise  0.1730 0.0000 0.0250          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0070 0.1800 | 
| data required time                       |  0.1800        | 
|                                          |                | 
| data arrival time                        |  0.2680        | 
| data required time                       | -0.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to SM/counter_reg[3]/D 
  
 Path Start Point : en 
 Path End Point   : SM/counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    en                           Rise  0.2000 0.0000 0.1000 6.09399  9.23719  15.3312           8       130      c             | 
|    SM/en                        Rise  0.2000 0.0000                                                                           | 
|    SM/i_1_140/A1       OAI22_X1 Rise  0.2020 0.0020 0.1000          1.67104                                                   | 
|    SM/i_1_140/ZN       OAI22_X1 Fall  0.2380 0.0360 0.0140 2.27549  4.39345  6.66894           5       100                    | 
|    SM/i_1_137/A1       AND2_X1  Fall  0.2380 0.0000 0.0140          0.874832                                                  | 
|    SM/i_1_137/ZN       AND2_X1  Fall  0.2690 0.0310 0.0060 0.497316 1.06234  1.55966           1       100                    | 
|    SM/counter_reg[3]/D DFF_X1   Fall  0.2690 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/counter_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                       Rise  0.1200 0.0000                                                                           | 
|    SM/clk_CTS_0_PP_0                         Rise  0.1200 0.0000                                                                           | 
|    SM/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1200 0.0000 0.0300          1.8122                                      FA            | 
|    SM/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1730 0.0530 0.0250 3.865    5.69792  9.56291           6       100      FA   K        | 
|    SM/counter_reg[3]/CK        DFF_X1        Rise  0.1730 0.0000 0.0250          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0070 0.1800 | 
| data required time                       |  0.1800        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to SM/counter_reg[4]/D 
  
 Path Start Point : en 
 Path End Point   : SM/counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    en                           Rise  0.2000 0.0000 0.1000 6.09399  9.23719  15.3312           8       130      c             | 
|    SM/en                        Rise  0.2000 0.0000                                                                           | 
|    SM/i_1_140/A1       OAI22_X1 Rise  0.2020 0.0020 0.1000          1.67104                                                   | 
|    SM/i_1_140/ZN       OAI22_X1 Fall  0.2380 0.0360 0.0140 2.27549  4.39345  6.66894           5       100                    | 
|    SM/i_1_138/A1       AND2_X1  Fall  0.2380 0.0000 0.0140          0.874832                                                  | 
|    SM/i_1_138/ZN       AND2_X1  Fall  0.2690 0.0310 0.0060 0.617308 1.06234  1.67965           1       100                    | 
|    SM/counter_reg[4]/D DFF_X1   Fall  0.2690 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/counter_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                       Rise  0.1200 0.0000                                                                           | 
|    SM/clk_CTS_0_PP_0                         Rise  0.1200 0.0000                                                                           | 
|    SM/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1200 0.0000 0.0300          1.8122                                      FA            | 
|    SM/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1730 0.0530 0.0250 3.865    5.69792  9.56291           6       100      FA   K        | 
|    SM/counter_reg[4]/CK        DFF_X1        Rise  0.1730 0.0000 0.0250          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0070 0.1800 | 
| data required time                       |  0.1800        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to SM/counter_reg[5]/D 
  
 Path Start Point : en 
 Path End Point   : SM/counter_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    en                           Rise  0.2000 0.0000 0.1000 6.09399  9.23719  15.3312           8       130      c             | 
|    SM/en                        Rise  0.2000 0.0000                                                                           | 
|    SM/i_1_140/A1       OAI22_X1 Rise  0.2020 0.0020 0.1000          1.67104                                                   | 
|    SM/i_1_140/ZN       OAI22_X1 Fall  0.2380 0.0360 0.0140 2.27549  4.39345  6.66894           5       100                    | 
|    SM/i_1_139/A2       AND2_X1  Fall  0.2380 0.0000 0.0140          0.894119                                                  | 
|    SM/i_1_139/ZN       AND2_X1  Fall  0.2710 0.0330 0.0060 0.446001 1.06234  1.50834           1       100                    | 
|    SM/counter_reg[5]/D DFF_X1   Fall  0.2710 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/counter_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                       Rise  0.1200 0.0000                                                                           | 
|    SM/clk_CTS_0_PP_0                         Rise  0.1200 0.0000                                                                           | 
|    SM/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1200 0.0000 0.0300          1.8122                                      FA            | 
|    SM/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1730 0.0530 0.0250 3.865    5.69792  9.56291           6       100      FA   K        | 
|    SM/counter_reg[5]/CK        DFF_X1        Rise  0.1730 0.0000 0.0250          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1730 0.1730 | 
| library hold check                       |  0.0070 0.1800 | 
| data required time                       |  0.1800        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.1800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[30]/D 
  
 Path Start Point : SM/result_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[30]/CK        DFF_X1        Rise  0.1960  0.0030 0.0880                      0.949653                                    F             | 
|    SM/result_reg[30]/Q         DFF_X1        Rise  0.2990  0.1030 0.0070             0.126858 0.894119 1.02098           1       100      F             | 
|    SM/result[30]                             Rise  0.2990  0.0000                                                                                       | 
|    outA/inp[30]                              Rise  0.2990  0.0000                                                                                       | 
|    outA/i_0_32/A2              AND2_X1       Rise  0.2990  0.0000 0.0070                      0.97463                                                   | 
|    outA/i_0_32/ZN              AND2_X1       Rise  0.3280  0.0290 0.0070             0.135983 1.06234  1.19832           1       100                    | 
|    outA/out_reg[30]/D          DFF_X1        Rise  0.3280  0.0000 0.0070                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[30]/CK       DFF_X1        Rise  0.2170 0.0040 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2170 0.2170 | 
| library hold check                       |  0.0190 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3280        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0920        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : SM/result_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[0]/CK         DFF_X1        Rise  0.1960  0.0030 0.0880                      0.949653                                    F             | 
|    SM/result_reg[0]/Q          DFF_X1        Rise  0.2990  0.1030 0.0080             0.350673 0.894119 1.24479           1       100      F             | 
|    SM/result[0]                              Rise  0.2990  0.0000                                                                                       | 
|    outA/inp[0]                               Rise  0.2990  0.0000                                                                                       | 
|    outA/i_0_2/A2               AND2_X1       Rise  0.2990  0.0000 0.0080                      0.97463                                                   | 
|    outA/i_0_2/ZN               AND2_X1       Rise  0.3290  0.0300 0.0080             0.477369 1.06234  1.53971           1       100                    | 
|    outA/out_reg[0]/D           DFF_X1        Rise  0.3290  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.2170 0.0040 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2170 0.2170 | 
| library hold check                       |  0.0190 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0930        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[30]/D 
  
 Path Start Point : SM/resetReg_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3 Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3 Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                   Rise  0.0610  0.0000                                                                                       | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1 Rise  0.0600 -0.0010 0.0160    -0.0010           0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1 Rise  0.1160  0.0560 0.0290             4.80162  6.36838  11.17             3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                   Rise  0.1160  0.0000                                                                                       | 
|    SM/clk_CTS_0_PP_0                     Rise  0.1160  0.0000                                                                                       | 
|    SM/CTS_L3_c_tid0_148/A      CLKBUF_X1 Rise  0.1150 -0.0010 0.0290    -0.0010           0.77983                                     F             | 
|    SM/CTS_L3_c_tid0_148/Z      CLKBUF_X1 Rise  0.1580  0.0430 0.0130             2.08617  1.71288  3.79905           2       100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SM/resetReg_reg/CK          DFF_X1    Rise  0.1570 -0.0010 0.0130                      0.949653                                    F             | 
|    SM/resetReg_reg/Q           DFF_X1    Rise  0.2670  0.1100 0.0270             2.20129  8.46161  10.6629           6       100      F             | 
|    SM/i_1_353/A2               NOR3_X1   Rise  0.2670  0.0000 0.0270                      1.66384                                                   | 
|    SM/i_1_353/ZN               NOR3_X1   Fall  0.2930  0.0260 0.0130             2.22922  6.20825  8.43747           5       100                    | 
|    SM/i_1_232/A1               AOI22_X1  Fall  0.2930  0.0000 0.0130                      1.50384                                                   | 
|    SM/i_1_232/ZN               AOI22_X1  Rise  0.3160  0.0230 0.0140             0.30563  1.54936  1.85499           1       100                    | 
|    SM/i_1_231/A                INV_X1    Rise  0.3160  0.0000 0.0140                      1.70023                                                   | 
|    SM/i_1_231/ZN               INV_X1    Fall  0.3240  0.0080 0.0050             0.278197 1.06234  1.34054           1       100                    | 
|    SM/res_reg[30]/D            DFF_X1    Fall  0.3240  0.0000 0.0050                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2170 0.0730 0.0480 25.604   31.3386  56.9426           33      100      F    K        | 
|    SM/res_reg[30]/CK         DFF_X1        Rise  0.2190 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2190 0.2190 | 
| library hold check                       |  0.0110 0.2300 | 
| data required time                       |  0.2300        | 
|                                          |                | 
| data arrival time                        |  0.3240        | 
| data required time                       | -0.2300        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[9]/D 
  
 Path Start Point : SM/result_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[41]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
|    SM/result_reg[41]/Q         DFF_X1        Rise  0.3000  0.1030 0.0070             0.152006 0.894119 1.04612           1       100      F             | 
|    SM/result[41]                             Rise  0.3000  0.0000                                                                                       | 
|    outB/inp[9]                               Rise  0.3000  0.0000                                                                                       | 
|    outB/i_0_11/A2              AND2_X1       Rise  0.3000  0.0000 0.0070                      0.97463                                                   | 
|    outB/i_0_11/ZN              AND2_X1       Rise  0.3300  0.0300 0.0080             0.484842 1.06234  1.54718           1       100                    | 
|    outB/out_reg[9]/D           DFF_X1        Rise  0.3300  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[9]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0200 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[10]/D 
  
 Path Start Point : SM/result_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[42]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
|    SM/result_reg[42]/Q         DFF_X1        Rise  0.3000  0.1030 0.0080             0.321416 0.894119 1.21554           1       100      F             | 
|    SM/result[42]                             Rise  0.3000  0.0000                                                                                       | 
|    outB/inp[10]                              Rise  0.3000  0.0000                                                                                       | 
|    outB/i_0_12/A2              AND2_X1       Rise  0.3000  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_12/ZN              AND2_X1       Rise  0.3300  0.0300 0.0080             0.314498 1.06234  1.37684           1       100                    | 
|    outB/out_reg[10]/D          DFF_X1        Rise  0.3300  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[10]/CK       DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0200 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[8]/D 
  
 Path Start Point : SM/result_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[40]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
|    SM/result_reg[40]/Q         DFF_X1        Fall  0.2940  0.0970 0.0060             0.429456 0.894119 1.32358           1       100      F             | 
|    SM/result[40]                             Fall  0.2940  0.0000                                                                                       | 
|    outB/inp[8]                               Fall  0.2940  0.0000                                                                                       | 
|    outB/i_0_10/A2              AND2_X1       Fall  0.2940  0.0000 0.0060                      0.894119                                                  | 
|    outB/i_0_10/ZN              AND2_X1       Fall  0.3220  0.0280 0.0060             0.233178 1.06234  1.29552           1       100                    | 
|    outB/out_reg[8]/D           DFF_X1        Fall  0.3220  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[8]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0110 0.2270 | 
| data required time                       |  0.2270        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.2270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[12]/D 
  
 Path Start Point : SM/result_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[44]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
|    SM/result_reg[44]/Q         DFF_X1        Fall  0.2940  0.0970 0.0060             0.19141  0.894119 1.08553           1       100      F             | 
|    SM/result[44]                             Fall  0.2940  0.0000                                                                                       | 
|    outB/inp[12]                              Fall  0.2940  0.0000                                                                                       | 
|    outB/i_0_14/A2              AND2_X1       Fall  0.2940  0.0000 0.0060                      0.894119                                                  | 
|    outB/i_0_14/ZN              AND2_X1       Fall  0.3220  0.0280 0.0060             0.226751 1.06234  1.28909           1       100                    | 
|    outB/out_reg[12]/D          DFF_X1        Fall  0.3220  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[12]/CK       DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0110 0.2270 | 
| data required time                       |  0.2270        | 
|                                          |                | 
| data arrival time                        |  0.3220        | 
| data required time                       | -0.2270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[17]/D 
  
 Path Start Point : SM/result_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[49]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
|    SM/result_reg[49]/Q         DFF_X1        Fall  0.2950  0.0970 0.0060             0.474606 0.894119 1.36872           1       100      F             | 
|    SM/result[49]                             Fall  0.2950  0.0000                                                                                       | 
|    outB/inp[17]                              Fall  0.2950  0.0000                                                                                       | 
|    outB/i_0_19/A2              AND2_X1       Fall  0.2950  0.0000 0.0060                      0.894119                                                  | 
|    outB/i_0_19/ZN              AND2_X1       Fall  0.3230  0.0280 0.0060             0.20852  1.06234  1.27086           1       100                    | 
|    outB/out_reg[17]/D          DFF_X1        Fall  0.3230  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[17]/CK       DFF_X1        Rise  0.2170 0.0030 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2170 0.2170 | 
| library hold check                       |  0.0110 0.2280 | 
| data required time                       |  0.2280        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.2280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[13]/D 
  
 Path Start Point : SM/result_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[45]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
|    SM/result_reg[45]/Q         DFF_X1        Rise  0.3010  0.1030 0.0080             0.513441 0.894119 1.40756           1       100      F             | 
|    SM/result[45]                             Rise  0.3010  0.0000                                                                                       | 
|    outB/inp[13]                              Rise  0.3010  0.0000                                                                                       | 
|    outB/i_0_15/A2              AND2_X1       Rise  0.3010  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_15/ZN              AND2_X1       Rise  0.3300  0.0290 0.0080             0.198936 1.06234  1.26128           1       100                    | 
|    outB/out_reg[13]/D          DFF_X1        Rise  0.3300  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[13]/CK       DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[14]/D 
  
 Path Start Point : SM/result_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[46]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
|    SM/result_reg[46]/Q         DFF_X1        Rise  0.3010  0.1030 0.0080             0.231274 0.894119 1.12539           1       100      F             | 
|    SM/result[46]                             Rise  0.3010  0.0000                                                                                       | 
|    outB/inp[14]                              Rise  0.3010  0.0000                                                                                       | 
|    outB/i_0_16/A2              AND2_X1       Rise  0.3010  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_16/ZN              AND2_X1       Rise  0.3300  0.0290 0.0080             0.188534 1.06234  1.25088           1       100                    | 
|    outB/out_reg[14]/D          DFF_X1        Rise  0.3300  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[14]/CK       DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[11]/D 
  
 Path Start Point : SM/result_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[43]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
|    SM/result_reg[43]/Q         DFF_X1        Rise  0.3000  0.1030 0.0080             0.463321 0.894119 1.35744           1       100      F             | 
|    SM/result[43]                             Rise  0.3000  0.0000                                                                                       | 
|    outB/inp[11]                              Rise  0.3000  0.0000                                                                                       | 
|    outB/i_0_13/A2              AND2_X1       Rise  0.3000  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_13/ZN              AND2_X1       Rise  0.3310  0.0310 0.0080             0.535054 1.06234  1.5974            1       100                    | 
|    outB/out_reg[11]/D          DFF_X1        Rise  0.3310  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[11]/CK       DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0200 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0950        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : SM/result_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[39]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
|    SM/result_reg[39]/Q         DFF_X1        Fall  0.2950  0.0970 0.0060             0.245159 0.894119 1.13928           1       100      F             | 
|    SM/result[39]                             Fall  0.2950  0.0000                                                                                       | 
|    outB/inp[7]                               Fall  0.2950  0.0000                                                                                       | 
|    outB/i_0_9/A2               AND2_X1       Fall  0.2950  0.0000 0.0060                      0.894119                                                  | 
|    outB/i_0_9/ZN               AND2_X1       Fall  0.3230  0.0280 0.0060             0.262406 1.06234  1.32475           1       100                    | 
|    outB/out_reg[7]/D           DFF_X1        Fall  0.3230  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0110 0.2270 | 
| data required time                       |  0.2270        | 
|                                          |                | 
| data arrival time                        |  0.3230        | 
| data required time                       | -0.2270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[22]/D 
  
 Path Start Point : SM/result_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[22]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
|    SM/result_reg[22]/Q         DFF_X1        Rise  0.3020  0.1030 0.0070             0.152792 0.894119 1.04691           1       100      F             | 
|    SM/result[22]                             Rise  0.3020  0.0000                                                                                       | 
|    outA/inp[22]                              Rise  0.3020  0.0000                                                                                       | 
|    outA/i_0_24/A2              AND2_X1       Rise  0.3020  0.0000 0.0070                      0.97463                                                   | 
|    outA/i_0_24/ZN              AND2_X1       Rise  0.3310  0.0290 0.0080             0.293562 1.06234  1.3559            1       100                    | 
|    outA/out_reg[22]/D          DFF_X1        Rise  0.3310  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[22]/CK       DFF_X1        Rise  0.2160 0.0030 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[27]/D 
  
 Path Start Point : SM/result_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[27]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
|    SM/result_reg[27]/Q         DFF_X1        Rise  0.3020  0.1030 0.0080             0.472405 0.894119 1.36652           1       100      F             | 
|    SM/result[27]                             Rise  0.3020  0.0000                                                                                       | 
|    outA/inp[27]                              Rise  0.3020  0.0000                                                                                       | 
|    outA/i_0_29/A2              AND2_X1       Rise  0.3010 -0.0010 0.0080    -0.0010           0.97463                                                   | 
|    outA/i_0_29/ZN              AND2_X1       Rise  0.3310  0.0300 0.0080             0.466031 1.06234  1.52837           1       100                    | 
|    outA/out_reg[27]/D          DFF_X1        Rise  0.3310  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[27]/CK       DFF_X1        Rise  0.2160 0.0030 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[31]/D 
  
 Path Start Point : SM/result_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[31]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
|    SM/result_reg[31]/Q         DFF_X1        Rise  0.3010  0.1030 0.0080             0.216519 0.894119 1.11064           1       100      F             | 
|    SM/result[31]                             Rise  0.3010  0.0000                                                                                       | 
|    outA/inp[31]                              Rise  0.3010  0.0000                                                                                       | 
|    outA/i_0_33/A2              AND2_X1       Rise  0.3010  0.0000 0.0080                      0.97463                                                   | 
|    outA/i_0_33/ZN              AND2_X1       Rise  0.3310  0.0300 0.0080             0.412444 1.06234  1.47479           1       100                    | 
|    outA/out_reg[31]/D          DFF_X1        Rise  0.3310  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[31]/CK       DFF_X1        Rise  0.2160 0.0030 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[15]/D 
  
 Path Start Point : SM/result_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[47]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
|    SM/result_reg[47]/Q         DFF_X1        Rise  0.3010  0.1030 0.0080             0.179677 0.894119 1.0738            1       100      F             | 
|    SM/result[47]                             Rise  0.3010  0.0000                                                                                       | 
|    outB/inp[15]                              Rise  0.3010  0.0000                                                                                       | 
|    outB/i_0_17/A2              AND2_X1       Rise  0.3010  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_17/ZN              AND2_X1       Rise  0.3310  0.0300 0.0080             0.275194 1.06234  1.33754           1       100                    | 
|    outB/out_reg[15]/D          DFF_X1        Rise  0.3310  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[15]/CK       DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : SM/result_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[32]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
|    SM/result_reg[32]/Q         DFF_X1        Rise  0.3010  0.1040 0.0090             0.78438  0.894119 1.6785            1       100      F             | 
|    SM/result[32]                             Rise  0.3010  0.0000                                                                                       | 
|    outB/inp[0]                               Rise  0.3010  0.0000                                                                                       | 
|    outB/i_0_2/A2               AND2_X1       Rise  0.3010  0.0000 0.0090                      0.97463                                                   | 
|    outB/i_0_2/ZN               AND2_X1       Rise  0.3320  0.0310 0.0090             0.724509 1.06234  1.78685           1       100                    | 
|    outB/out_reg[0]/D           DFF_X1        Rise  0.3320  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0200 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0960        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[64]/D 
  
 Path Start Point : SM/resetReg_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[64] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3 Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3 Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                   Rise  0.0610  0.0000                                                                                       | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1 Rise  0.0600 -0.0010 0.0160    -0.0010           0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1 Rise  0.1160  0.0560 0.0290             4.80162  6.36838  11.17             3       100      F    K        | 
|    regA/clk_CTS_0_PP_0                   Rise  0.1160  0.0000                                                                                       | 
|    SM/clk_CTS_0_PP_0                     Rise  0.1160  0.0000                                                                                       | 
|    SM/CTS_L3_c_tid0_148/A      CLKBUF_X1 Rise  0.1150 -0.0010 0.0290    -0.0010           0.77983                                     F             | 
|    SM/CTS_L3_c_tid0_148/Z      CLKBUF_X1 Rise  0.1580  0.0430 0.0130             2.08617  1.71288  3.79905           2       100      F    K        | 
| Data Path:                                                                                                                                          | 
|    SM/resetReg_reg/CK          DFF_X1    Rise  0.1570 -0.0010 0.0130                      0.949653                                    F             | 
|    SM/resetReg_reg/Q           DFF_X1    Rise  0.2670  0.1100 0.0270             2.20129  8.46161  10.6629           6       100      F             | 
|    SM/i_1_353/A2               NOR3_X1   Rise  0.2670  0.0000 0.0270                      1.66384                                                   | 
|    SM/i_1_353/ZN               NOR3_X1   Fall  0.2930  0.0260 0.0130             2.22922  6.20825  8.43747           5       100                    | 
|    SM/i_1_305/A2               AND3_X1   Fall  0.2930  0.0000 0.0130                      0.881159                                                  | 
|    SM/i_1_305/ZN               AND3_X1   Fall  0.3290  0.0360 0.0070             1.14858  1.06234  2.21092           1       100                    | 
|    SM/res_reg[64]/D            DFF_X1    Fall  0.3290  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[64]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
|    SM/res_reg[64]/CK         DFF_X1        Rise  0.2210 0.0030 0.0500          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2210 0.2210 | 
| library hold check                       |  0.0110 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[21]/D 
  
 Path Start Point : SM/result_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[21]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
|    SM/result_reg[21]/Q         DFF_X1        Rise  0.3020  0.1030 0.0080             0.246636 0.894119 1.14076           1       100      F             | 
|    SM/result[21]                             Rise  0.3020  0.0000                                                                                       | 
|    outA/inp[21]                              Rise  0.3020  0.0000                                                                                       | 
|    outA/i_0_23/A2              AND2_X1       Rise  0.3020  0.0000 0.0080                      0.97463                                                   | 
|    outA/i_0_23/ZN              AND2_X1       Rise  0.3310  0.0290 0.0080             0.151067 1.06234  1.21341           1       100                    | 
|    outA/out_reg[21]/D          DFF_X1        Rise  0.3310  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[21]/CK       DFF_X1        Rise  0.2150 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2150 0.2150 | 
| library hold check                       |  0.0190 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.3310        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : SM/result_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[33]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
|    SM/result_reg[33]/Q         DFF_X1        Rise  0.3030  0.1030 0.0080             0.477317 0.894119 1.37144           1       100      F             | 
|    SM/result[33]                             Rise  0.3030  0.0000                                                                                       | 
|    outB/inp[1]                               Rise  0.3030  0.0000                                                                                       | 
|    outB/i_0_3/A2               AND2_X1       Rise  0.3030  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_3/ZN               AND2_X1       Rise  0.3320  0.0290 0.0080             0.196473 1.06234  1.25882           1       100                    | 
|    outB/out_reg[1]/D           DFF_X1        Rise  0.3320  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : SM/result_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[36]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
|    SM/result_reg[36]/Q         DFF_X1        Rise  0.3030  0.1030 0.0070             0.144197 0.894119 1.03832           1       100      F             | 
|    SM/result[36]                             Rise  0.3030  0.0000                                                                                       | 
|    outB/inp[4]                               Rise  0.3030  0.0000                                                                                       | 
|    outB/i_0_6/A2               AND2_X1       Rise  0.3030  0.0000 0.0070                      0.97463                                                   | 
|    outB/i_0_6/ZN               AND2_X1       Rise  0.3320  0.0290 0.0080             0.248401 1.06234  1.31074           1       100                    | 
|    outB/out_reg[4]/D           DFF_X1        Rise  0.3320  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : SM/result_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[37]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
|    SM/result_reg[37]/Q         DFF_X1        Rise  0.3030  0.1030 0.0070             0.158513 0.894119 1.05263           1       100      F             | 
|    SM/result[37]                             Rise  0.3030  0.0000                                                                                       | 
|    outB/inp[5]                               Rise  0.3030  0.0000                                                                                       | 
|    outB/i_0_7/A2               AND2_X1       Rise  0.3030  0.0000 0.0070                      0.97463                                                   | 
|    outB/i_0_7/ZN               AND2_X1       Rise  0.3320  0.0290 0.0080             0.273164 1.06234  1.33551           1       100                    | 
|    outB/out_reg[5]/D           DFF_X1        Rise  0.3320  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[23]/D 
  
 Path Start Point : SM/result_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[23]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
|    SM/result_reg[23]/Q         DFF_X1        Rise  0.3030  0.1040 0.0090             0.779669 0.894119 1.67379           1       100      F             | 
|    SM/result[23]                             Rise  0.3030  0.0000                                                                                       | 
|    outA/inp[23]                              Rise  0.3030  0.0000                                                                                       | 
|    outA/i_0_25/A2              AND2_X1       Rise  0.3020 -0.0010 0.0090    -0.0010           0.97463                                                   | 
|    outA/i_0_25/ZN              AND2_X1       Rise  0.3320  0.0300 0.0080             0.305462 1.06234  1.3678            1       100                    | 
|    outA/out_reg[23]/D          DFF_X1        Rise  0.3320  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[23]/CK       DFF_X1        Rise  0.2160 0.0030 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[26]/D 
  
 Path Start Point : SM/result_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[26]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
|    SM/result_reg[26]/Q         DFF_X1        Rise  0.3020  0.1030 0.0080             0.347845 0.894119 1.24196           1       100      F             | 
|    SM/result[26]                             Rise  0.3020  0.0000                                                                                       | 
|    outA/inp[26]                              Rise  0.3020  0.0000                                                                                       | 
|    outA/i_0_28/A2              AND2_X1       Rise  0.3020  0.0000 0.0080                      0.97463                                                   | 
|    outA/i_0_28/ZN              AND2_X1       Rise  0.3320  0.0300 0.0080             0.379619 1.06234  1.44196           1       100                    | 
|    outA/out_reg[26]/D          DFF_X1        Rise  0.3320  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[26]/CK       DFF_X1        Rise  0.2160 0.0030 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0190 0.2350 | 
| data required time                       |  0.2350        | 
|                                          |                | 
| data arrival time                        |  0.3320        | 
| data required time                       | -0.2350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : SM/result_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[35]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
|    SM/result_reg[35]/Q         DFF_X1        Rise  0.3030  0.1030 0.0080             0.525002 0.894119 1.41912           1       100      F             | 
|    SM/result[35]                             Rise  0.3030  0.0000                                                                                       | 
|    outB/inp[3]                               Rise  0.3030  0.0000                                                                                       | 
|    outB/i_0_5/A2               AND2_X1       Rise  0.3030  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_5/ZN               AND2_X1       Rise  0.3330  0.0300 0.0080             0.462926 1.06234  1.52527           1       100                    | 
|    outB/out_reg[3]/D           DFF_X1        Rise  0.3330  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.2160 0.0020 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0200 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3330        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[28]/D 
  
 Path Start Point : SM/result_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[28]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
|    SM/result_reg[28]/Q         DFF_X1        Rise  0.3000  0.1030 0.0080             0.503974 0.894119 1.39809           1       100      F             | 
|    SM/result[28]                             Rise  0.3000  0.0000                                                                                       | 
|    outA/inp[28]                              Rise  0.3000  0.0000                                                                                       | 
|    outA/i_0_30/A2              AND2_X1       Rise  0.3000  0.0000 0.0080                      0.97463                                                   | 
|    outA/i_0_30/ZN              AND2_X1       Rise  0.3330  0.0330 0.0100             1.36485  1.06234  2.4272            1       100                    | 
|    outA/out_reg[28]/D          DFF_X1        Rise  0.3330  0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outA/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X8 Rise  0.1430 0.0330 0.0070 3.72133  1.42116  5.1425            1       100      FA   K        | 
|    outA/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outA/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2130 0.0700 0.0470 24.6675  30.3889  55.0564           32      100      F    K        | 
|    outA/out_reg[28]/CK       DFF_X1        Rise  0.2160 0.0030 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2160 0.2160 | 
| library hold check                       |  0.0200 0.2360 | 
| data required time                       |  0.2360        | 
|                                          |                | 
| data arrival time                        |  0.3330        | 
| data required time                       | -0.2360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[26]/D 
  
 Path Start Point : SM/result_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[58]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
|    SM/result_reg[58]/Q         DFF_X1        Rise  0.3050  0.1030 0.0080             0.237378 0.894119 1.1315            1       100      F             | 
|    SM/result[58]                             Rise  0.3050  0.0000                                                                                       | 
|    outB/inp[26]                              Rise  0.3050  0.0000                                                                                       | 
|    outB/i_0_28/A2              AND2_X1       Rise  0.3050  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_28/ZN              AND2_X1       Rise  0.3340  0.0290 0.0080             0.199074 1.06234  1.26142           1       100                    | 
|    outB/out_reg[26]/D          DFF_X1        Rise  0.3340  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[26]/CK       DFF_X1        Rise  0.2180 0.0040 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2180 0.2180 | 
| library hold check                       |  0.0190 0.2370 | 
| data required time                       |  0.2370        | 
|                                          |                | 
| data arrival time                        |  0.3340        | 
| data required time                       | -0.2370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : SM/result_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    SM/result_reg[62]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
|    SM/result_reg[62]/Q         DFF_X1        Rise  0.3050  0.1030 0.0080             0.254702 0.894119 1.14882           1       100      F             | 
|    SM/result[62]                             Rise  0.3050  0.0000                                                                                       | 
|    outB/inp[30]                              Rise  0.3050  0.0000                                                                                       | 
|    outB/i_0_32/A2              AND2_X1       Rise  0.3050  0.0000 0.0080                      0.97463                                                   | 
|    outB/i_0_32/ZN              AND2_X1       Rise  0.3340  0.0290 0.0080             0.160131 1.06234  1.22247           1       100                    | 
|    outB/out_reg[30]/D          DFF_X1        Rise  0.3340  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_CTS_0_PP_1                       Rise  0.1090 0.0000                                                                           | 
|    outB/clk_CTS_0_PP_0                     Rise  0.1090 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X4 Rise  0.1100 0.0010 0.0600          4.43894                                     FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X4 Rise  0.1430 0.0330 0.0070 2.01681  1.42116  3.43797           1       100      FA   K        | 
|    outB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1430 0.0000 0.0070          1.42116                                     F             | 
|    outB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2140 0.0710 0.0480 25.6178  30.3889  56.0067           32      100      F    K        | 
|    outB/out_reg[30]/CK       DFF_X1        Rise  0.2180 0.0040 0.0480          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2180 0.2180 | 
| library hold check                       |  0.0190 0.2370 | 
| data required time                       |  0.2370        | 
|                                          |                | 
| data arrival time                        |  0.3340        | 
| data required time                       | -0.2370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1806M, PVMEM - 2637M)
