

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 14:01:33 2022
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |         Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |           |            |     |
    |         & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |+ dft                    |     -|  0.04|  3544066|  3.544e+07|         -|  3544067|     -|        no|  2 (~0%)|  45 (20%)|  5365 (5%)|  8710 (16%)|    -|
    | o VITIS_LOOP_12_1       |     -|  7.30|  3543552|  3.544e+07|     13842|        -|   256|        no|        -|         -|          -|           -|    -|
    |  o VITIS_LOOP_20_2      |     -|  7.30|    13824|  1.382e+05|        54|        -|   256|        no|        -|         -|          -|           -|    -|
    |   + sin_or_cos_float_s  |     -|  0.23|       28|    280.000|         -|       28|     -|        no|        -|    9 (4%)|  1669 (1%)|   2766 (5%)|    -|
    |    o Loop 1             |     -|  7.30|        2|     20.000|         1|        -|     2|        no|        -|         -|          -|           -|    -|
    |    o Loop 2             |     -|  7.30|        5|     50.000|         2|        -|     2|        no|        -|         -|          -|           -|    -|
    |   + sin_or_cos_float_s  |     -|  0.23|       28|    280.000|         -|       28|     -|        no|        -|    9 (4%)|  1669 (1%)|   2766 (5%)|    -|
    |    o Loop 1             |     -|  7.30|        2|     20.000|         1|        -|     2|        no|        -|         -|          -|           -|    -|
    |    o Loop 2             |     -|  7.30|        5|     50.000|         2|        -|     2|        no|        -|         -|          -|           -|    -|
    | o VITIS_LOOP_31_3       |     -|  7.30|      512|  5.120e+03|         2|        -|   256|        no|        -|         -|          -|           -|    -|
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| imag_sample_q0       | 32       |
| real_sample_address0 | 8        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                                  | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+-------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| + dft                                                 | 45  |        |              |      |         |         |
|   add_ln12_fu_298_p2                                  | -   |        | add_ln12     | add  | fabric  | 0       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U32                   | 11  |        | mul          | dmul | maxdsp  | 6       |
|   add_ln20_fu_328_p2                                  | -   |        | add_ln20     | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U25                   | 3   |        | p_x_assign   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U25                   | 3   |        | mul2         | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U26                   | 3   |        | mul3         | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U23              | 2   |        | sub          | fsub | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U23              | 2   |        | add          | fsub | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U27                   | 3   |        | mul4         | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U28                   | 3   |        | mul5         | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U24                  | 2   |        | add1         | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U24                  | 2   |        | add2         | fadd | fulldsp | 4       |
|   add_ln31_fu_387_p2                                  | -   |        | add_ln31     | add  | fabric  | 0       |
|  + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_195) | 9   |        |              |      |         |         |
|    Ex_V_fu_517_p2                                     | -   |        | Ex_V         | add  | fabric  | 0       |
|    add_ln214_fu_336_p2                                | -   |        | add_ln214    | add  | fabric  | 0       |
|    mul_80s_24ns_80_5_1_U1                             | 3   |        | ret_V        | mul  | auto    | 4       |
|    Mx_bits_V_1_fu_453_p2                              | -   |        | Mx_bits_V_1  | sub  | fabric  | 0       |
|    Ex_V_3_fu_550_p2                                   | -   |        | Ex_V_3       | sub  | fabric  | 0       |
|    sub_ln1512_fu_568_p2                               | -   |        | sub_ln1512   | sub  | fabric  | 0       |
|    mul_mul_15ns_15ns_30_4_1_U7                        | 1   |        | r_V_2        | mul  | dsp48   | 3       |
|    mul_23s_22ns_45_1_1_U3                             | 1   |        | r_V_4        | mul  | auto    | 0       |
|    mul_mul_15ns_15s_30_4_1_U8                         | 1   |        | r_V_6        | mul  | dsp48   | 3       |
|    mul_30s_29ns_58_2_1_U4                             | 3   |        | r_V_8        | mul  | auto    | 1       |
|    add_ln311_fu_847_p2                                | -   |        | add_ln311    | add  | fabric  | 0       |
|    add_ln318_fu_955_p2                                | -   |        | add_ln318    | add  | fabric  | 0       |
|    shift_3_fu_987_p2                                  | -   |        | shift_3      | add  | fabric  | 0       |
|    sub_ln1512_1_fu_981_p2                             | -   |        | sub_ln1512_1 | sub  | fabric  | 0       |
|    add_ln329_fu_1183_p2                               | -   |        | add_ln329    | add  | fabric  | 0       |
|    newexp_fu_1192_p2                                  | -   |        | newexp       | sub  | fabric  | 0       |
|  + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_210) | 9   |        |              |      |         |         |
|    Ex_V_fu_517_p2                                     | -   |        | Ex_V         | add  | fabric  | 0       |
|    add_ln214_fu_336_p2                                | -   |        | add_ln214    | add  | fabric  | 0       |
|    mul_80s_24ns_80_5_1_U1                             | 3   |        | ret_V        | mul  | auto    | 4       |
|    Mx_bits_V_1_fu_453_p2                              | -   |        | Mx_bits_V_1  | sub  | fabric  | 0       |
|    Ex_V_3_fu_550_p2                                   | -   |        | Ex_V_3       | sub  | fabric  | 0       |
|    sub_ln1512_fu_568_p2                               | -   |        | sub_ln1512   | sub  | fabric  | 0       |
|    mul_mul_15ns_15ns_30_4_1_U7                        | 1   |        | r_V_2        | mul  | dsp48   | 3       |
|    mul_23s_22ns_45_1_1_U3                             | 1   |        | r_V_4        | mul  | auto    | 0       |
|    mul_mul_15ns_15s_30_4_1_U8                         | 1   |        | r_V_6        | mul  | dsp48   | 3       |
|    mul_30s_29ns_58_2_1_U4                             | 3   |        | r_V_8        | mul  | auto    | 1       |
|    add_ln311_fu_847_p2                                | -   |        | add_ln311    | add  | fabric  | 0       |
|    add_ln318_fu_955_p2                                | -   |        | add_ln318    | add  | fabric  | 0       |
|    shift_3_fu_987_p2                                  | -   |        | shift_3      | add  | fabric  | 0       |
|    sub_ln1512_1_fu_981_p2                             | -   |        | sub_ln1512_1 | sub  | fabric  | 0       |
|    add_ln329_fu_1183_p2                               | -   |        | add_ln329    | add  | fabric  | 0       |
|    newexp_fu_1192_p2                                  | -   |        | newexp       | sub  | fabric  | 0       |
+-------------------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+
| Name                                                  | BRAM | URAM | Pragma | Variable                        | Storage | Impl   | Latency |
+-------------------------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+
| + dft                                                 | 2    | 0    |        |                                 |         |        |         |
|   temp_real_U                                         | 1    | -    |        | temp_real                       | ram_1p  | auto   | 1       |
|   temp_imag_U                                         | 1    | -    |        | temp_imag                       | ram_1p  | auto   | 1       |
|  + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_195) | 0    | 0    |        |                                 |         |        |         |
|    ref_4oPi_table_100_V_U                             | -    | -    | pragma | ref_4oPi_table_100_V            | rom_1p  | lutram | 1       |
|    second_order_float_sin_cos_K0_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K0_V | rom_1p  | lutram | 1       |
|    second_order_float_sin_cos_K1_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K1_V | rom_1p  | lutram | 1       |
|    second_order_float_sin_cos_K2_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K2_V | rom_1p  | lutram | 1       |
|  + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_210) | 0    | 0    |        |                                 |         |        |         |
|    ref_4oPi_table_100_V_U                             | -    | -    | pragma | ref_4oPi_table_100_V            | rom_1p  | lutram | 1       |
|    second_order_float_sin_cos_K0_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K0_V | rom_1p  | lutram | 1       |
|    second_order_float_sin_cos_K1_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K1_V | rom_1p  | lutram | 1       |
|    second_order_float_sin_cos_K2_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K2_V | rom_1p  | lutram | 1       |
+-------------------------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------+
| Type     | Options | Location          |
+----------+---------+-------------------+
| pipeline | off     | dft.cpp:14 in dft |
| pipeline | off     | dft.cpp:22 in dft |
| pipeline | off     | dft.cpp:33 in dft |
+----------+---------+-------------------+


