Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Sep 17 02:22:06 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux8to1_timing_summary_routed.rpt -pb mux8to1_timing_summary_routed.pb -rpx mux8to1_timing_summary_routed.rpx -warn_on_violation
| Design       : mux8to1
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z
                            (input port)
  Destination:            OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.884ns  (logic 5.524ns (55.890%)  route 4.360ns (44.110%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  z (IN)
                         net (fo=0)                   0.000     0.000    z
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  z_IBUF_inst/O
                         net (fo=4, routed)           2.256     3.739    z_IBUF
    SLICE_X0Y31          MUXF7 (Prop_muxf7_S_O)       0.296     4.035 r  OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.104     6.138    OUT_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         3.746     9.884 r  OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.884    OUT[1]
    T13                                                               r  OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.854ns  (logic 5.545ns (56.266%)  route 4.310ns (43.734%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    T16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  x_IBUF_inst/O
                         net (fo=8, routed)           2.041     3.501    x_IBUF
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.625 r  OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.625    W1[2]
    SLICE_X1Y31          MUXF7 (Prop_muxf7_I0_O)      0.212     3.837 r  OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.269     6.105    OUT_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.749     9.854 r  OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.854    OUT[2]
    T12                                                               r  OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I0[0]
                            (input port)
  Destination:            OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 5.613ns (57.153%)  route 4.208ns (42.847%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  I0[0] (IN)
                         net (fo=0)                   0.000     0.000    I0[0]
    AA11                 IBUF (Prop_ibuf_I_O)         1.496     1.496 r  I0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.132     3.628    I0_IBUF[0]
    SLICE_X0Y31          LUT6 (Prop_lut6_I1_O)        0.124     3.752 r  OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.752    W1[0]
    SLICE_X0Y31          MUXF7 (Prop_muxf7_I0_O)      0.212     3.964 r  OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076     6.040    OUT_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.781     9.820 r  OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.820    OUT[0]
    V14                                                               r  OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 5.609ns (57.404%)  route 4.162ns (42.596%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    V19                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  y_IBUF_inst/O
                         net (fo=8, routed)           2.055     3.540    y_IBUF
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.124     3.664 r  OUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.664    W2[3]
    SLICE_X1Y31          MUXF7 (Prop_muxf7_I1_O)      0.245     3.909 r  OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.107     6.016    OUT_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         3.755     9.771 r  OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.771    OUT[3]
    U15                                                               r  OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I5[3]
                            (input port)
  Destination:            OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.728ns (65.762%)  route 0.900ns (34.238%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  I5[3] (IN)
                         net (fo=0)                   0.000     0.000    I5[3]
    AA18                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  I5_IBUF[3]_inst/O
                         net (fo=1, routed)           0.377     0.642    I5_IBUF[3]
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.687 r  OUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.687    W2[3]
    SLICE_X1Y31          MUXF7 (Prop_muxf7_I1_O)      0.074     0.761 r  OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.523     1.283    OUT_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         1.345     2.628 r  OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.628    OUT[3]
    U15                                                               r  OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I4[1]
                            (input port)
  Destination:            OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.722ns (65.405%)  route 0.911ns (34.595%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  I4[1] (IN)
                         net (fo=0)                   0.000     0.000    I4[1]
    AB17                 IBUF (Prop_ibuf_I_O)         0.268     0.268 r  I4_IBUF[1]_inst/O
                         net (fo=1, routed)           0.391     0.660    I4_IBUF[1]
    SLICE_X0Y31          LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.705    W2[1]
    SLICE_X0Y31          MUXF7 (Prop_muxf7_I1_O)      0.074     0.779 r  OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.520     1.298    OUT_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         1.335     2.633 r  OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.633    OUT[1]
    T13                                                               r  OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I6[0]
                            (input port)
  Destination:            OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.741ns (65.388%)  route 0.921ns (34.612%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  I6[0] (IN)
                         net (fo=0)                   0.000     0.000    I6[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  I6_IBUF[0]_inst/O
                         net (fo=1, routed)           0.411     0.672    I6_IBUF[0]
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.717 r  OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.717    W2[0]
    SLICE_X0Y31          MUXF7 (Prop_muxf7_I1_O)      0.065     0.782 r  OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.293    OUT_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.369     2.662 r  OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.662    OUT[0]
    V14                                                               r  OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3[2]
                            (input port)
  Destination:            OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.717ns (62.653%)  route 1.024ns (37.347%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA14                                              0.000     0.000 r  I3[2] (IN)
                         net (fo=0)                   0.000     0.000    I3[2]
    AA14                 IBUF (Prop_ibuf_I_O)         0.273     0.273 r  I3_IBUF[2]_inst/O
                         net (fo=1, routed)           0.439     0.711    I3_IBUF[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.756 r  OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.756    W1[2]
    SLICE_X1Y31          MUXF7 (Prop_muxf7_I0_O)      0.062     0.818 r  OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.403    OUT_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.337     2.741 r  OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.741    OUT[2]
    T12                                                               r  OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------





