# Tiny Tapeout project information
project:
  title:        "AlphaOneSoC"
  author:       "Abhiram Gopal Dasika"
  discord:      "alfadelta10010"
  description:  "A 32-bit RISC-V SoC, based on TinyQV by Michael Bell"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     64000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_alphaonesoc"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:        
    - "project.v"
    - "tinyqv.v"
    - "alu.v"
    - "core.v"
    - "counter.v"
    - "cpu.v"
    - "decode.v"
    - "mem_ctrl.v"
    - "qspi_ctrl.v"
    - "register.v"
    - "uart_tx.v"
    - "uart_rx.v"
    - "spi.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Interrupt 0"
  ui[1]: "Interrupt 1"
  ui[2]: "SPI MISO"
  ui[3]: "GPI3"
  ui[4]: "GPI4"
  ui[5]: "GPI5"
  ui[6]: "GPI6"
  ui[7]: "UART RX"

  # Outputs
  uo[0]: "UART TX"
  uo[1]: "UART RTS"
  uo[2]: "SPI DC"
  uo[3]: "SPI MOSI"
  uo[4]: "SPI CS"
  uo[5]: "SPI SCK"
  uo[6]: "Debug UART TX"
  uo[7]: "Debug Signal"

  # Bidirectional pins
  uio[0]: "Flash CS"
  uio[1]: "SD0"
  uio[2]: "SD1"
  uio[3]: "SCK"
  uio[4]: "SD2"
  uio[5]: "SD3"
  uio[6]: "RAM A CS"
  uio[7]: "RAM B CS"

# Do not change!
yaml_version: 6
