// Seed: 3629910027
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = (1'h0) + id_1;
  wire id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge 1) id_5)
  else $display((1), 1 & id_3, 1);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5
    , id_11,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9
);
  assign id_1 = id_4;
  not (id_1, id_11);
  module_0(
      id_11, id_11
  );
endmodule
