{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617456114420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617456114420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 03 21:21:54 2021 " "Processing started: Sat Apr 03 21:21:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617456114420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617456114420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ball -c ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off ball -c ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617456114420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617456115097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key/down_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file key/down_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_edge_det " "Found entity 1: down_edge_det" {  } { { "key/down_edge_det.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/key/down_edge_det.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key/chuchan.v 1 1 " "Found 1 design units, including 1 entities, in source file key/chuchan.v" { { "Info" "ISGN_ENTITY_NAME" "1 chuchan " "Found entity 1: chuchan" {  } { { "key/chuchan.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/key/chuchan.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdctrl/lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file lcdctrl/lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "lcdctrl/LT24Display.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115154 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "lcdctrl/LT24Display.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115154 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "lcdctrl/LT24Display.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115154 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "lcdctrl/LT24Display.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram/disp_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram/disp_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_dpram " "Found entity 1: disp_dpram" {  } { { "dpram/disp_dpram.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/dpram/disp_dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2lcd/ram2lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2lcd/ram2lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2lcd " "Found entity 1: ram2lcd" {  } { { "ram2lcd/ram2lcd.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ram2lcd/ram2lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_wr/ram_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_wr/ram_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wr " "Found entity 1: ram_wr" {  } { { "ram_wr/ram_wr.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ram_wr/ram_wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456115164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456115164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ball " "Elaborating entity \"ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617456117735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chuchan chuchan:u_chuchan_0 " "Elaborating entity \"chuchan\" for hierarchy \"chuchan:u_chuchan_0\"" {  } { { "ball.v" "u_chuchan_0" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_edge_det down_edge_det:u_down_edge_det_0 " "Elaborating entity \"down_edge_det\" for hierarchy \"down_edge_det:u_down_edge_det_0\"" {  } { { "ball.v" "u_down_edge_det_0" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:u_fsm_0 " "Elaborating entity \"fsm\" for hierarchy \"fsm:u_fsm_0\"" {  } { { "ball.v" "u_fsm_0" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117756 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_brd fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"x_brd\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617456117758 "|ball|fsm:u_fsm_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_brd fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"y_brd\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617456117758 "|ball|fsm:u_fsm_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_ball fsm.v(39) " "Verilog HDL Always Construct warning at fsm.v(39): inferring latch(es) for variable \"y_ball\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617456117758 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_ball\[0\] fsm.v(39) " "Inferred latch for \"y_ball\[0\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[0\] fsm.v(39) " "Inferred latch for \"y_brd\[0\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[1\] fsm.v(39) " "Inferred latch for \"y_brd\[1\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[2\] fsm.v(39) " "Inferred latch for \"y_brd\[2\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[3\] fsm.v(39) " "Inferred latch for \"y_brd\[3\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[4\] fsm.v(39) " "Inferred latch for \"y_brd\[4\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[5\] fsm.v(39) " "Inferred latch for \"y_brd\[5\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[6\] fsm.v(39) " "Inferred latch for \"y_brd\[6\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[7\] fsm.v(39) " "Inferred latch for \"y_brd\[7\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_brd\[8\] fsm.v(39) " "Inferred latch for \"y_brd\[8\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117761 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_brd\[0\] fsm.v(39) " "Inferred latch for \"x_brd\[0\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117762 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_brd\[1\] fsm.v(39) " "Inferred latch for \"x_brd\[1\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117762 "|ball|fsm:u_fsm_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_brd\[2\] fsm.v(39) " "Inferred latch for \"x_brd\[2\]\" at fsm.v(39)" {  } { { "fsm/fsm.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/fsm/fsm.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617456117762 "|ball|fsm:u_fsm_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wr ram_wr:u_ram_wr_0 " "Elaborating entity \"ram_wr\" for hierarchy \"ram_wr:u_ram_wr_0\"" {  } { { "ball.v" "u_ram_wr_0" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ram_wr.v(28) " "Verilog HDL assignment warning at ram_wr.v(28): truncated value with size 32 to match size of target (17)" {  } { { "ram_wr/ram_wr.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ram_wr/ram_wr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617456117776 "|ball|ram_wr:u_ram_wr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_dpram disp_dpram:u_disp_dpram_0 " "Elaborating entity \"disp_dpram\" for hierarchy \"disp_dpram:u_disp_dpram_0\"" {  } { { "ball.v" "u_disp_dpram_0" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\"" {  } { { "dpram/disp_dpram.v" "altsyncram_component" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/dpram/disp_dpram.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\"" {  } { { "dpram/disp_dpram.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/dpram/disp_dpram.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117833 ""}  } { { "dpram/disp_dpram.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/dpram/disp_dpram.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617456117833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0mn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0mn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0mn2 " "Found entity 1: altsyncram_0mn2" {  } { { "db/altsyncram_0mn2.tdf" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/db/altsyncram_0mn2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456117889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456117889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0mn2 disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\|altsyncram_0mn2:auto_generated " "Elaborating entity \"altsyncram_0mn2\" for hierarchy \"disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\|altsyncram_0mn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/db/decode_tma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456117939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456117939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\|altsyncram_0mn2:auto_generated\|decode_tma:decode2 " "Elaborating entity \"decode_tma\" for hierarchy \"disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\|altsyncram_0mn2:auto_generated\|decode_tma:decode2\"" {  } { { "db/altsyncram_0mn2.tdf" "decode2" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/db/altsyncram_0mn2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/db/mux_8hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617456117986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617456117986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\|altsyncram_0mn2:auto_generated\|mux_8hb:mux4 " "Elaborating entity \"mux_8hb\" for hierarchy \"disp_dpram:u_disp_dpram_0\|altsyncram:altsyncram_component\|altsyncram_0mn2:auto_generated\|mux_8hb:mux4\"" {  } { { "db/altsyncram_0mn2.tdf" "mux4" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/db/altsyncram_0mn2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2lcd ram2lcd:u_ram2lcd_0 " "Elaborating entity \"ram2lcd\" for hierarchy \"ram2lcd:u_ram2lcd_0\"" {  } { { "ball.v" "u_ram2lcd_0" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ram2lcd.v(31) " "Verilog HDL assignment warning at ram2lcd.v(31): truncated value with size 32 to match size of target (17)" {  } { { "ram2lcd/ram2lcd.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ram2lcd/ram2lcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617456117991 "|ball|ram2lcd:u_ram2lcd_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Display LT24Display:Display " "Elaborating entity \"LT24Display\" for hierarchy \"LT24Display:Display\"" {  } { { "ball.v" "Display" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser LT24Display:Display\|ResetSynchroniser:resetGen " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"LT24Display:Display\|ResetSynchroniser:resetGen\"" {  } { { "lcdctrl/LT24Display.v" "resetGen" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitialData LT24Display:Display\|LT24InitialData:initDataRom " "Elaborating entity \"LT24InitialData\" for hierarchy \"LT24Display:Display\|LT24InitialData:initDataRom\"" {  } { { "lcdctrl/LT24Display.v" "initDataRom" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24DisplayInterface LT24Display:Display\|LT24DisplayInterface:LT24Interface " "Elaborating entity \"LT24DisplayInterface\" for hierarchy \"LT24Display:Display\|LT24DisplayInterface:LT24Interface\"" {  } { { "lcdctrl/LT24Display.v" "LT24Interface" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617456117996 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LT24Display:Display\|LT24InitialData:initDataRom\|ROM " "RAM logic \"LT24Display:Display\|LT24InitialData:initDataRom\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "lcdctrl/LT24Display.v" "ROM" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/lcdctrl/LT24Display.v" 540 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1617456118271 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1617456118271 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LT24Rd_n VCC " "Pin \"LT24Rd_n\" is stuck at VCC" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617456118785 "|ball|LT24Rd_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24CS_n GND " "Pin \"LT24CS_n\" is stuck at GND" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617456118785 "|ball|LT24CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24LCDOn VCC " "Pin \"LT24LCDOn\" is stuck at VCC" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617456118785 "|ball|LT24LCDOn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617456118785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1617456118933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617456119148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617456119354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ball.v" "" { Text "D:/workspace/dmk_de1-soc_board/ball/ball/ball.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617456119456 "|ball|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617456119456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "677 " "Implemented 677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617456119458 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617456119458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "592 " "Implemented 592 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617456119458 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1617456119458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617456119458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617456119725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 03 21:21:59 2021 " "Processing ended: Sat Apr 03 21:21:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617456119725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617456119725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617456119725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617456119725 ""}
