/ {

    cpus {
        cpu@0 {
            compatible = "arm,cortex-a72";
        };
    };

    intc: gic400@40041000 {
        compatible = "arm,gic-400";
        interrupt-controller;
        #interrupt-cells = <0x03>;
        interrupts = <0x01 0x09 0xf04>;
        #address-cells = <2>;
        #size-cells = <2>;
        reg = < 0x0 0xff841000 0x0 0x1000 0x0 0xff842000 0x0 0x2000
                0x0 0xff844000 0x0 0x2000 0x0 0xff846000 0x0 0x2000 >;
    };

};
