// Seed: 2568566490
module module_0 (
    output supply1 id_0,
    output uwire   id_1
    , id_3
);
  logic id_4 = {id_3{1}}, id_5, id_6;
  assign id_3 = id_5;
  wire id_7;
  logic [-1 'b0 : $] id_8 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    input uwire id_7,
    output supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13
);
  wire id_15 = id_5;
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign modCall_1.id_4 = 0;
  tri0 id_17 = {1'b0, -1};
endmodule
