digraph "CFG for '_Z19gpu_matrix_mult_twoPiS_S_iii' function" {
	label="CFG for '_Z19gpu_matrix_mult_twoPiS_S_iii' function";

	Node0x454d440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %11 = shl nsw i32 %8, 4\l  %12 = add nsw i32 %11, %10\l  %13 = shl nsw i32 %7, 4\l  %14 = add nsw i32 %13, %9\l  %15 = sdiv i32 %4, 16\l  %16 = icmp sgt i32 %4, 15\l  br i1 %16, label %17, label %55\l|{<s0>T|<s1>F}}"];
	Node0x454d440:s0 -> Node0x454d840;
	Node0x454d440:s1 -> Node0x454f940;
	Node0x454d840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%17:\l17:                                               \l  %18 = icmp slt i32 %12, %5\l  %19 = mul nsw i32 %12, %5\l  %20 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 %9\l  %21 = icmp slt i32 %14, %3\l  %22 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 %10, i32 %9\l  %23 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 0\l  %24 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 0, i32 %9\l  %25 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 1\l  %26 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 1, i32 %9\l  %27 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 2\l  %28 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 2, i32 %9\l  %29 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 3\l  %30 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 3, i32 %9\l  %31 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 4\l  %32 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 4, i32 %9\l  %33 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 5\l  %34 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 5, i32 %9\l  %35 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 6\l  %36 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 6, i32 %9\l  %37 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 7\l  %38 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 7, i32 %9\l  %39 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 8\l  %40 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 8, i32 %9\l  %41 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 9\l  %42 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 9, i32 %9\l  %43 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 10\l  %44 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 10, i32 %9\l  %45 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 11\l  %46 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 11, i32 %9\l  %47 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 12\l  %48 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 12, i32 %9\l  %49 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 13\l  %50 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 13, i32 %9\l  %51 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 14\l  %52 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 14, i32 %9\l  %53 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Mds, i32 0, i32 %10, i32 15\l  %54 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ19gpu_matrix_mult_twoPiS_S_iiiE3Nds, i32 0, i32 15, i32 %9\l  br label %60\l}"];
	Node0x454d840 -> Node0x454fbf0;
	Node0x454f940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%55:\l55:                                               \l  %56 = phi i32 [ 0, %6 ], [ %146, %82 ]\l  %57 = icmp slt i32 %12, %5\l  %58 = icmp slt i32 %14, %3\l  %59 = select i1 %57, i1 %58, i1 false\l  br i1 %59, label %149, label %154\l|{<s0>T|<s1>F}}"];
	Node0x454f940:s0 -> Node0x45521e0;
	Node0x454f940:s1 -> Node0x4552270;
	Node0x454fbf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  %61 = phi i32 [ 0, %17 ], [ %147, %82 ]\l  %62 = phi i32 [ 0, %17 ], [ %146, %82 ]\l  %63 = shl nsw i32 %61, 4\l  br i1 %18, label %64, label %72\l|{<s0>T|<s1>F}}"];
	Node0x454fbf0:s0 -> Node0x45525d0;
	Node0x454fbf0:s1 -> Node0x4552660;
	Node0x45525d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%64:\l64:                                               \l  %65 = add nuw i32 %63, %9\l  %66 = icmp slt i32 %65, %3\l  br i1 %66, label %67, label %72\l|{<s0>T|<s1>F}}"];
	Node0x45525d0:s0 -> Node0x4550900;
	Node0x45525d0:s1 -> Node0x4552660;
	Node0x4550900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%67:\l67:                                               \l  %68 = add i32 %65, %19\l  %69 = sext i32 %68 to i64\l  %70 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %69\l  %71 = load i32, i32 addrspace(1)* %70, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  store i32 %71, i32 addrspace(3)* %20, align 4, !tbaa !5\l  br label %72\l}"];
	Node0x4550900 -> Node0x4552660;
	Node0x4552660 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%72:\l72:                                               \l  %73 = add nuw nsw i32 %63, %10\l  %74 = icmp slt i32 %73, %5\l  %75 = select i1 %74, i1 %21, i1 false\l  br i1 %75, label %76, label %82\l|{<s0>T|<s1>F}}"];
	Node0x4552660:s0 -> Node0x4553970;
	Node0x4552660:s1 -> Node0x4551ea0;
	Node0x4553970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%76:\l76:                                               \l  %77 = mul nsw i32 %73, %5\l  %78 = add nsw i32 %77, %14\l  %79 = sext i32 %78 to i64\l  %80 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %79\l  %81 = load i32, i32 addrspace(1)* %80, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  store i32 %81, i32 addrspace(3)* %22, align 4, !tbaa !5\l  br label %82\l}"];
	Node0x4553970 -> Node0x4551ea0;
	Node0x4551ea0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%82:\l82:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %83 = load i32, i32 addrspace(3)* %23, align 16, !tbaa !5\l  %84 = load i32, i32 addrspace(3)* %24, align 4, !tbaa !5\l  %85 = mul nsw i32 %84, %83\l  %86 = add nsw i32 %85, %62\l  %87 = load i32, i32 addrspace(3)* %25, align 4, !tbaa !5\l  %88 = load i32, i32 addrspace(3)* %26, align 4, !tbaa !5\l  %89 = mul nsw i32 %88, %87\l  %90 = add nsw i32 %89, %86\l  %91 = load i32, i32 addrspace(3)* %27, align 8, !tbaa !5\l  %92 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %93 = mul nsw i32 %92, %91\l  %94 = add nsw i32 %93, %90\l  %95 = load i32, i32 addrspace(3)* %29, align 4, !tbaa !5\l  %96 = load i32, i32 addrspace(3)* %30, align 4, !tbaa !5\l  %97 = mul nsw i32 %96, %95\l  %98 = add nsw i32 %97, %94\l  %99 = load i32, i32 addrspace(3)* %31, align 16, !tbaa !5\l  %100 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !5\l  %101 = mul nsw i32 %100, %99\l  %102 = add nsw i32 %101, %98\l  %103 = load i32, i32 addrspace(3)* %33, align 4, !tbaa !5\l  %104 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !5\l  %105 = mul nsw i32 %104, %103\l  %106 = add nsw i32 %105, %102\l  %107 = load i32, i32 addrspace(3)* %35, align 8, !tbaa !5\l  %108 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !5\l  %109 = mul nsw i32 %108, %107\l  %110 = add nsw i32 %109, %106\l  %111 = load i32, i32 addrspace(3)* %37, align 4, !tbaa !5\l  %112 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !5\l  %113 = mul nsw i32 %112, %111\l  %114 = add nsw i32 %113, %110\l  %115 = load i32, i32 addrspace(3)* %39, align 16, !tbaa !5\l  %116 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !5\l  %117 = mul nsw i32 %116, %115\l  %118 = add nsw i32 %117, %114\l  %119 = load i32, i32 addrspace(3)* %41, align 4, !tbaa !5\l  %120 = load i32, i32 addrspace(3)* %42, align 4, !tbaa !5\l  %121 = mul nsw i32 %120, %119\l  %122 = add nsw i32 %121, %118\l  %123 = load i32, i32 addrspace(3)* %43, align 8, !tbaa !5\l  %124 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !5\l  %125 = mul nsw i32 %124, %123\l  %126 = add nsw i32 %125, %122\l  %127 = load i32, i32 addrspace(3)* %45, align 4, !tbaa !5\l  %128 = load i32, i32 addrspace(3)* %46, align 4, !tbaa !5\l  %129 = mul nsw i32 %128, %127\l  %130 = add nsw i32 %129, %126\l  %131 = load i32, i32 addrspace(3)* %47, align 16, !tbaa !5\l  %132 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !5\l  %133 = mul nsw i32 %132, %131\l  %134 = add nsw i32 %133, %130\l  %135 = load i32, i32 addrspace(3)* %49, align 4, !tbaa !5\l  %136 = load i32, i32 addrspace(3)* %50, align 4, !tbaa !5\l  %137 = mul nsw i32 %136, %135\l  %138 = add nsw i32 %137, %134\l  %139 = load i32, i32 addrspace(3)* %51, align 8, !tbaa !5\l  %140 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !5\l  %141 = mul nsw i32 %140, %139\l  %142 = add nsw i32 %141, %138\l  %143 = load i32, i32 addrspace(3)* %53, align 4, !tbaa !5\l  %144 = load i32, i32 addrspace(3)* %54, align 4, !tbaa !5\l  %145 = mul nsw i32 %144, %143\l  %146 = add nsw i32 %145, %142\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %147 = add nuw nsw i32 %61, 1\l  %148 = icmp eq i32 %147, %15\l  br i1 %148, label %55, label %60, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4551ea0:s0 -> Node0x454f940;
	Node0x4551ea0:s1 -> Node0x454fbf0;
	Node0x45521e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%149:\l149:                                              \l  %150 = mul nsw i32 %12, %5\l  %151 = add nsw i32 %150, %14\l  %152 = sext i32 %151 to i64\l  %153 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %152\l  store i32 %56, i32 addrspace(1)* %153, align 4, !tbaa !5\l  br label %154\l}"];
	Node0x45521e0 -> Node0x4552270;
	Node0x4552270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%154:\l154:                                              \l  ret void\l}"];
}
