
*** Running vivado
    with args -log bd_01e2_xpcs_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_01e2_xpcs_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_01e2_xpcs_0.tcl -notrace
Command: synth_design -top bd_01e2_xpcs_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1406.578 ; gain = 104.000 ; free physical = 15988 ; free virtual = 56090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_support' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_support.v:61]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_gt_common' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_gt_common.v:58]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 66 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_gt_common_wrapper' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_gt_common_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_common' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
	Parameter GTHE3_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter GTHE3_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_POR_CFG bound to: 16'b0000000000000100 
	Parameter GTHE3_COMMON_QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL0_CFG4 bound to: 16'b0000000000001001 
	Parameter GTHE3_COMMON_QPLL0_CP bound to: 10'b0000011111 
	Parameter GTHE3_COMMON_QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LPF bound to: 10'b1111111100 
	Parameter GTHE3_COMMON_QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG2 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL1_CFG4 bound to: 16'b0000000000001001 
	Parameter GTHE3_COMMON_QPLL1_CP bound to: 10'b0001111111 
	Parameter GTHE3_COMMON_QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL1_LPF bound to: 10'b1111111100 
	Parameter GTHE3_COMMON_QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_SARC_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_COMMON_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_VAL bound to: 5'b11111 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0PD_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL0RESET_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1PD_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL1RESET_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGBYPASSB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_PMARSVD1_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_RCALENB_TIE_EN bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_COMMON' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:6945]
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000100 
	Parameter QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000001001 
	Parameter QPLL0_CP bound to: 10'b0000011111 
	Parameter QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL0_LPF bound to: 10'b1111111100 
	Parameter QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG2 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000001001 
	Parameter QPLL1_CP bound to: 10'b0001111111 
	Parameter QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL1_LPF bound to: 10'b1111111100 
	Parameter QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_EN bound to: 1'b1 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM0DATA1_1 bound to: 9'b000000000 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM1DATA1_1 bound to: 9'b000000000 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_COMMON' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:6945]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_common' (2#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_gt_common_wrapper' (3#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_gt_common_wrapper.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_gt_common' (4#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_gt_common.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_shared_clock_and_reset' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19643]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (5#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19643]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_ff_synchronizer_rst' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v:61]
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
	Parameter C_RVAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_ff_synchronizer_rst' (7#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_ff_synchronizer_rst__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v:61]
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
	Parameter C_RVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_ff_synchronizer_rst__parameterized0' (7#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_shared_clock_and_reset' (8#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_block' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_block.v:59]
	Parameter MASTER_WATCHDOG_TIMER_RESET bound to: 29'b00110111111000010010110100000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_block.v:224]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_block.v:226]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_local_clock_and_reset' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_local_clock_and_reset.v:58]
	Parameter RXRESETTIME_NOM bound to: 24'b000000000000001011110101 
	Parameter RXRESETTIME_MAX bound to: 24'b000010001000111010001101 
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_sim_speedup_controller' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_sim_speedup_controller.v:61]
	Parameter SYNTH_VALUE bound to: 24'b000010001000111010001101 
	Parameter SIM_VALUE bound to: 24'b000000000000001011110101 
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25460]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (9#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25460]
INFO: [Synth 8-6157] synthesizing module 'LDCE' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25241]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_G_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'LDCE' (10#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25241]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_sim_speedup_controller' (11#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_ff_synchronizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer.v:59]
	Parameter C_NUM_SYNC_REGS bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_ff_synchronizer' (12#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_local_clock_and_reset' (13#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (15#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_cable_pull_logic' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_cable_pull_logic.v:59]
	Parameter CABLE_PULL_WATCHDOG_RESET bound to: 20'b00010000000000000000 
	Parameter CABLE_UNPULL_WATCHDOG_RESET bound to: 20'b00010000000000000000 
	Parameter GEARBOXSLIP_IGNORE_COUNT bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_cable_pull_logic' (57#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_gt' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_gt_gtwizard_top' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt_gtwizard_top.v:174]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 0 - type: integer 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 108 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 312.500000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 108 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_gt_gtwizard_gthe3' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt_gtwizard_gthe3.v:142]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 108 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 108 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000001000000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001010000100100 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110100 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001010111100110000100 
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0_gt_gthe3_channel_wrapper' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt_gthe3_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_channel' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter GTHE3_CHANNEL_ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE3_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter GTHE3_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_CFG0 bound to: 16'b0110011111111000 
	Parameter GTHE3_CHANNEL_CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter GTHE3_CHANNEL_CPLL_CFG2 bound to: 16'b0101000000000111 
	Parameter GTHE3_CHANNEL_CPLL_CFG3 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE3_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DFE_D_X_REL_POS bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE3_CHANNEL_ES_PMA_CFG bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter GTHE3_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_GEARBOX_MODE bound to: 5'b10001 
	Parameter GTHE3_CHANNEL_GM_BIAS_SELECT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE3_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE3_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter GTHE3_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTHE3_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCS_RSVD1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter GTHE3_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE3_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTHE3_CHANNEL_RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter GTHE3_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE3_CHANNEL_RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter GTHE3_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE3_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE3_CHANNEL_RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter GTHE3_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXPI_CFG0 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG1 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG2 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG3 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPI_CFG4 bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_CFG5 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG6 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTHE3_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter GTHE3_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CM_SEL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_CM_TRIM bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter GTHE3_CHANNEL_RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b100 
	Parameter GTHE3_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RX_EN_HI_LR bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter GTHE3_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE3_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_RES_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_WIDEMODE_CDR bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE3_CHANNEL_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter GTHE3_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE3_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TEMPERATUR_PAR bound to: 4'b0010 
	Parameter GTHE3_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter GTHE3_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE3_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter GTHE3_CHANNEL_TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_P bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE3_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter GTHE3_CHANNEL_TXPH_CFG bound to: 16'b0000100110000000 
	Parameter GTHE3_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPI_CFG0 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG1 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG2 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG5 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE3_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE3_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_TX_DCD_CFG bound to: 6'b000010 
	Parameter GTHE3_CHANNEL_TX_DCD_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE3_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TX_MODE_SEL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTHE3_CHANNEL_TX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter GTHE3_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_REF bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTHE3_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_WB_MODE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_CHANNEL_CPLLRESET_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_PMARSVDIN_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_VAL bound to: 4'b1101 
	Parameter GTHE3_CHANNEL_RXOSINTEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDEEMPH_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_VAL bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_TXDIFFPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE3_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PMARSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_TIE_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_CHANNEL' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:5893]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0110011111111000 
	Parameter CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter CPLL_CFG2 bound to: 16'b0101000000000111 
	Parameter CPLL_CFG3 bound to: 6'b000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DFE_D_X_REL_POS bound to: 1'b0 
	Parameter DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b10001 
	Parameter GM_BIAS_SELECT bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PCS_RSVD1 bound to: 3'b000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b00 
	Parameter RXPI_CFG1 bound to: 2'b00 
	Parameter RXPI_CFG2 bound to: 2'b00 
	Parameter RXPI_CFG3 bound to: 2'b00 
	Parameter RXPI_CFG4 bound to: 1'b0 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPI_CFG6 bound to: 3'b000 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b100 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_RES_CTRL bound to: 2'b00 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_WIDEMODE_CDR bound to: 1'b1 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATUR_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXDRVBIAS_P bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter TXPH_CFG bound to: 16'b0000100110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b1 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DCD_CFG bound to: 6'b000010 
	Parameter TX_DCD_EN bound to: 1'b0 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_MODE_SEL bound to: 3'b000 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 16.500000 - type: float 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter WB_MODE bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_CHANNEL' (58#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:5893]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_channel' (59#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_gt_gthe3_channel_wrapper' (60#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_bit_synchronizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_bit_synchronizer' (61#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001010111100110000100 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_synchronizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_synchronizer' (62#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer' (63#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset' (64#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_gt_gtwizard_gthe3' (65#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt_gtwizard_gthe3.v:142]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_gt_gtwizard_top' (66#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt_gtwizard_top.v:174]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_gt' (67#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.v:62]
WARNING: [Synth 8-6014] Unused sequential element qpll0lock_reg_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_block.v:913]
WARNING: [Synth 8-6014] Unused sequential element rxprogdivresetdone_reg_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_block.v:923]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_block' (68#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_block.v:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0_support' (69#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_support.v:61]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0' (70#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.v:60]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[19]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[18]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userclk_tx_reset_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userclk_rx_reset_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_buffbypass_tx_reset_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_buffbypass_tx_start_user_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_buffbypass_rx_reset_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_buffbypass_rx_start_user_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_reset_tx_done_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_reset_rx_done_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[17]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[16]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[15]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[14]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[13]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[12]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[11]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[10]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[9]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[8]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[7]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[6]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[5]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[4]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[3]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[2]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[1]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_txoutclk_period_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[17]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[16]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[15]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[14]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[13]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[12]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[11]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[10]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[9]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[8]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[7]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[6]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[5]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[4]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[3]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[2]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[1]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_cnt_tol_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_gthe3_cpll_cal_bufg_ce_in[0]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[63]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[62]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[61]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[60]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[59]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[58]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[57]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[56]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[55]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[54]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[53]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[52]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[51]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[50]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[49]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[48]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[47]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[46]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[45]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[44]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[43]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[42]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[41]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[40]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[39]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[38]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[37]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[36]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[35]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[34]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[33]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[32]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[31]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[30]
WARNING: [Synth 8-3331] design bd_01e2_xpcs_0_gt_gtwizard_gthe3 has unconnected port gtwiz_userdata_tx_in[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1490.188 ; gain = 187.609 ; free physical = 16831 ; free virtual = 56938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1490.188 ; gain = 187.609 ; free physical = 16846 ; free virtual = 56952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1490.188 ; gain = 187.609 ; free physical = 16846 ; free virtual = 56952
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.xdc] for cell 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.xdc] for cell 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/synth/bd_01e2_xpcs_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_01e2_xpcs_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_01e2_xpcs_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc:55]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_01e2_xpcs_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_01e2_xpcs_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/bd_01e2_xpcs_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/bd_01e2_xpcs_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/bd_01e2_xpcs_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_01e2_xpcs_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_01e2_xpcs_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  MUXCY_L => MUXCY: 34 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2179.332 ; gain = 0.000 ; free physical = 15761 ; free virtual = 56033
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 2179.332 ; gain = 876.754 ; free physical = 15669 ; free virtual = 56038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 2179.332 ; gain = 876.754 ; free physical = 15669 ; free virtual = 56038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/bd_01e2_xpcs_0_synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/bd_01e2_xpcs_0_synth_1/dont_touch.xdc, line 14).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 2179.332 ; gain = 876.754 ; free physical = 15670 ; free virtual = 56039
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_idle_delete'
INFO: [Synth 8-5544] ROM "twist" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jam_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_tx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_block_lock_fsm'
INFO: [Synth 8-5544] ROM "mcp1_test_sh" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_ber_mon_fsm'
INFO: [Synth 8-5544] ROM "mcp1_ber_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_ber_test_sh" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_hiber" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mcp1_rx_64_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_block_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_eq_c_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_ebuff_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_cs_ipif_access'
INFO: [Synth 8-5544] ROM "ipif_rnw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_12_drp_ipif'
INFO: [Synth 8-5544] ROM "drp_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "den" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gearboxslipignorecount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gearboxslipignore" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cable_pull_watchdog" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STRAIGHT |                              000 |                              000
                 DELETE3 |                              001 |                              010
                 DELETE1 |                              010 |                              001
                 TWISTED |                              011 |                              100
        POSSIBLE_DELETE4 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_idle_delete'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_INIT |                              000 |                              000
                    TX_E |                              001 |                              100
                    TX_C |                              010 |                              001
                    TX_D |                              011 |                              010
                    TX_T |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_tx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOCK_INIT |                               00 |                               00
               RESET_CNT |                               01 |                               01
   TEST_VALID_INVALID_SH |                               10 |                               10
                    SLIP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_block_lock_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BER_MT_INIT |                              000 |                              000
             START_TIMER |                              001 |                              001
             BER_TEST_SH |                              010 |                              010
              BER_BAD_SH |                              011 |                              011
                  HI_BER |                              100 |                              100
                GOOD_BER |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_ber_mon_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                              000 |                              000
                    RX_E |                              001 |                              100
                    RX_T |                              010 |                              011
                    RX_C |                              011 |                              001
                    RX_D |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_rx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                  RDREQ1 |                               01 |                              001
              RDPENDING1 |                               10 |                              010
                 RDRESP1 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_cs_ipif_access'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     REQ |                               01 |                               01
                     GNT |                               10 |                               10
                    GNT1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_12_drp_ipif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
*
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 2179.332 ; gain = 876.754 ; free physical = 15551 ; free virtual = 55920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_pcs_i/rx_decoder_i/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_pcs_i/rx_decoder_i/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_pcs_i/rx_decoder_i/DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_3_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_txc_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/rxuserrdy_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_local_clock_and_reset.v:311]
WARNING: [Synth 8-6014] Unused sequential element ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/data_out_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v:86]
INFO: [Synth 8-5545] ROM "ten_gig_eth_pcs_pma_block_i/master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[5]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[4]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[3]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[2]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[8]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[9]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[7]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[6]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_reg' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[3]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[2]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[1]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[3]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[2]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[1]' (FDRE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[20]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[19]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[18]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[17]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[16]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[1]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[2]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[3]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[4]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[5]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[6]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[7]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[9]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[10]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[11]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[12]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[13]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[14]' (FDR) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\management_cs_i/ipif_access_inst/read_addr_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[0]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[1]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[2]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[3]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[4]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[5]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[6]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[7]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[8]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[9]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[10]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[11]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[12]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[13]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[14]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\drp_ipif_i/synch_1/d_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\drp_ipif_i/synch_1/d_reg_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[0]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[1]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[2]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[3]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[4]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[5]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[6]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[7]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[8]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[9]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[10]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[11]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[12]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[13]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[14]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\ieee_registers_i/common_reg_block/reg_1_8_10/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\ieee_registers_i/common_reg_block/reg_1_8_11/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\ieee_registers_i/common_reg_block/reg_3_8_11/q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[0]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[1]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[2]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[3]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[4]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[5]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[6]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[7]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[8]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[9]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[10]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[11]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[12]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[13]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[14]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[16]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[17]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[19]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[21]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[23]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[25]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[26]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[27]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[28]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[29]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[30]' (FD) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\drp_ipif_i/synch_1/d_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[16]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[17]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[19]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]' (FDE) to 'inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\drp_ipif_i/synch_1/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /management_inst/\drp_ipif_i/ipif_addr_dclk_reg[15] )
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/load_sim_speedup_value_reg) is unused and will be removed from module bd_01e2_xpcs_0_support.
INFO: [Synth 8-3332] Sequential element (rx_elastic_buffer_i/idle_delete_i/mcp1_input_was_seq_or_idle_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_elastic_buffer_wrapper.
INFO: [Synth 8-3332] Sequential element (management_cs_i/ipif_access_inst/read_addr_reg[15]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (ieee_registers_i/common_reg_block/reg_1_8_10/q_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (ieee_registers_i/common_reg_block/reg_1_8_11/q_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (ieee_registers_i/common_reg_block/reg_3_8_11/q_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (ieee_registers_i/common_reg_block/reg_1_8_11/re_prev_reg) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (drp_ipif_i/synch_1/d_reg_reg[32]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (drp_ipif_i/synch_1/d_reg_reg[31]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (drp_ipif_i/synch_1/q_reg[31]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (drp_ipif_i/ipif_addr_dclk_reg[15]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_management_top.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg) is unused and will be removed from module bd_01e2_xpcs_0_support.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg1_reg) is unused and will be removed from module bd_01e2_xpcs_0_support.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_rising_reg) is unused and will be removed from module bd_01e2_xpcs_0_support.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg) is unused and will be removed from module bd_01e2_xpcs_0_support.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_block_i/gt_rxc_d1_reg[3]) is unused and will be removed from module bd_01e2_xpcs_0_support.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c7_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_core /\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst /pcs_top_i/\rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2] )
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
WARNING: [Synth 8-3332] Sequential element (rx_pcs_i/rx_decoder_i/mcp1_dec_c7_reg[2]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_12_pcs_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 2179.332 ; gain = 876.754 ; free physical = 14712 ; free virtual = 55091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 55 of /home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.xdc:55]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:02:04 . Memory (MB): peak = 2318.770 ; gain = 1016.191 ; free physical = 13302 ; free virtual = 53702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:06 . Memory (MB): peak = 2326.770 ; gain = 1024.191 ; free physical = 13452 ; free virtual = 53863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:02:09 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13307 ; free virtual = 53717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13269 ; free virtual = 53680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13269 ; free virtual = 53679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:02:11 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13240 ; free virtual = 53650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:02:11 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13238 ; free virtual = 53648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:02:11 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13230 ; free virtual = 53641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:02:11 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13228 ; free virtual = 53638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     5|
|2     |CARRY8        |    25|
|3     |GTHE3_CHANNEL |     1|
|4     |GTHE3_COMMON  |     1|
|5     |IBUFDS_GTE3   |     1|
|6     |LUT1          |   111|
|7     |LUT2          |   332|
|8     |LUT3          |   392|
|9     |LUT4          |   357|
|10    |LUT5          |   283|
|11    |LUT6          |   739|
|12    |MUXCY_L       |    34|
|13    |MUXF7         |     1|
|14    |RAM32M16      |     6|
|15    |FDCE          |    31|
|16    |FDPE          |   140|
|17    |FDRE          |  2596|
|18    |FDSE          |   185|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:02:11 . Memory (MB): peak = 2368.801 ; gain = 1066.223 ; free physical = 13228 ; free virtual = 53638
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1473 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:47 . Memory (MB): peak = 2368.801 ; gain = 377.078 ; free physical = 13249 ; free virtual = 53660
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:02:11 . Memory (MB): peak = 2368.809 ; gain = 1066.223 ; free physical = 13259 ; free virtual = 53670
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/rxoutclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/BUFG_GT_SYNC for BUFG_GT inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_bufg_gt_i
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
393 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:15 . Memory (MB): peak = 2412.035 ; gain = 1117.305 ; free physical = 13116 ; free virtual = 53527
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/bd_01e2_xpcs_0_synth_1/bd_01e2_xpcs_0.dcp' has been generated.
