
5. Printing statistics.

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          17
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== SizedFIFO_c ===

   Number of wires:                 17
   Number of wire bits:            138
   Number of public wires:          17
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            385
   Number of public wires:          27
   Number of public wire bits:     295
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            233
   Number of public wires:          27
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            359
   Number of public wires:          27
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $and                           25
     $eq                             4
     $ge                             2
     $le                             2
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== mkSMAdapter4B ===

   Number of wires:                966
   Number of wire bits:           5493
   Number of public wires:         667
   Number of public wire bits:    5137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                621
     $add                           18
     $and                            2
     $dff                            2
     $dffe                           1
     $eq                            49
     $gt                             3
     $le                             1
     $logic_and                    185
     $logic_not                     51
     $logic_or                     110
     $mux                           63
     $ne                            18
     $not                            1
     $pmux                          17
     $reduce_and                     3
     $reduce_bool                   13
     $reduce_or                      3
     $sdff                          12
     $sdffce                         1
     $sdffe                         50
     $sub                           10
     $xor                            1
     ResetToBool                     4
     SizedFIFO_a                     1
     SizedFIFO_b                     1
     SizedFIFO_c                     1

=== design hierarchy ===

   mkSMAdapter4B                     1
     ResetToBool                     4
     SizedFIFO_a                     1
       generic_fifo_sc_a             1
     SizedFIFO_b                     1
       generic_fifo_sc_b             1
     SizedFIFO_c                     1
       generic_fifo_sc_c             1

   Number of wires:               1304
   Number of wire bits:           6832
   Number of public wires:         807
   Number of public wire bits:    6234
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                866
     $add                           33
     $and                           77
     $dff                            2
     $dffe                           1
     $eq                            61
     $ge                             6
     $gt                             3
     $le                             7
     $logic_and                    185
     $logic_not                     66
     $logic_or                     110
     $lt                             6
     $mux                          105
     $ne                            27
     $not                            4
     $or                             9
     $pmux                          17
     $reduce_and                     3
     $reduce_bool                   34
     $reduce_or                      6
     $sdff                          12
     $sdffce                         1
     $sdffe                         77
     $sub                           10
     $xor                            1
     dual_port_ram                   3

