// Seed: 1858920781
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    input wor id_6,
    input wand id_7
);
  assign id_4 = ~id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output uwire id_10,
    output logic id_11,
    input tri id_12,
    input wor id_13,
    input wand id_14,
    input supply0 id_15,
    input wor id_16,
    output logic id_17,
    input supply0 id_18,
    output wire id_19,
    input logic id_20,
    output tri1 id_21,
    output wand id_22
    , id_24
);
  wire id_25, id_26;
  module_0(
      id_14, id_10, id_7, id_9, id_8, id_2, id_14, id_16
  );
  wire id_27;
  id_28 :
  assert property (@(negedge id_12) id_15);
  initial id_11 <= id_20;
  always begin
    id_17 <= "";
  end
  always begin
    id_28 = 1;
  end
endmodule
