Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 13 22:53:08 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     10 |            2 |
|     12 |            3 |
|     14 |            3 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           15 |
| No           | No                    | Yes                    |             194 |           40 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |              14 |            2 |
| Yes          | No                    | Yes                    |             210 |           33 |
| Yes          | Yes                   | No                     |              58 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------+--------------------------------------+------------------+----------------+
|                      Clock Signal                     |                 Enable Signal                |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------+--------------------------------------+------------------+----------------+
|  clk_inst/inst/clk_out1                               | keypad_inst/col[3]_i_1_n_0                   | rst_IBUF                             |                1 |              8 |
|  clk_inst/inst/clk_out1                               | debounce_inst/btn_in_d                       | rst_IBUF                             |                2 |             10 |
|  clk_inst/inst/clk_out1                               | keypad_inst/keypad_out[4]_i_1_n_0            | rst_IBUF                             |                3 |             10 |
|  clk_inst/inst/clk_out1                               | graph_inst/ball_inst/ba_hit_force[5]_i_1_n_0 | rst_IBUF                             |                2 |             12 |
|  clk_inst/inst/clk_out1                               | debounce_inst/cnt1                           | graph_inst/ball_inst/cnt1[5]_i_1_n_0 |                2 |             12 |
|  clk_inst/inst/clk_out1                               | debounce_inst/ba_hit_force_t                 | debounce_inst/ba_hit_force_t_reg[5]  |                2 |             12 |
|  clk_inst/inst/clk_out1                               |                                              |                                      |                4 |             14 |
|  clk_inst/inst/clk_out1                               | debounce_inst/ba_hit_angle_t_reg[0]          | debounce_inst/ba_hit_angle_t_reg[7]  |                2 |             14 |
|  clk_inst/inst/clk_out1                               | sync_inst/E[0]                               |                                      |                2 |             14 |
|  graph_inst/ball_inst/deg_set_bb/Vx_reg[3]_i_2__0_n_0 |                                              |                                      |                5 |             16 |
|  clk_inst/inst/clk_out1                               | sync_inst/c_v_1                              | rst_IBUF                             |                5 |             20 |
|  graph_inst/ball_inst/deg_set_ba/Vx_reg[3]_i_2_n_0    |                                              |                                      |                6 |             22 |
|  clk_inst/inst/clk_out1                               | debounce_inst/ba_hit_angle                   | rst_IBUF                             |                4 |             28 |
|  clk_inst/inst/clk_out1                               | graph_inst/ball_inst/E[0]                    | rst_IBUF                             |                5 |             30 |
|  clk_inst/inst/clk_out1                               | debounce_inst/o[0]_i_1_n_0                   | rst_IBUF                             |                4 |             32 |
|  clk_inst/inst/clk_out1                               | sync_inst/refr_tick1                         | rst_IBUF                             |               12 |             80 |
|  clk_inst/inst/clk_out1                               |                                              | rst_IBUF                             |               46 |            214 |
+-------------------------------------------------------+----------------------------------------------+--------------------------------------+------------------+----------------+


