{"sha": "839c95d00b92ca2d9e8e3cfac023be93bab2b5c6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODM5Yzk1ZDAwYjkyY2EyZDllOGUzY2ZhYzAyM2JlOTNiYWIyYjVjNg==", "commit": {"author": {"name": "Sudakshina Das", "email": "sudi.das@arm.com", "date": "2018-03-21T17:14:48Z"}, "committer": {"name": "Sudakshina Das", "email": "sudi@gcc.gnu.org", "date": "2018-03-21T17:14:48Z"}, "message": "[ARM] Fix test pr82989.c for big endian and mthumb\n\nThe test pr82989.c which was added in one of previous commits is failing for\nmthumb and big-endian configurations. The aim of this test was to check that\nNEON instructions are not being used for simple shift operations. The scanning\nof lsl and lsr instructions and checking its counts were just too restrictive\nfor different configurations. So I have now simplified the test to only check\nfor the absence of NEON instructions.\n\n*** gcc/testsuite/ChangeLog ***\n\n2018-03-21  Sudakshina Das  <sudi.das@arm.com>\n\n\tPR target/82989\n\t* gcc.target/arm/pr82989.c: Change dg scan-assembly directives.\n\nFrom-SVN: r258723", "tree": {"sha": "2dfeb060a8f91159009d85b4fd0b03e4cde63f19", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2dfeb060a8f91159009d85b4fd0b03e4cde63f19"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6/comments", "author": {"login": "sudakshina-das-arm", "id": 28538945, "node_id": "MDQ6VXNlcjI4NTM4OTQ1", "avatar_url": "https://avatars.githubusercontent.com/u/28538945?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sudakshina-das-arm", "html_url": "https://github.com/sudakshina-das-arm", "followers_url": "https://api.github.com/users/sudakshina-das-arm/followers", "following_url": "https://api.github.com/users/sudakshina-das-arm/following{/other_user}", "gists_url": "https://api.github.com/users/sudakshina-das-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/sudakshina-das-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sudakshina-das-arm/subscriptions", "organizations_url": "https://api.github.com/users/sudakshina-das-arm/orgs", "repos_url": "https://api.github.com/users/sudakshina-das-arm/repos", "events_url": "https://api.github.com/users/sudakshina-das-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/sudakshina-das-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "5d011fcfcdcd04a94f74eca8643cb61f824774e3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5d011fcfcdcd04a94f74eca8643cb61f824774e3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5d011fcfcdcd04a94f74eca8643cb61f824774e3"}], "stats": {"total": 14, "additions": 7, "deletions": 7}, "files": [{"sha": "b302528eff6e6f8690ee6293cd36e38ffd5266d0", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=839c95d00b92ca2d9e8e3cfac023be93bab2b5c6", "patch": "@@ -1,3 +1,8 @@\n+2018-03-21  Sudakshina Das  <sudi.das@arm.com>\n+\n+\tPR target/82989\n+\t* gcc.target/arm/pr82989.c: Change dg scan-assembly directives.\n+\n 2018-03-21  Nathan Sidwell  <nathan@acm.org>\n \n \tPR c++/84804"}, {"sha": "8519c3fdc82de9048f64c1a1f2d20ab97aadb727", "filename": "gcc/testsuite/gcc.target/arm/pr82989.c", "status": "modified", "additions": 2, "deletions": 7, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fpr82989.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/839c95d00b92ca2d9e8e3cfac023be93bab2b5c6/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fpr82989.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fpr82989.c?ref=839c95d00b92ca2d9e8e3cfac023be93bab2b5c6", "patch": "@@ -13,26 +13,21 @@ void f_shr_imm (uint64_t *a)\n {\n   *a += *a >> 32;\n }\n-/* { dg-final { scan-assembler-not \"vshr*\" } } */\n \n void f_shr_reg (uint64_t *a, uint64_t b)\n {\n   *a += *a >> b;\n }\n-/* { dg-final { scan-assembler-not \"vshl*\" } } */\n-/* Only 2 times for f_shr_reg. f_shr_imm should not have any.  */\n-/* { dg-final { scan-assembler-times {lsr\\tr[0-9]+, r[0-9]+, r[0-9]} 2 } } */\n \n void f_shl_imm (uint64_t *a)\n {\n   *a += *a << 32;\n }\n-/* { dg-final { scan-assembler-not \"vshl*\" } } */\n \n void f_shl_reg (uint64_t *a, uint64_t b)\n {\n   *a += *a << b;\n }\n /* { dg-final { scan-assembler-not \"vshl*\" } } */\n-/* Only 2 times for f_shl_reg. f_shl_imm should not have any.  */\n-/* { dg-final { scan-assembler-times {lsl\\tr[0-9]+, r[0-9]+, r[0-9]} 2 } } */\n+/* { dg-final { scan-assembler-not \"vshr*\" } } */\n+/* { dg-final { scan-assembler-not \"vmov*\" } } */"}]}