# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do fir_filter_arm_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl {C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_tap.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:36 on Jan 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl" C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_tap.sv 
# -- Compiling module fir_tap
# 
# Top level modules:
# 	fir_tap
# End time: 11:40:36 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl {C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:36 on Jan 18,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl" C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv 
# -- Compiling module fir
# 
# Top level modules:
# 	fir
# End time: 11:40:36 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib arm_hps
# ** Warning: (vlib-34) Library already exists at "arm_hps".
# vmap arm_hps arm_hps
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap arm_hps arm_hps 
# Modifying modelsim.ini
# 
vlog -reportprogress 300 -work work C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/bench/fir_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:08 on Jan 18,2022
# vlog -reportprogress 300 -work work C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/bench/fir_tb.v 
# -- Compiling module fir_tb
# 
# Top level modules:
# 	fir_tb
# End time: 11:41:08 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fir_tb
# vsim work.fir_tb 
# Start time: 11:41:13 on Jan 18,2022
# Loading work.fir_tb
# Loading sv_std.std
# Loading work.fir
# Loading work.fir_tap
add wave -position insertpoint  \
sim:/fir_tb/CLK_PERIOD \
sim:/fir_tb/FIR_ORDER \
sim:/fir_tb/clk \
sim:/fir_tb/coefficients \
sim:/fir_tb/signal \
sim:/fir_tb/expected_values \
sim:/fir_tb/i \
sim:/fir_tb/signal_idx \
sim:/fir_tb/start_testing \
sim:/fir_tb/test_flag \
sim:/fir_tb/rst \
sim:/fir_tb/load \
sim:/fir_tb/valid_in \
sim:/fir_tb/valid_out \
sim:/fir_tb/coeff_in \
sim:/fir_tb/signal_in \
sim:/fir_tb/signal_out
run 8 us
# 
# SUCCESS: the UUT passed ALL the test cases
# End time: 11:41:23 on Jan 18,2022, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
