<profile>

<section name = "Vitis HLS Report for 'sliceProcessor'" level="0">
<item name = "Date">Thu Jan 27 12:48:00 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fft2DKernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.983 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0">demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s, 32, 33, 0.128 us, 0.132 us, 32, 32, loop rewind stp(delay=0 clock cycles(s))</column>
<column name="genMemWideFFTKernel1DArray_U0">genMemWideFFTKernel1DArray, ?, ?, ?, ?, ?, ?, dataflow</column>
<column name="muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0">muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s, 32, 33, 0.128 us, 0.132 us, 32, 32, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 14, -</column>
<column name="FIFO">-, -, 6592, 4160, -</column>
<column name="Instance">0, 56, 34858, 39830, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 9, -</column>
<column name="Register">-, -, 1, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 2, 5, 11, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0">demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s, 0, 0, 450, 429, 0</column>
<column name="genMemWideFFTKernel1DArray_U0">genMemWideFFTKernel1DArray, 0, 56, 34391, 38757, 0</column>
<column name="muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0">muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s, 0, 0, 17, 644, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_0_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_1_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_2_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_3_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_4_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_5_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_6_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_0_7_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_0_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_1_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_2_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_3_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_4_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_5_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_6_U">0, 103, 0, -, 2, 27, 54</column>
<column name="demuxStreamArrayOut_V_superSample_M_real_V_1_7_U">0, 103, 0, -, 2, 27, 54</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U">0, 103, 0, -, 2, 32, 64</column>
<column name="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U">0, 103, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_sub_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_sub_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_sub_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, sliceProcessor, return value</column>
<column name="l_transpBlkMatrixStream2_dout">in, 512, ap_fifo, l_transpBlkMatrixStream2, pointer</column>
<column name="l_transpBlkMatrixStream2_empty_n">in, 1, ap_fifo, l_transpBlkMatrixStream2, pointer</column>
<column name="l_transpBlkMatrixStream2_read">out, 1, ap_fifo, l_transpBlkMatrixStream2, pointer</column>
<column name="l_colProcOutStream_din">out, 512, ap_fifo, l_colProcOutStream, pointer</column>
<column name="l_colProcOutStream_full_n">in, 1, ap_fifo, l_colProcOutStream, pointer</column>
<column name="l_colProcOutStream_write">out, 1, ap_fifo, l_colProcOutStream, pointer</column>
</table>
</item>
</section>
</profile>
