Designed and Implemented a Synchronous FIFO in ModelSim

This is a single module verilog code that works on a single clock period (hence the name synchronous). The read and write pointers are internally handled and either a full or empty flag is raised depending on the condition.

The output wavefrom: 
![image](https://github.com/user-attachments/assets/36c5ec61-361b-41af-af7c-b3a5d9feece2)
