# Verilog Change Log

## [0.0.3] 2017-12-27

* Change the compile filename.

## [0.0.2] 2017-12-27

* Fixed the Description.

## [0.0.1] 2017-12-27

* Create the `tmLanguage`.