{
	"route__net": 4854,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 939,
	"route__wirelength__iter:1": 407403,
	"route__drc_errors__iter:2": 214,
	"route__wirelength__iter:2": 407017,
	"route__drc_errors__iter:3": 166,
	"route__wirelength__iter:3": 406973,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 406972,
	"route__drc_errors": 0,
	"route__wirelength": 406972,
	"route__vias": 29634,
	"route__vias__singlecut": 29634,
	"route__vias__multicut": 0,
	"design__io": 517,
	"design__die__area": 3.066e+06,
	"design__core__area": 3.00484e+06,
	"design__instance__count": 47804,
	"design__instance__area": 105989,
	"design__instance__count__stdcell": 47804,
	"design__instance__area__stdcell": 105989,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.0352728,
	"design__instance__utilization__stdcell": 0.0352728,
	"design__instance__count__class:fill_cell": 1270,
	"design__instance__count__class:tap_cell": 42679,
	"design__instance__count__class:antenna_cell": 351,
	"design__instance__count__class:clock_buffer": 387,
	"design__instance__count__class:timing_repair_buffer": 1261,
	"design__instance__count__class:inverter": 843,
	"design__instance__count__class:clock_inverter": 50,
	"design__instance__count__class:sequential_cell": 705,
	"design__instance__count__class:multi_input_combinational_cell": 1528,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}