/*
 * Academic License - for use in teaching, academic research, and meeting
 * course requirements at degree granting institutions only.  Not for
 * government, commercial, or other organizational use.
 *
 * File: uc3_preparation1_2017_types.h
 *
 * Code generated for Simulink model 'uc3_preparation1_2017'.
 *
 * Model version                  : 1.357
 * Simulink Coder version         : 8.14 (R2018a) 06-Feb-2018
 * C/C++ source code generated on : Tue Aug 28 20:40:17 2018
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: ARM Compatible->ARM Cortex
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#ifndef RTW_HEADER_uc3_preparation1_2017_types_h_
#define RTW_HEADER_uc3_preparation1_2017_types_h_
#include "rtwtypes.h"

/* Parameters (default storage) */
typedef struct P_uc3_preparation1_2017_T_ P_uc3_preparation1_2017_T;

/* Forward declaration for rtModel */
typedef struct tag_RTM_uc3_preparation1_2017_T RT_MODEL_uc3_preparation1_201_T;

#endif                                 /* RTW_HEADER_uc3_preparation1_2017_types_h_ */

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
