/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [7:0] _03_;
  wire [6:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_0z;
  wire [35:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [22:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z[2] ? 1'h1 : celloutsig_0_1z[2];
  assign celloutsig_1_7z = _00_ ? celloutsig_1_0z[2] : celloutsig_1_0z[6];
  assign celloutsig_1_18z = celloutsig_1_12z ? celloutsig_1_0z[5] : celloutsig_1_11z;
  assign celloutsig_0_8z = !(1'h1 ? celloutsig_0_3z : in_data[57]);
  assign celloutsig_0_14z = !(celloutsig_0_3z ? celloutsig_0_10z[0] : celloutsig_0_10z[31]);
  assign celloutsig_1_19z = ~(celloutsig_1_0z[2] | celloutsig_1_4z[2]);
  reg [6:0] _12_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_2z[5:4], in_data[92:91], 2'h3, celloutsig_0_0z };
  assign { _02_, _04_[5:2], celloutsig_0_18z[1:0] } = _12_;
  reg [10:0] _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 11'h000;
    else _13_ <= { celloutsig_1_1z[4:0], celloutsig_1_1z };
  assign { _05_[10:8], _00_, _05_[6:1], _01_ } = _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_1_0z[5], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[85:76] < in_data[19:10];
  assign celloutsig_1_11z = { _03_[6:4], celloutsig_1_4z } < in_data[125:119];
  assign celloutsig_1_12z = { celloutsig_1_3z[1:0], celloutsig_1_7z } < { celloutsig_1_1z[1:0], celloutsig_1_11z };
  assign celloutsig_0_4z = { celloutsig_0_1z[3:2], 2'h3, celloutsig_0_3z } < { celloutsig_0_2z[6:4], in_data[92:91] };
  assign celloutsig_0_9z = in_data[22:15] < { in_data[57:53], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_5z[2], celloutsig_0_6z } < { 2'h3, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_16z = { 1'h1, celloutsig_0_12z[5:2], celloutsig_0_13z, celloutsig_0_14z } < { celloutsig_0_10z[15], in_data[13:12], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } | in_data[91:89];
  assign celloutsig_1_0z = in_data[183:177] | in_data[167:161];
  assign celloutsig_1_4z = celloutsig_1_3z[13:10] | celloutsig_1_3z[12:9];
  assign celloutsig_0_22z = { celloutsig_0_18z[2:1], celloutsig_0_16z, celloutsig_0_3z } ~^ celloutsig_0_5z[6:3];
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] ~^ celloutsig_1_0z[6:1];
  assign celloutsig_1_3z = { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } ~^ { in_data[109:101], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z[3:2] = in_data[4:3] ~^ in_data[43:42];
  assign { celloutsig_0_2z[5:4], celloutsig_0_2z[6] } = { celloutsig_0_1z[3:2], in_data[41] } ~^ { in_data[94:93], in_data[95] };
  assign { celloutsig_0_5z[7], celloutsig_0_5z[5:2], celloutsig_0_5z[6] } = { celloutsig_0_4z, celloutsig_0_2z[5:4], in_data[92:91], celloutsig_0_2z[6] } | { celloutsig_0_0z, celloutsig_0_2z[5:4], in_data[92:91], celloutsig_0_2z[6] };
  assign { celloutsig_0_12z[3:2], celloutsig_0_12z[5:4] } = { celloutsig_0_1z[3:2], celloutsig_0_4z, celloutsig_0_4z } | { _04_[3:2], _04_[5:4] };
  assign celloutsig_0_18z[6:2] = { _02_, _04_[5:2] } ~^ { celloutsig_0_2z[6:4], in_data[92:91] };
  assign { celloutsig_0_10z[5], celloutsig_0_10z[2:0], celloutsig_0_10z[35:15], celloutsig_0_10z[10:6] } = { celloutsig_0_6z[2], celloutsig_0_6z, in_data[34:14], in_data[9:6], celloutsig_0_0z } ~^ { celloutsig_0_5z[2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, in_data[92:84], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z[6:4], in_data[92:91], celloutsig_0_5z[7:3] };
  assign { _04_[6], _04_[1:0] } = { _02_, celloutsig_0_18z[1:0] };
  assign { _05_[7], _05_[0] } = { _00_, _01_ };
  assign { celloutsig_0_10z[14:11], celloutsig_0_10z[4:3] } = { in_data[13:10], celloutsig_0_6z[1:0] };
  assign { celloutsig_0_12z[6], celloutsig_0_12z[1:0] } = 3'h7;
  assign celloutsig_0_1z[1:0] = 2'h3;
  assign celloutsig_0_2z[3:0] = { in_data[92:91], 2'h3 };
  assign { celloutsig_0_5z[9:8], celloutsig_0_5z[1:0] } = 4'hf;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_16z };
endmodule
