
TWI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001da  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000024e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000028  00800060  00800060  0000024e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000024e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000280  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000050  00000000  00000000  000002bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000315  00000000  00000000  0000030c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000001a2  00000000  00000000  00000621  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000001d1  00000000  00000000  000007c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000a0  00000000  00000000  00000994  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002bd  00000000  00000000  00000a34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000114  00000000  00000000  00000cf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00000e05  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	1d c0       	rjmp	.+58     	; 0x3e <__bad_interrupt>
   4:	1c c0       	rjmp	.+56     	; 0x3e <__bad_interrupt>
   6:	1b c0       	rjmp	.+54     	; 0x3e <__bad_interrupt>
   8:	1a c0       	rjmp	.+52     	; 0x3e <__bad_interrupt>
   a:	19 c0       	rjmp	.+50     	; 0x3e <__bad_interrupt>
   c:	18 c0       	rjmp	.+48     	; 0x3e <__bad_interrupt>
   e:	17 c0       	rjmp	.+46     	; 0x3e <__bad_interrupt>
  10:	16 c0       	rjmp	.+44     	; 0x3e <__bad_interrupt>
  12:	15 c0       	rjmp	.+42     	; 0x3e <__bad_interrupt>
  14:	14 c0       	rjmp	.+40     	; 0x3e <__bad_interrupt>
  16:	13 c0       	rjmp	.+38     	; 0x3e <__bad_interrupt>
  18:	12 c0       	rjmp	.+36     	; 0x3e <__bad_interrupt>
  1a:	27 c0       	rjmp	.+78     	; 0x6a <__vector_13>
  1c:	42 c0       	rjmp	.+132    	; 0xa2 <__vector_14>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d2 e0       	ldi	r29, 0x02	; 2
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_clear_bss>:
  2a:	20 e0       	ldi	r18, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	01 c0       	rjmp	.+2      	; 0x34 <.do_clear_bss_start>

00000032 <.do_clear_bss_loop>:
  32:	1d 92       	st	X+, r1

00000034 <.do_clear_bss_start>:
  34:	a8 38       	cpi	r26, 0x88	; 136
  36:	b2 07       	cpc	r27, r18
  38:	e1 f7       	brne	.-8      	; 0x32 <.do_clear_bss_loop>
  3a:	02 d0       	rcall	.+4      	; 0x40 <main>
  3c:	cc c0       	rjmp	.+408    	; 0x1d6 <_exit>

0000003e <__bad_interrupt>:
  3e:	e0 cf       	rjmp	.-64     	; 0x0 <__vectors>

00000040 <main>:
//################################################################# Main routine
int main(void)
{	 
  
	// Initiate the TWI for ATTiny
	cli();  // Disable interrupts
  40:	f8 94       	cli
	usiTwiSlaveInit(SLAVE_ADDR_ATTINY);	// TWI slave init
  42:	84 e3       	ldi	r24, 0x34	; 52
  44:	05 d0       	rcall	.+10     	; 0x50 <usiTwiSlaveInit>
	sei();  // Re-enable interrupts
  46:	78 94       	sei
	
	
	
	// The data you want to be sent to 328p is saved in txbuffer[]
	// Ex:
	txbuffer[0] = 0x53;
  48:	83 e5       	ldi	r24, 0x53	; 83
  4a:	80 93 66 00 	sts	0x0066, r24
	
	while(1);
  4e:	ff cf       	rjmp	.-2      	; 0x4e <main+0xe>

00000050 <usiTwiSlaveInit>:

//############################################ initialize USI for TWI slave mode

void usiTwiSlaveInit(  uint8_t ownAddress)
{
  slaveAddress = ownAddress;
  50:	80 93 86 00 	sts	0x0086, r24

  // In Two Wire mode (USIWM1, USIWM0 = 1X), the slave USI will pull SCL
  // low when a start condition is detected or a counter overflow (only
  // for USIWM1, USIWM0 = 11).  This inserts a wait state. SCL is released
  // by the ISRs (USI_START_vect and USI_OVERFLOW_vect).
  DDR_USI |= ( 1 << PORT_USI_SCL ) | ( 1 << PORT_USI_SDA );	  // Set SCL and SDA as output
  54:	87 b3       	in	r24, 0x17	; 23
  56:	85 60       	ori	r24, 0x05	; 5
  58:	87 bb       	out	0x17, r24	; 23
  PORT_USI |= ( 1 << PORT_USI_SCL );  // Set SCL high
  5a:	c2 9a       	sbi	0x18, 2	; 24
  PORT_USI |= ( 1 << PORT_USI_SDA );  // Set SDA high
  5c:	c0 9a       	sbi	0x18, 0	; 24
  DDR_USI &= ~( 1 << PORT_USI_SDA );  // Set SDA as input
  5e:	b8 98       	cbi	0x17, 0	; 23
  USICR =
  60:	88 ea       	ldi	r24, 0xA8	; 168
  62:	8d b9       	out	0x0d, r24	; 13
       ( 1 << USISIE ) |       					// Enable Start Condition Interrupt
       ( 0 << USIOIE ) |       					// Disable Overflow Interrupt
       ( 1 << USIWM1 ) | ( 0 << USIWM0 ) |      // Set USI in Two-wire mode, no USI Counter overflow hold
       ( 1 << USICS1 ) | ( 0 << USICS0 ) | ( 0 << USICLK ) |       // Shift Register Clock Source = external, positive edge 4-Bit Counter Source = external, both edges
       ( 0 << USITC );       					// No toggle clock-port pin
  USISR = ( 1 << USI_START_COND_INT ) | ( 1 << USIOIF ) | ( 1 << USIPF ) | ( 1 << USIDC );  // clear all interrupt flags and reset overflow counter
  64:	80 ef       	ldi	r24, 0xF0	; 240
  66:	8e b9       	out	0x0e, r24	; 14
  68:	08 95       	ret

0000006a <__vector_13>:
}

//###################################################### USI Start Condition ISR

ISR( USI_START_VECTOR )
{
  6a:	1f 92       	push	r1
  6c:	0f 92       	push	r0
  6e:	0f b6       	in	r0, 0x3f	; 63
  70:	0f 92       	push	r0
  72:	11 24       	eor	r1, r1
  74:	8f 93       	push	r24
	overflowState = USI_SLAVE_CHECK_ADDRESS;			// Set default starting conditions for new TWI package
  76:	10 92 87 00 	sts	0x0087, r1
	DDR_USI &= ~( 1 << PORT_USI_SDA );					// Set SDA as input
  7a:	b8 98       	cbi	0x17, 0	; 23
	// Start detector will hold SCL low ) - if a Stop Condition arises then leave
	// The interrupt to prevent waiting forever - don't use USISR to test for Stop
	// Condition as in Application Note AVR312 because the Stop Condition Flag is
	// going to be set from the last TWI sequence
	
	while (	( PIN_USI & ( 1 << PIN_USI_SCL ) ) &&	!( ( PIN_USI & ( 1 << PIN_USI_SDA ) ) ));// SCL his high and SDA is low
  7c:	b2 9b       	sbis	0x16, 2	; 22
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__vector_13+0x1a>
  80:	b0 9b       	sbis	0x16, 0	; 22
  82:	fc cf       	rjmp	.-8      	; 0x7c <__vector_13+0x12>

	if ( !( PIN_USI & ( 1 << PIN_USI_SDA ) ) )
  84:	b0 99       	sbic	0x16, 0	; 22
  86:	03 c0       	rjmp	.+6      	; 0x8e <__vector_13+0x24>
		{	// A Stop Condition did not occur
		USICR =
  88:	88 ef       	ldi	r24, 0xF8	; 248
  8a:	8d b9       	out	0x0d, r24	; 13
  8c:	02 c0       	rjmp	.+4      	; 0x92 <__vector_13+0x28>
		( 0 << USITC );									// No toggle clock-port pin

		}
	else
		{	// A Stop Condition did occur
		USICR =
  8e:	88 ea       	ldi	r24, 0xA8	; 168
  90:	8d b9       	out	0x0d, r24	; 13
		( 1 << USIWM1 ) | ( 0 << USIWM0 ) |			    // Set USI in Two-wire mode, no USI Counter overflow hold
		( 1 << USICS1 ) | ( 0 << USICS0 ) | ( 0 << USICLK ) |		// 4-Bit Counter Source = external, both edges; Clock Source = external, positive edge
		( 0 << USITC );									// No toggle clock-port pin
		} 

	USISR =
  92:	80 ef       	ldi	r24, 0xF0	; 240
  94:	8e b9       	out	0x0e, r24	; 14
	( 1 << USI_START_COND_INT ) | ( 1 << USIOIF ) |	// Clear interrupt flags - resetting the Start Condition Flag will release SCL
	( 1 << USIPF ) |( 1 << USIDC ) |
	( 0x0 << USICNT0);								// Set USI to sample 8 bits (count 16 external SCL pin toggles)
}
  96:	8f 91       	pop	r24
  98:	0f 90       	pop	r0
  9a:	0f be       	out	0x3f, r0	; 63
  9c:	0f 90       	pop	r0
  9e:	1f 90       	pop	r1
  a0:	18 95       	reti

000000a2 <__vector_14>:

//################################################### ISR( USI_OVERFLOW_VECTOR )

ISR( USI_OVERFLOW_VECTOR )	// Handles all the communication. Only disabled when waiting for a new Start Condition.
{
  a2:	1f 92       	push	r1
  a4:	0f 92       	push	r0
  a6:	0f b6       	in	r0, 0x3f	; 63
  a8:	0f 92       	push	r0
  aa:	11 24       	eor	r1, r1
  ac:	2f 93       	push	r18
  ae:	3f 93       	push	r19
  b0:	8f 93       	push	r24
  b2:	9f 93       	push	r25
  b4:	ef 93       	push	r30
  b6:	ff 93       	push	r31
	uint8_t data=0;
	switch ( overflowState )
  b8:	80 91 87 00 	lds	r24, 0x0087
  bc:	82 30       	cpi	r24, 0x02	; 2
  be:	09 f4       	brne	.+2      	; 0xc2 <__vector_14+0x20>
  c0:	51 c0       	rjmp	.+162    	; 0x164 <__vector_14+0xc2>
  c2:	28 f4       	brcc	.+10     	; 0xce <__vector_14+0x2c>
  c4:	88 23       	and	r24, r24
  c6:	59 f0       	breq	.+22     	; 0xde <__vector_14+0x3c>
  c8:	81 30       	cpi	r24, 0x01	; 1
  ca:	99 f1       	breq	.+102    	; 0x132 <__vector_14+0x90>
  cc:	79 c0       	rjmp	.+242    	; 0x1c0 <__vector_14+0x11e>
  ce:	84 30       	cpi	r24, 0x04	; 4
  d0:	09 f4       	brne	.+2      	; 0xd4 <__vector_14+0x32>
  d2:	50 c0       	rjmp	.+160    	; 0x174 <__vector_14+0xd2>
  d4:	30 f1       	brcs	.+76     	; 0x122 <__vector_14+0x80>
  d6:	85 30       	cpi	r24, 0x05	; 5
  d8:	09 f4       	brne	.+2      	; 0xdc <__vector_14+0x3a>
  da:	53 c0       	rjmp	.+166    	; 0x182 <__vector_14+0xe0>
  dc:	71 c0       	rjmp	.+226    	; 0x1c0 <__vector_14+0x11e>
		{
//###### Address mode: check address and send ACK (and next USI_SLAVE_SEND_DATA) if OK, else reset USI
		case USI_SLAVE_CHECK_ADDRESS:
			if (USIDR == 0 || (USIDR & ~1) == slaveAddress)     // If adress is either 0 or own address		
  de:	8f b1       	in	r24, 0x0f	; 15
  e0:	88 23       	and	r24, r24
  e2:	49 f0       	breq	.+18     	; 0xf6 <__vector_14+0x54>
  e4:	8f b1       	in	r24, 0x0f	; 15
  e6:	20 91 86 00 	lds	r18, 0x0086
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	8e 7f       	andi	r24, 0xFE	; 254
  ee:	30 e0       	ldi	r19, 0x00	; 0
  f0:	82 17       	cp	r24, r18
  f2:	93 07       	cpc	r25, r19
  f4:	89 f4       	brne	.+34     	; 0x118 <__vector_14+0x76>
				{
				if (  USIDR & 0x01 )
  f6:	78 9b       	sbis	0x0f, 0	; 15
  f8:	04 c0       	rjmp	.+8      	; 0x102 <__vector_14+0x60>
					{
					overflowState = USI_SLAVE_SEND_DATA;		// Master Write Data Mode - Slave transmit
  fa:	81 e0       	ldi	r24, 0x01	; 1
  fc:	80 93 87 00 	sts	0x0087, r24
 100:	06 c0       	rjmp	.+12     	; 0x10e <__vector_14+0x6c>
					}
				else
					{
					overflowState = USI_SLAVE_REQUEST_DATA;		// Master Read Data Mode - Slave receive
 102:	84 e0       	ldi	r24, 0x04	; 4
 104:	80 93 87 00 	sts	0x0087, r24
					buffer_adr=0xFF; // Buffer position undefined
 108:	8f ef       	ldi	r24, 0xFF	; 255
 10a:	80 93 61 00 	sts	0x0061, r24
					} // end if
				SET_USI_TO_SEND_ACK();
 10e:	1f b8       	out	0x0f, r1	; 15
 110:	b8 9a       	sbi	0x17, 0	; 23
 112:	8e e7       	ldi	r24, 0x7E	; 126
 114:	8e b9       	out	0x0e, r24	; 14
 116:	54 c0       	rjmp	.+168    	; 0x1c0 <__vector_14+0x11e>
				}
			else
				{
				SET_USI_TO_TWI_START_CONDITION_MODE();
 118:	88 ea       	ldi	r24, 0xA8	; 168
 11a:	8d b9       	out	0x0d, r24	; 13
 11c:	80 e7       	ldi	r24, 0x70	; 112
 11e:	8e b9       	out	0x0e, r24	; 14
 120:	4f c0       	rjmp	.+158    	; 0x1c0 <__vector_14+0x11e>
//###################################### Master Write Data Mode - Slave transmit

		// Check reply and goto USI_SLAVE_SEND_DATA if OK, 
		// else reset USI
		case USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA:
			if ( USIDR )
 122:	8f b1       	in	r24, 0x0f	; 15
 124:	88 23       	and	r24, r24
 126:	29 f0       	breq	.+10     	; 0x132 <__vector_14+0x90>
				{
				SET_USI_TO_TWI_START_CONDITION_MODE();	// If NACK, the master does not want more data
 128:	88 ea       	ldi	r24, 0xA8	; 168
 12a:	8d b9       	out	0x0d, r24	; 13
 12c:	80 e7       	ldi	r24, 0x70	; 112
 12e:	8e b9       	out	0x0e, r24	; 14
				return;
 130:	47 c0       	rjmp	.+142    	; 0x1c0 <__vector_14+0x11e>
				}
	
		// From here we just drop straight into USI_SLAVE_SEND_DATA if the master sent an ACK
		case USI_SLAVE_SEND_DATA:
			if (buffer_adr == 0xFF) 		// No buffer position given, set buffer address to 0
 132:	80 91 61 00 	lds	r24, 0x0061
 136:	8f 3f       	cpi	r24, 0xFF	; 255
 138:	11 f4       	brne	.+4      	; 0x13e <__vector_14+0x9c>
				{
				buffer_adr=0;
 13a:	10 92 61 00 	sts	0x0061, r1
				}	
			USIDR = txbuffer[buffer_adr]; 	// Send data byte
 13e:	e0 91 61 00 	lds	r30, 0x0061
 142:	f0 e0       	ldi	r31, 0x00	; 0
 144:	ea 59       	subi	r30, 0x9A	; 154
 146:	ff 4f       	sbci	r31, 0xFF	; 255
 148:	80 81       	ld	r24, Z
 14a:	8f b9       	out	0x0f, r24	; 15
			
			buffer_adr++; 					// Increment buffer address for next byte
 14c:	80 91 61 00 	lds	r24, 0x0061
 150:	8f 5f       	subi	r24, 0xFF	; 255
 152:	80 93 61 00 	sts	0x0061, r24

			overflowState = USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA;
 156:	82 e0       	ldi	r24, 0x02	; 2
 158:	80 93 87 00 	sts	0x0087, r24
			SET_USI_TO_SEND_DATA( );
 15c:	b8 9a       	sbi	0x17, 0	; 23
 15e:	80 e7       	ldi	r24, 0x70	; 112
 160:	8e b9       	out	0x0e, r24	; 14
			break;
 162:	2e c0       	rjmp	.+92     	; 0x1c0 <__vector_14+0x11e>

		// Set USI to sample reply from master
		// Next USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA
		case USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA:
			overflowState = USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA;
 164:	83 e0       	ldi	r24, 0x03	; 3
 166:	80 93 87 00 	sts	0x0087, r24
			SET_USI_TO_READ_ACK( );
 16a:	1f b8       	out	0x0f, r1	; 15
 16c:	b8 98       	cbi	0x17, 0	; 23
 16e:	8e e7       	ldi	r24, 0x7E	; 126
 170:	8e b9       	out	0x0e, r24	; 14
			break;
 172:	26 c0       	rjmp	.+76     	; 0x1c0 <__vector_14+0x11e>
//######################################## Master Read Data Mode - Slave receive

		// Set USI to sample data from master,
		// Next USI_SLAVE_GET_DATA_AND_SEND_ACK
		case USI_SLAVE_REQUEST_DATA:
			overflowState = USI_SLAVE_GET_DATA_AND_SEND_ACK;
 174:	85 e0       	ldi	r24, 0x05	; 5
 176:	80 93 87 00 	sts	0x0087, r24
			SET_USI_TO_READ_DATA( );
 17a:	b8 98       	cbi	0x17, 0	; 23
 17c:	80 e7       	ldi	r24, 0x70	; 112
 17e:	8e b9       	out	0x0e, r24	; 14
			break;
 180:	1f c0       	rjmp	.+62     	; 0x1c0 <__vector_14+0x11e>

		// Copy data from USIDR and send ACK
		// Next USI_SLAVE_REQUEST_DATA
		case USI_SLAVE_GET_DATA_AND_SEND_ACK:
			data=USIDR; 					// Read data received
 182:	8f b1       	in	r24, 0x0f	; 15
			if (buffer_adr == 0xFF) 		// First access, read buffer position
 184:	90 91 61 00 	lds	r25, 0x0061
 188:	9f 3f       	cpi	r25, 0xFF	; 255
 18a:	41 f4       	brne	.+16     	; 0x19c <__vector_14+0xfa>
				{
				if(data<=buffer_size)		// Check if address within buffer size
 18c:	81 31       	cpi	r24, 0x11	; 17
 18e:	18 f4       	brcc	.+6      	; 0x196 <__vector_14+0xf4>
					{
					buffer_adr= data; 		// Set position as received
 190:	80 93 61 00 	sts	0x0061, r24
 194:	0e c0       	rjmp	.+28     	; 0x1b2 <__vector_14+0x110>
					}
				else
					{
					buffer_adr=0; 			// Set address to 0
 196:	10 92 61 00 	sts	0x0061, r1
 19a:	0b c0       	rjmp	.+22     	; 0x1b2 <__vector_14+0x110>
					}				
				}
			else 							// Ongoing access, receive data
				{
				rxbuffer[buffer_adr]=data; 				// Write data to buffer
 19c:	e0 91 61 00 	lds	r30, 0x0061
 1a0:	f0 e0       	ldi	r31, 0x00	; 0
 1a2:	ea 58       	subi	r30, 0x8A	; 138
 1a4:	ff 4f       	sbci	r31, 0xFF	; 255
 1a6:	80 83       	st	Z, r24
				buffer_adr++; 							// Increment buffer address for next write access
 1a8:	80 91 61 00 	lds	r24, 0x0061
 1ac:	8f 5f       	subi	r24, 0xFF	; 255
 1ae:	80 93 61 00 	sts	0x0061, r24
				}
				overflowState = USI_SLAVE_REQUEST_DATA;	// Next USI_SLAVE_REQUEST_DATA
 1b2:	84 e0       	ldi	r24, 0x04	; 4
 1b4:	80 93 87 00 	sts	0x0087, r24
				SET_USI_TO_SEND_ACK( );
 1b8:	1f b8       	out	0x0f, r1	; 15
 1ba:	b8 9a       	sbi	0x17, 0	; 23
 1bc:	8e e7       	ldi	r24, 0x7E	; 126
 1be:	8e b9       	out	0x0e, r24	; 14
			break;


		}// End switch
}// End ISR( USI_OVERFLOW_VECTOR )
 1c0:	ff 91       	pop	r31
 1c2:	ef 91       	pop	r30
 1c4:	9f 91       	pop	r25
 1c6:	8f 91       	pop	r24
 1c8:	3f 91       	pop	r19
 1ca:	2f 91       	pop	r18
 1cc:	0f 90       	pop	r0
 1ce:	0f be       	out	0x3f, r0	; 63
 1d0:	0f 90       	pop	r0
 1d2:	1f 90       	pop	r1
 1d4:	18 95       	reti

000001d6 <_exit>:
 1d6:	f8 94       	cli

000001d8 <__stop_program>:
 1d8:	ff cf       	rjmp	.-2      	; 0x1d8 <__stop_program>
