# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test1.x_ -DVCD -DVCD_FILE=test1.vcd --cc /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/constants.svh /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/memory.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/fetch.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/branch_control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/decode.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/execute.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/igen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/register_file.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/writeback.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/pd4.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/clockgen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/design_wrapper.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/test_pd.sv --exe /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/test_pd.cpp -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests -top-module top --Mdir /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test1.x_ +define+TEST_VECTOR=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test1.trace_ +define+LINE_COUNT=154 +define+PATTERN_FILE=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test1.pattern_ +define+PATTERN_LINE_COUNT=1371 +define+PATTERN_DUMP_FILE=_test1.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=_test1.vcd_ +define+TIMEOUT=50000"
S      2074 211500672  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/branch_control.sv"
S      2282 211500673  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/constants.svh"
S      9051 211500674  1763845046           0  1763845046           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/control.sv"
S      2491 211500675  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/decode.sv"
S      4799 211500677  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/execute.sv"
S      1456 211500678  1763838263           0  1763838263           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/fetch.sv"
S      2224 211500679  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/igen.sv"
S      8108 211500681  1763840391           0  1763840391           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/memory.sv"
S      6451 211500719  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/pd4.sv"
S      2256 211500720  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/register_file.sv"
S      1580 211500725  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/writeback.sv"
S       332 205749416  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/design_wrapper.sv"
S      1263 211500726  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/probes.svh"
T      4948 211500733  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop.cpp"
T      3576 211500734  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop.h"
T      2209 211500735  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop.mk"
T      1219 211500740  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       913 211500741  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       688 211500742  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 211500743  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1541 211500744  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1395 211500745  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290 211500746  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T     22969 211500747  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     59818 211500748  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      7469 211500749  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root.h"
T     41679 211500750  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 211500751  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T     79431 211500752  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     80823 211500753  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 211500754  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 211500755  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       467 211500756  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_h1e8fffb9__0__Slow.cpp"
T       620 211500757  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 211500758  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__pch.h"
T      4942 211500759  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1974 211500761  1763845077           0  1763845077           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 205749437  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/clockgen.sv"
S      1159 207654032  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/fields.h"
S      1197 208901545  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/pattern_check.h"
S      2280 207654033  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/pattern_dump.h"
S      6659 207654034  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/tasks.h"
S      1328 207654035  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/test_pd.sv"
S      1473 208901546  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/trace_dump.h"
S      1317 208901547  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/tracegen.v"
S  10869344 203033992  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 203034111  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 203034112  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
