<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6703688 - Relaxed silicon germanium platform for high speed CMOS electronics and high ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits"><meta name="DC.contributor" content="Eugene A. Fitzergald" scheme="inventor"><meta name="DC.contributor" content="Amberwave Systems Corporation" scheme="assignee"><meta name="DC.date" content="2001-7-16" scheme="dateSubmitted"><meta name="DC.description" content="Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to be either at the surface or buried, one can create high-speed digital and/or analog circuits. The planarization before the device epitaxial layers are deposited ensures a flat surface for state-of-the-art lithography."><meta name="DC.date" content="2004-3-9" scheme="issued"><meta name="DC.relation" content="US:4010045" scheme="references"><meta name="DC.relation" content="US:4710788" scheme="references"><meta name="DC.relation" content="US:4990979" scheme="references"><meta name="DC.relation" content="US:4997776" scheme="references"><meta name="DC.relation" content="US:5013681" scheme="references"><meta name="DC.relation" content="US:5155571" scheme="references"><meta name="DC.relation" content="US:5166084" scheme="references"><meta name="DC.relation" content="US:5177583" scheme="references"><meta name="DC.relation" content="US:5202284" scheme="references"><meta name="DC.relation" content="US:5207864" scheme="references"><meta name="DC.relation" content="US:5208182" scheme="references"><meta name="DC.relation" content="US:5212110" scheme="references"><meta name="DC.relation" content="US:5221413" scheme="references"><meta name="DC.relation" content="US:5241197" scheme="references"><meta name="DC.relation" content="US:5250445" scheme="references"><meta name="DC.relation" content="US:5285086" scheme="references"><meta name="DC.relation" content="US:5291439" scheme="references"><meta name="DC.relation" content="US:5298452" scheme="references"><meta name="DC.relation" content="US:5310451" scheme="references"><meta name="DC.relation" content="US:5316958" scheme="references"><meta name="DC.relation" content="US:5346848" scheme="references"><meta name="DC.relation" content="US:5374564" scheme="references"><meta name="DC.relation" content="US:5399522" scheme="references"><meta name="DC.relation" content="US:5413679" scheme="references"><meta name="DC.relation" content="US:5426069" scheme="references"><meta name="DC.relation" content="US:5426316" scheme="references"><meta name="DC.relation" content="US:5442205" scheme="references"><meta name="DC.relation" content="US:5461243" scheme="references"><meta name="DC.relation" content="US:5461250" scheme="references"><meta name="DC.relation" content="US:5462883" scheme="references"><meta name="DC.relation" content="US:5476813" scheme="references"><meta name="DC.relation" content="US:5479033" scheme="references"><meta name="DC.relation" content="US:5484664" scheme="references"><meta name="DC.relation" content="US:5523243" scheme="references"><meta name="DC.relation" content="US:5523592" scheme="references"><meta name="DC.relation" content="US:5534713" scheme="references"><meta name="DC.relation" content="US:5536361" scheme="references"><meta name="DC.relation" content="US:5540785" scheme="references"><meta name="DC.relation" content="US:5596527" scheme="references"><meta name="DC.relation" content="US:5617351" scheme="references"><meta name="DC.relation" content="US:5630905" scheme="references"><meta name="DC.relation" content="US:5659187" scheme="references"><meta name="DC.relation" content="US:5683934" scheme="references"><meta name="DC.relation" content="US:5698869" scheme="references"><meta name="DC.relation" content="US:5714777" scheme="references"><meta name="DC.relation" content="US:5728623" scheme="references"><meta name="DC.relation" content="US:5739567" scheme="references"><meta name="DC.relation" content="US:5759898" scheme="references"><meta name="DC.relation" content="US:5777347" scheme="references"><meta name="DC.relation" content="US:5786612" scheme="references"><meta name="DC.relation" content="US:5786614" scheme="references"><meta name="DC.relation" content="US:5792679" scheme="references"><meta name="DC.relation" content="US:5808344" scheme="references"><meta name="DC.relation" content="US:5847419" scheme="references"><meta name="DC.relation" content="US:5877070" scheme="references"><meta name="DC.relation" content="US:5891769" scheme="references"><meta name="DC.relation" content="US:5906708" scheme="references"><meta name="DC.relation" content="US:5906951" scheme="references"><meta name="DC.relation" content="US:5912479" scheme="references"><meta name="DC.relation" content="US:5943560" scheme="references"><meta name="DC.relation" content="US:5963817" scheme="references"><meta name="DC.relation" content="US:5966622" scheme="references"><meta name="DC.relation" content="US:5998807" scheme="references"><meta name="DC.relation" content="US:6013134" scheme="references"><meta name="DC.relation" content="US:6033974" scheme="references"><meta name="DC.relation" content="US:6033995" scheme="references"><meta name="DC.relation" content="US:6058044" scheme="references"><meta name="DC.relation" content="US:6059895" scheme="references"><meta name="DC.relation" content="US:6074919" scheme="references"><meta name="DC.relation" content="US:6096590" scheme="references"><meta name="DC.relation" content="US:6103559" scheme="references"><meta name="DC.relation" content="US:6107653" scheme="references"><meta name="DC.relation" content="US:6111267" scheme="references"><meta name="DC.relation" content="US:6117750" scheme="references"><meta name="DC.relation" content="US:6130453" scheme="references"><meta name="DC.relation" content="US:6133799" scheme="references"><meta name="DC.relation" content="US:6140687" scheme="references"><meta name="DC.relation" content="US:6143636" scheme="references"><meta name="DC.relation" content="US:6153495" scheme="references"><meta name="DC.relation" content="US:6154475" scheme="references"><meta name="DC.relation" content="US:6160303" scheme="references"><meta name="DC.relation" content="US:6162688" scheme="references"><meta name="DC.relation" content="US:6184111" scheme="references"><meta name="DC.relation" content="US:6191007" scheme="references"><meta name="DC.relation" content="US:6191432" scheme="references"><meta name="DC.relation" content="US:6194722" scheme="references"><meta name="DC.relation" content="US:6204529" scheme="references"><meta name="DC.relation" content="US:6207977" scheme="references"><meta name="DC.relation" content="US:6210988" scheme="references"><meta name="DC.relation" content="US:6218677" scheme="references"><meta name="DC.relation" content="US:6232138" scheme="references"><meta name="DC.relation" content="US:6235567" scheme="references"><meta name="DC.relation" content="US:6242324" scheme="references"><meta name="DC.relation" content="US:6249022" scheme="references"><meta name="DC.relation" content="US:6251755" scheme="references"><meta name="DC.relation" content="US:6261929" scheme="references"><meta name="DC.relation" content="US:6266278" scheme="references"><meta name="DC.relation" content="US:6271551" scheme="references"><meta name="DC.relation" content="US:6271726" scheme="references"><meta name="DC.relation" content="US:6291321" scheme="references"><meta name="DC.relation" content="US:6339232" scheme="references"><meta name="citation_reference" content="Amstrong et al., &quot;Design of Si/SiGe Heterojunction Complementary Metal-Oxide Semiconductor Transistors,&quot; IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764."><meta name="citation_reference" content="Armstrong, &quot;Technology for SiGe Heterostructures-Based CMOS Devices,&quot; Ph.D. Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science (Jun. 30, 1999)."><meta name="citation_reference" content="Augusto et al., &quot;Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,&quot; Thin Solid Films, vol. 294, No. 1-2, pp. 254-257 (Feb. 15, 1997)."><meta name="citation_reference" content="Barradas et al., &quot;RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,&quot; Modern Physics Letters B, 2001 (abstract)."><meta name="citation_reference" content="Borenstein et al., &quot;A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,&quot; Proceedings of the 1999 12&lt;th &gt;IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210."><meta name="citation_reference" content="Borenstein et al., “A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,” Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210."><meta name="citation_reference" content="Bouillon et al., &quot;Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study,&quot; IEEE, (1996) pp. 21.2.1-21.2.4."><meta name="citation_reference" content="Bouillon et al., “Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,” IEEE, (1996) pp. 21.2.1-21.2.4."><meta name="citation_reference" content="Bruel et al., &quot;(R)Smart Cut: A Promising New SOI Material Technology,&quot; Proceeding 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179."><meta name="citation_reference" content="Bruel et al., “®Smart Cut: A Promising New SOI Material Technology,” Proceeding 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179."><meta name="citation_reference" content="Bruel, &quot;Silicon on Insulator Material Technology,&quot; Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202."><meta name="citation_reference" content="Bufler et al., &quot;Hole transport in strained Si1-xGex alloys on si1-yGey substrates,&quot; Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602."><meta name="citation_reference" content="Burghartz et al., &quot;Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology&quot;, IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104."><meta name="citation_reference" content="Canaperi et al., &quot;Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films,&quot; Intern. Business Machines Corporation, USA, 2002 (abstract)."><meta name="citation_reference" content="Carlin et al., &quot;High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,&quot; IEEE (2000) pp. 1006-1011."><meta name="citation_reference" content="Chang et al., &quot;Selective Etching of SiGe/Si Heterostructures,&quot; Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204."><meta name="citation_reference" content="Cheng et al., &quot;Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates,&quot; IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323."><meta name="citation_reference" content="Cheng et al., &quot;Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,&quot; Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39."><meta name="citation_reference" content="Cullis et al., &quot;Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,&quot; Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931."><meta name="citation_reference" content="Currie et al., &quot;Carrier mobilities and process stability of strained S in0 and p-MOSFETs on SiGe virtual substrates,&quot; J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279."><meta name="citation_reference" content="Currie et al., &quot;Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing,&quot; vol. 72 No. 14, pp. 1718-1720, Feb. 1998."><meta name="citation_reference" content="Eaglesham et al., &quot;Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),&quot; Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946."><meta name="citation_reference" content="Feijoo et al., &quot;Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,&quot; Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496."><meta name="citation_reference" content="Fischetti et al., &quot;Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,&quot; J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252."><meta name="citation_reference" content="Fischetti, &quot;Long-range Coulomb interactions in small Si devices. Part II. Effective electromobility in thin-oxide structures,&quot; Journal of Applied Physics, vol. 89, No. 2 (Jan. 15 2001) pp. 1232-1250."><meta name="citation_reference" content="Fitzgerald et al., &quot;Dislocation dynamics in relaxed graded composition semiconductors,&quot; Materials Science and Engineering B67, (1999) pp. 53-61."><meta name="citation_reference" content="Fitzgerald et al., &quot;Relaxed GexSi1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,&quot; AT&amp;T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819."><meta name="citation_reference" content="Fitzgerald et al., &quot;Totally Relaxed GexSi1-x Layers with Low Threading Dislocation Densities Grown on Si Substrates,&quot; Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813."><meta name="citation_reference" content="Garone et al., &quot;Silicon vapor phase epitaxial growth catalysis by the presence of germane,&quot; Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277."><meta name="citation_reference" content="Gray and Meyer, &quot;Analysis and Design of Analog Integrated Circuits&quot;, John Wiley &amp; Sons, 1984, pp. 605-632."><meta name="citation_reference" content="Grützmacher et al., &quot;Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,&quot; Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533."><meta name="citation_reference" content="Hackbarth et al., &quot;Alternatives to Thick MBE-Grown Relaxed SiGe Buffers,&quot; Thin Solid Films, vol. 369, pp. 148-151 (2000)."><meta name="citation_reference" content="Hackbarth et al., &quot;Strain relieved SiGe buffers for Si-based heterostructures field-effect transistors,&quot; Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738."><meta name="citation_reference" content="Herzog et al., &quot;SiGe-based FETs: Buffer Issues and Device Results,&quot; Thin Solid Films, vol. 380, No. 1-2, pp. 36-41 Dec. 12, 2000."><meta name="citation_reference" content="Höck et al., &quot;Carrier mobilities in modulation doped Si1-xGex heterostructures with respect to FET applications,&quot; Thin Solid Films, vol. 336 (1998) pp. 141-144."><meta name="citation_reference" content="Höck et al., &quot;High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,&quot; Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922."><meta name="citation_reference" content="Höck et al., &quot;High performance 0.25 mum p-type Ge/SiGe MODFETs,&quot; Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889."><meta name="citation_reference" content="Höck et al., “High performance 0.25 μm p-type Ge/SiGe MODFETs,” Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889."><meta name="citation_reference" content="Huang et al., &quot;High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,&quot; Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682."><meta name="citation_reference" content="Huang et al., &quot;The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits&quot;, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul., 1998, pp. 1023-1036."><meta name="citation_reference" content="IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, &quot;Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates&quot;, pp. 330-331."><meta name="citation_reference" content="IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992), &quot;2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,&quot; pp. 136-140."><meta name="citation_reference" content="International Search Report for International Patent Application No. PCT/US02/03688, dated Feb. 7, 2002, 4 pages."><meta name="citation_reference" content="Ishikawa et al., &quot;Creation of Si-Ge-based SIMOX structures by low energy oxygen imlantation,&quot; Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17."><meta name="citation_reference" content="Ishikawa et al., &quot;SiGe-on-insulator substrate using SiGe alloy grown Si(001),&quot; Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985."><meta name="citation_reference" content="Ismail et al., &quot;Modulation-doped n-type Si/SiGe with Inverted Interface,&quot; Applied Physics Letters, 65(10), pp. 1248-1250 Sep. 5, 1994."><meta name="citation_reference" content="Ismail, &quot;Si/SiGe High-Speed Field-Effect Transistors,&quot; Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4."><meta name="citation_reference" content="Kearney et al., &quot;The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well,&quot; Semicond. Sci Technol., vol. 13 (1998) pp. 174-180."><meta name="citation_reference" content="Kim et al., &quot;A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier&quot;, IEEE Microwave and Guided Wave Lettes, vol. 8, No. 8, Aug. 1998, pp. 293-295."><meta name="citation_reference" content="Koester et al., &quot;Extremely High Transconductance Ge/Si0.4 p-MODFET&#39;s Grown by UHV-CVD,&quot; IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112."><meta name="citation_reference" content="Konig et al., &quot;Design Rules for N-Type SiGe Hetero FETs,&quot; Solid State Electronics, vol. 41, No. 10, pp. 1541-1547 Oct. 1, 1997."><meta name="citation_reference" content="König et al., &quot;p-Type Ge-channel MODFET&#39;s with High Transconductance Grown on Si Substrates,&quot; IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207."><meta name="citation_reference" content="König et al., &quot;SiGe HBTs and HFETs,&quot; Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602."><meta name="citation_reference" content="Kuznetsov et al., &quot;Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,&quot; J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995)."><meta name="citation_reference" content="Larson, &quot;Integrated Circuit Technology Options for RFIC&#39;s□Present Status and Future Directions&quot;, IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399."><meta name="citation_reference" content="Lee and Wong, &quot;CMOS RF Integrated Circuits at 5 GHz and Beyond&quot;, Proceedings of the IEEE, vol. 88, No. 10, Oct. 2000, pp. 1560-1571."><meta name="citation_reference" content="Lee et al., &quot;Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on si1-xGex/Si virtual substrates,&quot; Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346."><meta name="citation_reference" content="Lee et al., &quot;Strained Ge channel p-type MOSFETs fabricated on Si1-x/Si virtual substrates,&quot; Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5."><meta name="citation_reference" content="Leitz et al., &quot;Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,&quot; Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6."><meta name="citation_reference" content="Leitz et al., &quot;Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,&quot; Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736."><meta name="citation_reference" content="Leitz et al., &quot;Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex(x&lt;y) virtual substrates,&quot; Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248."><meta name="citation_reference" content="Li et al., &quot;Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,&quot; J. Vac. Sci. Technol., A vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033."><meta name="citation_reference" content="Lu et al., &quot;High Performance 0.1 mum Gate-Length P-Type SiGe MODFET&#39;s and MOS-MODFET&#39;s&quot;, IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652."><meta name="citation_reference" content="Lu et al., “High Performance 0.1 μm Gate-Length P-Type SiGe MODFET&#39;s and MOS-MODFET&#39;s”, IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652."><meta name="citation_reference" content="M. Kummer et al., &quot;Low energy plasma enhanced chemical vapor deposition,&quot; Materials Science and Engineering B89 (2002) pp. 288-295."><meta name="citation_reference" content="Maiti et al., &quot;Strained-Si Heterostructures Field Effect Transistors,&quot; Semicond. Sci. Technol., vol. 13, pp. 1225-1246 (1998)."><meta name="citation_reference" content="Maszara, &quot;Silicon-On-Insulator by Wafer Bonding: A Review,&quot; Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 341-347."><meta name="citation_reference" content="Meyerson et al., &quot;Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,&quot; Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557."><meta name="citation_reference" content="Mizuno et al., &quot;Advance SOI-MOSFETs with Strained-SI Channel for High Speed CMOS-Electron/Hole Mobility Enhancement,&quot; 2002 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, (Jun. 13-15), IEEE New York, NY, pp. 210-211."><meta name="citation_reference" content="Mizuno et al., &quot;Electron and Hold Mobility Enhancement in Strained-Si MOSFET&#39;s on SiGe-On-Insulator Substrates Fabricated by SIMOX Technology,&quot; IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232."><meta name="citation_reference" content="Mizuno et al., &quot;High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,&quot; IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936."><meta name="citation_reference" content="Nayak et al., &quot;High-Mobility Strained-Si PMOSFET&#39;s&quot;; IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1709-1716."><meta name="citation_reference" content="O&#39;Neill et al., &quot;SiGe Virtual Substrate N-Channel Heterojunction MOSFETs,&quot; Semicond. Sci. Technol., vol. 14, pp. 784-789 (1999)."><meta name="citation_reference" content="Papananos, &quot;Radio-Frequency Microelectronic Circuits for Telecommunications Applications&quot;, Kluwer Academic Publishers, 1999, pp. 115-117, 188-193."><meta name="citation_reference" content="Parker et al., &quot;SiGe Heterostructures CMOS Circuits and Applications&quot;, Solid-State Electronics, vol. 43, pp. 1497-1506 (1996)."><meta name="citation_reference" content="Ransom et al., &quot;Gate-Self-Aligned n-channel and p-channel Germanium MOSFET&#39;s,&quot; IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) p. 2695."><meta name="citation_reference" content="Reinking et al., &quot;Fabrication of high-mobility Ge p-channel MOSFETs on substrates,&quot; Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504."><meta name="citation_reference" content="Rim et al., &quot;Enhanced Hole Mobilities in Surface-channel Strained Si p-MOSFETs&quot;; 1995 IEEE, pp. 517-520."><meta name="citation_reference" content="Rim et al., &quot;Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET&#39;s&quot;; IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415."><meta name="citation_reference" content="Rim et al., &quot;Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET&#39;s,&quot; IEEE Transactions on Electron Devices, vol. 47, No. 7, pp. 1406-1415 (Jul. 2000)."><meta name="citation_reference" content="Rim, &quot;Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors&quot;, PhD Thesis, Stanford University, 1999; pp. 1-184."><meta name="citation_reference" content="Robbins et al., &quot;A model for heterogeneous growth of Si1-xGex films for hydrides,&quot; Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732."><meta name="citation_reference" content="Sadek et al., &quot;Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductors Transistors,&quot; IEEE Trans. Electron Devices, Aug. 1996, pp. 1224-1232."><meta name="citation_reference" content="Schäffler, &quot;High-Mobility Si and Ge Structures,&quot; Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549."><meta name="citation_reference" content="Sugimoto and Ueno, &quot;A 2V, 500 MHz and 3V, 920 MHz Lower-Power Current-Mode 0.6 □m CMOS VCO Circuit&quot;, IEICE Trans. Electron., vol. E82-C, No. 7, Jul. 1999, pp. 1327-1329."><meta name="citation_reference" content="Ternent et al., &quot;Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits&quot;, IEEE Oct. 2000, pp. 38-43."><meta name="citation_reference" content="Tweet et al., &quot;Factors determining the composition of strained GeSi layers grown with disilane and germane,&quot; Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581."><meta name="citation_reference" content="Usami et al., &quot;Spectroscopic study of Si-based quantum wells with neighboring confinement structure,&quot; Semicon. Sci. Technol., 1997 (abstract)."><meta name="citation_reference" content="Welser et al., &quot;Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,&quot; IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102."><meta name="citation_reference" content="Welser et al., &quot;Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,&quot; IEDM, pp. 545-548 (1993)."><meta name="citation_reference" content="Welser et al., &quot;NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,&quot; IEEE, pp. 1000-1002 (1992)."><meta name="citation_reference" content="Welser, &quot;The Application of Strained-Silicon/Relaxed-Silicon Germanium Heterostructures to Metal-Oxide-Semiconductors Field-Effect Transistors,&quot; Ph.D. Thesis, Stanford University Dept. of Electrica Engineering (1994)."><meta name="citation_reference" content="Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, pp. 384-386 (1986)."><meta name="citation_reference" content="Xie et al., &quot;Semiconductor Surface Roughness: Dependence on Sign and Magnitude on Bulk Strain,&quot; The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009."><meta name="citation_reference" content="Xie et al., &quot;Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy,&quot; Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264."><meta name="citation_reference" content="Xie, &quot;SiGe Field effect transistors,&quot; Materials Science and Engineering, vol. 25 (1999) pp. 89-121."><meta name="citation_reference" content="Yeo et al., &quot;Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,&quot; IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163."><meta name="citation_reference" content="Zhang et al., &quot;Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques,&quot; Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28."><meta name="citation_patent_number" content="US:6703688"><meta name="citation_patent_application_number" content="US:09/906,200"><link rel="canonical" href="http://www.google.com/patents/US6703688"/><meta property="og:url" content="http://www.google.com/patents/US6703688"/><meta name="title" content="Patent US6703688 - Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits"/><meta name="description" content="Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to be either at the surface or buried, one can create high-speed digital and/or analog circuits. The planarization before the device epitaxial layers are deposited ensures a flat surface for state-of-the-art lithography."/><meta property="og:title" content="Patent US6703688 - Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("gZ3tU7ShBMfOsAT0pYDYCQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("LUX"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("gZ3tU7ShBMfOsAT0pYDYCQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("LUX"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6703688?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6703688"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=DQJlBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6703688&amp;usg=AFQjCNG9JslgrX0MNoRhl8rODnQ_FiwGPw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6703688.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6703688.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6703688" style="display:none"><span itemprop="description">Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to be...</span><span itemprop="url">http://www.google.com/patents/US6703688?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6703688 - Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6703688 - Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits" title="Patent US6703688 - Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6703688 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/906,200</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 9, 2004</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jul 16, 2001</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 2, 2001</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7256142">US7256142</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7501351">US7501351</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040161947">US20040161947</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050077511">US20050077511</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09906200, </span><span class="patent-bibdata-value">906200, </span><span class="patent-bibdata-value">US 6703688 B1, </span><span class="patent-bibdata-value">US 6703688B1, </span><span class="patent-bibdata-value">US-B1-6703688, </span><span class="patent-bibdata-value">US6703688 B1, </span><span class="patent-bibdata-value">US6703688B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Eugene+A.+Fitzergald%22">Eugene A. Fitzergald</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Amberwave+Systems+Corporation%22">Amberwave Systems Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6703688.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6703688.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6703688.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (101),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (98),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (15),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (56),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6703688&usg=AFQjCNElX-XttfhjZwPqWcn9ablipl6Vkg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6703688&usg=AFQjCNGYfZn-CwcFRAHIGULqw9J8fPPFrw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6703688B1%26KC%3DB1%26FT%3DD&usg=AFQjCNHMS4MzYVJn95G4r1erXQeYeMeFUw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55225363" lang="EN" load-source="patent-office">Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits</invention-title></span><br><span class="patent-number">US 6703688 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50633885" lang="EN" load-source="patent-office"> <div class="abstract">Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to be either at the surface or buried, one can create high-speed digital and/or analog circuits. The planarization before the device epitaxial layers are deposited ensures a flat surface for state-of-the-art lithography.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(18)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6703688B1/US06703688-20040309-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6703688B1/US06703688-20040309-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(19)</span></span></div><div class="patent-text"><div mxw-id="PCLM8637146" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6703688-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A surface-channel transistor comprising:</div>
      <div class="claim-text">a substrate; </div>
      <div class="claim-text">a relaxed layer thereon, the relaxed layer having an average surface roughness of no more than 2 nm; </div>
      <div class="claim-text">a strained channel layer disposed above the relaxed layer; and </div>
      <div class="claim-text">a gate stack on the channel layer. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6703688-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The transistor of <claim-ref idref="US-6703688-B1-CLM-00001">claim 1</claim-ref>, wherein the relaxed layer comprises SiGe.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6703688-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The transistor of <claim-ref idref="US-6703688-B1-CLM-00002">claim 2</claim-ref>, further comprising a regrown SiGe layer on the relaxed layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6703688-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The transistor of <claim-ref idref="US-6703688-B1-CLM-00003">claim 3</claim-ref>, wherein the regrown layer has a thickness of less than approximately 0.5 μm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6703688-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The transistor of <claim-ref idref="US-6703688-B1-CLM-00003">claim 3</claim-ref>, wherein the regrown layer is substantially lattice-matched to the relaxed layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6703688-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The transistor of <claim-ref idref="US-6703688-B1-CLM-00003">claim 3</claim-ref>, wherein the regrown layer has a thickness of less than approximately 2 μm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6703688-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The transistor of <claim-ref idref="US-6703688-B1-CLM-00001">claim 1</claim-ref>, wherein the substrate comprises a series of graded-composition SiGe layers on a Si layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6703688-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The transistor of <claim-ref idref="US-6703688-B1-CLM-00001">claim 1</claim-ref>, further comprising a spacer layer between the channel layer and the gate stack.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6703688-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The transistor of <claim-ref idref="US-6703688-B1-CLM-00008">claim 8</claim-ref>, wherein spacer layer has a thickness less than 5 nm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6703688-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The transistor of <claim-ref idref="US-6703688-B1-CLM-00008">claim 8</claim-ref>, wherein the channel layer comprises Ge and the spacer layer consists essentially of Si.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6703688-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The transistor of <claim-ref idref="US-6703688-B1-CLM-00008">claim 8</claim-ref>, further comprising a surface strained layer between the spacer and the gate stack.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6703688-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The transistor of <claim-ref idref="US-6703688-B1-CLM-00008">claim 8</claim-ref>, wherein supply layer dopants are located in the spacer layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6703688-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The transistor of <claim-ref idref="US-6703688-B1-CLM-00012">claim 12</claim-ref>, wherein the supply layer dopants are implanted.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6703688-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The transistor of <claim-ref idref="US-6703688-B1-CLM-00008">claim 8</claim-ref>, wherein supply layer dopants are located below the strained channel layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6703688-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The transistor of <claim-ref idref="US-6703688-B1-CLM-00014">claim 14</claim-ref>, wherein the supply layer dopants are implanted.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6703688-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The transistor of <claim-ref idref="US-6703688-B1-CLM-00001">claim 1</claim-ref>, wherein the strained channel layer has a surface roughness less than approximately 0.77 nm.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6703688-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The transistor of <claim-ref idref="US-6703688-B1-CLM-00001">claim 1</claim-ref>, further comprising an insulator layer disposed beneath the channel layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6703688-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The transistor of <claim-ref idref="US-6703688-B1-CLM-00017">claim 17</claim-ref>, wherein the insulator layer comprises SiO<sub>2</sub>.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6703688-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The transistor of <claim-ref idref="US-6703688-B1-CLM-00001">claim 1</claim-ref>, wherein the substrate comprises Si.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54144866" lang="EN" load-source="patent-office" class="description">
    <heading>PRIORITY INFORMATION</heading> <p>This application claims priority from provisional application Ser. No. 60/273,112 filed Mar. 2, 2001.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>The invention relates to the field of relaxed SiGe platforms for high speed CMOS electronics and high speed analog circuits.</p>
    <p>Si CMOS as a platform for digital integrated circuits has progressed predictably through the industry roadmap. The progress is created through device miniaturization, leading to higher performance, greater reliability, and lower cost. However, new bottlenecks in data flow are appearing as the interconnection hierarchy is expanded. Although digital integrated circuits have progressed at unprecedented rates, analog circuitry has hardly progressed at all. Furthermore, it appears that in the near future, serious economic and technological issues will confront the progress of digital integrated circuits.</p>
    <p>The digital and communication chip markets need an enhancement to Si CMOS and the maturing roadmap. One promising candidate material that improves digital integrated circuit technology and introduces new analog integrated circuit possibilities is relaxed SiGe material on Si substrates. Relaxed SiGe alloys on Si can have thin layers of Si deposited on them, creating tension in the thin Si layers. Tensile Si layers have many advantageous properties for the basic device in integrated circuits, the metal-oxide field effect transistor (MOSFET). First, placing Si in tension increases the mobility of electrons moving parallel to the surface of the wafer, thus increasing the frequency of operation of the MOSFET and the associated circuit. Second, the band offset between the relaxed SiGe and the tensile Si will confine electrons in the Si layer. Therefore, in an electron channel device (n-channel), the channel can be removed from the surface or ‘buried’. This ability to spatially separate the charge carriers from scattering centers such as ionized impurities and the ‘rough’ oxide interface enables the production of low noise, high performance analog devices and circuits.</p>
    <p>A key development in this field was the invention of relaxed SiGe buffers with low threading dislocation densities. The key background inventions in this area are described in U.S. Pat. No. 5,442,205 issued to Brasen et al. and U.S. Pat. No. 6,107,653 issued to Fitzgerald. These patents define the current best methods of fabricating high quality relaxed SiGe.</p>
    <p>Novel device structures in research laboratories have been fabricated on early, primitive versions of the relaxed buffer. For example, strained Si, surface channel nMOSFETs have been created that show enhancements of over 60% in intrinsic gm with electron mobility increases of over 75% (Rim et al, IEDM 98 Tech. Dig. p. 707). Strained Si, buried channel devices demonstrating high transconductance and high mobility have also been fabricated (U. Konig, MRS Symposium Proceedings 533, 3 (1998)). Unfortunately, these devices possess a variety of problems with respect to commercialization. First, the material quality that is generally available is insufficient for practical utilization, since the surface of SiGe on Si becomes very rough as the material is relaxed via dislocation introduction. These dislocations are essential in the growth of relaxed SiGe layers on Si since they compensate for the stress induced by the lattice mismatch between the materials. For more than 10 years, researchers have tried to intrinsically control the surface morphology through epitaxial growth, but since the stress fields from the misfit dislocations affect the growth front, no intrinsic epitaxial solution is possible. The invention describes a method of planarization and regrowth that allows all devices on relaxed SiGe to possess a significantly flatter surface. This reduction in surface roughness increases the yield for fine-line lithography, thus enabling the manufacture of strained Si devices.</p>
    <p>A second problem with the strained Si devices made to date is that researchers have been concentrating on devices optimized for very different applications. The surface channel devices have been explored to enhance conventional MOSFET devices, whereas the buried channel devices have been constructed in ways that mimic the buried channel devices previously available only in III-V materials systems, like AlGaAs/GaAs. Recognizing that the Si manufacturing infrastructure needs a materials platform that is compatible with Si, scalable, and capable of being used in the plethora of Si integrated circuit applications, the disclosed invention provides a platform that allows both the enhancement of circuits based on Si CMOS, as well as the fabrication of analog circuits. Thus, high performance analog or digital systems can be designed with this platform. An additional advantage is that both types of circuits can be fabricated in the CMOS process, and therefore a combined, integrated digital/analog system can be designed as a single-chip solution.</p>
    <p>With these advanced SiGe material platforms, it is now possible to provide a variety of device and circuit topologies that take advantage of this new materials system. Exemplary embodiments of the invention describe structures and methods to fabricate advanced strained-layer Si devices, and structures and methods to create circuits based on a multiplicity of devices, all fabricated from the same starting material platform. Starting from the same material platform is key to minimizing cost as well as to allowing as many circuit topologies to be built on this platform as possible.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Accordingly, the invention provides a material platform of planarized relaxed SiGe with regrown device layers. The planarization and regrowth strategy allows device layers to have minimal surface roughness as compared to strategies in which device layers are grown without planarization. This planarized and regrown platform is a host for strained Si devices that can possess optimal characteristics for both digital and analog circuits. Structures and processes are described that allow for the fabrication of high performance digital logic or analog circuits, but the same structure can be used to host a combination of digital and analog circuits, forming a single system-on-chip.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a schematic block diagram of a structure including a relaxed SiGe layer epitaxially grown on a Si substrate;</p>
    <p>FIG. 2 is a schematic block diagram of an exemplary structure showing that the origin of the crosshatch pattern is the stress fields from injected misfit dislocations;</p>
    <p>FIG. 3 is a table showing surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates;</p>
    <p>FIGS. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention;</p>
    <p>FIGS. 5A-5D are schematic diagrams of the corresponding process flow and layer structure for a surface channel FET platform in accordance with the invention;</p>
    <p>FIGS. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention;</p>
    <p>FIGS. 7A-7D are schematic diagrams of a process flow for a surface channel MOSFET in accordance with the invention;</p>
    <p>FIGS. 8A and 8B are schematic block diagrams of surface channel devices with protective layers;</p>
    <p>FIGS. 9A and 9B are schematic block diagrams of surface channel devices with Si layers on Ge-rich layers for use in silicide formation;</p>
    <p>FIGS. 10 is schematic diagram of a buried channel MOSFET after device isolation in accordance with the invention;</p>
    <p>FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention;</p>
    <p>FIGS. 12A-12D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the top strained Si layer in accordance with the invention;</p>
    <p>FIGS. 13A-13D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the buried strained Si layer in accordance with the invention; and</p>
    <p>FIGS. 14A and 14B are schematic diagrams of surface and buried channel devices with Si<sub>1−y</sub>Ge<sub>y </sub>channels on a relaxed Si<sub>1−z</sub>Ge<sub>z </sub>layer.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>FIG. 1 is a schematic block diagram of a structure <b>100</b> including a relaxed SiGe layer epitaxially grown on a Si substrate <b>102</b>. In this structure, a compositionally graded buffer layer <b>104</b> is used to accommodate the lattice mismatch between the uniform SiGe layer <b>106</b> and the Si substrate. By spreading the lattice mismatch over a distance, the graded buffer minimizes the number of dislocations reaching the surface and thus provides a method for growing high-quality relaxed SiGe films on Si.</p>
    <p>Any method of growing a high-quality, relaxed SiGe layer on Si will produce roughness on the surface of the SiGe layer in a well-known crosshatch pattern. This crosshatch pattern is typically a few hundred angstroms thickness over distances of microns. Thus, the crosshatch pattern is a mild, undulating surface morphology with respect to the size of the electron or hole. For that reason, it is possible to create individual devices that achieve enhancements over their control Si device counterparts. However, commercialization of these devices requires injection of the material into the Si CMOS process environment to achieve low cost, high performance targets. This processing environment requires that the material and device characteristics have minimal impact on the manufacturing process. The crosshatch pattern on the surface of the wafer is one limiting characteristic of relaxed SiGe on Si that affects the yield and the ease of manufacture. Greater planarity is desired for high yield and ease in lithography.</p>
    <p>The origin of the crosshatch pattern is the stress fields from the injected misfit dislocations. This effect is depicted by the exemplary structure <b>200</b> shown in FIG. <b>2</b>. By definition, the dislocations must be introduced in order to accommodate the lattice-mismatch between the SiGe alloy and the Si substrate. The stress fields originate at the dislocations, and are terminated at the surface of the film. However, the termination at the surface creates crystal lattices that vary from place to place on the surface of the wafer. Since growth rate can be correlated to lattice constant size, different thicknesses of deposition occur at different points on the wafer. One may think that thick layer growth beyond the misfit dislocations will smooth the layer of these thickness differences. Unfortunately, the undulations on the surface have a relatively long wavelength; therefore, surface diffusion is typically not great enough to remove the morphology.</p>
    <p>FIG. 3 is a table that displays surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates. Note that the as-grown crosshatch pattern for relaxed Si<sub>0.8</sub>Ge<sub>0.2 </sub>buffers creates a typical roughness of approximately 7.9 nm. This average roughness increases as the Ge content in the relaxed buffer is increased. Thus, for any SiGe layer that is relaxed through dislocation introduction during growth, the surface roughness is unacceptable for state-of-the-art fabrication facilities. After the process in which the relaxed SiGe is planarized, the average roughness is less than 2 nm (typically 0.57 nm), and after device layer deposition, the average roughness is 0.77 nm with a 1.5 μm regrowth thickness. Therefore, after the complete structure is fabricated, over one order of magnitude of roughness reduction can be achieved.</p>
    <p>The regrowth device layers can be either greater than or less than the critical thickness of the regrowth layer. In general, in any lattice-mismatched epitaxial growth, thin layers can be deposited without fear of dislocation introduction at the interface. At a great enough thickness, any lattice-mismatch between the film and substrate will introduce misfit dislocations into the regrown heterostructure. These new dislocations can cause additional surface roughness. Thus, if the lattice-mismatch between the regrowth device layers and relaxed SiGe buffer is too great, the effort of planarizing the relaxed SiGe may be lost since massive dislocation introduction will roughen the surface.</p>
    <p>There are two distinct possibilities with respect to the regrowth thickness and the quality of surface. If the regrowth layers are very thin, then exact lattice matching of the regrowth layer composition and the relaxed buffer composition is not necessary. In this case, the surface roughness will be very low, approximately equal to the post-planarization flatness. However, in many applications for devices, the regrowth layer thickness will be 1-2 μm or more. For a 1% difference in Ge concentration between the relaxed SiGe and the regrowth layer, the critical thickness is approximately 0.5 μm. Thus, if optimal flatness is desired, it is best to keep the regrowth layer below approximately 0.5 μm unless excellent control of the uniformity of Ge concentration across the wafer is achieved. Although this composition matching is achievable in state-of-the-art tools, FIG. 3 shows that less precise matching, i.e., within 2% Ge, results in misfit dislocation introduction and introduction of a new crosshatch pattern. However, because the lattice mismatch is so small, the average roughness is still very low, approximately 0.77 nm. Thus, either lattice-matching or slight mismatch will result in excellent device layer surfaces for processing.</p>
    <p>It is also noted that the relaxed SiGe alloy with surface roughness may not necessarily be a uniform composition relaxed SiGe layer on a graded composition layer. Although this material layer structure has been shown to be an early example of high quality relaxed SiGe, there are some disadvantages to this structure. For example, SiGe alloys possess a much worse coefficient of thermal conductivity than pure Si. Thus, for electronic devices located at the surface, it may be relatively difficult to guide the heat away from the device areas due to the thick graded composition layer and uniform composition layer.</p>
    <p>Another exemplary embodiment of the invention, shown in FIGS. 4A-4D, solves this problem and creates a platform for high power SiGe devices. FIGS. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention. The structure is produced by first forming a relaxed uniform SiGe alloy <b>400</b> via a compositionally graded layer <b>402</b> on a Si substrate <b>404</b>. The SiGe layer <b>400</b> is then transferred to a second Si substrate <b>406</b> using conventional bonding. For example, the uniform SiGe alloy <b>400</b> on the graded layer <b>402</b> can be planarized to remove the crosshatch pattern, and that relaxed SiGe alloy can be bonded to the Si wafer. The graded layer <b>402</b> and the original substrate <b>404</b> can be removed by a variety of conventional processes. For example, one process is to grind the original Si substrate away and selectively etch to the SiGe, either by a controlled dry or wet etch, or by embedding an etch stop layer. The end result is a relaxed SiGe alloy <b>400</b> on Si without the thick graded layer. This structure is more suited for high power applications since the heat can be conducted away from the SiGe layer more efficiently.</p>
    <p>The bond and substrate removal technique can also be used to produce SiGe on insulator substrates, or SGOI. An SGOI wafer is produced using the same technique shown in FIGS. 4A-4D; however, the second substrate is coated with a SiO<sub>2 </sub>layer before bonding. In an alternative embodiment, both wafers can be coated with SiO<sub>2 </sub>to enable oxide-to-oxide bonding. The resulting structure after substrate removal is a high quality, relaxed SiGe layer on an insulating film. Devices built on this platform can utilize the performance enhancements of both strained Si and the SOI architecture.</p>
    <p>It will be appreciated that in the scenario where the SiGe layer is transferred to another host substrate, one may still need to planarize before regrowing the device layer structure. The SiGe surface can be too rough for state of the art processing due to the substrate removal technique. In this case, the relaxed SiGe is planarized, and the device layers are regrown on top of the high-quality relaxed SiGe surface.</p>
    <p>Planarization of the surface via mechanical or other physical methods is required to flatten the surface and to achieve CMOS-quality devices. However, the field effect transistors (FETs) that allow for enhanced digital and analog circuits are very thin, and thus would be removed by the planarization step. Thus, a first part of the invention is to realize that relaxed SiGe growth and planarization, followed by device layer regrowth, is key to creating a high-performance, high yield enhanced CMOS platform. FIGS. 5 and 6 show the process sequence and regrowth layers required to create embodiments of surface channel and buried channel FETs, respectively.</p>
    <p>FIGS. 5A-5D are schematic diagrams of a process flow and resulting layer structure in accordance with the invention. FIG. 5A shows the surface roughness <b>500</b>, which is typical of a relaxed SiGe alloy <b>502</b> on a substrate <b>504</b>, as an exaggerated wavy surface. Note that the substrate is labeled in a generic way, since the substrate could itself be Si, a relaxed compositionally graded SiGe layer on Si, or another material in which the relaxed SiGe has been transferred through a wafer bonding and removal technique. The relaxed SiGe alloy <b>502</b> is planarized (FIG. 5B) to remove the substantial roughness, and then device regrowth layers <b>506</b> are epitaxially deposited (FIG. <b>5</b>C). It is desirable to lattice-match the composition of the regrowth layer <b>506</b> as closely as possible to the relaxed SiGe <b>502</b>; however, a small amount of mismatch and dislocation introduction at the interface is tolerable since the surface remains substantially planar. For a surface channel device, a strained Si layer <b>508</b> of thickness less than 0.1 μm is then grown on top of the relaxed SiGe <b>502</b> with an optional sacrificial layer <b>510</b>, as shown in FIG. <b>5</b>D. The strained layer <b>508</b> is the layer that will be used as the channel in the final CMOS devices.</p>
    <p>FIGS. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention. In this structure, the regrowth layers <b>606</b> include a lattice matched SiGe layer <b>602</b>, a strained Si channel layer <b>608</b> with a thickness of less than 0.05 μm, a SiGe separation or spacer layer <b>612</b>, a Si gate oxidation layer <b>614</b>, and an optional sacrificial layer <b>610</b> used to protect the heterostructure during the initial device processing steps.</p>
    <p>Once the device structure has been deposited, the rest of the process flow for device fabrication is very similar to that of bulk Si. A simplified version of the process flow for a surface channel MOSFET in accordance with the invention is shown in FIGS. 7A-7D. This surface channel MOSFET contains a relaxed SiGe layer <b>700</b> and a strained Si layer <b>702</b>. The device isolation oxide <b>704</b>, depicted in FIG. 7A, is typically formed first. In this step, the SiN layer <b>706</b>, which is on top of a thin pad oxide layer <b>708</b>, serves as a hard mask for either local oxidation of silicon (LOCOS) or shallow trench isolation (STI). Both techniques use a thick oxide (relative to device dimensions) to provide a high threshold voltage between devices; however, STI is better suited for sub-quarter-micron technologies. FIG. 7B is a schematic of the device area after the gate oxide <b>716</b> growth and the shallow-source drain implant. The implant regions <b>710</b> are self-aligned by using a poly-Si gate <b>712</b> patterned with photoresist <b>714</b> as a masking layer. Subsequently, deep source-drain implants <b>718</b> are positioned using conventional spacer <b>720</b> formation and the device is electrically contacted through the formation of silicide <b>722</b> at the gate and silicide/germanides <b>724</b> at the source and drain (FIG. <b>7</b>C). FIG. 7D is a schematic of the device after the first level of metal interconnects <b>726</b> have been deposited and etched.</p>
    <p>Since there are limited-thickness layers on top of the entire structure, the removal of surface material during processing becomes more critical than with standard Si. For surface channel devices, the structure that is regrown consists primarily of nearly lattice-matched SiGe, and a thin surface layer of strained Si. Many of the processes that are at the beginning of a Si fabrication sequence strip Si from the surface. If the processing is not carefully controlled, the entire strained Si layer can be removed before the gate oxidation. The resulting device will be a relaxed SiGe channel FET and thus the benefits of a strained Si channel will not be realized.</p>
    <p>A logical solution to combat Si removal during initial processing is to make the strained Si layer thick enough to compensate for this removal. However, thick Si layers are not possible for two reasons. First, the enhanced electrical properties originate from the fact that the Si is strained and thick layers experience strain relief through the introduction of misfit dislocations. Second, the misfit dislocations themselves are undesirable in significant quantity, since they can scatter carriers and increase leakage currents in junctions.</p>
    <p>In order to prevent removal of strained Si layers at the surface, the cleaning procedures before gate oxidation must be minimized and/or protective layers must be applied. Protective layers are useful since their removal can be carefully controlled. Some examples of protective layers for surface channel devices are shown in FIGS. 8A and 8B. FIG. 8A shows a strained Si heterostructure of a relaxed SiGe layer <b>800</b> and a strained Si channel layer <b>802</b> protected by a surface layer <b>804</b> of SiGe. The surface SiGe layer <b>804</b> should have a Ge concentration similar to that of the relaxed SiGe layer <b>800</b> below, so that the thickness is not limited by critical thickness constraints. During the initial cleans, the SiGe sacrificial layer is removed instead of the strained Si channel layer. The thickness of the sacrificial layer can either be tuned to equal the removal thickness, or can be made greater than the removal thickness. In the latter case, the excess SiGe can be selectively removed before the gate oxidation step to reveal a clean, strained Si layer at the as grown thickness. If the particular fabrication facility prefers a Si terminated surface, a sacrificial Si layer may be deposited on top of the SiGe sacrificial cap layer.</p>
    <p>FIG. 8B shows a structure where a layer <b>806</b> of SiO<sub>2 </sub>and a surface layer <b>808</b> of either a poly-crystalline or an amorphous material are used as protective layers. In this method, an oxide layer is either grown or deposited after the epitaxial growth of the strained Si layer. Subsequently, a polycrystalline or amorphous layer of Si, SiGe, or Ge is deposited. These semiconductor layers protect the strained-Si layer in the same manner as a SiGe cap during the processing steps before gate oxidation. Prior to gate oxidation, the poly/amorphous and oxide layers are selectively removed. Although the sacrificial layers are shown as protection for a surface channel device, the same techniques can be employed in a buried channel heterostructure.</p>
    <p>Another way in which conventional Si processing is modified is during the source-drain silicide-germanide formation (FIG. <b>7</b>C). In conventional Si processing, a metal (typically Ti, Co, or Ni) is reacted with the Si and, through standard annealing sequences, low resistivity suicides are formed. However, in this case, the metal reacts with both Si and Ge simultaneously. Since the silicides have much lower free energy than the germanides, there is a tendency to form a silicide while the Ge is expelled. The expelled germanium creates agglomeration and increases the resistance of the contacts. This increase in series resistance offsets the benefits of the extra drive current from the heterostructure, and negates the advantages of the structure.</p>
    <p>Ti and Ni can form phases in which the Ge is not rejected severely, thus allowing the formation of a good contact. Co is much more problematic. However, as discussed above for the problem of Si removal, a protective layer(s) at the device epitaxy stage can be applied instead of optimizing the SiGe-metal reaction. For example, the strained Si that will become the surface channel can be coated with a high-Ge-content SiGe alloy (higher Ge content than the initial relaxed SiGe), followed by strained Si. Two approaches are possible using these surface contact layers. Both methods introduce thick Si at the surface and allow the conventional silicide technology to be practiced without encountering the problems with SiGe-metal reactions.</p>
    <p>The first approach, shown on a surface channel heterostructure <b>900</b> in FIG. 9A, uses a Ge-rich layer <b>906</b> thin enough that it is substantially strained. The layer <b>906</b> is provided on a strained Si channel layer <b>904</b> and relaxed SiGe layer <b>902</b>. In this case, if a subsequent Si layer <b>908</b> is beyond the critical thickness, the compressive Ge-rich layer <b>906</b> acts as a barrier to dislocations entering the strained Si channel <b>904</b>. This barrier is beneficial since dislocations do not adversely affect the silicide process; thus, their presence in the subsequent Si layer <b>908</b> is of no consequence. However, if the dislocations were to penetrate to the channel, there would be adverse effects on the device.</p>
    <p>A second approach, shown in FIG. 9B, is to allow a Ge-rich layer <b>910</b> to intentionally exceed the critical thickness, thereby causing substantial relaxation in the Ge-rich layer. In this scenario, an arbitrarily thick Si layer <b>912</b> can be applied on top of the relaxed Ge-rich layer. This layer will contain more defects than the strained channel, but the defects play no role in device operation since this Si is relevant only in the silicide reaction. In both cases, the process is free from the metal-SiGe reaction concerns, since the metal will react with Si-only. Once the silicide contacts have been formed, the rest of the sequence is a standard Si CMOS process flow, except that the thermal budget is carefully monitored since, for example, the silicide-germanicide (if that option is used) typically cannot tolerate as high a temperature as the conventional silicide. A major advantage of using Si/SiGe FET heterostructures to achieve enhanced performance is the compatibility with conventional Si techniques. Many of the processes are identical to Si CMOS processing, and once the front-end of the process, i.e., the processing of the Si/SiGe heterostructure, is complete, the entire back-end process is uninfluenced by the fact that Si/SiGe lies below.</p>
    <p>Even though the starting heterostructure for the buried channel device is different from that of the surface channel device, its process flow is very similar to the surface channel flow shown in FIGS. 7A-7D. FIG. 10 is a schematic block diagram of a buried channel MOSFET structure <b>1000</b> after the device isolation oxide <b>1016</b> has been formed using a SiN mask <b>1014</b>. In this case, the strained channel <b>1002</b> on a first SiGe layer <b>1010</b> is separated from the surface by the growth of another SiGe layer <b>1004</b>, followed by another Si layer <b>1006</b>. This Si layer is needed for the gate oxide <b>1008</b> since gate-oxide formation on SiGe produces a very high interface state density, thus creating non-ideal MOSFETs. One consequence of this Si layer, is that if it is too thick, a substantial portion of the Si layer will remain after the gate oxidation. Carriers can populate this residual Si layer, creating a surface channel in parallel with the desired buried channel and leading to deleterious device properties. Thus, the surface layer Si must be kept as thin as possible, typically less than 50 Åand ideally in the range of 5-15 Å.</p>
    <p>Another added feature that is necessary for a buried channel device is the supply layer implant. The field experienced in the vertical direction when the device is turned on is strong enough to pull carriers from the buried channel <b>1002</b> and force them to populate a Si channel <b>1006</b> near the Si/SiO<sub>2 </sub>interface <b>1012</b>, thus destroying any advantage of the buried channel. Thus, a supply layer of dopant must be introduced either in the layer <b>1004</b> between the buried channel and the top Si layer <b>1006</b>, or below the buried channel in the underlying SiGe <b>1010</b>. In this way, the device is forced on with little or no applied voltage, and turned off by applying a voltage (depletion mode device).</p>
    <p>FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention. The main process steps are shown in the boxes, and optional steps or comments are shown in the circles. The first three steps (<b>1100</b>, <b>1102</b>, <b>1104</b>) describe the fabrication of the strained silicon heterostructure. The sequence includes production of relaxed SiGe on Si, planarization of the SiGe, and regrowth of the device layers. Once the strained heterostructure is complete (<b>1106</b>), MOS fabrication begins with device isolation (<b>1112</b>) using either STI (<b>1110</b>) or LOCOS (<b>1108</b>). Before proceeding to the gate oxidation, buried channel devices undergo a supply and threshold implant (<b>1114</b>), and any protective layers applied to either a buried or surface channel heterostructure must be selectively removed (<b>1116</b>). The processing sequence after the gate oxidation (<b>1118</b>) is similar to conventional Si CMOS processing. These steps include gate deposition, doping, and definition (<b>1120</b>), self-aligned shallow source-drain implant (<b>1122</b>), spacer formation (<b>1124</b>), self-aligned deep source-drain implant (<b>1126</b>), salicide formation (<b>1128</b>), and pad isolation via metal deposition and etch (<b>1130</b>). The steps requiring significant alteration have been discussed.</p>
    <p>One particular advantage of the process of FIG. 11 is that it enables the use of surface channel and buried channel devices on the same platform. Consider FIGS. 12A-12D and FIGS. 13A-13D, which show a universal substrate layer configuration and a process that leads to the co-habitation of surface and buried channel MOSFETs on the same chip. The universal substrate is one in which both surface channel and buried channel devices can be fabricated. There are two possibilities in fabricating the surface channel device in this sequence, shown in FIGS. 12 and 13. The process flows for combining surface and buried channel are similar to the previous process described in FIG. <b>7</b>. Therefore, only the critical steps involved in exposing the proper gate areas are shown in FIGS. 12 and 13.</p>
    <p>FIGS. 12A and 13A depict the same basic heterostructure <b>1200</b>, <b>1300</b> for integrating surface channel and buried channel devices. There is a surface strained Si layer <b>1202</b>, <b>1302</b>, a SiGe spacer layer <b>1204</b>, <b>1304</b>, a buried strained Si layer <b>1206</b>, <b>1306</b>, and a relaxed platform of SiGe <b>1208</b>, <b>1308</b>. Two strained Si layers are necessary because the buried channel MOSFET requires a surface Si layer to form the gate oxide and a buried Si layer to form the device channel. The figures also show a device isolation region <b>1210</b> that separates the buried channel device area <b>1212</b>, <b>1312</b> from the surface channel device area <b>1214</b>, <b>1314</b>.</p>
    <p>Unlike the buried channel device, a surface channel MOSFET only requires one strained Si layer. As a result, the surface channel MOSFET can be fabricated either in the top strained Si layer, as shown in FIGS. 12B-12D, or the buried Si layer channel, as shown in FIGS. 13B-13D. FIG. 12B is a schematic diagram of a surface channel gate oxidation <b>1216</b> in the top Si layer <b>1202</b>. In this scenario, a thicker top Si layer is desired, since after oxidation, a residual strained Si layer must be present to form the channel. FIG. 12B also shows a possible position for the buried channel supply implant <b>1218</b>, which is usually implanted before the buried channel gate oxide is grown. Since the top Si layer is optimized for the surface channel device, it may be necessary to strip some of the top strained Si in the regions <b>1220</b> where buried channel devices are being created, as shown in FIG. <b>12</b>C. This removal is necessary in order to minimize the surface Si thickness after gate oxide <b>1222</b> formation (FIG. <b>12</b>D), and thus avoid the formation of a parallel device channel.</p>
    <p>When a surface channel MOSFET is formed in the buried strained Si layer, the top strained Si layer can be thin, i.e., designed optimally for the buried channel MOSFET. In FIG. 13B, the top strained Si and SiGe layers are removed in the region <b>1312</b> where the surface channel MOSFETs are formed. Because Si and SiGe have different properties, a range of selective removal techniques can be used, such as wet or dry chemical etching. Selective oxidation can also be used since SiGe oxidizes at much higher rates than Si, especially under wet oxidation conditions. FIG. 13C shows the gate oxidation <b>1314</b> of the surface channel device as well as the supply layer implant <b>1316</b> for the buried channel device. Finally, FIG. 13D shows the position of the buried channel gate oxide <b>1318</b>. No thinning of the top Si layer is required prior to the oxidation since the epitaxial thickness is optimized for the buried channel device. Subsequent to these initial steps, the processing for each device proceeds as previously described.</p>
    <p>Another key step in the process is the use of a localized implant to create the supply layer needed in the buried channel device. In a MOSFET structure, when the channel is turned on, large vertical fields are present that bring carriers to the surface. The band offset between the Si and SiGe that confines the electrons in the buried strained Si layer is not large enough to prevent carriers from being pulled out of the buried channel. Thus, at first, the buried channel MOSFET would appear useless. However, if enough charge were present in the top SiGe layer, the MOSFET would become a depletion-mode device, i.e. normally on and requiring bias to turn off the channel. In the surface/buried channel device platform, a supply layer implant can be created in the regions where the buried channel will be fabricated, thus easing process integration. If for some reason the supply layer implant is not possible, note that the process shown in FIG. 11 in which the surface channel is created on the buried Si layer is an acceptable process, since the dopant can be introduced into the top SiGe layer during epitaxial growth. The supply layer is then removed from the surface channel MOSFET areas when the top SiGe and strained Si layers are selectively etched away.</p>
    <p>In the processes described in FIGS. 10, <b>12</b> and <b>13</b>, it is assumed that the desire is to fabricate a buried channel MOSFET. If the oxide of the buried channel device is removed, one can form a buried channel device with a metal gate (termed a MODFET or HEMT). The advantage of this device is that the transconductance can be much higher since there is a decrease in capacitance due to the missing oxide. However, there are two disadvantages to using this device. First, all thermal processes after gate definition have to be extremely low temperature, otherwise the metal will react with the semiconductor, forming an alloyed gate with a very low, or non-existent, barrier. Related to this issue is the second disadvantage. Due to the low thermal budget, the source and drain formation and contacts are typically done before the gate definition. Inverting these steps prevents the gate from being self-aligned to the source and drain, thus increasing the series resistance between the gate and the source and drain. Therefore, with a carefully designed buried channel MOSFET, the self-aligned nature can be a great advantage in device performance. Another benefit of the MOSFET structure is that the gate leakage is very low.</p>
    <p>The combination of buried n-channel structures with n and p type surface channel MOSFETs has been emphasized heretofore. It is important to also emphasize that in buried n-channel devices as well as in surface channel devices, the channels need not be pure Si. Si<sub>1−y</sub>Ge<sub>y </sub>channels can be used to increase the stability during processing. FIGS. 14A and 14B are schematic diagrams of surface <b>1400</b> and buried <b>1450</b> channel devices with Si<sub>1−y</sub>Ge<sub>y </sub>channels <b>1402</b> on a relaxed Si<sub>1−z</sub>Ge<sub>z </sub>layer <b>1404</b>. The devices are shown after salicidation and thus contain a poly-Si gate <b>1410</b>, gate oxide <b>1408</b>, silicide regions <b>1412</b>, spacers <b>1414</b>, and doped regions <b>1416</b>. In the surface channel device <b>1400</b>, a thin layer <b>1406</b> of Si must be deposited onto the Si<sub>1−y</sub>Ge<sub>y </sub>layer <b>1402</b> to form the gate oxide <b>1408</b>, as previously described for buried channel devices. In the buried Si<sub>1−y</sub>Ge<sub>y </sub>channel device <b>1450</b>, the device layer sequence is unchanged and consists of a buried strained channel <b>1402</b>, a SiGe spacer layer <b>1418</b>, and a surface Si layer <b>1420</b> for oxidation.</p>
    <p>To maintain tensile strain in the channel of an nMOS device, the lattice constant of the channel layer must be less than that of the relaxed SiGe layer, i.e., y must be less than z. Since n-channel devices are sensitive to alloy scattering, the highest mobilities result when the Ge concentration in the channel is low. In order to have strain on this channel layer at a reasonable critical thickness, the underlying SiGe should have a Ge concentration in the range of 10-50%.</p>
    <p>Experimental data indicates that p channels are less sensitive to alloy scattering. Thus, surface MOSFETs with alloy channels are also possible. In addition, the buried channel devices can be p-channel devices simply by having the Ge concentration in the channel, y, greater than the Ge concentration in the relaxed SiGe alloy, z, and by switching the supply dopant from n-type to p-type. This configuration can be used to form Ge channel devices when y=1 and 0.5&lt;z&lt;0.9.</p>
    <p>With the ability to mix enhancement mode surface channel devices (n and p channel, through implants as in typical Si CMOS technology) and depletion-mode buried channel MOSFETs and MODFETs, it is possible to create highly integrated digital/analog systems. The enhancement mode devices can be fabricated into high performance CMOS, and the regions of an analog circuit requiring the high performance low-noise depletion mode device can be fabricated in the buried channel regions. Thus, it is possible to construct optimal communication stages, digital processing stages, etc. on a single platform. These different regions are connected electrically in the backend of the Si CMOS chip, just as transistors are connected by the back-end technology today. Thus, the only changes to the CMOS process are some parameters in the processes in the fabrication facility, and the new material, but otherwise, the entire manufacturing process is transparent to the change. Thus, the economics favor such a platform for integrated Si CMOS systems on chip.</p>
    <p>Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4010045">US4010045</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 1976</td><td class="patent-data-table-td patent-date-value">Mar 1, 1977</td><td class="patent-data-table-td ">Ruehrwein Robert A</td><td class="patent-data-table-td ">Process for production of III-V compound crystals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4710788">US4710788</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 1986</td><td class="patent-data-table-td patent-date-value">Dec 1, 1987</td><td class="patent-data-table-td ">Licentia Patent-Verwaltungs-Gmbh</td><td class="patent-data-table-td ">Modulation doped field effect transistor with doped Six Ge1-x -intrinsic Si layering</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4990979">US4990979</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 1989</td><td class="patent-data-table-td patent-date-value">Feb 5, 1991</td><td class="patent-data-table-td ">Eurosil Electronic Gmbh</td><td class="patent-data-table-td ">Non-volatile memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4997776">US4997776</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 1990</td><td class="patent-data-table-td patent-date-value">Mar 5, 1991</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Complementary bipolar transistor structure and method for manufacture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5013681">US5013681</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 1989</td><td class="patent-data-table-td patent-date-value">May 7, 1991</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Navy</td><td class="patent-data-table-td ">Method of producing a thin silicon-on-insulator layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5155571">US5155571</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1990</td><td class="patent-data-table-td patent-date-value">Oct 13, 1992</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Having enhanced and equalized current carrier mobility</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5166084">US5166084</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 1991</td><td class="patent-data-table-td patent-date-value">Nov 24, 1992</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Process for fabricating a silicon on insulator field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5177583">US5177583</a></td><td class="patent-data-table-td patent-date-value">Jan 10, 1991</td><td class="patent-data-table-td patent-date-value">Jan 5, 1993</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Heterojunction bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5202284">US5202284</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 1989</td><td class="patent-data-table-td patent-date-value">Apr 13, 1993</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Selective and non-selective deposition of Si1-x Gex on a Si subsrate that is partially masked with SiO2</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5207864">US5207864</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Bell Communications Research</td><td class="patent-data-table-td ">Integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5208182">US5208182</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Kopin Corporation</td><td class="patent-data-table-td ">Dislocation density reduction in gallium arsenide on silicon heterostructures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5212110">US5212110</a></td><td class="patent-data-table-td patent-date-value">May 26, 1992</td><td class="patent-data-table-td patent-date-value">May 18, 1993</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Silicon-germanium</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5221413">US5221413</a></td><td class="patent-data-table-td patent-date-value">Apr 24, 1991</td><td class="patent-data-table-td patent-date-value">Jun 22, 1993</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Method for making low defect density semiconductor heterostructure and devices made thereby</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5241197">US5241197</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 1991</td><td class="patent-data-table-td patent-date-value">Aug 31, 1993</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Transistor provided with strained germanium layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5250445">US5250445</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 1992</td><td class="patent-data-table-td patent-date-value">Oct 5, 1993</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Discretionary gettering of semiconductor circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5285086">US5285086</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 1992</td><td class="patent-data-table-td patent-date-value">Feb 8, 1994</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Semiconductor devices with low dislocation defects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5291439">US5291439</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 1991</td><td class="patent-data-table-td patent-date-value">Mar 1, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Semiconductor memory cell and memory array with inversion layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5298452">US5298452</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 1992</td><td class="patent-data-table-td patent-date-value">Mar 29, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5310451">US5310451</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 1993</td><td class="patent-data-table-td patent-date-value">May 10, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of forming an ultra-uniform silicon-on-insulator layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5316958">US5316958</a></td><td class="patent-data-table-td patent-date-value">May 31, 1990</td><td class="patent-data-table-td patent-date-value">May 31, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of dopant enhancement in an epitaxial silicon layer by using germanium</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5346848">US5346848</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 1993</td><td class="patent-data-table-td patent-date-value">Sep 13, 1994</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method of bonding silicon and III-V semiconductor materials</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5374564">US5374564</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 1992</td><td class="patent-data-table-td patent-date-value">Dec 20, 1994</td><td class="patent-data-table-td ">Commissariat A L&#39;energie Atomique</td><td class="patent-data-table-td ">Process for the production of thin semiconductor material films</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5399522">US5399522</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 1993</td><td class="patent-data-table-td patent-date-value">Mar 21, 1995</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Method of growing compound semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5413679">US5413679</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1993</td><td class="patent-data-table-td patent-date-value">May 9, 1995</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Navy</td><td class="patent-data-table-td ">Method of producing a silicon membrane using a silicon alloy etch stop layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5426069">US5426069</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 1992</td><td class="patent-data-table-td patent-date-value">Jun 20, 1995</td><td class="patent-data-table-td ">Dalsa Inc.</td><td class="patent-data-table-td ">Implanting silicon substrate with germanium ions to form active alloy regions which are free from defects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5426316">US5426316</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 1994</td><td class="patent-data-table-td patent-date-value">Jun 20, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Having superlattices in collector and emitter region, each having alternating layers of silicon and silicon/germanium with germanium concentration decreasing in direction away from base layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5442205">US5442205</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 1993</td><td class="patent-data-table-td patent-date-value">Aug 15, 1995</td><td class="patent-data-table-td ">At&amp;T Corp.</td><td class="patent-data-table-td ">Monocrystalline silicon substrate covered by spatially graded epitaxial layer of germanium-silicon having no germanium at interface, for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5461243">US5461243</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 1993</td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Substrate for tensilely strained semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5461250">US5461250</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1992</td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">SiGe thin film or SOI MOSFET and method for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5462883">US5462883</a></td><td class="patent-data-table-td patent-date-value">Apr 11, 1994</td><td class="patent-data-table-td patent-date-value">Oct 31, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method of fabricating defect-free silicon on an insulating substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5476813">US5476813</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 1994</td><td class="patent-data-table-td patent-date-value">Dec 19, 1995</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Method of manufacturing a bonded semiconductor substrate and a dielectric isolated bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5479033">US5479033</a></td><td class="patent-data-table-td patent-date-value">May 27, 1994</td><td class="patent-data-table-td patent-date-value">Dec 26, 1995</td><td class="patent-data-table-td ">Sandia Corporation</td><td class="patent-data-table-td ">Complementary junction heterostructure field-effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5484664">US5484664</a></td><td class="patent-data-table-td patent-date-value">Jan 21, 1994</td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Hetero-epitaxially grown compound semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5523243">US5523243</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 1994</td><td class="patent-data-table-td patent-date-value">Jun 4, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Etching rectangular groove through layer of silicon and superlattice to expose silicon-germanium base layer, doping, and forming emitter, collector and base contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5523592">US5523592</a></td><td class="patent-data-table-td patent-date-value">Feb 1, 1994</td><td class="patent-data-table-td patent-date-value">Jun 4, 1996</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Layered structure forms light-emitting region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5534713">US5534713</a></td><td class="patent-data-table-td patent-date-value">May 20, 1994</td><td class="patent-data-table-td patent-date-value">Jul 9, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Silicon-germanium layers, relaxed layers alternating with layers under tensile and compressive strain</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5536361">US5536361</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 1995</td><td class="patent-data-table-td patent-date-value">Jul 16, 1996</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Solar cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5540785">US5540785</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 1994</td><td class="patent-data-table-td patent-date-value">Jul 30, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fabrication of defect free silicon on an insulating substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5596527">US5596527</a></td><td class="patent-data-table-td patent-date-value">Feb 13, 1995</td><td class="patent-data-table-td patent-date-value">Jan 21, 1997</td><td class="patent-data-table-td ">Nippon Steel Corporation</td><td class="patent-data-table-td ">Electrically alterable n-bit per cell non-volatile memory with reference cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5617351">US5617351</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">Apr 1, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Three-dimensional direct-write EEPROM arrays and fabrication methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5630905">US5630905</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">May 20, 1997</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Method of fabricating quantum bridges by selective etching of superlattice structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5659187">US5659187</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Aug 19, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Low defect density/arbitrary lattice constant heteroepitaxial layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5683934">US5683934</a></td><td class="patent-data-table-td patent-date-value">May 3, 1996</td><td class="patent-data-table-td patent-date-value">Nov 4, 1997</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Enhanced mobility MOSFET device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5698869">US5698869</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 1995</td><td class="patent-data-table-td patent-date-value">Dec 16, 1997</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Insulated-gate transistor having narrow-bandgap-source</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5714777">US5714777</a></td><td class="patent-data-table-td patent-date-value">Feb 19, 1997</td><td class="patent-data-table-td patent-date-value">Feb 3, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Si/SiGe vertical junction field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5728623">US5728623</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 1995</td><td class="patent-data-table-td patent-date-value">Mar 17, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Method of bonding a III-V group compound semiconductor layer on a silicon substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5739567">US5739567</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 1994</td><td class="patent-data-table-td patent-date-value">Apr 14, 1998</td><td class="patent-data-table-td ">Wong; Chun Chiu D.</td><td class="patent-data-table-td ">Highly compact memory device with nonvolatile vertical transistor memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5759898">US5759898</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 1996</td><td class="patent-data-table-td patent-date-value">Jun 2, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Production of substrate for tensilely strained semiconductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5777347">US5777347</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 1997</td><td class="patent-data-table-td patent-date-value">Jul 7, 1998</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Vertical CMOS digital multi-valued restoring logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5786612">US5786612</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 1996</td><td class="patent-data-table-td patent-date-value">Jul 28, 1998</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device comprising trench EEPROM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5786614">US5786614</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 1997</td><td class="patent-data-table-td patent-date-value">Jul 28, 1998</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Separated floating gate for EEPROM application</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5792679">US5792679</a></td><td class="patent-data-table-td patent-date-value">Aug 30, 1993</td><td class="patent-data-table-td patent-date-value">Aug 11, 1998</td><td class="patent-data-table-td ">Sharp Microelectronics Technology, Inc.</td><td class="patent-data-table-td ">Implanting mobility enhancing species into first region of low mobility semiconductor material, selectively oxidizing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5808344">US5808344</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 1997</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Single gate is shared by two transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5847419">US5847419</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1997</td><td class="patent-data-table-td patent-date-value">Dec 8, 1998</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Si-SiGe semiconductor device and method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5877070">US5877070</a></td><td class="patent-data-table-td patent-date-value">May 31, 1997</td><td class="patent-data-table-td patent-date-value">Mar 2, 1999</td><td class="patent-data-table-td ">Max-Planck Society</td><td class="patent-data-table-td ">Method for the transfer of thin layers of monocrystalline material to a desirable substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5891769">US5891769</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 1998</td><td class="patent-data-table-td patent-date-value">Apr 6, 1999</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for forming a semiconductor device having a heteroepitaxial layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5906708">US5906708</a></td><td class="patent-data-table-td patent-date-value">Dec 6, 1995</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">Lawrence Semiconductor Research Laboratory, Inc.</td><td class="patent-data-table-td ">Vapor depositing an etching-stop dielectric layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5906951">US5906951</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 1997</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Strained Si/SiGe layers on insulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5912479">US5912479</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 1997</td><td class="patent-data-table-td patent-date-value">Jun 15, 1999</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Heterojunction bipolar semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5943560">US5943560</a></td><td class="patent-data-table-td patent-date-value">Apr 19, 1996</td><td class="patent-data-table-td patent-date-value">Aug 24, 1999</td><td class="patent-data-table-td ">National Science Council</td><td class="patent-data-table-td ">Depositing polysilicon or poly-silicon-germanium on dielectric; polishing channels, depositing gate dielectric layer; low temperature deposition of silicon dioxide spacer; etching; depositing metal into contact holes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5963817">US5963817</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 1997</td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Bulk and strained silicon on insulator using local selective oxidation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5966622">US5966622</a></td><td class="patent-data-table-td patent-date-value">Oct 8, 1997</td><td class="patent-data-table-td patent-date-value">Oct 12, 1999</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Process for fabricating a device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5998807">US5998807</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 1997</td><td class="patent-data-table-td patent-date-value">Dec 7, 1999</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Integrated CMOS circuit arrangement and method for the manufacture thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6013134">US6013134</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 1998</td><td class="patent-data-table-td patent-date-value">Jan 11, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Advance integrated chemical vapor deposition (AICVD) for semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6033974">US6033974</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td patent-date-value">Mar 7, 2000</td><td class="patent-data-table-td ">Silicon Genesis Corporation</td><td class="patent-data-table-td ">Method for controlled cleaving process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6033995">US6033995</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1997</td><td class="patent-data-table-td patent-date-value">Mar 7, 2000</td><td class="patent-data-table-td ">Trw Inc.</td><td class="patent-data-table-td ">Inverted layer epitaxial liftoff process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6058044">US6058044</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 1998</td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Shielded bit line sensing scheme for nonvolatile semiconductor memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6059895">US6059895</a></td><td class="patent-data-table-td patent-date-value">May 13, 1999</td><td class="patent-data-table-td patent-date-value">May 9, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Intermetallic on dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6074919">US6074919</a></td><td class="patent-data-table-td patent-date-value">Jan 20, 1999</td><td class="patent-data-table-td patent-date-value">Jun 13, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method of forming an ultrathin gate dielectric</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6096590">US6096590</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Scalable MOS field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6103559">US6103559</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 1999</td><td class="patent-data-table-td patent-date-value">Aug 15, 2000</td><td class="patent-data-table-td ">Amd, Inc. (Advanced Micro Devices)</td><td class="patent-data-table-td ">Method of making disposable channel masking for both source/drain and LDD implant and subsequent gate fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6107653">US6107653</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 1998</td><td class="patent-data-table-td patent-date-value">Aug 22, 2000</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6111267">US6111267</a></td><td class="patent-data-table-td patent-date-value">May 4, 1998</td><td class="patent-data-table-td patent-date-value">Aug 29, 2000</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">First silicon layer, stressed silicon germanium layer and the second silicon layer are grown by selective epitaxy; ensures that the stressed layer grows without any defects in the active regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6117750">US6117750</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 1998</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">France Telecom</td><td class="patent-data-table-td ">Chemical vapour depositing a layer of single-crystal germanium on substrate of single crystal silicon using mixture of silicon and germenium precursor gases and maintaining the desired temperature and weight ratios</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6130453">US6130453</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 1999</td><td class="patent-data-table-td patent-date-value">Oct 10, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Flash memory structure with floating gate in vertical trench</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6133799">US6133799</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 1999</td><td class="patent-data-table-td patent-date-value">Oct 17, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Voltage controlled oscillator utilizing threshold voltage control of silicon on insulator MOSFETS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6140687">US6140687</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 1997</td><td class="patent-data-table-td patent-date-value">Oct 31, 2000</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">High frequency ring gate MOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6143636">US6143636</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 1998</td><td class="patent-data-table-td patent-date-value">Nov 7, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">High density flash memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6153495">US6153495</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 1998</td><td class="patent-data-table-td patent-date-value">Nov 28, 2000</td><td class="patent-data-table-td ">Intersil Corporation</td><td class="patent-data-table-td ">Advanced methods for making semiconductor devices by low temperature direct bonding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6154475">US6154475</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 1997</td><td class="patent-data-table-td patent-date-value">Nov 28, 2000</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Air Force</td><td class="patent-data-table-td ">Silicon-based strain-symmetrized GE-SI quantum lasers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6160303">US6160303</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 1998</td><td class="patent-data-table-td patent-date-value">Dec 12, 2000</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Monolithic inductor with guard rings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6162688">US6162688</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 1999</td><td class="patent-data-table-td patent-date-value">Dec 19, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method of fabricating a transistor with a dielectric underlayer and device incorporating same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6184111">US6184111</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td patent-date-value">Feb 6, 2001</td><td class="patent-data-table-td ">Silicon Genesis Corporation</td><td class="patent-data-table-td ">Pre-semiconductor process implant and post-process film separation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6191007">US6191007</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td patent-date-value">Feb 20, 2001</td><td class="patent-data-table-td ">Denso Corporation</td><td class="patent-data-table-td ">Method for manufacturing a semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6191432">US6191432</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 1997</td><td class="patent-data-table-td patent-date-value">Feb 20, 2001</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6194722">US6194722</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 1998</td><td class="patent-data-table-td patent-date-value">Feb 27, 2001</td><td class="patent-data-table-td ">Interuniversitair Micro-Elektronica Centrum, Imec, Vzw</td><td class="patent-data-table-td ">Method of fabrication of an infrared radiation detector and infrared detector device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6204529">US6204529</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 1999</td><td class="patent-data-table-td patent-date-value">Mar 20, 2001</td><td class="patent-data-table-td ">Hsing Lan Lung</td><td class="patent-data-table-td ">8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6207977">US6207977</a></td><td class="patent-data-table-td patent-date-value">Oct 21, 1998</td><td class="patent-data-table-td patent-date-value">Mar 27, 2001</td><td class="patent-data-table-td ">Interuniversitaire Microelektronica</td><td class="patent-data-table-td ">Vertical MISFET devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6210988">US6210988</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2000</td><td class="patent-data-table-td patent-date-value">Apr 3, 2001</td><td class="patent-data-table-td ">The Regents Of The University Of California</td><td class="patent-data-table-td ">Polycrystalline silicon germanium films for forming micro-electromechanical systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6218677">US6218677</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 1994</td><td class="patent-data-table-td patent-date-value">Apr 17, 2001</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">III-V nitride resonant tunneling</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6232138">US6232138</a></td><td class="patent-data-table-td patent-date-value">Nov 24, 1998</td><td class="patent-data-table-td patent-date-value">May 15, 2001</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Creating lattice-mismatched devices based on relaxed ingaas alloys.</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6235567">US6235567</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 1999</td><td class="patent-data-table-td patent-date-value">May 22, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Silicon-germanium bicmos on soi</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6242324">US6242324</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td ">The United States Of America As Represented By The Secretary Of The Navy</td><td class="patent-data-table-td ">Method for fabricating singe crystal materials over CMOS devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6249022">US6249022</a></td><td class="patent-data-table-td patent-date-value">Oct 22, 1999</td><td class="patent-data-table-td patent-date-value">Jun 19, 2001</td><td class="patent-data-table-td ">United Microelectronics Corp.</td><td class="patent-data-table-td ">Trench flash memory with nitride spacers for electron trapping</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6251755">US6251755</a></td><td class="patent-data-table-td patent-date-value">Apr 22, 1999</td><td class="patent-data-table-td patent-date-value">Jun 26, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High resolution dopant/impurity incorporation in semiconductors via a scanned atomic force probe</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6261929">US6261929</a></td><td class="patent-data-table-td patent-date-value">Feb 24, 2000</td><td class="patent-data-table-td patent-date-value">Jul 17, 2001</td><td class="patent-data-table-td ">North Carolina State University</td><td class="patent-data-table-td ">Methods of forming a plurality of semiconductor layers using spaced trench arrays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6266278">US6266278</a></td><td class="patent-data-table-td patent-date-value">Aug 8, 2000</td><td class="patent-data-table-td patent-date-value">Jul 24, 2001</td><td class="patent-data-table-td ">Sandisk Corporation</td><td class="patent-data-table-td ">Dual floating gate EEPROM cell array with steering gates shared adjacent cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6271551">US6271551</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 13, 1996</td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Si-Ge CMOS semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6271726">US6271726</a></td><td class="patent-data-table-td patent-date-value">Jan 10, 2000</td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td ">Conexant Systems, Inc.</td><td class="patent-data-table-td ">Wideband, variable gain amplifier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6291321">US6291321</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 1999</td><td class="patent-data-table-td patent-date-value">Sep 18, 2001</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6339232">US6339232</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 20, 2000</td><td class="patent-data-table-td patent-date-value">Jan 15, 2002</td><td class="patent-data-table-td ">Kabushika Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amstrong et al., "<a href='http://scholar.google.com/scholar?q="Design+of+Si%2FSiGe+Heterojunction+Complementary+Metal-Oxide+Semiconductor+Transistors%2C"'>Design of Si/SiGe Heterojunction Complementary Metal-Oxide Semiconductor Transistors,</a>" IEDM Technical Digest (1995 International Electron Devices Meeting) pp. 761-764.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Armstrong, "<a href='http://scholar.google.com/scholar?q="Technology+for+SiGe+Heterostructures-Based+CMOS+Devices%2C"'>Technology for SiGe Heterostructures-Based CMOS Devices,</a>" Ph.D. Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science (Jun. 30, 1999).</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Augusto et al., "<a href='http://scholar.google.com/scholar?q="Proposal+for+a+New+Process+Flow+for+the+Fabrication+of+Silicon-based+Complementary+MOD-MOSFETs+without+ion+Implantation%2C"'>Proposal for a New Process Flow for the Fabrication of Silicon-based Complementary MOD-MOSFETs without ion Implantation,</a>" Thin Solid Films, vol. 294, No. 1-2, pp. 254-257 (Feb. 15, 1997).</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Barradas et al., "<a href='http://scholar.google.com/scholar?q="RBS+analysis+of+MBE-grown+SiGe%2F%28001%29+Si+heterostructures+with+thin%2C+high+Ge+content+SiGe+channels+for+HMOS+transistors%2C"'>RBS analysis of MBE-grown SiGe/(001) Si heterostructures with thin, high Ge content SiGe channels for HMOS transistors,</a>" Modern Physics Letters B, 2001 (abstract).</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Borenstein et al., "<a href='http://scholar.google.com/scholar?q="A+New+Ultra-Hard+Etch-Stop+Layer+for+High+Precision+Micromachining%2C"'>A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,</a>" Proceedings of the 1999 12&lt;th &gt;IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Borenstein et al., "<a href='http://scholar.google.com/scholar?q="A+New+Ultra-Hard+Etch-Stop+Layer+for+High+Precision+Micromachining%2C"'>A New Ultra-Hard Etch-Stop Layer for High Precision Micromachining,</a>" Proceedings of the 1999 12th IEEE International Conference on Micro Electro Mechanical Systems (MEMs) (Jan. 17-21, 1999) pp. 205-210.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bouillon et al., "<a href='http://scholar.google.com/scholar?q="Search+for+the+optimal+channel+architecture+for+0.18%2F0.12+mum+bulk+CMOS+Experimental+study%2C"'>Search for the optimal channel architecture for 0.18/0.12 mum bulk CMOS Experimental study,</a>" IEEE, (1996) pp. 21.2.1-21.2.4.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bouillon et al., "<a href='http://scholar.google.com/scholar?q="Search+for+the+optimal+channel+architecture+for+0.18%2F0.12+%CE%BCm+bulk+CMOS+Experimental+study%2C"'>Search for the optimal channel architecture for 0.18/0.12 μm bulk CMOS Experimental study,</a>" IEEE, (1996) pp. 21.2.1-21.2.4.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bruel et al., "<a href='http://scholar.google.com/scholar?q="%28R%29Smart+Cut%3A+A+Promising+New+SOI+Material+Technology%2C"'>(R)Smart Cut: A Promising New SOI Material Technology,</a>" Proceeding 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bruel et al., "<a href='http://scholar.google.com/scholar?q="%C2%AESmart+Cut%3A+A+Promising+New+SOI+Material+Technology%2C"'>®Smart Cut: A Promising New SOI Material Technology,</a>" Proceeding 1995 IEEE International SOI Conference (Oct. 1995) pp. 178-179.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bruel, "<a href='http://scholar.google.com/scholar?q="Silicon+on+Insulator+Material+Technology%2C"'>Silicon on Insulator Material Technology,</a>" Electronic Letters, vol. 13, No. 14 (Jul. 6, 1995) pp. 1201-1202.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bufler et al., "<a href='http://scholar.google.com/scholar?q="Hole+transport+in+strained+Si1-xGex+alloys+on+si1-yGey+substrates%2C"'>Hole transport in strained Si1-xGex alloys on si1-yGey substrates,</a>" Journal of Applied Physics, vol. 84, No. 10 (Nov. 15, 1998) pp. 5597-5602.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Burghartz et al., "<a href='http://scholar.google.com/scholar?q="Microwave+Inductors+and+Capacitors+in+Standard+Multilevel+Interconnect+Silicon+Technology"'>Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology</a>", IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Canaperi et al., "<a href='http://scholar.google.com/scholar?q="Preparation+of+a+relaxed+Si-Ge+layer+on+an+insulator+in+fabricating+high-speed+semiconductor+devices+with+strained+epitaxial+films%2C"'>Preparation of a relaxed Si-Ge layer on an insulator in fabricating high-speed semiconductor devices with strained epitaxial films,</a>" Intern. Business Machines Corporation, USA, 2002 (abstract).</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Carlin et al., "<a href='http://scholar.google.com/scholar?q="High+Efficiency+GaAs-on-Si+Solar+Cells+with+High+Voc+Using+Graded+GeSi+Buffers%2C"'>High Efficiency GaAs-on-Si Solar Cells with High Voc Using Graded GeSi Buffers,</a>" IEEE (2000) pp. 1006-1011.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chang et al., "<a href='http://scholar.google.com/scholar?q="Selective+Etching+of+SiGe%2FSi+Heterostructures%2C"'>Selective Etching of SiGe/Si Heterostructures,</a>" Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 202-204.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cheng et al., "<a href='http://scholar.google.com/scholar?q="Electron+Mobility+Enhancement+in+Strained-Si+n-MOSFETs+Fabricated+on+SiGe-on-Insulator+%28SGOI%29+Substrates%2C"'>Electron Mobility Enhancement in Strained-Si n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates,</a>" IEEE Electron Device Letters, vol. 22, No. 7 (Jul. 2001) pp. 321-323.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cheng et al., "<a href='http://scholar.google.com/scholar?q="Relaxed+Silicon-Germanium+on+Insulator+Substrate+by+Layer+Transfer%2C"'>Relaxed Silicon-Germanium on Insulator Substrate by Layer Transfer,</a>" Journal of Electronic Materials, vol. 30, No. 12 (2001) pp. L37-L39.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cullis et al., "<a href='http://scholar.google.com/scholar?q="Growth+ripples+upon+strained+SiGe+epitaxial+layers+on+Si+and+misfit+dislocation+interactions%2C"'>Growth ripples upon strained SiGe epitaxial layers on Si and misfit dislocation interactions,</a>" Journal of Vacuum Science and Technology A, vol. 12, No. 4 (Jul./Aug. 1994) pp. 1924-1931.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Currie et al., "<a href='http://scholar.google.com/scholar?q="Carrier+mobilities+and+process+stability+of+strained+S+in0+and+p-MOSFETs+on+SiGe+virtual+substrates%2C"'>Carrier mobilities and process stability of strained S in0 and p-MOSFETs on SiGe virtual substrates,</a>" J. Vac. Sci. Technol. B., vol. 19, No. 6 (Nov./Dec. 2001) pp. 2268-2279.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Currie et al., "<a href='http://scholar.google.com/scholar?q="Controlling+Threading+Dislocation+in+Ge+on+Si+Using+Graded+SiGe+Layers+and+Chemical-Mechanical+Polishing%2C"'>Controlling Threading Dislocation in Ge on Si Using Graded SiGe Layers and Chemical-Mechanical Polishing,</a>" vol. 72 No. 14, pp. 1718-1720, Feb. 1998.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eaglesham et al., "<a href='http://scholar.google.com/scholar?q="Dislocation-Free+Stranski-Krastanow+Growth+of+Ge+on+Si%28100%29%2C"'>Dislocation-Free Stranski-Krastanow Growth of Ge on Si(100),</a>" Physical Review Letters, vol. 64, No. 16 (Apr. 16, 1990) pp. 1943-1946.</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Feijoo et al., "<a href='http://scholar.google.com/scholar?q="Epitaxial+Si-Ge+Etch+Stop+Layers+with+Ethylene+Diamine+Pyrocatechol+for+Bonded+and+Etchback+Silicon-on-Insulator%2C"'>Epitaxial Si-Ge Etch Stop Layers with Ethylene Diamine Pyrocatechol for Bonded and Etchback Silicon-on-Insulator,</a>" Journal of Electronic Materials, vol. 23, No. 6 (Jun. 1994) pp. 493-496.</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fischetti et al., "<a href='http://scholar.google.com/scholar?q="Band+structure%2C+deformation+potentials%2C+and+carrier+mobility+in+strained+Si%2C+Ge%2C+and+SiGe+alloys%2C"'>Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,</a>" J. Appl. Phys., vol. 80, No. 4 (Aug. 15, 1996) pp. 2234-2252.</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fischetti, "<a href='http://scholar.google.com/scholar?q="Long-range+Coulomb+interactions+in+small+Si+devices.+Part+II.+Effective+electromobility+in+thin-oxide+structures%2C"'>Long-range Coulomb interactions in small Si devices. Part II. Effective electromobility in thin-oxide structures,</a>" Journal of Applied Physics, vol. 89, No. 2 (Jan. 15 2001) pp. 1232-1250.</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Dislocation+dynamics+in+relaxed+graded+composition+semiconductors%2C"'>Dislocation dynamics in relaxed graded composition semiconductors,</a>" Materials Science and Engineering B67, (1999) pp. 53-61.</td></tr><tr><td class="patent-data-table-td ">27</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Relaxed+GexSi1-x+structures+for+III-V+integration+with+Si+and+high+mobility+two-dimensional+electron+gases+in+Si%2C"'>Relaxed GexSi1-x structures for III-V integration with Si and high mobility two-dimensional electron gases in Si,</a>" AT&amp;T Bell Laboratories, Murray Hill, NJ 07974 (1992) American Vacuum Society, pp. 1807-1819.</td></tr><tr><td class="patent-data-table-td ">28</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fitzgerald et al., "<a href='http://scholar.google.com/scholar?q="Totally+Relaxed+GexSi1-x+Layers+with+Low+Threading+Dislocation+Densities+Grown+on+Si+Substrates%2C"'>Totally Relaxed GexSi1-x Layers with Low Threading Dislocation Densities Grown on Si Substrates,</a>" Applied Physics Letters, vol. 59, No. 7 (Aug. 12, 1991) pp. 811-813.</td></tr><tr><td class="patent-data-table-td ">29</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Garone et al., "<a href='http://scholar.google.com/scholar?q="Silicon+vapor+phase+epitaxial+growth+catalysis+by+the+presence+of+germane%2C"'>Silicon vapor phase epitaxial growth catalysis by the presence of germane,</a>" Applied Physics Letters, vol. 56, No. 13 (Mar. 26, 1990) pp. 1275-1277.</td></tr><tr><td class="patent-data-table-td ">30</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Gray and Meyer, "<a href='http://scholar.google.com/scholar?q="Analysis+and+Design+of+Analog+Integrated+Circuits"'>Analysis and Design of Analog Integrated Circuits</a>", John Wiley &amp; Sons, 1984, pp. 605-632.</td></tr><tr><td class="patent-data-table-td ">31</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Grützmacher et al., "<a href='http://scholar.google.com/scholar?q="Ge+segregation+in+SiGe%2FSi+heterostructures+and+its+dependence+on+deposition+technique+and+growth+atmosphere%2C"'>Ge segregation in SiGe/Si heterostructures and its dependence on deposition technique and growth atmosphere,</a>" Applied Physics Letters, vol. 63, No. 18 (Nov. 1, 1993) pp. 2531-2533.</td></tr><tr><td class="patent-data-table-td ">32</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hackbarth et al., "<a href='http://scholar.google.com/scholar?q="Alternatives+to+Thick+MBE-Grown+Relaxed+SiGe+Buffers%2C"'>Alternatives to Thick MBE-Grown Relaxed SiGe Buffers,</a>" Thin Solid Films, vol. 369, pp. 148-151 (2000).</td></tr><tr><td class="patent-data-table-td ">33</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hackbarth et al., "<a href='http://scholar.google.com/scholar?q="Strain+relieved+SiGe+buffers+for+Si-based+heterostructures+field-effect+transistors%2C"'>Strain relieved SiGe buffers for Si-based heterostructures field-effect transistors,</a>" Journal of Crystal Growth, vol. 201/202 (1999) pp. 734-738.</td></tr><tr><td class="patent-data-table-td ">34</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Herzog et al., "<a href='http://scholar.google.com/scholar?q="SiGe-based+FETs%3A+Buffer+Issues+and+Device+Results%2C"'>SiGe-based FETs: Buffer Issues and Device Results,</a>" Thin Solid Films, vol. 380, No. 1-2, pp. 36-41 Dec. 12, 2000.</td></tr><tr><td class="patent-data-table-td ">35</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="Carrier+mobilities+in+modulation+doped+Si1-xGex+heterostructures+with+respect+to+FET+applications%2C"'>Carrier mobilities in modulation doped Si1-xGex heterostructures with respect to FET applications,</a>" Thin Solid Films, vol. 336 (1998) pp. 141-144.</td></tr><tr><td class="patent-data-table-td ">36</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+hole+mobility+in+Si0.17+Ge0.83+channel+metal-oxide-semiconductor+field-effect+transistors+grown+by+plasma-enhanced+chemical+vapor+deposition%2C"'>High hole mobility in Si0.17 Ge0.83 channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition,</a>" Applied Physics Letters, vol. 76, No. 26 (Jun. 26, 2000) pp. 3920-3922.</td></tr><tr><td class="patent-data-table-td ">37</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+performance+0.25+mum+p-type+Ge%2FSiGe+MODFETs%2C"'>High performance 0.25 mum p-type Ge/SiGe MODFETs,</a>" Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.</td></tr><tr><td class="patent-data-table-td ">38</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Höck et al., "<a href='http://scholar.google.com/scholar?q="High+performance+0.25+%CE%BCm+p-type+Ge%2FSiGe+MODFETs%2C"'>High performance 0.25 μm p-type Ge/SiGe MODFETs,</a>" Electronics Letters, vol. 34, No. 19 (Sep. 17, 1998) pp. 1888-1889.</td></tr><tr><td class="patent-data-table-td ">39</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Huang et al., "<a href='http://scholar.google.com/scholar?q="High-quality+strain-relaxed+SiGe+alloy+grown+on+implanted+silicon-on-insulator+substrate%2C"'>High-quality strain-relaxed SiGe alloy grown on implanted silicon-on-insulator substrate,</a>" Applied Physics Letters, vol. 76, No. 19 (May 8, 2000) pp. 2680-2682.</td></tr><tr><td class="patent-data-table-td ">40</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Huang et al., "<a href='http://scholar.google.com/scholar?q="The+Impact+of+Scaling+Down+to+Deep+Submicron+on+CMOS+RF+Circuits"'>The Impact of Scaling Down to Deep Submicron on CMOS RF Circuits</a>", IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul., 1998, pp. 1023-1036.</td></tr><tr><td class="patent-data-table-td ">41</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, "<a href='http://scholar.google.com/scholar?q="Optimal+Growth+Technique+and+Structure+for+Strain+Relaxation+of+Si-Ge+Layers+on+Si+Substrates"'>Optimal Growth Technique and Structure for Strain Relaxation of Si-Ge Layers on Si Substrates</a>", pp. 330-331.</td></tr><tr><td class="patent-data-table-td ">42</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM Technical Disclosure Bulletin, vol. 35, No. 4B (Sep. 1992), "<a href='http://scholar.google.com/scholar?q="2+Bit%2FCell+EEPROM+Cell+Using+Band+to+Band+Tunneling+for+Data+Read-Out%2C"'>2 Bit/Cell EEPROM Cell Using Band to Band Tunneling for Data Read-Out,</a>" pp. 136-140.</td></tr><tr><td class="patent-data-table-td ">43</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">International Search Report for International Patent Application No. PCT/US02/03688, dated Feb. 7, 2002, 4 pages.</td></tr><tr><td class="patent-data-table-td ">44</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ishikawa et al., "<a href='http://scholar.google.com/scholar?q="Creation+of+Si-Ge-based+SIMOX+structures+by+low+energy+oxygen+imlantation%2C"'>Creation of Si-Ge-based SIMOX structures by low energy oxygen imlantation,</a>" Proceedings 1997 IEEE International SOI Conference (Oct. 1997) pp. 16-17.</td></tr><tr><td class="patent-data-table-td ">45</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ishikawa et al., "<a href='http://scholar.google.com/scholar?q="SiGe-on-insulator+substrate+using+SiGe+alloy+grown+Si%28001%29%2C"'>SiGe-on-insulator substrate using SiGe alloy grown Si(001),</a>" Applied Physics Letters, vol. 75, No. 7 (Aug. 16, 1999) pp. 983-985.</td></tr><tr><td class="patent-data-table-td ">46</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ismail et al., "<a href='http://scholar.google.com/scholar?q="Modulation-doped+n-type+Si%2FSiGe+with+Inverted+Interface%2C"'>Modulation-doped n-type Si/SiGe with Inverted Interface,</a>" Applied Physics Letters, 65(10), pp. 1248-1250 Sep. 5, 1994.</td></tr><tr><td class="patent-data-table-td ">47</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ismail, "<a href='http://scholar.google.com/scholar?q="Si%2FSiGe+High-Speed+Field-Effect+Transistors%2C"'>Si/SiGe High-Speed Field-Effect Transistors,</a>" Electron Devices Meeting, Washington, D.C. (Dec. 10, 1995) pp. 20.1.1-20.1.4.</td></tr><tr><td class="patent-data-table-td ">48</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kearney et al., "<a href='http://scholar.google.com/scholar?q="The+effect+of+alloy+scattering+on+the+mobility+of+holes+in+a+Si1-xGex+quantum+well%2C"'>The effect of alloy scattering on the mobility of holes in a Si1-xGex quantum well,</a>" Semicond. Sci Technol., vol. 13 (1998) pp. 174-180.</td></tr><tr><td class="patent-data-table-td ">49</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kim et al., "<a href='http://scholar.google.com/scholar?q="A+Fully+Integrated+1.9-GHz+CMOS+Low-Noise+Amplifier"'>A Fully Integrated 1.9-GHz CMOS Low-Noise Amplifier</a>", IEEE Microwave and Guided Wave Lettes, vol. 8, No. 8, Aug. 1998, pp. 293-295.</td></tr><tr><td class="patent-data-table-td ">50</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Koester et al., "<a href='http://scholar.google.com/scholar?q="Extremely+High+Transconductance+Ge%2FSi0.4+p-MODFET%27s+Grown+by+UHV-CVD%2C"'>Extremely High Transconductance Ge/Si0.4 p-MODFET's Grown by UHV-CVD,</a>" IEEE Electron Device Letters, vol. 21, No. 3 (Mar. 2000) pp. 110-112.</td></tr><tr><td class="patent-data-table-td ">51</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Konig et al., "<a href='http://scholar.google.com/scholar?q="Design+Rules+for+N-Type+SiGe+Hetero+FETs%2C"'>Design Rules for N-Type SiGe Hetero FETs,</a>" Solid State Electronics, vol. 41, No. 10, pp. 1541-1547 Oct. 1, 1997.</td></tr><tr><td class="patent-data-table-td ">52</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">König et al., "<a href='http://scholar.google.com/scholar?q="p-Type+Ge-channel+MODFET%27s+with+High+Transconductance+Grown+on+Si+Substrates%2C"'>p-Type Ge-channel MODFET's with High Transconductance Grown on Si Substrates,</a>" IEEE Electron Device Letters, vol. 14, No. 4 (Apr. 1993) pp. 205-207.</td></tr><tr><td class="patent-data-table-td ">53</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">König et al., "<a href='http://scholar.google.com/scholar?q="SiGe+HBTs+and+HFETs%2C"'>SiGe HBTs and HFETs,</a>" Solid-State Electronics, vol. 38, No. 9 (1995) pp. 1595-1602.</td></tr><tr><td class="patent-data-table-td ">54</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kuznetsov et al., "<a href='http://scholar.google.com/scholar?q="Technology+for+high-performance+n-channel+SiGe+modulation-doped+field-effect+transistors%2C"'>Technology for high-performance n-channel SiGe modulation-doped field-effect transistors,</a>" J. Vac. Sci. Technol., B 13(6), pp. 2892-2896 (Nov./Dec. 1995).</td></tr><tr><td class="patent-data-table-td ">55</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Larson, "<a href='http://scholar.google.com/scholar?q="Integrated+Circuit+Technology+Options+for+RFIC%27s%E2%96%A1Present+Status+and+Future+Directions"'>Integrated Circuit Technology Options for RFIC's□Present Status and Future Directions</a>", IEEE Journal of Solid-State Circuits, vol. 33, No. 3, Mar. 1998, pp. 387-399.</td></tr><tr><td class="patent-data-table-td ">56</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee and Wong, "<a href='http://scholar.google.com/scholar?q="CMOS+RF+Integrated+Circuits+at+5+GHz+and+Beyond"'>CMOS RF Integrated Circuits at 5 GHz and Beyond</a>", Proceedings of the IEEE, vol. 88, No. 10, Oct. 2000, pp. 1560-1571.</td></tr><tr><td class="patent-data-table-td ">57</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee et al., "<a href='http://scholar.google.com/scholar?q="Strained+Ge+channel+p-type+metal-oxide-semiconductor+field-effect+transistors+grown+on+si1-xGex%2FSi+virtual+substrates%2C"'>Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on si1-xGex/Si virtual substrates,</a>" Applied Physics Letters, vol. 79, No. 20 (Nov. 12, 2001) pp. 3344-3346.</td></tr><tr><td class="patent-data-table-td ">58</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lee et al., "<a href='http://scholar.google.com/scholar?q="Strained+Ge+channel+p-type+MOSFETs+fabricated+on+Si1-x%2FSi+virtual+substrates%2C"'>Strained Ge channel p-type MOSFETs fabricated on Si1-x/Si virtual substrates,</a>" Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A1.9.1-A1.9.5.</td></tr><tr><td class="patent-data-table-td ">59</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Channel+Engineering+of+SiGe-Based+Heterostructures+for+High+Mobility+MOSFETs%2C"'>Channel Engineering of SiGe-Based Heterostructures for High Mobility MOSFETs,</a>" Mat. Res. Soc. Symp. Proc., vol. 686 (2002) pp. A3.10.1-A3.10.6.</td></tr><tr><td class="patent-data-table-td ">60</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Dislocation+glide+and+blocking+kinetics+in+compositionally+graded+SiGe%2FSi%2C"'>Dislocation glide and blocking kinetics in compositionally graded SiGe/Si,</a>" Journal of Applied Physics, vol. 90, No. 6 (Sep. 15, 2001) pp. 2730-2736.</td></tr><tr><td class="patent-data-table-td ">61</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Leitz et al., "<a href='http://scholar.google.com/scholar?q="Hole+mobility+enhancements+in+strained+Si%2FSi1-yGey+p-type+metal-oxide-semiconductor+field-effect+transistors+grown+on+relaxed+Si1-xGex%28x%26lt%3By%29+virtual+substrates%2C"'>Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex(x&lt;y) virtual substrates,</a>" Applied Physics Letters, vol. 79, No. 25 (Dec. 17, 2001) pp. 4246-4248.</td></tr><tr><td class="patent-data-table-td ">62</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Li et al., "<a href='http://scholar.google.com/scholar?q="Design+of+high+speed+Si%2FSiGe+heterojunction+complementary+metal-oxide-semiconductor+field+effect+transistors+with+reduced+short-channel+effects%2C"'>Design of high speed Si/SiGe heterojunction complementary metal-oxide-semiconductor field effect transistors with reduced short-channel effects,</a>" J. Vac. Sci. Technol., A vol. 20 No. 3 (May/Jun. 2002) pp. 1030-1033.</td></tr><tr><td class="patent-data-table-td ">63</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lu et al., "<a href='http://scholar.google.com/scholar?q="High+Performance+0.1+mum+Gate-Length+P-Type+SiGe+MODFET%27s+and+MOS-MODFET%27s"'>High Performance 0.1 mum Gate-Length P-Type SiGe MODFET's and MOS-MODFET's</a>", IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652.</td></tr><tr><td class="patent-data-table-td ">64</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Lu et al., "<a href='http://scholar.google.com/scholar?q="High+Performance+0.1+%CE%BCm+Gate-Length+P-Type+SiGe+MODFET%27s+and+MOS-MODFET%27s"'>High Performance 0.1 μm Gate-Length P-Type SiGe MODFET's and MOS-MODFET's</a>", IEEE Transactions on Electron Devices, vol. 47, No. 8, Aug. 2000, pp. 1645-1652.</td></tr><tr><td class="patent-data-table-td ">65</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">M. Kummer et al., "<a href='http://scholar.google.com/scholar?q="Low+energy+plasma+enhanced+chemical+vapor+deposition%2C"'>Low energy plasma enhanced chemical vapor deposition,</a>" Materials Science and Engineering B89 (2002) pp. 288-295.</td></tr><tr><td class="patent-data-table-td ">66</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Maiti et al., "<a href='http://scholar.google.com/scholar?q="Strained-Si+Heterostructures+Field+Effect+Transistors%2C"'>Strained-Si Heterostructures Field Effect Transistors,</a>" Semicond. Sci. Technol., vol. 13, pp. 1225-1246 (1998).</td></tr><tr><td class="patent-data-table-td ">67</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Maszara, "<a href='http://scholar.google.com/scholar?q="Silicon-On-Insulator+by+Wafer+Bonding%3A+A+Review%2C"'>Silicon-On-Insulator by Wafer Bonding: A Review,</a>" Journal of the Electrochemical Society, No. 1 (Jan. 1991) pp. 341-347.</td></tr><tr><td class="patent-data-table-td ">68</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Meyerson et al., "<a href='http://scholar.google.com/scholar?q="Cooperative+Growth+Phenomena+in+Silicon%2FGermanium+Low-Temperature+Epitaxy%2C"'>Cooperative Growth Phenomena in Silicon/Germanium Low-Temperature Epitaxy,</a>" Applied Physics Letters, vol. 53, No. 25 (Dec. 19, 1988) pp. 2555-2557.</td></tr><tr><td class="patent-data-table-td ">69</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno et al., "<a href='http://scholar.google.com/scholar?q="Advance+SOI-MOSFETs+with+Strained-SI+Channel+for+High+Speed+CMOS-Electron%2FHole+Mobility+Enhancement%2C"'>Advance SOI-MOSFETs with Strained-SI Channel for High Speed CMOS-Electron/Hole Mobility Enhancement,</a>" 2002 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, (Jun. 13-15), IEEE New York, NY, pp. 210-211.</td></tr><tr><td class="patent-data-table-td ">70</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno et al., "<a href='http://scholar.google.com/scholar?q="Electron+and+Hold+Mobility+Enhancement+in+Strained-Si+MOSFET%27s+on+SiGe-On-Insulator+Substrates+Fabricated+by+SIMOX+Technology%2C"'>Electron and Hold Mobility Enhancement in Strained-Si MOSFET's on SiGe-On-Insulator Substrates Fabricated by SIMOX Technology,</a>" IEEE Electron Device Letters, vol. 21, No. 5 (May 2000) pp. 230-232.</td></tr><tr><td class="patent-data-table-td ">71</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mizuno et al., "<a href='http://scholar.google.com/scholar?q="High+Performance+Strained-Si+p-MOSFETs+on+SiGe-on-Insulator+Substrates+Fabricated+by+SIMOX+Technology%2C"'>High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology,</a>" IEEE IDEM Technical Digest, (1999 International Electron Device Meeting) pp. 934-936.</td></tr><tr><td class="patent-data-table-td ">72</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Nayak et al., "<a href='http://scholar.google.com/scholar?q="High-Mobility+Strained-Si+PMOSFET%27s"'>High-Mobility Strained-Si PMOSFET's</a>"; IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1709-1716.</td></tr><tr><td class="patent-data-table-td ">73</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">O'Neill et al., "<a href='http://scholar.google.com/scholar?q="SiGe+Virtual+Substrate+N-Channel+Heterojunction+MOSFETs%2C"'>SiGe Virtual Substrate N-Channel Heterojunction MOSFETs,</a>" Semicond. Sci. Technol., vol. 14, pp. 784-789 (1999).</td></tr><tr><td class="patent-data-table-td ">74</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Papananos, "<a href='http://scholar.google.com/scholar?q="Radio-Frequency+Microelectronic+Circuits+for+Telecommunications+Applications"'>Radio-Frequency Microelectronic Circuits for Telecommunications Applications</a>", Kluwer Academic Publishers, 1999, pp. 115-117, 188-193.</td></tr><tr><td class="patent-data-table-td ">75</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Parker et al., "<a href='http://scholar.google.com/scholar?q="SiGe+Heterostructures+CMOS+Circuits+and+Applications"'>SiGe Heterostructures CMOS Circuits and Applications</a>", Solid-State Electronics, vol. 43, pp. 1497-1506 (1996).</td></tr><tr><td class="patent-data-table-td ">76</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ransom et al., "<a href='http://scholar.google.com/scholar?q="Gate-Self-Aligned+n-channel+and+p-channel+Germanium+MOSFET%27s%2C"'>Gate-Self-Aligned n-channel and p-channel Germanium MOSFET's,</a>" IEEE Transactions on Electron Devices, vol. 38, No. 12 (Dec. 1991) p. 2695.</td></tr><tr><td class="patent-data-table-td ">77</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Reinking et al., "<a href='http://scholar.google.com/scholar?q="Fabrication+of+high-mobility+Ge+p-channel+MOSFETs+on+substrates%2C"'>Fabrication of high-mobility Ge p-channel MOSFETs on substrates,</a>" Electronics Letters, vol. 35, No. 6 (Mar. 18, 1999) pp. 503-504.</td></tr><tr><td class="patent-data-table-td ">78</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al., "<a href='http://scholar.google.com/scholar?q="Enhanced+Hole+Mobilities+in+Surface-channel+Strained+Si+p-MOSFETs"'>Enhanced Hole Mobilities in Surface-channel Strained Si p-MOSFETs</a>"; 1995 IEEE, pp. 517-520.</td></tr><tr><td class="patent-data-table-td ">79</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al., "<a href='http://scholar.google.com/scholar?q="Fabrication+and+Analysis+of+Deep+Submicron+Strained-Si+N-MOSFET%27s"'>Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's</a>"; IEEE Transactions on Electron Devices, vol. 47, No. 7, Jul. 2000, pp. 1406-1415.</td></tr><tr><td class="patent-data-table-td ">80</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim et al., "<a href='http://scholar.google.com/scholar?q="Fabrication+and+Analysis+of+Deep+Submicron+Strained-Si+N-MOSFET%27s%2C"'>Fabrication and Analysis of Deep Submicron Strained-Si N-MOSFET's,</a>" IEEE Transactions on Electron Devices, vol. 47, No. 7, pp. 1406-1415 (Jul. 2000).</td></tr><tr><td class="patent-data-table-td ">81</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rim, "<a href='http://scholar.google.com/scholar?q="Application+of+Silicon-Based+Heterostructures+to+Enhanced+Mobility+Metal-Oxide-Semiconductor+Field-Effect+Transistors"'>Application of Silicon-Based Heterostructures to Enhanced Mobility Metal-Oxide-Semiconductor Field-Effect Transistors</a>", PhD Thesis, Stanford University, 1999; pp. 1-184.</td></tr><tr><td class="patent-data-table-td ">82</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Robbins et al., "<a href='http://scholar.google.com/scholar?q="A+model+for+heterogeneous+growth+of+Si1-xGex+films+for+hydrides%2C"'>A model for heterogeneous growth of Si1-xGex films for hydrides,</a>" Journal of Applied Physics, vol. 69, No. 6 (Mar. 15, 1991) pp. 3729-3732.</td></tr><tr><td class="patent-data-table-td ">83</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sadek et al., "<a href='http://scholar.google.com/scholar?q="Design+of+Si%2FSiGe+Heterojunction+Complementary+Metal-Oxide-Semiconductors+Transistors%2C"'>Design of Si/SiGe Heterojunction Complementary Metal-Oxide-Semiconductors Transistors,</a>" IEEE Trans. Electron Devices, Aug. 1996, pp. 1224-1232.</td></tr><tr><td class="patent-data-table-td ">84</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Schäffler, "<a href='http://scholar.google.com/scholar?q="High-Mobility+Si+and+Ge+Structures%2C"'>High-Mobility Si and Ge Structures,</a>" Semiconductor Science and Technology, vol. 12 (1997) pp. 1515-1549.</td></tr><tr><td class="patent-data-table-td ">85</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sugimoto and Ueno, "<a href='http://scholar.google.com/scholar?q="A+2V%2C+500+MHz+and+3V%2C+920+MHz+Lower-Power+Current-Mode+0.6+%E2%96%A1m+CMOS+VCO+Circuit"'>A 2V, 500 MHz and 3V, 920 MHz Lower-Power Current-Mode 0.6 □m CMOS VCO Circuit</a>", IEICE Trans. Electron., vol. E82-C, No. 7, Jul. 1999, pp. 1327-1329.</td></tr><tr><td class="patent-data-table-td ">86</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ternent et al., "<a href='http://scholar.google.com/scholar?q="Metal+Gate+Strained+Silicon+MOSFETs+for+Microwave+Integrated+Circuits"'>Metal Gate Strained Silicon MOSFETs for Microwave Integrated Circuits</a>", IEEE Oct. 2000, pp. 38-43.</td></tr><tr><td class="patent-data-table-td ">87</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Tweet et al., "<a href='http://scholar.google.com/scholar?q="Factors+determining+the+composition+of+strained+GeSi+layers+grown+with+disilane+and+germane%2C"'>Factors determining the composition of strained GeSi layers grown with disilane and germane,</a>" Applied Physics Letters, vol. 65, No. 20 (Nov. 14, 1994) pp. 2579-2581.</td></tr><tr><td class="patent-data-table-td ">88</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Usami et al., "<a href='http://scholar.google.com/scholar?q="Spectroscopic+study+of+Si-based+quantum+wells+with+neighboring+confinement+structure%2C"'>Spectroscopic study of Si-based quantum wells with neighboring confinement structure,</a>" Semicon. Sci. Technol., 1997 (abstract).</td></tr><tr><td class="patent-data-table-td ">89</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser et al., "<a href='http://scholar.google.com/scholar?q="Electron+Mobility+Enhancement+in+Strained-Si+N-Type+Metal-Oxide-Semiconductor+Field-Effect+Transistors%2C"'>Electron Mobility Enhancement in Strained-Si N-Type Metal-Oxide-Semiconductor Field-Effect Transistors,</a>" IEEE Electron Device Letters, vol. 15, No. 3 (Mar. 1994) pp. 100-102.</td></tr><tr><td class="patent-data-table-td ">90</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser et al., "<a href='http://scholar.google.com/scholar?q="Evidence+of+Real-Space+Hot-Electron+Transfer+in+High+Mobility%2C+Strained-Si+Multilayer+MOSFETs%2C"'>Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs,</a>" IEDM, pp. 545-548 (1993).</td></tr><tr><td class="patent-data-table-td ">91</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser et al., "<a href='http://scholar.google.com/scholar?q="NMOS+and+PMOS+Transistors+Fabricated+in+Strained+Silicon%2FRelaxed+Silicon-Germanium+Structures%2C"'>NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures,</a>" IEEE, pp. 1000-1002 (1992).</td></tr><tr><td class="patent-data-table-td ">92</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Welser, "<a href='http://scholar.google.com/scholar?q="The+Application+of+Strained-Silicon%2FRelaxed-Silicon+Germanium+Heterostructures+to+Metal-Oxide-Semiconductors+Field-Effect+Transistors%2C"'>The Application of Strained-Silicon/Relaxed-Silicon Germanium Heterostructures to Metal-Oxide-Semiconductors Field-Effect Transistors,</a>" Ph.D. Thesis, Stanford University Dept. of Electrica Engineering (1994).</td></tr><tr><td class="patent-data-table-td ">93</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf and Tauber, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA, pp. 384-386 (1986).</td></tr><tr><td class="patent-data-table-td ">94</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie et al., "<a href='http://scholar.google.com/scholar?q="Semiconductor+Surface+Roughness%3A+Dependence+on+Sign+and+Magnitude+on+Bulk+Strain%2C"'>Semiconductor Surface Roughness: Dependence on Sign and Magnitude on Bulk Strain,</a>" The Physical Review Letters, vol. 73, No. 22 (Nov. 28, 1994) pp. 3006-3009.</td></tr><tr><td class="patent-data-table-td ">95</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie et al., "<a href='http://scholar.google.com/scholar?q="Very+high+mobility+two-dimensional+hole+gas+in+Si%2F+GexSi1-x%2FGe+structures+grown+by+molecular+beam+epitaxy%2C"'>Very high mobility two-dimensional hole gas in Si/ GexSi1-x/Ge structures grown by molecular beam epitaxy,</a>" Appl. Phys. Lett., vol. 63, No. 16 (Oct. 18, 1993) pp. 2263-2264.</td></tr><tr><td class="patent-data-table-td ">96</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Xie, "<a href='http://scholar.google.com/scholar?q="SiGe+Field+effect+transistors%2C"'>SiGe Field effect transistors,</a>" Materials Science and Engineering, vol. 25 (1999) pp. 89-121.</td></tr><tr><td class="patent-data-table-td ">97</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Yeo et al., "<a href='http://scholar.google.com/scholar?q="Nanoscale+Ultra-Thin-Body+Silicon-on-Insulator+P-MOSFET+with+a+SiGe%2FSi+Heterostructure+Channel%2C"'>Nanoscale Ultra-Thin-Body Silicon-on-Insulator P-MOSFET with a SiGe/Si Heterostructure Channel,</a>" IEEE Electron Device Letters, vol. 21, No. 4 (Apr. 2000) pp. 161-163.</td></tr><tr><td class="patent-data-table-td ">98</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Zhang et al., "<a href='http://scholar.google.com/scholar?q="Demonstration+of+a+GaAs-Based+Compliant+Substrate+Using+Wafer+Bonding+and+Substrate+Removal+Techniques%2C"'>Demonstration of a GaAs-Based Compliant Substrate Using Wafer Bonding and Substrate Removal Techniques,</a>" Electronic Materials and Processing Research Laboratory, Department of Electrical Engineering, University Park, PA 16802 (1998) pp. 25-28.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6831350">US6831350</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 2, 2003</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Semiconductor structure with different lattice constant materials and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6852604">US6852604</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 30, 2003</td><td class="patent-data-table-td patent-date-value">Feb 8, 2005</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Manufacturing method of semiconductor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6974735">US6974735</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2002</td><td class="patent-data-table-td patent-date-value">Dec 13, 2005</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Dual layer Semiconductor Devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7091095">US7091095</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 8, 2005</td><td class="patent-data-table-td patent-date-value">Aug 15, 2006</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Dual strain-state SiGe layers for microelectronics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7138310">US7138310</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">Nov 21, 2006</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Semiconductor devices having strained dual channel layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7301180">US7301180</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2002</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Structure and method for a high-speed semiconductor device having a Ge channel layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7465619">US7465619</a></td><td class="patent-data-table-td patent-date-value">May 17, 2005</td><td class="patent-data-table-td patent-date-value">Dec 16, 2008</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Methods of fabricating dual layer semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7566606">US7566606</a></td><td class="patent-data-table-td patent-date-value">Oct 6, 2006</td><td class="patent-data-table-td patent-date-value">Jul 28, 2009</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Methods of fabricating semiconductor devices having strained dual channel layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7915651">US7915651</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 17, 2006</td><td class="patent-data-table-td patent-date-value">Mar 29, 2011</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Transparent double-injection field-effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8007675">US8007675</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 2005</td><td class="patent-data-table-td patent-date-value">Aug 30, 2011</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">System and method for controlling an etch process for a single crystal having a buried layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8436336">US8436336</a></td><td class="patent-data-table-td patent-date-value">Oct 23, 2007</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Massachusetts Institute Of Technology</td><td class="patent-data-table-td ">Structure and method for a high-speed semiconductor device having a Ge channel layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8575011">US8575011</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 2, 2008</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Stmicroelectronics Sa</td><td class="patent-data-table-td ">Method of fabricating a device with a concentration gradient and the corresponding device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040219726">US20040219726</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 26, 2004</td><td class="patent-data-table-td patent-date-value">Nov 4, 2004</td><td class="patent-data-table-td ">Amberwave Systems Corporation</td><td class="patent-data-table-td ">Methods of fabricating contact regions for FET incorporating SiGe</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20080246121">US20080246121</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 2, 2008</td><td class="patent-data-table-td patent-date-value">Oct 9, 2008</td><td class="patent-data-table-td ">Stmicroelectronics (Crolles 2) Sas</td><td class="patent-data-table-td ">Method of fabricating a device with a concentration gradient and the corresponding device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2005034230A1?cl=en">WO2005034230A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 27, 2004</td><td class="patent-data-table-td patent-date-value">Apr 14, 2005</td><td class="patent-data-table-td ">Alexander L Barr</td><td class="patent-data-table-td ">Semiconductor structure with different lattice constant materials and method for forming the same</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S616000">257/616</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27062">257/E27.062</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29270">257/E29.27</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29056">257/E29.056</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S347000">257/347</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S288000">438/288</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21445">257/E21.445</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S192000">257/192</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21569">257/E21.569</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21448">257/E21.448</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21618">257/E21.618</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21633">257/E21.633</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S047000">438/47</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21129">257/E21.129</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21567">257/E21.567</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S190000">257/190</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29315">257/E29.315</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S288000">257/288</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021200000">H01L21/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823800">H01L21/8238</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029800000">H01L29/80</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823400">H01L21/8234</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029780000">H01L29/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029100000">H01L29/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021337000">H01L21/337</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027092000">H01L27/092</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021762000">H01L21/762</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66893">H01L29/66893</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823412">H01L21/823412</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/0251">H01L21/0251</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/092">H01L27/092</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/76251">H01L21/76251</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/1054">H01L29/1054</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/802">H01L29/802</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/76256">H01L21/76256</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/7838">H01L29/7838</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/02505">H01L21/02505</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66916">H01L29/66916</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/823807">H01L21/823807</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/0245">H01L21/0245</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/02381">H01L21/02381</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=DQJlBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/02532">H01L21/02532</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L21/02K4C1A3</span>, <span class="nested-value">H01L21/02K4B5L7</span>, <span class="nested-value">H01L21/02K4B5L3</span>, <span class="nested-value">H01L21/02K4B1A3</span>, <span class="nested-value">H01L21/02K4A1A3</span>, <span class="nested-value">H01L29/66M6T6T</span>, <span class="nested-value">H01L29/66M6T6T3</span>, <span class="nested-value">H01L21/8238C</span>, <span class="nested-value">H01L29/80B</span>, <span class="nested-value">H01L21/762D8D</span>, <span class="nested-value">H01L27/092</span>, <span class="nested-value">H01L21/8234C</span>, <span class="nested-value">H01L29/10D2B4</span>, <span class="nested-value">H01L21/762D8</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 9, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023848/0183</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20091122</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 1, 2009</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1, 2, 5, AND 7-19 ARE CANCELLED. CLAIM 3 IS DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 4AND 6, DEPENDENT ON AN AMENDED CLAIM, IS DETERMINED TO BE PATENTABLE. NEW CLAIMS 20 AND 21 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 17, 2007</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 10, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060811</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 30, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIRE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FITZGERALD, EUGENE A.;REEL/FRAME:012393/0534</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20011101</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">AMBERWAVE SYSTEMS CORPORATION 13 GARABEDIAN DRUVES</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FITZGERALD, EUGENE A. /AR;REEL/FRAME:012393/0534</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2eoDWnx4T-mckP3JjuQIh87kBx-A\u0026id=DQJlBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3z5VqOTjLewbTCEiTJ_VQS-rVdZA\u0026id=DQJlBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0wJUHAF6N00fjnKMNIg2d0oTlvFg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Relaxed_silicon_germanium_platform_for_h.pdf?id=DQJlBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0rW6gYod66XVRbvBEG0NBl4MnHqg"},"sample_url":"http://www.google.com/patents/reader?id=DQJlBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>