PPA Report for Dual D Flip-Flop with Shared Clock
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 2
IO Count: 6
Cell Count: 20

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 415.97 MHz
Reg-to-Reg Critical Path Delay: 1.704 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
