# TCL File Generated by Component Editor 18.1
# Fri Feb 12 01:06:42 BRST 2021
# DO NOT MODIFY


# 
# SpaceWire_Router_Controller "SpaceWire_Router_Controller" v1.0
# rfranca 2021.02.12.01:06:42
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module SpaceWire_Router_Controller
# 
set_module_property DESCRIPTION ""
set_module_property NAME SpaceWire_Router_Controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR rfranca
set_module_property DISPLAY_NAME SpaceWire_Router_Controller
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL spwr_spacewire_router_controller_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file spwr_select_in_altiobuf.vhd VHDL PATH SpaceWire_Router_Controller/altera_ip/altiobuf/spwr_select_in_altiobuf/spwr_select_in_altiobuf.vhd
add_fileset_file spwr_dvriso_en_out_altiobuf.vhd VHDL PATH SpaceWire_Router_Controller/altera_ip/altiobuf/spwr_dvriso_en_out_altiobuf/spwr_dvriso_en_out_altiobuf.vhd
add_fileset_file spwr_spacewire_router_controller_top.vhd VHDL PATH SpaceWire_Router_Controller/spwr_spacewire_router_controller_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL spwr_spacewire_router_controller_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file spwr_select_in_altiobuf.vhd VHDL PATH SpaceWire_Router_Controller/altera_ip/altiobuf/spwr_select_in_altiobuf/spwr_select_in_altiobuf.vhd
add_fileset_file spwr_dvriso_en_out_altiobuf.vhd VHDL PATH SpaceWire_Router_Controller/altera_ip/altiobuf/spwr_dvriso_en_out_altiobuf/spwr_dvriso_en_out_altiobuf.vhd
add_fileset_file spwr_spacewire_router_controller_top.vhd VHDL PATH SpaceWire_Router_Controller/spwr_spacewire_router_controller_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_i reset Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 100000000
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_i clk Input 1


# 
# connection point conduit_end_router_control
# 
add_interface conduit_end_router_control conduit end
set_interface_property conduit_end_router_control associatedClock clock_sink
set_interface_property conduit_end_router_control associatedReset reset_sink
set_interface_property conduit_end_router_control ENABLED true
set_interface_property conduit_end_router_control EXPORT_OF ""
set_interface_property conduit_end_router_control PORT_NAME_MAP ""
set_interface_property conduit_end_router_control CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_router_control SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_router_control router_config_en_i router_config_en_signal Input 1
add_interface_port conduit_end_router_control router_path_0_select_i router_path_0_select_signal Input 2
add_interface_port conduit_end_router_control router_path_1_select_i router_path_1_select_signal Input 2


# 
# connection point conduit_end_drivers_isolator_en
# 
add_interface conduit_end_drivers_isolator_en conduit end
set_interface_property conduit_end_drivers_isolator_en associatedClock clock_sink
set_interface_property conduit_end_drivers_isolator_en associatedReset reset_sink
set_interface_property conduit_end_drivers_isolator_en ENABLED true
set_interface_property conduit_end_drivers_isolator_en EXPORT_OF ""
set_interface_property conduit_end_drivers_isolator_en PORT_NAME_MAP ""
set_interface_property conduit_end_drivers_isolator_en CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_drivers_isolator_en SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_drivers_isolator_en drivers_isolator_en_o drivers_isolator_en_signal Output 1


# 
# connection point conduit_end_passthrough_0_enable
# 
add_interface conduit_end_passthrough_0_enable conduit end
set_interface_property conduit_end_passthrough_0_enable associatedClock clock_sink
set_interface_property conduit_end_passthrough_0_enable associatedReset reset_sink
set_interface_property conduit_end_passthrough_0_enable ENABLED true
set_interface_property conduit_end_passthrough_0_enable EXPORT_OF ""
set_interface_property conduit_end_passthrough_0_enable PORT_NAME_MAP ""
set_interface_property conduit_end_passthrough_0_enable CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_passthrough_0_enable SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_passthrough_0_enable passthrough_0_enable_o passthrough_enable_signal Output 1


# 
# connection point conduit_end_passthrough_1_enable
# 
add_interface conduit_end_passthrough_1_enable conduit end
set_interface_property conduit_end_passthrough_1_enable associatedClock clock_sink
set_interface_property conduit_end_passthrough_1_enable associatedReset reset_sink
set_interface_property conduit_end_passthrough_1_enable ENABLED true
set_interface_property conduit_end_passthrough_1_enable EXPORT_OF ""
set_interface_property conduit_end_passthrough_1_enable PORT_NAME_MAP ""
set_interface_property conduit_end_passthrough_1_enable CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_passthrough_1_enable SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_passthrough_1_enable passthrough_1_enable_o passthrough_enable_signal Output 1


# 
# connection point conduit_end_demux_0_select
# 
add_interface conduit_end_demux_0_select conduit end
set_interface_property conduit_end_demux_0_select associatedClock clock_sink
set_interface_property conduit_end_demux_0_select associatedReset reset_sink
set_interface_property conduit_end_demux_0_select ENABLED true
set_interface_property conduit_end_demux_0_select EXPORT_OF ""
set_interface_property conduit_end_demux_0_select PORT_NAME_MAP ""
set_interface_property conduit_end_demux_0_select CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_demux_0_select SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_demux_0_select demux_0_select_o demux_select_signal Output 2


# 
# connection point conduit_end_demux_1_select
# 
add_interface conduit_end_demux_1_select conduit end
set_interface_property conduit_end_demux_1_select associatedClock clock_sink
set_interface_property conduit_end_demux_1_select associatedReset reset_sink
set_interface_property conduit_end_demux_1_select ENABLED true
set_interface_property conduit_end_demux_1_select EXPORT_OF ""
set_interface_property conduit_end_demux_1_select PORT_NAME_MAP ""
set_interface_property conduit_end_demux_1_select CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_demux_1_select SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_demux_1_select demux_1_select_o demux_select_signal Output 2

