***************
*SYM=ADOPAMP
*SRC=AD8002A;AD8002A;Opamps;AD-"ADxxx";
*AD8002A SPICE Macro Model          11/95, Rev. A
*                                         RFD/ADS
*  
* Copyright 1995 by Analog Devices, Inc.
*
* This version of the AD8002 model simulates the typical 
* parameters of the 'A' grade part.  
*
* This model was developed using the +/-5V specifications.
*
* Node assignments
*               Non-inverting input
*               | Inverting input
*               | | Positive supply
*               | | | Negative supply
*               | | | | Output
*               | | | | |
.SUBCKT AD8002A 3 2 7 4 6 
*
* INPUT STAGE
*
Q1 7 9 10 QN
Q2 4 9 11 QP
Q3 14 11 15 QN
Q4 16 10 15 QP
I1 10 4 DC 2.568e-4 
I2 7 11 DC 2.568e-4 
D1 17 14 DX 
D2 16 18 DX 
V2 18 4 DC -4.41135e-2 
V1 7 17 DC -4.41135e-2 
R1 14 7 1E3 
R2 4 16 1E3 
CS1 7 2 .235e-12 
CS2 2 4 .235e-12 
CIN 3 4 1.5E-12 
LIN- 15 2 .9e-9 
GB1 7 3 POLY(1) 3 100 3e-6 0.2e-6
GB2 7 2 POLY(1) 3 100 5e-6 0.3e-6
EOS 3 9 POLY(1) 100 23 2E-3 1
*
* GAIN STAGE
*
V3 7 20 DC 2.4 
V4 21 4 DC 2.4 
R3 100 19 9e5 
C1 19 100 6.1e-13 
D3 19 20 DX 
D4 21 19 DX 
G1 100 19 POLY(1) 7 14 0.0 1E-3
G2 19 100 POLY(1) 16 4 0.0 1E-3
EREF 100 0 POLY(2) 7 0   4 0   0 0.5 0.5
*
* CMRR STAGE
*
CCM 22 23 4.56424e-13 
RCM2 100 23 1 
RCM1 23 22 1e4 
ECM 22 100 POLY(1) 100 3 0.0 31.668
*
* POLE STAGE AT
*
C3 100 24 2.273642e-16 
R5 24 100 1e6 
G4 100 24 POLY(1) 19 100  0.0 1E-6
*
* POLE STAGE AT
*
C4 25 100 3.978877e-17 
R6 25 100 1e6 
G5 100 25 POLY(1) 24 100 0.0 1E-6
* 
* OUTPUT STAGE
* 
RO1 33 7 21.4 
RO2 4 33 21.4 
VW 25 30 DC 0 
VSC1 31 33 DC .58 
VSC2 33 32 DC .58 
LO 33 6 2e-9 
DSC2 32 30 DX 
DSC1 30 31 DX 
GO1 33 7 POLY(1) 7 30 0.0 4.6728972e-2
GO2 4 33 POLY(1) 30 4 0.0 4.6728972e-2
*
VSY1 36 100 DC 0 
VSY2 100 37 DC 0 
DSY1 35 36 DX 
DSY2 37 35 DX 
FSY 7 4 POLY(2) VSY1 VSY2 4.7326E-3 1 1
GSY 100 35 33 30 4.6728972E-2
*
.MODEL QN NPN(BF=100 IS=1E-15)
.MODEL QP PNP(BF=100 IS=1E-15)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD8002AN;AD8002AN;Opamps;AD-"ADxxx";
*AD8002AN SPICE Macro Model        11/95, Rev. A
*                                        RFD/ADS
*  
* This version of the AD8002 model simulates the worst case 
* parameters of the 'A' grade in the 'N ' package (PDIP).  The Worst case
* parameters used correspond to those in the data sheet. 
* This model was developed using the +/-5V specifications.
*
* Copyright 1995 by Analog Devices, Inc.
*
* Node assignments
*                Non-inverting input
*                | Inverting input
*                | | Positive supply
*                | | | Negative supply
*                | | | | Output
*                | | | | |
.SUBCKT AD8002AN 3 2 7 4 6 
*
* INPUT STAGE
*
Q1 7 9 10 QN
Q2 4 9 11 QP
Q3 14 11 15 QN
Q4 16 10 15 QP
I1 10 4 DC 2.568e-4 
I2 7 11 DC 2.568e-4 
D1 17 14 DX 
D2 16 18 DX 
V2 18 4 DC -4.41135e-2 
V1 7 17 DC -4.41135e-2 
R1 14 7 1E3 
R2 4 16 1E3 
CS1 7 2 .25e-12 
CS2 2 4 .25e-12 
CIN 3 4 1.5E-12 
LIN- 15 2 .9e-9 
GB1 7 3 POLY(1) 3 100 6e-6 0.9e-6
GB2 7 2 POLY(1) 3 100 25e-6 1e-6
EOS 3 9 POLY(1) 100 23 6E-3 1
*
*GAINST 
*
V3 7 20 DC 2.8108 
V4 21 4 DC 2.8108 
R3 100 19 3.1e5 
C1  19 100 6.05E-13
D3 19 20 DX 
D4 21 19 DX 
G1 100 19 POLY(1) 7 14 0.0 1E-3
G2 19 100 POLY(1) 16 4 0.0 1E-3
EREF 100 0 POLY(2) 7 0 4 0 0 0.5 0.5
*
*  CMRR
*
CCM 22 23 4.56424e-13 
RCM2 100 23 1 
RCM1 23 22 1e4 
ECM 22 100 POLY(1) 100 3 0.0 31.668
*
* POLE 1
*
C3 100 24 2.273642e-16 
R5 24 100 1e6 
G4 100 24 POLY(1) 19 100 0.0 1E-6
*
* POLE 2
*
C4 25 100 3.978877e-17 
R6 25 100 1e6 
G5 100 25 POLY(1) 24 100 0.0 1E-6
* 
*  OUTPUT
* 
RO1 33 7 21.4 
RO2 4 33 21.4 
VW 25 30 DC 0 
VSC1 31 33 DC .325 
VSC2 33 32 DC .325 
LO 33 6 2e-9 
DSC2 32 30 DX 
DSC1 30 31 DX 
GO1 33 7 POLY(1) 7 30 0.0 4.6728972e-2
GO2 4 33 POLY(1) 30 4 0.0 4.6728972e-2
*
VSY1 36 100 DC 0 
VSY2 100 37 DC 0 
DSY1 35 36 DX 
DSY2 37 35 DX 
FSY 7 4 POLY(2) VSY1 VSY2 4.7326E-3 1 1
GSY 100 35 33 30 4.6728972E-2
*
.MODEL QN NPN(BF=100 IS=1E-15)
.MODEL QP PNP(BF=100 IS=1E-15)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD8002AR;AD8002AR;Opamps;AD-"ADxxx";
*AD8002AR SPICE Macro Model        11/95  Rev. A
*                                        RFD/ADS
*  
* This version of the AD8002 model simulates the worst case 
* parameters of the 'A' grade in the 'R ' package (SOIC).  The Worst case
* parameters used correspond to those in the data sheet. 
* This model was developed using the +/-5V specifications.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                Non-inverting input
*                | Inverting input
*                | | Positive supply
*                | | | Negative supply
*                | | | | Output
*                | | | | |
.SUBCKT AD8002AR 3 2 7 4 6
*
*INPUT STAGE
*
Q1 7 9 10 QN
Q2 4 9 11 QP
Q3 14 11 15 QN
Q4 16 10 15 QP
I1 10 4 DC 2.568e-4 
I2 7 11 DC 2.568e-4 
D1 17 14 DX 
D2 16 18 DX 
V2 18 4 DC -4.41135e-2 
V1 7 17 DC -4.41135e-2 
R1 14 7 1E3 
R2 4 16 1E3 
CS1 7 2 .25e-12 
CS2 2 4 .25e-12 
CIN 3 4 1.5E-12 
LIN- 15 2 .9e-9 
GB1 7 3 POLY(1) 3 100 6e-6 0.9e-6
GB2 7 2 POLY(1) 3 100 25e-6 1e-6
EOS 3 9 POLY(1) 100 23 6E-3 1
*
*gainst
*
V3 7 20 DC 2.8108 
V4 21 4 DC 2.8108 
R3 100 19 3.1e5 
C1 19 100 6.4987781e-13 
D3 19 20 DX 
D4 21 19 DX 
G1 100 19 POLY(1) 7 14 0 1E-3
G2 19 100 POLY(1) 16 4 0 1E-3
EREF 100 0 POLY(2) 7 0 4 0 0 0.5 0.5
*
*CMRR
*
CCM 22 23 4.56424e-13 
RCM2 100 23 1 
RCM1 23 22 1e4 
ECM 22 100 100 3 31.668
*
**POLE1
*
C3 100 24 2.273644e-16 
R5 24 100 1e6 
G4 100 24 19 100 1E-6
*
***POLE2
*
C4 25 100 3.978877e-17 
R6 25 100 1e6 
G5 100 25 24 100 1E-6
*
*OUTPUT
*
RO1 33 7 21.4 
RO2 4 33 21.4 
VW 25 30 DC 0 
VSC1 31 33 DC .325 
VSC2 33 32 DC .325 
LO 33 6 2e-9 
DSC2 32 30 DX 
DSC1 30 31 DX 
GO1 33 7 POLY(1) 7 30 0.0  4.6728972e-2
GO2 4 33 POLY(1) 30 4 0.0  4.6728972e-2
*
VSY1 36 100 DC 0 
VSY2 100 37 DC 0 
DSY1 35 36 DX 
DSY2 37 35 DX 
FSY 7 4 POLY(2) VSY1 VSY2 4.7326E-3 1 1
GSY 100 35 33 30 4.6728972E-2
*
.MODEL QN NPN(BF=100 IS=1E-15)
.MODEL QP PNP(BF=100 IS=1E-15)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD820A;AD820A;Opamps;AD-"ADxxx";
* AD820A  SPICE Macro-model             2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the AD820 model simulates the worst-case
* parameters of the 'A' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD820A   1 2 99 50 25
*
* INPUT STAGE & POLE AT 5MHZ
*
R3 5 99 2456
R4 6 99 2456
CIN 1 2 5E-12
C2 5 6 6.48E-12
I1 4 50 108E-6
IOS 1 2 1E-11
EOS 7 1 POLY(1) 12 98 800E-6 2.41
J1 5 2 4 JX
J2 6 7 4 JX
GB1 50 2 POLY(3) 2 4 2 5 2 50 0 1E-12 1E-12 1E-12
GB2 50 7 POLY(3) 7 4 7 5 7 50 0 1E-12 1E-12 1E-12
*
EREF 98 0 30 0 1
*
* GAIN STAGE & POLE AT 25 HZ
*
R5 9 98 1.234E6
C3 9 25 32E-12
G1 98 9 6 5 4.07E-4
V1 8 98 0
V2 98 10 -1
D1 9 10 DX
D2 8 9 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 5 KHZ
*
R21 11 12 1E6
R22 12 98 200
C14 11 12 32.25E-12
E13 11 98 POLY(2) 2 98 1 98 0 0.5 0.5
*
* POLE AT 10 MHZ
*
R23 18 98 1E6
C15 18 98 15.9E-15
G15 98 18 9 98 1E-6
*
* OUTPUT STAGE
*
ES 26 51 POLY(1) 18 98 1.72 1
RS 26 22 500
V3 23 51 1.03951
V4 21 23 1.36
C16 20 25 2E-12
C17 24 25 2E-12
RG1 20 97 1E8
RG2 24 97 1E8
Q1 20 20 97 PNP
Q2 20 21 22 NPN
Q3 24 23 22 PNP
Q4 24 24 51 NPN
Q5 25 20 97 PNP 20
Q6 25 24 51 NPN 20
VP 96 97 0
VN 51 52 0
EP 96 0 POLY(1) 99 0 0.01 1
EN 52 0 POLY(1) 50 0 -0.015 1
R25 30 99 275E3
R26 30 50 275E3
FSY1 99 0 POLY(1) VP 210.5E-6 1
FSY2 0 50 POLY(1) VN 210.5E-6 1
*
* MODELS USED
*
.MODEL JX NJF(BETA=7.67E-4 VTO=-2.000 IS=12.5E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=200)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=900)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD820B;AD820B;Opamps;AD-"ADxxx";
* AD820B  SPICE Macro-model             2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the AD820 model simulates the worst-case
* parameters of the 'B' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD820B   1 2 99 50 25
*
* INPUT STAGE & POLE AT 5MHZ
*
R3 5 99 2456
R4 6 99 2456
CIN 1 2 5E-12
C2 5 6 6.48E-12
I1 4 50 108E-6
IOS 1 2 5E-12
EOS 7 1 POLY(1) 12 98 400E-6 2.41
J1 5 2 4 JX
J2 6 7 4 JX
GB1 50 2 POLY(3) 2 4 2 5 2 50 0 1E-12 1E-12 1E-12
GB2 50 7 POLY(3) 7 4 7 5 7 50 0 1E-12 1E-12 1E-12
*
EREF 98 0 30 0 1
*
* GAIN STAGE & POLE AT 25 HZ
*
R5 9 98 1.234E6
C3 9 25 32E-12
G1 98 9 6 5 4.07E-4
V1 8 98 0
V2 98 10 -1
D1 9 10 DX
D2 8 9 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 2.47 KHZ
*
R21 11 12 1E6
R22 12 98 100
C14 11 12 64.5E-12
E13 11 98 POLY(2) 2 98 1 98 0 0.5 0.5
*
* POLE AT 10 MHZ
*
R23 18 98 1E6
C15 18 98 15.9E-15
G15 98 18 9 98 1E-6
*
* OUTPUT STAGE
*
ES 26 51 POLY(1) 18 98 1.72 1
RS 26 22 500
V3 23 51 1.03951
V4 21 23 1.36
C16 20 25 2E-12
C17 24 25 2E-12
RG1 20 97 1E8
RG2 24 97 1E8
Q1 20 20 97 PNP
Q2 20 21 22 NPN
Q3 24 23 22 PNP
Q4 24 24 51 NPN
Q5 25 20 97 PNP 20
Q6 25 24 51 NPN 20
VP 96 97 0
VN 51 52 0
EP 96 0 POLY(1) 99 0 0.01 1
EN 52 0 POLY(1) 50 0 -0.015 1
R25 30 99 275E3
R26 30 50 275E3
FSY1 99 0 POLY(1) VP 210.5E-6 1
FSY2 0 50 POLY(1) VN 210.5E-6 1
*
* MODELS USED
*
.MODEL JX NJF(BETA=7.67E-4 VTO=-2.000 IS=5E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=200)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=900)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD822;AD822;Opamps;AD-"ADxxx";
* AD822 SPICE Macro-model               2/95  Rev. A
*                                       ARG / ADSC
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD822    1 2 99 50 25
*
* INPUT STAGE & POLE AT 5 MHZ
*
R3 5 99 2456
R4 6 99 2456
CIN 1 2 5E-12
C2 5 6 6.48E-12
I1 4 50 108E-6
IOS 1 2 1E-12
EOS 7 1 POLY(1) 12 98 100E-6 1
J1 5 2 4 JX
J2 6 7 4 JX
GB1 50 2 POLY(3) 2 4 2 5 2 50 0 1E-12 1E-12 1E-12
GB2 50 7 POLY(3) 7 4 7 5 7 50 0 1E-12 1E-12 1E-12
*
* GAIN STAGE & POLE AT 13.4 HZ
*
EREF 98 0 30 0 1
R5 9 98 2.313E6
C3 9 25 32E-12
G1 98 9 6 5 4.07E-4
V1 8 98 0
V2 98 10 -1
D1 9 10 DX
D2 8 9 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 1 KHZ
*
R21 11 12 1E6
R22 12 98 100
C14 11 12 159E-12
E13 11 98 POLY(2) 2 98 1 98 0 0.5 0.5
*
* POLE AT 10 MHZ
*
R23 18 98 1E6
C15 18 98 15.9E-15
G15 98 18 9 98 1E-6
*
* OUTPUT STAGE
*
ES 26 51 POLY(1) 18 98 1.72 1
RS 26 22 500
V3 23 51 1.03951
V4 21 23 1.36
C16 20 25 2E-12
C17 24 25 2E-12
RG1 20 97 1E8
RG2 24 97 1E8
Q1 20 20 97 PNP
Q2 20 21 22 NPN
Q3 24 23 22 PNP
Q4 24 24 51 NPN
Q5 25 20 97 PNP 20
Q6 25 24 51 NPN 20
VP 96 97 0
VN 51 52 0
EP 96 0 POLY(1) 99 0 0.01 1
EN 52 0 POLY(1) 50 0 -0.015 1
R25 30 99 63.5E3
R26 30 50 63.5E3
FSY1 99 0 VP 1
FSY2 0 50 VN 1
*
* MODELS USED
*
.MODEL JX NJF(BETA=7.67E-4 VTO=-2.000 IS=1E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=200)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=900)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD822A;AD822A;Opamps;AD-"ADxxx";
* AD822A  SPICE Macro-model             2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the AD822 model simulates the worst-case
* parameters of the 'A' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD822A   1 2 99 50 25
*
* INPUT STAGE & POLE AT 5MHZ
*
R3 5 99 2456
R4 6 99 2456
CIN 1 2 5E-12
C2 5 6 6.48E-12
I1 4 50 108E-6
IOS 1 2 1E-11
EOS 7 1 POLY(1) 12 98 800E-6 2.41
J1 5 2 4 JX
J2 6 7 4 JX
GB1 50 2 POLY(3) 2 4 2 5 2 50 0 1E-12 1E-12 1E-12
GB2 50 7 POLY(3) 7 4 7 5 7 50 0 1E-12 1E-12 1E-12
*
EREF 98 0 30 0 1
*
* GAIN STAGE & POLE AT 25 HZ
*
R5 9 98 1.234E6
C3 9 25 32E-12
G1 98 9 6 5 4.07E-4
V1 8 98 0
V2 98 10 -1
D1 9 10 DX
D2 8 9 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 5 KHZ
*
R21 11 12 1E6
R22 12 98 200
C14 11 12 32.25E-12
E13 11 98 POLY(2) 2 98 1 98 0 0.5 0.5
*
* POLE AT 10 MHZ
*
R23 18 98 1E6
C15 18 98 15.9E-15
G15 98 18 9 98 1E-6
*
* OUTPUT STAGE
*
ES 26 51 POLY(1) 18 98 1.72 1
RS 26 22 500
V3 23 51 1.03951
V4 21 23 1.36
C16 20 25 2E-12
C17 24 25 2E-12
RG1 20 97 1E8
RG2 24 97 1E8
Q1 20 20 97 PNP
Q2 20 21 22 NPN
Q3 24 23 22 PNP
Q4 24 24 51 NPN
Q5 25 20 97 PNP 20
Q6 25 24 51 NPN 20
VP 96 97 0
VN 51 52 0
EP 96 0 POLY(1) 99 0 0.01 1
EN 52 0 POLY(1) 50 0 -0.015 1
R25 30 99 275E3
R26 30 50 275E3
FSY1 99 0 POLY(1) VP 210.5E-6 1
FSY2 0 50 POLY(1) VN 210.5E-6 1
*
* MODELS USED
*
.MODEL JX NJF(BETA=7.67E-4 VTO=-2.000 IS=12.5E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=200)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=900)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD822B;AD822B;Opamps;AD-"ADxxx";
* AD822B  SPICE Macro-model             2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the AD822 model simulates the worst-case
* parameters of the 'B' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD822B   1 2 99 50 25
*
* INPUT STAGE & POLE AT 5MHZ
*
R3 5 99 2456
R4 6 99 2456
CIN 1 2 5E-12
C2 5 6 6.48E-12
I1 4 50 108E-6
IOS 1 2 5E-12
EOS 7 1 POLY(1) 12 98 400E-6 2.41
J1 5 2 4 JX
J2 6 7 4 JX
GB1 50 2 POLY(3) 2 4 2 5 2 50 0 1E-12 1E-12 1E-12
GB2 50 7 POLY(3) 7 4 7 5 7 50 0 1E-12 1E-12 1E-12
*
EREF 98 0 30 0 1
*
* GAIN STAGE & POLE AT 25 HZ
*
R5 9 98 1.234E6
C3 9 25 32E-12
G1 98 9 6 5 4.07E-4
V1 8 98 0
V2 98 10 -1
D1 9 10 DX
D2 8 9 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 3.5 KHZ
*
R21 11 12 1E6
R22 12 98 141
C14 11 12 45.6E-12
E13 11 98 POLY(2) 2 98 1 98 0 0.5 0.5
*
* POLE AT 10 MHZ
*
R23 18 98 1E6
C15 18 98 15.9E-15
G15 98 18 9 98 1E-6
*
* OUTPUT STAGE
*
ES 26 51 POLY(1) 18 98 1.72 1
RS 26 22 500
V3 23 51 1.03951
V4 21 23 1.36
C16 20 25 2E-12
C17 24 25 2E-12
RG1 20 97 1E8
RG2 24 97 1E8
Q1 20 20 97 PNP
Q2 20 21 22 NPN
Q3 24 23 22 PNP
Q4 24 24 51 NPN
Q5 25 20 97 PNP 20
Q6 25 24 51 NPN 20
VP 96 97 0
VN 51 52 0
EP 96 0 POLY(1) 99 0 0.01 1
EN 52 0 POLY(1) 50 0 -0.015 1
R25 30 99 275E3
R26 30 50 275E3
FSY1 99 0 POLY(1) VP 210.5E-6 1
FSY2 0 50 POLY(1) VN 210.5E-6 1
*
* MODELS USED
*
.MODEL JX NJF(BETA=7.67E-4 VTO=-2.000 IS=5E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=200)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=900)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=AD822S;AD822S;Opamps;AD-"ADxxx";
* AD822S  SPICE Macro-model             2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the AD822 model simulates the worst-case
* parameters of the 'S' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD822S   1 2 99 50 25
*
* INPUT STAGE & POLE AT 5MHZ
*
R3 5 99 2456
R4 6 99 2456
CIN 1 2 5E-12
C2 5 6 6.48E-12
I1 4 50 108E-6
IOS 1 2 1E-11
EOS 7 1 POLY(1) 12 98 800E-6 2.41
J1 5 2 4 JX
J2 6 7 4 JX
GB1 50 2 POLY(3) 2 4 2 5 2 50 0 1E-12 1E-12 1E-12
GB2 50 7 POLY(3) 7 4 7 5 7 50 0 1E-12 1E-12 1E-12
*
EREF 98 0 30 0 1
*
* GAIN STAGE & POLE AT 25 HZ
*
R5 9 98 1.234E6
C3 9 25 32E-12
G1 98 9 6 5 4.07E-4
V1 8 98 0
V2 98 10 -1
D1 9 10 DX
D2 8 9 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 5 KHZ
*
R21 11 12 1E6
R22 12 98 200
C14 11 12 32.25E-12
E13 11 98 POLY(2) 2 98 1 98 0 0.5 0.5
*
* POLE AT 10 MHZ
*
R23 18 98 1E6
C15 18 98 15.9E-15
G15 98 18 9 98 1E-6
*
* OUTPUT STAGE
*
ES 26 51 POLY(1) 18 98 1.72 1
RS 26 22 500
V3 23 51 1.03951
V4 21 23 1.36
C16 20 25 2E-12
C17 24 25 2E-12
RG1 20 97 1E8
RG2 24 97 1E8
Q1 20 20 97 PNP
Q2 20 21 22 NPN
Q3 24 23 22 PNP
Q4 24 24 51 NPN
Q5 25 20 97 PNP 20
Q6 25 24 51 NPN 20
VP 96 97 0
VN 51 52 0
EP 96 0 POLY(1) 99 0 0.01 1
EN 52 0 POLY(1) 50 0 -0.015 1
R25 30 99 275E3
R26 30 50 275E3
FSY1 99 0 POLY(1) VP 210.5E-6 1
FSY2 0 50 POLY(1) VN 210.5E-6 1
*
* MODELS USED
*
.MODEL JX NJF(BETA=7.67E-4 VTO=-2.000 IS=12.5E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=200)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=900)
.MODEL DX D(IS=1E-15)
.ENDS
*******
*SYM=AD406
*SRC=ADG426;ADG426;Multiplexors;Analog Devices;8:1 Analog Mux
* ADG426 SPICE Macro-model                10/95  Rev. D
*                                           WF / ADSC
*
* Revision History: NONE
*
*       NOTES: 1. This model was setup with typical leakage currents
*               at +25C for ADG426 
*              2. The digital address latches are not implemented.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
* 19 - S1  20 - S2  21 - S3  22 - S4  23 - S5  24 - S6  25 - S7
* 26 - S8  11 - S9 10 - S10  9 - S11  8 - S12  7 - S13  6 - S14
* 5 - S15  4 - S16  14 - A3  15 - A2  16 - A1  17 - A0  18 - EN
* 28 - D  1 - VDD  12 - GND  27 - VSS
*                    
.SUBCKT ADG426 19 20 21 22 23 24 25 26 11 10 9 8 7 6 5 4 14 15 16 17 18 28 1 12 27
*
* DEMUX SWITCHES S1-16 ---> D)
*
*     First Section is for control line A0
*          All nodes in this section are in the 30's unless
*          they are I/O nodes
*
E_A0_2    200 12  17 12    1
E_A0_1     30 40 201 40   -1
R_A0_1    200 201         1000
C_A0_X2   201 12          100E-12

V_AX_1     40  12          1.6

xS_A0_16     4 31 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_15     5 31 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}                
xS_A0_14     6 32 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_13     7 32 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_12     8 33 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_11     9 33 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_10    10 34 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_9     11 34 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_8     26 35 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_7     25 35 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_6     24 36 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_5     23 36 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_4     22 37 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_3     21 37 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_2     20 38 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_1     19 38 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A0_X1     17 12          4E-12
C_A0_D      17 39          4E-12

*          Input capacitances

C_A0_1     19  12          8E-12
C_A0_2     20  12         8E-12
C_A0_3     21  12         8E-12
C_A0_4     22  12         8E-12
C_A0_5     23  12         8E-12
C_A0_6     24  12         8E-12
C_A0_7     25  12         8E-12
C_A0_8     26  12         8E-12
C_A0_9     11  12         8E-12
C_A0_10    10  12         8E-12
C_A0_11     9  12         8E-12
C_A0_12     8  12         8E-12
C_A0_13     7  12         8E-12
C_A0_14     6  12         8E-12
C_A0_15     5  12         8E-12
C_A0_16     4  12         8E-12

C_D_1      28  12         80E-12

*
*       Leakage Current SX and D ON only 
*

R_ON_S1    19 500    1.5E12
R_ON_S2    20 500    1.5E12
R_ON_S3    21 500    1.5E12
R_ON_S4    22 500    1.5E12
R_ON_S5    23 500    1.5E12
R_ON_S6    24 500    1.5E12
R_ON_S7    25 500    1.5E12
R_ON_S8    26 500    1.5E12
R_ON_S9    11 500    1.5E12
R_ON_S10   10 500    1.5E12
R_ON_S11    9 500    1.5E12
R_ON_S12    8 500    1.5E12
R_ON_S13    7 500    1.5E12
R_ON_S14    6 500    1.5E12
R_ON_S15    5 500    1.5E12
R_ON_S16    4 500    1.5E12
xSLEAK_ON_D 28 500    28 500  SLEAK {RON=750E9 ROFF=150E9 VON=-15 VOFF=15}
ILEAK_ON_D 28 500   -10E-12               
* 
*       Leakage Current SX OFF only)
*
*       Leakage Current D OFF only)
*
xS_OFF_D     28  58 80 12          Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D     58  12                1E12 
G_OFF_D     28  12 58 12          0.75E-12
*
*     Second Section is for control line A1
*
E_A1_2    170 12 16  12    1
E_A1_1     41 40 171 40   -1
R_A1_1    170 171         1000
C_A1_X2   171 12          100E-12
*
xS_A1_1     31 42 171 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_2     32 42 41  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_3     33 43 171 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_4     34 43 41  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_5     35 44 171 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_6     36 44 41  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_7     37 45 171 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_8     38 45 41  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
*
C_A1_X     16 12           4E-12
C_A1_D     16 39           4E-12
*
*     Third Section is for control line A2
*

E_A2_2    160 12 15  12    1
E_A2_1     46 40 161 40   -1
R_A2_1    160 161         1000
C_A2_X2   161  12          100E-12

xS_A2_1     42 47 161 12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A2_2     43 47 46  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A2_3     44 48 161 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A2_4     45 48 46  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A2_X     15 12           4E-12
C_A2_D     15 39           4E-12

*
*     Forth Section is for control line A3
*

E_A3_2    140  12  14 12   1
E_A3_1     49  40 141 40   -1
R_A3_1    140 141         1000
C_A3_X2   141  12          100E-12

xS_A3_1     47 39 141 12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A3_2     48 39 49  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A3_X     14 12           4E-12
C_A3_D     14 39           4E-12

*
*     Main Series Switch combination
*
*

V_1_A     419  12  15
V_1_B     420  12  -15
V_1_C     421  500 -0.5         ;sets pos main offset
V_1_D     422  27  2.5          ;sets neg main offset
R_1_C     39   0   1E13
xS_1_A     425  39  420 73 Sdemux {RON=1 ROFF=500001 VON=9 VOFF=-44} ; SNCM 
R_1_A    412 425  24            ;sets neg at max d
xS_1_B      426  39  419 73 Sdemux {RON=450000 ROFF=1 VON=41 VOFF=-6.5} ; SPCM 
R_1_B     73 426  30            ;sets pos at max d
xS_1_C      73 412 611  12 Sdemux {RON=650001 ROFF=19 VON=32 VOFF=0} ; SMAINP 
xS_1_D     412 411  12 612 Sdemux {RON=700001 ROFF=7 VON=28.5 VOFF=0} ; SMAINN 
BE_1_E     611  12         V = (10*V(73,421))/(0.5*V(1,500)+0.005)
BE_1_F     612  12         V = (10*V(73,500))/(V(500,422)^1+0.005)
xS_1_G     411  39   1  27 Sdemux {RON=11 ROFF=3500 VON=28 VOFF=-10} ; SBASE 

I_XX_1    99 0 0       ;add a 'do-nothing' component
I_XX_2   421 0 0      ;  at nodes 99  421
I_XX_3   422 0 0      ;    and 422 to keep SPICE happy

*
*       Voltage Clamp 
*

D_1_POS     39  1    DClamp
G_1_POS     39  1  39  1  -1E-12
D_2_NEG     27  39   DClamp
G_2_NEG     27  39 27  39 1E-12

*     Enable Switch section
*

xS_EN_1     73 28 18  12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
C_EN_1     18 28           4.2E-12  ; SETS CHARGE INJECTION 

*     Invert Enable Switch section

E_EN0_1     18  81 80 12    -2
V_EN0_1     82  12          2.5
R_EN0_1     82  81         1
R_EN0_2     80  12          1E12

*
*     Power Supply Current Correction
*
I_PS_1      1  12           80E-6
I_PS_2     12  27           0.0001E-6
E_PS_1     99  12  1  12    1
E_PS_2    500  27  1  27    .5

*
*       Crosstalk 
*

RXT_1     19 52           1E13
RXT_2     20 52           1E13
RXT_3     21 52           1E13
RXT_4     22 52           1E13
RXT_5     23 52           1E13
RXT_6     24 52           1E13
RXT_7     25 52           1E13
RXT_8     26 52           1E13
RXT_9     11 52           1E13
RXT_10    10 52           1E13
RXT_11     9 52           1E13
RXT_12     8 52           1E13
RXT_13     7 52           1E13
RXT_14     6 52           1E13
RXT_15     5 52           1E13
RXT_16     4 52           1E13

CXT_1     19 52           1E-12
CXT_2     20 52           1E-12
CXT_3     21 52           1E-12
CXT_4     22 52           1E-12
CXT_5     23 52           1E-12
CXT_6     24 52           1E-12
CXT_7     25 52           1E-12
CXT_8     26 52           1E-12
CXT_9     11 52           1E-12
CXT_10    10 52           1E-12
CXT_11     9 52           1E-12
CXT_12     8 52           1E-12
CXT_13     7 52           1E-12
CXT_14     6 52           1E-12
CXT_15     5 52           1E-12
CXT_16     4 52           1E-12

*
*       OFF Isolation
*
COI_1     19 28           1E-13
COI_2     20 28           1E-13
COI_3     21 28           1E-13
COI_4     22 28           1E-13
COI_5     23 28           1E-13
COI_6     24 28           1E-13
COI_7     25 28           1E-13
COI_8     26 28           1E-13
COI_9     11 28           1E-13
COI_10    10 28           1E-13
COI_11     9 28           1E-13
COI_12     8 28           1E-13
COI_13     7 28           1E-13
COI_14     6 28           1E-13
COI_15     5 28           1E-13
COI_16     4 28           1E-13
ROI_1     19 1901         1.6E9
COI_1A    1901 28         10E-12
ROI_2     20 1902         1.6E9
COI_2A    1902 28         10E-12
ROI_3     21 1903         1.6E9
COI_3A    1903 28         10E-12
ROI_4     22 1904         1.6E9
COI_4A    1904 28         10E-12
ROI_5     23 1905         1.6E9
COI_5A    1905 28         10E-12
ROI_6     24 1906         1.6E9
COI_6A    1906 28         10E-12
ROI_7     25 1907         1.6E9
COI_7A    1907 28         10E-12
ROI_8     26 1908         1.6E9
COI_8A    1908 28         10E-12
ROI_9     11 1909         1.6E9
COI_9A    1909 28         10E-12
ROI_10     10 1910         1.6E9
COI_10A    1910 28         10E-12
ROI_11     9 1911         1.6E9
COI_11A    1911 28         10E-12
ROI_12     8 1912         1.6E9
COI_12A    1912 28         10E-12
ROI_13     7 1913         1.6E9
COI_13A    1913 28         10E-12
ROI_14     6 1914         1.6E9
COI_14A    1914 28         10E-12
ROI_15     5 1915         1.6E9
COI_15A    1915 28         10E-12
ROI_16     4 1916         1.6E9
COI_16A    1916 28         10E-12
*
* MODELS USED
*
*MODEL SNCM  VSWITCH RON=1 ROFF=500001 VON=9 VOFF=-44)
*MODEL SPCM  VSWITCH RON=450000 ROFF=1 VON=41 VOFF=-6.5)
*MODEL SBASE VSWITCH RON=11 ROFF=3500 VON=28 VOFF=-10)
*MODEL SMAINP VSWITCH RON=650001 ROFF=19 VON=32 VOFF=0)
*MODEL SMAINN VSWITCH RON=700001 ROFF=7 VON=28.5 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.MODEL DClamp D(IS=1E-15 IBV=1E-13)
*MODEL SLEAK VSWITCH RON=750E9 ROFF=150E9 VON=-15 VOFF=15)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=AD406
*SRC=ADG426B;ADG426B;Multiplexors;Analog Devices;8:1 Analog Mux
* ADG426B SPICE Macro-model                10/95  Rev. D
*                                           WF / ADSC
*
* Revision History: NONE
*
*       NOTE: This model was setup with Maximum leakage currents
*               at +85C for ADG426 
*              2. The digital address latches are not implemented.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
* 19 - S1  20 - S2  21 - S3  22 - S4  23 - S5  24 - S6  25 - S7
* 26 - S8  11 - S9 10 - S10  9 - S11  8 - S12  7 - S13  6 - S14
* 5 - S15  4 - S16  14 - A3  15 - A2  16 - A1  17 - A0  18 - EN
* 28 - D  1 - VDD  12 - GND  27 - VSS
*                    
.SUBCKT ADG426B 19 20 21 22 23 24 25 26 11 10 9 8 7 6 5 4 14 15 16 17 18 28 1 12 27
*
* DEMUX SWITCHES S1-16 ---> D)
*
*     First Section is for control line A0
*          All nodes in this section are in the 30's unless
*          they are I/O nodes
*
E_A0_2    200 12  17 12    1
E_A0_1     30 40 201 40   -1
R_A0_1    200 201         1000
C_A0_X2   201 12          100E-12

V_AX_1     40  12          1.6

xS_A0_16     4 31 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_15     5 31 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_14     6 32 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_13     7 32 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_12     8 33 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_11     9 33 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_10    10 34 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_9     11 34 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_8     26 35 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_7     25 35 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_6     24 36 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_5     23 36 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4} 
xS_A0_4     22 37 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_3     21 37 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_2     20 38 201 12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_1     19 38 30  12   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A0_X1     17 12          4E-12
C_A0_D      17 39          4E-12

*          Input capacitances

C_A0_1     19  12          8E-12
C_A0_2     20  12         8E-12
C_A0_3     21  12         8E-12
C_A0_4     22  12         8E-12
C_A0_5     23  12         8E-12
C_A0_6     24  12         8E-12
C_A0_7     25  12         8E-12
C_A0_8     26  12         8E-12
C_A0_9     11  12         8E-12
C_A0_10    10  12         8E-12
C_A0_11     9  12         8E-12
C_A0_12     8  12         8E-12
C_A0_13     7  12         8E-12
C_A0_14     6  12         8E-12
C_A0_15     5  12         8E-12
C_A0_16     4  12         8E-12

C_D_1      28  12         80E-12

*
*       Leakage Current SX and D ON only 
*

R_ON_S1    19 500    12E9
R_ON_S2    20 500    12E9
R_ON_S3    21 500    12E9
R_ON_S4    22 500    12E9
R_ON_S5    23 500    12E9
R_ON_S6    24 500    12E9
R_ON_S7    25 500    12E9
R_ON_S8    26 500    12E9
R_ON_S9    11 500    12E9
R_ON_S10   10 500    12E9
R_ON_S11    9 500    12E9
R_ON_S12    8 500    12E9
R_ON_S13    7 500    12E9
R_ON_S14    6 500    12E9
R_ON_S15    5 500    12E9
R_ON_S16    4 500    12E9
*
xSLEAK_ON_D 28 500    28 500  SLEAK {RON=9E8 ROFF=8E8 VON=-15 VOFF=15}
ILEAK_ON_D 500 28    200E-12  
*
*       Leakage Current SX OFF only)
*
*       Leakage Current D OFF only)
*

xS_OFF_D     28  58 80 12          Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D     58  12                1E12 
G_OFF_D     28  12 58 12          0.75E-12

*
*     Second Section is for control line A1
*

E_A1_2    170 12 16  12    1
E_A1_1     41 40 171 40   -1
R_A1_1    170 171         1000
C_A1_X2   171 12          100E-12

xS_A1_1     31 42 171 12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_2     32 42 41  12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_3     33 43 171 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_4     34 43 41  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_5     35 44 171 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_6     36 44 41  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_7     37 45 171 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_8     38 45 41  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A1_X     16 12           4E-12
C_A1_D     16 39           4E-12

*
*     Third Section is for control line A2
*

E_A2_2    160 12 15  12    1
E_A2_1     46 40 161 40   -1
R_A2_1    160 161         1000
C_A2_X2   161  12          100E-12

xS_A2_1     42 47 161 12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A2_2     43 47 46  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A2_3     44 48 161 12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A2_4     45 48 46  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A2_X     15 12           4E-12
C_A2_D     15 39           4E-12

*
*     Forth Section is for control line A3
*

E_A3_2    140  12  14 12   1
E_A3_1     49  40 141 40   -1
R_A3_1    140 141         1000
C_A3_X2   141  12          100E-12

xS_A3_1     47 39 141 12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A3_2     48 39 49  12    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A3_X     14 12           4E-12
C_A3_D     14 39           4E-12

*
*     Main Series Switch combination
*
*

V_1_A     419  12  15
V_1_B     420  12  -15
V_1_C     421  500 -0.5         ;sets pos main offset
V_1_D     422  27  2.5          ;sets neg main offset
R_1_C     39   0   1E13
xS_1_A     425  39  420 73 Sdemux {RON=30 ROFF=500001 VON=9 VOFF=-44} ; SNCM
R_1_A    412 425  24            ;sets neg at max d
xS_1_B      426  39  419 73 Sdemux {RON=450000 ROFF=30 VON=41 VOFF=-6.5} ; SPCM
R_1_B     73 426  30            ;sets pos at max d
xS_1_C      73 412 611  12 Sdemux {RON=650001 ROFF=60 VON=32 VOFF=0} ; SMAINP
xS_1_D     412 411  12 612 Sdemux {RON=700001 ROFF=40 VON=28.5 VOFF=0} ; SMAINN
BE_1_E     611  12         V = (10*V(73,421))/(0.5*V(1,500)+0.005)
BE_1_F     612  12         V = (10*V(73,500))/(V(500,422)^1+0.005)
xS_1_G     411  39   1  27 Sdemux {RON=75 ROFF=3500 VON=28 VOFF=-10} ; SBASE
*
I_XX_1  99 0 0       ;add a 'do-nothing' component
I_XX_2 421 0 0      ;  at nodes 99  421
I_XX_3 422 0 0      ;    and 422 to keep SPICE happy
*
*       Voltage Clamp 
*

D_1_POS     39  1    DClamp
G_1_POS     39  1  39  1  -1E-12
D_2_NEG     27  39   DClamp
G_2_NEG     27  39 27  39 1E-12

*     Enable Switch section
*

xS_EN_1     73 28 18  12     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
C_EN_1     18 28           4.2E-12  ; SETS CHARGE INJECTION 

*     Invert Enable Switch section

E_EN0_1     18  81 80 12    -2
V_EN0_1     82  12          2.5
R_EN0_1     82  81         1
R_EN0_2     80  12          1E12

*
*     Power Supply Current Correction
*
I_PS_1      1  12           80E-6
I_PS_2     12  27           0.0001E-6
E_PS_1     99  12  1  12    1
E_PS_2    500  27  1  27    .5

*
*       Crosstalk 
*

RXT_1     19 52           1E13
RXT_2     20 52           1E13
RXT_3     21 52           1E13
RXT_4     22 52           1E13
RXT_5     23 52           1E13
RXT_6     24 52           1E13
RXT_7     25 52           1E13
RXT_8     26 52           1E13
RXT_9     11 52           1E13
RXT_10    10 52           1E13
RXT_11     9 52           1E13
RXT_12     8 52           1E13
RXT_13     7 52           1E13
RXT_14     6 52           1E13
RXT_15     5 52           1E13
RXT_16     4 52           1E13

CXT_1     19 52           1E-12
CXT_2     20 52           1E-12
CXT_3     21 52           1E-12
CXT_4     22 52           1E-12
CXT_5     23 52           1E-12
CXT_6     24 52           1E-12
CXT_7     25 52           1E-12
CXT_8     26 52           1E-12
CXT_9     11 52           1E-12
CXT_10    10 52           1E-12
CXT_11     9 52           1E-12
CXT_12     8 52           1E-12
CXT_13     7 52           1E-12
CXT_14     6 52           1E-12
CXT_15     5 52           1E-12
CXT_16     4 52           1E-12

*
*       OFF Isolation
*
COI_1     19 28           1E-13
COI_2     20 28           1E-13
COI_3     21 28           1E-13
COI_4     22 28           1E-13
COI_5     23 28           1E-13
COI_6     24 28           1E-13
COI_7     25 28           1E-13
COI_8     26 28           1E-13
COI_9     11 28           1E-13
COI_10    10 28           1E-13
COI_11     9 28           1E-13
COI_12     8 28           1E-13
COI_13     7 28           1E-13
COI_14     6 28           1E-13
COI_15     5 28           1E-13
COI_16     4 28           1E-13
ROI_1     19 1901         1.6E9
COI_1A    1901 28         10E-12
ROI_2     20 1902         1.6E9
COI_2A    1902 28         10E-12
ROI_3     21 1903         1.6E9
COI_3A    1903 28         10E-12
ROI_4     22 1904         1.6E9
COI_4A    1904 28         10E-12
ROI_5     23 1905         1.6E9
COI_5A    1905 28         10E-12
ROI_6     24 1906         1.6E9
COI_6A    1906 28         10E-12
ROI_7     25 1907         1.6E9
COI_7A    1907 28         10E-12
ROI_8     26 1908         1.6E9
COI_8A    1908 28         10E-12
ROI_9     11 1909         1.6E9
COI_9A    1909 28         10E-12
ROI_10     10 1910         1.6E9
COI_10A    1910 28         10E-12
ROI_11     9 1911         1.6E9
COI_11A    1911 28         10E-12
ROI_12     8 1912         1.6E9
COI_12A    1912 28         10E-12
ROI_13     7 1913         1.6E9
COI_13A    1913 28         10E-12
ROI_14     6 1914         1.6E9
COI_14A    1914 28         10E-12
ROI_15     5 1915         1.6E9
COI_15A    1915 28         10E-12
ROI_16     4 1916         1.6E9
COI_16A    1916 28         10E-12
*
* MODELS USED
*
*MODEL SNCM  VSWITCH RON=30 ROFF=500001 VON=9 VOFF=-44)
*MODEL SPCM  VSWITCH RON=450000 ROFF=30 VON=41 VOFF=-6.5)
*MODEL SBASE VSWITCH RON=75 ROFF=3500 VON=28 VOFF=-10)
*MODEL SMAINP VSWITCH RON=650001 ROFF=60 VON=32 VOFF=0)
*MODEL SMAINN VSWITCH RON=700001 ROFF=40 VON=28.5 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.MODEL DClamp D(IS=1E-15 IBV=1E-13)
*MODEL SLEAK VSWITCH RON=9E8 ROFF=8E8 VON=-15 VOFF=15)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=ADG441
*SRC=ADG441BS;ADG441BS;Multiplexors;Analog Devices;Quad SPST
* ADG441BS SPICE Macro-model                8/95  Rev. A
*    THIS IS A SINGLE SUPPLY MODEL ONLY     JOM / ADSC
*
* Revision History:
*     NONE
*
*	NOTE: This model was setup with typical leakage currents
*		at -40 TO +85C for ADG441BS - SINGLE SUPPLY 
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
* 1 - IN1  2 - D1  3 - S1  4 - Vss  5 - GND  6 - S4
* 7 - D4  8 - IN4  9 - IN3  10 - D3  11 - S3
* 13 - Vdd  14 - S2  15 - D2  16 - IN2
*                    
.SUBCKT ADG441BS 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16
*
* DEMUX SWITCHES S1-8 ---> D)
*
*     First Section is for control lines IN1-4
*
E_IN1_2	  200   5   1   5   1
E_IN1_1   301  40 201  40   -1 
R_IN1     200 201           1000
C_IN1_1   201   5           65E-12


E_IN2_2	  202   5  16   5   1
E_IN2_1   302  40 203  40   -1 
R_IN2     202 203           1000
C_IN2_1   203   5           65E-12

E_IN3_2	  204   5   9  5    1
E_IN3_1   303  40 205 40   -1 
R_IN3     204 205         1000
C_IN3_1   205   5          65E-12

E_IN4_2	  206   5   8  5  1
E_IN4_1   304  40 207 40  -1 
R_IN4     206 207         1000
C_IN4_1   207   5         65E-12

V_INX      40   5         2.5

xS_IN1      3 31 301 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN2     14 32 302 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN3     11 33 303 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN4      6 34 304 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}


C_IN1_X1     1  5          3E-12  ; 1/2 OF CHARGE INJECT
C_IN1_D      1 31          3E-12
C_IN2_X1    16  5          3E-12
C_IN2_D     16 32          3E-12
C_IN3_X1     9  5          3E-12
C_IN3_D      9 33          3E-12
C_IN4_X1     8  5          3E-12
C_IN4_D      8 34          3E-12

*          Input capacitances

C_S1      3  5          4E-12   ; CS OFF 
C_S2     14  5          4E-12
C_S3     11  5 	 	4E-12
C_S4      6  5          4E-12

C_D1      2  5          4E-12   ; CD OFF
C_D2     15  5          4E-12
C_D3     10  5          4E-12
C_D4      7  5          4E-12
*
*	Leakage Current SX and D ON only 
*        

G_ON_S1     3  5  3  5    0.25E-9
G_ON_S2	   14  5 14  5    0.25E-9
G_ON_S3    11  5 11  5    0.25E-9
G_ON_S4     6  5  6  5    0.25E-9
G_ON_D1     2  5  2  5    0.25E-9
G_ON_D2    15  5 15  5    0.25E-9
G_ON_D3    10  5 10  5    0.25E-9
G_ON_D4     7  5  7  5    0.25E-9

*
*	Leakage Current SX OFF only

xS_OFF_S1       3 581   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S1     581   5         1E12 
G_OFF_S1       3   5 581  5  0.25E-9

xS_OFF_S2      14 583  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S2     583   5         1E12 
G_OFF_S2      14   5 583  5  0.25E-9

xS_OFF_S3      11 585   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S3     585   5         1E12 
G_OFF_S3      11   5 585  5  0.25E-9

xS_OFF_S4       6 587  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S4     587   5         1E12 
G_OFF_S4       6   5 587  5  0.25E-9
*
*	Leakage Current D OFF only)
*

xS_OFF_D1       2 580   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D1     580   5         1E12 
G_OFF_D1       2   5 580  5  0.25E-9

xS_OFF_D2      15 582  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D2     582   5         1E12 
G_OFF_D2      15   5 582  5  0.25E-9

xS_OFF_D3      10 584   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D3     584   5         1E12 
G_OFF_D3      10   5 584  5  0.25E-9

xS_OFF_D4       7 586  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D4     586   5         1E12 
G_OFF_D4       7   5 586  5  0.25E-9

*
*     Main Series Switch combination
*

xS_1_A     412  31   2   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA 
xS_1_AA    412 411   4 612 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB 
R_1_A     412 411         250
xS_1_B       2 412  13   2 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA 
xS_1_BB      2 412   0   2 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB 
R_1_B       2 412         175
xS_1_C       2 412 611   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP 
xS_1_D     412 411   0 612 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN 
BE_1_E     611   0         V = (10*V(2,500))/(V(13,500)^2+0.5)
BE_1_F     612   0         V = (10*V(2,500))/(V(500,4)-0.2)
xS_1_G     411  31  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE 

xS_2_A     414  32  15   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA 
xS_2_AA    414 413   4 614 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB 
R_2_A     414 413         250
xS_2_B      15 414  13  15 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA 
xS_2_BB     15 414   0  15 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB 
R_2_B      15 414         175
xS_2_C      15 414 613   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP 
xS_2_D     414 413   0 614 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN 
BE_2_E     613   0         V = (10*V(15,500))/(V(13,500)^15+0.5)
BE_2_F     614   0         V = (10*V(15,500))/(V(500,4)-0.2)
xS_2_G     413  32  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE 

xS_3_A     416  33  10   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA 
xS_3_AA    416 415   4 616 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB 
R_3_A     416 415         250
xS_3_B      10 416  13  10 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA 
xS_3_BB     10 416   0  10 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB 
R_3_B      10 416         175
xS_3_C      10 416 615   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP 
xS_3_D     416 415   0 616 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN 
BE_3_E     615   0         V = (10*V(10,500))/(V(13,500)^10+0.5)
BE_3_F     616   0         V = (10*V(10,500))/(V(500,4)-0.2)
xS_3_G     415  33  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE 

xS_4_A     418  34   7   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA 
xS_4_AA    418 417   4 618 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB 
R_4_A     418 417         250
xS_4_B       7 418  13   7 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA 
xS_4_BB      7 418   0   7 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB 
R_4_B       7 418         175
xS_4_C       7 418 617   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP 
xS_4_D     418 417   0 618 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN 
BE_4_E     617   0         V = (10*V(7,500))/(V(13,500)^7+0.5)
BE_4_F     618   0         V = (10*V(7,500))/(V(500,4)-0.2)
xS_4_G     417  34  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE 

*
*     Power Supply Current Correction
*

I_PS_1     13  5           80E-6
I_PS_2      5  4           2.5E-6
E_PS_1     99  5 13  5     1
E_PS_2    500  4 13  4     .5

*
*	Crosstalk 
*

RXT_12     31 32           1E12
RXT_13     31 33           1E12
RXT_14     31 34           1E12
RXT_23     32 33           1E12
RXT_24     32 34           1E12
RXT_34     33 34           1E12
CXT_12     31 32           1.6E-13
CXT_13     31 33           1.6E-13
CXT_14     31 34           1.6E-13
CXT_23     32 33           1.6E-13
CXT_24     32 34           1.6E-13
CXT_34     33 34           1.6E-13

*
*	OFF Isolation
*

COI_1	    2  3           7E-13
COI_2       6  7           7E-13
COI_3      10 11           7E-13 
COI_4      14 15           7E-13

*
* MODELS USED
*

*MODEL SNCMA  VSWITCH RON=400 ROFF=150 VON=2 VOFF=-1)
*MODEL SNCMB  VSWITCH RON=16 ROFF=300 VON=9 VOFF=4)
*MODEL SPCMA  VSWITCH RON=280 ROFF=25 VON=1.5 VOFF=-0.5)
*MODEL SPCMB  VSWITCH RON=350 ROFF=30 VON=-3.8 VOFF=-5.1)
*MODEL SBASE VSWITCH RON=55 ROFF=275 VON=17 VOFF=-5)
*MODEL SMAINP VSWITCH RON=300 ROFF=0.1 VON=1.6 VOFF=.2)
*MODEL SMAINN VSWITCH RON=200 ROFF=0.1 VON=12 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=ADG441
*SRC=ADG441TS;ADG441TS;Multiplexors;Analog Devices;Quad SPST
* ADG441TS SPICE Macro-model                8/95  Rev. A
*                                           JOM / ADSC
*
* Revision History:
*     NONE
*
*	NOTE: This model was setup with typical leakage currents
*		at -55 TO +125C for ADG441TS - SINGLE SUPPLY 
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
* 1 - IN1  2 - D1  3 - S1  4 - Vss  5 - GND  6 - S4
* 7 - D4  8 - IN4  9 - IN3  10 - D3  11 - S3
* 13 - Vdd  14 - S2  15 - D2  16 - IN2
*                    
.SUBCKT ADG441TS 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16
*
* DEMUX SWITCHES S1-8 ---> D)
*
*     First Section is for control lines IN1-4
*
E_IN1_2	  200   5   1   5   1
E_IN1_1   301  40 201  40   -1 
R_IN1     200 201           1000
C_IN1_1   201   5           65E-12


E_IN2_2	  202   5  16   5   1
E_IN2_1   302  40 203  40   -1 
R_IN2     202 203           1000
C_IN2_1   203   5           65E-12

E_IN3_2	  204   5   9  5    1
E_IN3_1   303  40 205 40   -1 
R_IN3     204 205         1000
C_IN3_1   205   5          65E-12

E_IN4_2	  206   5   8  5  1
E_IN4_1   304  40 207 40  -1 
R_IN4     206 207         1000
C_IN4_1   207   5         65E-12

V_INX      40   5         2.5

xS_IN1      3 31 301 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN2     14 32 302 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN3     11 33 303 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN4      6 34 304 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}


C_IN1_X1     1  5          3E-12  ; 1/2 OF CHARGE INJECT
C_IN1_D      1 31          3E-12
C_IN2_X1    16  5          3E-12
C_IN2_D     16 32          3E-12
C_IN3_X1     9  5          3E-12
C_IN3_D      9 33          3E-12
C_IN4_X1     8  5          3E-12
C_IN4_D      8 34          3E-12

*          Input capacitances

C_S1      3  5          4E-12   ; CS OFF 
C_S2     14  5          4E-12
C_S3     11  5 	 	4E-12
C_S4      6  5          4E-12

C_D1      2  5          4E-12   ; CD OFF
C_D2     15  5          4E-12
C_D3     10  5          4E-12
C_D4      7  5          4E-12
*
*	Leakage Current SX and D ON only 
*        

G_ON_S1     3  5  3  5    0.25E-9
G_ON_S2	   14  5 14  5    0.25E-9
G_ON_S3    11  5 11  5    0.25E-9
G_ON_S4     6  5  6  5    0.25E-9
G_ON_D1     2  5  2  5    0.25E-9
G_ON_D2    15  5 15  5    0.25E-9
G_ON_D3    10  5 10  5    0.25E-9
G_ON_D4     7  5  7  5    0.25E-9

*
*	Leakage Current SX OFF only

xS_OFF_S1       3 581   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S1     581   5         1E12 
G_OFF_S1       3   5 581  5  0.25E-9

xS_OFF_S2      14 583  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S2     583   5         1E12 
G_OFF_S2      14   5 583  5  0.25E-9

xS_OFF_S3      11 585   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S3     585   5         1E12 
G_OFF_S3      11   5 585  5  0.25E-9

xS_OFF_S4       6 587  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S4     587   5         1E12 
G_OFF_S4       6   5 587  5  0.25E-9
*
*	Leakage Current D OFF only)
*

xS_OFF_D1       2 580   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D1     580   5         1E12 
G_OFF_D1       2   5 580  5  0.25E-9

xS_OFF_D2      15 582  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D2     582   5         1E12 
G_OFF_D2      15   5 582  5  0.25E-9

xS_OFF_D3      10 584   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D3     584   5         1E12 
G_OFF_D3      10   5 584  5  0.25E-9

xS_OFF_D4       7 586  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D4     586   5         1E12 
G_OFF_D4       7   5 586  5  0.25E-9

*
*     Main Series Switch combination
*

xS_1_A     412  31   2   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_1_AA    412 411   4 612 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_1_A     412 411         250
xS_1_B       2 412  13   2 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_1_BB      2 412   0   2 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_1_B       2 412         175
xS_1_C       2 412 611   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_1_D     412 411   0 612 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_1_E     611   0         V = (10*V(2,500))/(V(13,500)^2+0.5)
BE_1_F     612   0         V = (10*V(2,500))/(V(500,4)-0.2)
xS_1_G     411  31  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_2_A     414  32  15   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_2_AA    414 413   4 614 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_2_A     414 413         250
xS_2_B      15 414  13  15 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_2_BB     15 414   0  15 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_2_B      15 414         175
xS_2_C      15 414 613   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_2_D     414 413   0 614 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_2_E     613   0         V = (10*V(15,500))/(V(13,500)^15+0.5)
BE_2_F     614   0         V = (10*V(15,500))/(V(500,4)-0.2)
xS_2_G     413  32  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_3_A     416  33  10   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_3_AA    416 415   4 616 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_3_A     416 415         250
xS_3_B      10 416  13  10 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_3_BB     10 416   0  10 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_3_B      10 416         175
xS_3_C      10 416 615   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_3_D     416 415   0 616 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_3_E     615   0         V = (10*V(10,500))/(V(13,500)^10+0.5)
BE_3_F     616   0         V = (10*V(10,500))/(V(500,4)-0.2)
xS_3_G     415  33  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_4_A     418  34   7   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_4_AA    418 417   4 618 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_4_A     418 417         250
xS_4_B       7 418  13   7 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_4_BB      7 418   0   7 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_4_B       7 418         175
xS_4_C       7 418 617   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_4_D     418 417   0 618 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_4_E     617   0         V = (10*V(7,500))/(V(13,500)^7+0.5)
BE_4_F     618   0         V = (10*V(7,500))/(V(500,4)-0.2)
xS_4_G     417  34  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

*
*     Power Supply Current Correction
*

I_PS_1     13  5           80E-6
I_PS_2      5  4           2.5E-6
E_PS_1     99  5 13  5     1
E_PS_2    500  4 13  4     .5

*
*	Crosstalk 
*

RXT_12     31 32           1E12
RXT_13     31 33           1E12
RXT_14     31 34           1E12
RXT_23     32 33           1E12
RXT_24     32 34           1E12
RXT_34     33 34           1E12
CXT_12     31 32           1.6E-13
CXT_13     31 33           1.6E-13
CXT_14     31 34           1.6E-13
CXT_23     32 33           1.6E-13
CXT_24     32 34           1.6E-13
CXT_34     33 34           1.6E-13

*
*	OFF Isolation
*

COI_1	    2  3           7E-13
COI_2       6  7           7E-13
COI_3      10 11           7E-13 
COI_4      14 15           7E-13
*
* MODELS USED
*

*MODEL SNCMA  VSWITCH RON=400 ROFF=150 VON=2 VOFF=-1)
*MODEL SNCMB  VSWITCH RON=16 ROFF=300 VON=9 VOFF=4)
*MODEL SPCMA  VSWITCH RON=280 ROFF=25 VON=1.5 VOFF=-0.5)
*MODEL SPCMB  VSWITCH RON=350 ROFF=30 VON=-3.8 VOFF=-5.1)
*MODEL SBASE VSWITCH RON=55 ROFF=275 VON=17 VOFF=-5)
*MODEL SMAINP VSWITCH RON=300 ROFF=0.1 VON=1.6 VOFF=.2)
*MODEL SMAINN VSWITCH RON=200 ROFF=0.1 VON=12 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=ADG442
*SRC=ADG442BS;ADG442BS;Multiplexors;Analog Devices;Quad SPST
* ADG442BS SPICE Macro-model                8/95  Rev. A
*      THIS IS A SINGLE SUPPLY MODEL ONLY   JOM / ADSC
*
* Revision History:
*     NONE
*
*	NOTE: This model was setup with typical leakage currents
*		at -40 to 85C for ADG442BS 
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
* 1 - IN1  2 - D1  3 - S1  4 - Vss  5 - GND  6 - S4
* 7 - D4  8 - IN4  9 - IN3  10 - D3  11 - S3
* 13 - Vdd  14 - S2  15 - D2  16 - IN2
*                    
.SUBCKT ADG442BS 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16
*
* DEMUX SWITCHES S1-8 ---> D)
*
*     First Section is for control lines IN1-4
*
E_IN1_2	  200   5   1   5   1
E_IN1_1   301  40 201  40   1   ; CHANGE TO -1 FOR 0 = ON 
R_IN1     200 201           1000
C_IN1_1   201   5           65E-12

E_IN2_2	  202   5  16   5   1
E_IN2_1   302  40 203  40   1   ; CHANGE TO -1 FOR 0 = ON
R_IN2     202 203           1000
C_IN2_1   203   5           65E-12

E_IN3_2	  204   5   9   5   1
E_IN3_1   303  40 205  40   1   ; CHANGE TO -1 FOR 0 = ON
R_IN3     204 205           1000
C_IN3_1   205   5           65E-12

E_IN4_2	  206   5   8   5   1
E_IN4_1   304  40 207  40   1   ; CHANGE TO -1 FOR 0 = ON
R_IN4     206 207           1000
C_IN4_1   207   5           65E-12

V_INX      40   0         2.5

xS_IN1      3 31 301 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN2     14 32 302 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN3     11 33 303 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN4      6 34 304 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}


C_IN1_X1     1  5          3E-12
C_IN1_D      1 31          3E-12
C_IN2_X1    16  5          3E-12
C_IN2_D     16 32          3E-12
C_IN3_X1     9  5          3E-12
C_IN3_D      9 33          3E-12
C_IN4_X1     8  5          3E-12
C_IN4_D      8 34          3E-12

*          Input capacitances

C_S1      3  5          4E-12
C_S2     14  5          4E-12
C_S3     11  5 	 	4E-12
C_S4      6  5          4E-12

C_D1      2  5          4E-12
C_D2     15  5          4E-12
C_D3     10  5          4E-12
C_D4      7  5          4E-12
*
*	Leakage Current SX and D ON only 
*

G_ON_S1     3  5  3  5    0.25E-9
G_ON_S2	   14  5 14  5    0.25E-9
G_ON_S3    11  5 11  5    0.25E-9
G_ON_S4     6  5  6  5    0.25E-9
G_ON_D1     2  5  2  5    0.25E-9
G_ON_D2    15  5 15  5    0.25E-9
G_ON_D3    10  5 10  5    0.25E-9
G_ON_D4     7  5  7  5    0.25E-9

*
*	Leakage Current SX OFF only
*

xS_OFF_S1       3 581   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S1     581   5         1E12 
G_OFF_S1       3   5 581  5  0.25E-9

xS_OFF_S2      14 583  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S2     583   5         1E12 
G_OFF_S2      14   5 583  5  0.25E-9

xS_OFF_S3      11 585   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S3     585   5         1E12 
G_OFF_S3      11   5 585  5  0.25E-9

xS_OFF_S4       6 587  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S4     587   5         1E12 
G_OFF_S4       6   5 587  5  0.25E-9

*
*	Leakage Current D OFF only)
*

xS_OFF_D1       2 580   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D1     580   5         1E12 
G_OFF_D1       2   5 580  5  0.25E-9

xS_OFF_D2      15 582  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D2     582   5         1E12 
G_OFF_D2      15   5 582  5  0.25E-9

xS_OFF_D3      10 584   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D3     584   5         1E12 
G_OFF_D3      10   5 584  5  0.25E-9

xS_OFF_D4       7 586  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D4     586   5         1E12 
G_OFF_D4       7   5 586  5  0.25E-9


*
*     Main Series Switch combination
*

xS_1_A     412  31   2   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_1_AA    412 411   4 612 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_1_A     412 411         250
xS_1_B       2 412  13   2 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_1_BB      2 412   0   2 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_1_B       2 412         175
xS_1_C       2 412 611   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_1_D     412 411   0 612 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_1_E     611   0         V = (10*V(2,500))/(V(13,500)^2+0.5)
BE_1_F     612   0         V = (10*V(2,500))/(V(500,4)-0.2)
xS_1_G     411  31  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_2_A     414  32  15   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_2_AA    414 413   4 614 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_2_A     414 413         250
xS_2_B      15 414  13  15 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_2_BB     15 414   0  15 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_2_B      15 414         175
xS_2_C      15 414 613   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_2_D     414 413   0 614 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_2_E     613   0         V = (10*V(15,500))/(V(13,500)^15+0.5)
BE_2_F     614   0         V = (10*V(15,500))/(V(500,4)-0.2)
xS_2_G     413  32  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_3_A     416  33  10   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_3_AA    416 415   4 616 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_3_A     416 415         250
xS_3_B      10 416  13  10 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_3_BB     10 416   0  10 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_3_B      10 416         175
xS_3_C      10 416 615   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_3_D     416 415   0 616 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_3_E     615   0         V = (10*V(10,500))/(V(13,500)^10+0.5)
BE_3_F     616   0         V = (10*V(10,500))/(V(500,4)-0.2)
xS_3_G     415  33  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_4_A     418  34   7   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_4_AA    418 417   4 618 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_4_A     418 417         250
xS_4_B       7 418  13   7 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_4_BB      7 418   0   7 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_4_B       7 418         175
xS_4_C       7 418 617   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_4_D     418 417   0 618 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_4_E     617   0         V = (10*V(7,500))/(V(13,500)^7+0.5)
BE_4_F     618   0         V = (10*V(7,500))/(V(500,4)-0.2)
xS_4_G     417  34  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

*
*     Power Supply Current Correction
*

I_PS_1     13  5           80E-6
I_PS_2      5  4           2.5E-6
E_PS_1     99  5 13  5     1
E_PS_2    500  4 13  4     .5

*
*	Crosstalk 
*
RXT_12     31 32           1E12
RXT_13     31 33           1E12
RXT_14     31 34           1E12
RXT_23     32 33           1E12
RXT_24     32 34           1E12
RXT_34     33 34           1E12
CXT_12     31 32           1.6E-13
CXT_13     31 33           1.6E-13
CXT_14     31 34           1.6E-13
CXT_23     32 33           1.6E-13
CXT_24     32 34           1.6E-13
CXT_34     33 34           1.6E-13

*
*	OFF Isolation
*

COI_1	    2  3           7E-13
COI_2       6  7           7E-13
COI_3      10 11           7E-13 
COI_4      14 15           7E-13

*
* MODELS USED
*
*MODEL SNCMA  VSWITCH RON=400 ROFF=150 VON=2 VOFF=-1)
*MODEL SNCMB  VSWITCH RON=16 ROFF=300 VON=9 VOFF=4)
*MODEL SPCMA  VSWITCH RON=280 ROFF=25 VON=1.5 VOFF=-0.5)
*MODEL SPCMB  VSWITCH RON=350 ROFF=30 VON=-3.8 VOFF=-5.1)
*MODEL SBASE VSWITCH RON=55 ROFF=275 VON=17 VOFF=-5)
*MODEL SMAINP VSWITCH RON=300 ROFF=0.1 VON=1.6 VOFF=.2)
*MODEL SMAINN VSWITCH RON=200 ROFF=0.1 VON=12 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=ADG444
*SRC=ADG444BS;ADG444BS;Multiplexors;Analog Devices;Quad SPST
* ADG444BS SPICE Macro-model                8/95  Rev. A
*    THIS IS A SINGLE SUPPLY MODEL ONLY     JOM / ADSC
*
* Revision History:
*     NONE
*
*	NOTE: This model was setup with typical leakage currents
*		at -40 to 85C for ADG444BS
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
* 1 - IN1  2 - D1  3 - S1  4 - Vss  5 - GND  6 - S4
* 7 - D4  8 - IN4  9 - IN3  10 - D3  11 - S3  12 - VL
* 13 - Vdd  14 - S2  15 - D2  16 - IN2
*                    
.SUBCKT ADG444BS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
*
* DEMUX SWITCHES S1-8 ---> D)
*
*     First Section is for control lines IN1-4
*
E_IN1_2	  200   5   1   5   1
E_IN1_1   301  40 201  40   -1 
R_IN1     200 201          1000
C_IN1_1   201   5          65E-12

E_IN2_2	  202   5  16   5  1
E_IN2_1   302  40 203  40  -1 
R_IN2     202 203          1000
C_IN2_1   203   5          65E-12

E_IN3_2	  204   5   9   5  1
E_IN3_1   303  40 205  40  -1 
R_IN3     204 205          1000
C_IN3_1   205   5          65E-12

E_IN4_2	  206   5   8  5  1
E_IN4_1   304  40 207 40  -1 
R_IN4     206 207         1000
C_IN4_1   207   5         65E-12

V_INX      40  12         -2.5

xS_IN1      3 31 301 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN2     14 32 302 5	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}		
xS_IN3     11 33 303 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_IN4      6 34 304 5     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_IN1_X1     1  5          3E-12
C_IN1_D      1 31          3E-12
C_IN2_X1    16  5          3E-12
C_IN2_D     16 32          3E-12
C_IN3_X1     9  5          3E-12
C_IN3_D      9 33          3E-12
C_IN4_X1     8  5          3E-12
C_IN4_D      8 34          3E-12

*          Input capacitances

C_S1      3  5          4E-12
C_S2     14  5          4E-12
C_S3     11  5 	 	4E-12
C_S4      6  5          4E-12

C_D1      2  5          4E-12
C_D2     15  5          4E-12
C_D3     10  5          4E-12
C_D4      7  5          4E-12

*
*	Leakage Current SX and D ON only 
*

G_ON_S1     3  5  3  5    0.25E-9
G_ON_S2	   14  5 14  5    0.25E-9
G_ON_S3    11  5 11  5    0.25E-9
G_ON_S4     6  5  6  5    0.25E-9
G_ON_D1     2  5  2  5    0.25E-9
G_ON_D2    15  5 15  5    0.25E-9
G_ON_D3    10  5 10  5    0.25E-9
G_ON_D4     7  5  7  5    0.25E-9

*
*	Leakage Current SX OFF only
*
xS_OFF_S1       3 581   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S1     581   5         1E12 
G_OFF_S1       3   5 581  5  0.25E-9

xS_OFF_S2      14 583  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S2     583   5         1E12 
G_OFF_S2      14   5 583  5  0.25E-9

xS_OFF_S3      11 585   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S3     585   5         1E12 
G_OFF_S3      11   5 585  5  0.25E-9

xS_OFF_S4       6 587  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_S4     587   5         1E12 
G_OFF_S4       6   5 587  5  0.25E-9

*	Leakage Current D OFF only)
*
*

xS_OFF_D1       2 580   1  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D1     580   5         1E12 
G_OFF_D1       2   5 580  5  0.25E-9

xS_OFF_D2      15 582  16  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D2     582   5         1E12 
G_OFF_D2      15   5 582  5  0.25E-9

xS_OFF_D3      10 584   9  5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D3     584   5         1E12 
G_OFF_D3      10   5 584  5  0.25E-9

xS_OFF_D4       7 586  8   5  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D4     586   5         1E12 
G_OFF_D4       7   5 586  5  0.25E-9


*
*     Main Series Switch combination
*
xS_1_A     412  31   2   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_1_AA    412 411   4 612 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_1_A     412 411         250
xS_1_B       2 412  13   2 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_1_BB      2 412   0   2 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_1_B       2 412         175
xS_1_C       2 412 611   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_1_D     412 411   0 612 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_1_E     611   0         V = (10*V(2,500))/(V(13,500)^2+0.5)
BE_1_F     612   0         V = (10*V(2,500))/(V(500,4)-0.2)
xS_1_G     411  31  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_2_A     414  32  15   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_2_AA    414 413   4 614 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_2_A     414 413         250
xS_2_B      15 414  13  15 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_2_BB     15 414   0  15 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_2_B      15 414         175
xS_2_C      15 414 613   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_2_D     414 413   0 614 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_2_E     613   0         V = (10*V(15,500))/(V(13,500)^15+0.5)
BE_2_F     614   0         V = (10*V(15,500))/(V(500,4)-0.2)
xS_2_G     413  32  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_3_A     416  33  10   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_3_AA    416 415   4 616 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_3_A     416 415         250
xS_3_B      10 416  13  10 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_3_BB     10 416   0  10 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_3_B      10 416         175
xS_3_C      10 416 615   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_3_D     416 415   0 616 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_3_E     615   0         V = (10*V(10,500))/(V(13,500)^10+0.5)
BE_3_F     616   0         V = (10*V(10,500))/(V(500,4)-0.2)
xS_3_G     415  33  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

xS_4_A     418  34   7   4 Sdemux {RON=400 ROFF=150 VON=2 VOFF=-1} ; SNCMA
xS_4_AA    418 417   4 618 Sdemux {RON=16 ROFF=300 VON=9 VOFF=4} ; SNCMB
R_4_A     418 417         250
xS_4_B       7 418  13   7 Sdemux {RON=280 ROFF=25 VON=1.5 VOFF=-0.5} ; SPCMA
xS_4_BB      7 418   0   7 Sdemux {RON=350 ROFF=30 VON=-3.8 VOFF=-5.1} ; SPCMB
R_4_B       7 418         175
xS_4_C       7 418 617   0 Sdemux {RON=300 ROFF=0.1 VON=1.6 VOFF=.2} ; SMAINP
xS_4_D     418 417   0 618 Sdemux {RON=200 ROFF=0.1 VON=12 VOFF=0} ; SMAINN
BE_4_E     617   0         V = (10*V(7,500))/(V(13,500)^7+0.5)
BE_4_F     618   0         V = (10*V(7,500))/(V(500,4)-0.2)
xS_4_G     417  34  13   4 Sdemux {RON=55 ROFF=275 VON=17 VOFF=-5} ; SBASE

*
*
*     Power Supply Current Correction
*
I_PS_1     13  5           2.5E-6
I_PS_2      5  4           2.5E-6
I_PS_3     12  5           2.5E-6
E_PS_1     99  5 13  5     1
E_PS_2    500  4 13  4     .5

*
*	Crosstalk 
*

RXT_12     31 32           1E12
RXT_13     31 33           1E12
RXT_14     31 34           1E12
RXT_23     32 33           1E12
RXT_24     32 34           1E12
RXT_34     33 34           1E12
CXT_12     31 32           1.6E-13
CXT_13     31 33           1.6E-13
CXT_14     31 34           1.6E-13
CXT_23     32 33           1.6E-13
CXT_24     32 34           1.6E-13
CXT_34     33 34           1.6E-13

*
*	OFF Isolation
*

COI_1	    2  3           7E-13
COI_2       6  7           7E-13
COI_3      10 11           7E-13 
COI_4      14 15           7E-13
*
* MODELS USED
*

*MODEL SNCMA  VSWITCH RON=400 ROFF=150 VON=2 VOFF=-1)
*MODEL SNCMB  VSWITCH RON=16 ROFF=300 VON=9 VOFF=4)
*MODEL SPCMA  VSWITCH RON=280 ROFF=25 VON=1.5 VOFF=-0.5)
*MODEL SPCMB  VSWITCH RON=350 ROFF=30 VON=-3.8 VOFF=-5.1)
*MODEL SBASE VSWITCH RON=55 ROFF=275 VON=17 VOFF=-5)
*MODEL SMAINP VSWITCH RON=300 ROFF=0.1 VON=1.6 VOFF=.2)
*MODEL SMAINN VSWITCH RON=200 ROFF=0.1 VON=12 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=ADG408
*SRC=ADG508F;ADG508F;Multiplexors;Analog Devices;Quad SPST
* ADG508F SPICE Macro-model                5/95  Rev. B
*                                          JOM / ADSC
*
* Revision History:
*     Rev A. S1-S8 label correction
*     Rev B. Leakage Currents
*     Rev C. Switching Times and Break before Make
*
*	NOTE: This model was setup with typical leakage currents
*		at +25 for ADG508F 
*
*        This model does not include the write and reset function.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
* 4 - S1  5 - S2  6 - S3  7 - S4  12 - S5  11 - S6  10 - S7
* 9 - S8  15 - A2  16 - A1  1 - A0  2 - Enable  8 - D
* 13 - Vdd  14 - GND  3 - Vss
*                    
.SUBCKT ADG508F 4 5 6 7 12 11 10 9 15 16 1 2 8 13 14 3
*
* DEMUX SWITCHES S1-8 ---> D)
*
*     First Section is for control line A0
*          All nodes in this section are in the 30's unless
*          they are I/O nodes
*
E_A0_2	  200  0  1  0    1
E_A0_1     30 40 201 40   -1
R_A0_1    200 201         1000
C_A0_X2   201  0          130E-12

V_AX_1     40  0          1.6

xS_A0_8      9 31 201 0	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_7     10 31 30  0	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}		
xS_A0_6     11 32 201 0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_5     12 32 30  0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_4      7 33 201 0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_3      6 33 30  0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_2      5 34 201 0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_1      4 34 30  0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A0_X1     1  0          1E-12
C_A0_D      1 38          1E-12

*          Input capacitances

C_A0_1      4  0          5E-12
C_A0_2      5  0          5E-12
C_A0_3      6  0 	      5E-12
C_A0_4      7  0          5E-12
C_A0_5     12  0          5E-12
C_A0_6     11  0          5E-12
C_A0_7     10  0          5E-12
C_A0_8      9  0          5E-12

C_D_1       8  0          50E-12

*
*	Leakage Current SX and D ON only 
*

G_ON_S1     4  0  4  0    2E-12
G_ON_S2	    5  0  5  0    2E-12
G_ON_S3     6  0  6  0    2E-12
G_ON_S4     7  0  7  0    2E-12
G_ON_S5    12  0 12  0    2E-12
G_ON_S6    11  0 11  0    2E-12
G_ON_S7    10  0 10  0    2E-12
G_ON_S8     9  0  9  0    2E-12
G_ON_D	    8  0  8  0    2E-12		  

*
*	Leakage Current SX OFF only
*
*	Leakage Current D OFF only)
*

xS_OFF_D     8  58 80  0	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_D     58  0         1E12 
G_OFF_D     8   0 58  0   2E-12

*
*     Second Section is for control line A1
*

E_A1_2	  170  0 16  0    1
E_A1_1     37 40 171 40   -1
R_A1_1    170 171         1000
C_A1_X2   171  0          130E-12

xS_A1_1     31 35 171 0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_2     32 35 37  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_3     33 36 171 0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_4     34 36 37  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A1_X     16  0           1E-12
C_A1_D     16 38           1E-12

*
*     Third Section is for control line A2
*

E_A2_2	  160  0 15  0    1
E_A2_1     39 40 161 40   -1
R_A2_1    160 161         1000
C_A2_X2   161  0          130E-12

xS_A2_1     35 38 161 0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A2_2     36 38 39  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A2_X     15  0           1E-12
C_A2_D     15 38           1E-12

*
*     Main Series Switch combination
*

xS_1_E     41  73 611 0     Sdemux {RON=10000 ROFF=3 VON=13 VOFF=0} ; SMAINP
xS_1_F     380  41 612 0     Sdemux {RON=10000 ROFF=3 VON=13 VOFF=0} ; SMAINN

BE_1_E     611 0   V = (10*V(8,0))/(V(13,14)+0.15)
BE_1_F     612 0   V = (10*V(8,0))/(V(3,14)+0.15)

xSBASE     38  380  13  3  Sdemux {RON=260 ROFF=1200 VON=30 VOFF=-10} ; SBASE

*
*     Enable Switch section
*

xS_EN_1     73  8  2  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
C_EN_1      2 73           3E-12

*     Invert Enable Switch section

E_EN0_1     80  0  2  81   -2
V_EN0_1	    81  0          2.5

*
*     Power Supply Current Correction
*
I_PS_1     13  0           0.05E-3
I_PS_2      0  3           0.01E-3
E_PS_1     99  0 13  0     1

*
* MODELS USED
*
*MODEL SBASE  VSWITCH(RON=260 ROFF=1200 VON=30 VOFF=-10)
*MODEL SMAINN VSWITCH(RON=10000 ROFF=3 VON=13 VOFF=0)
*MODEL SMAINP VSWITCH(RON=10000 ROFF=3 VON=13 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=ADG409
*SRC=ADG509F;ADG509F;Multiplexors;Analog Devices;Quad SPST
* ADG509F SPICE Macro-model                5/95  Rev. B
*                                          JOM / ADSC
*
* Revision History:
*     Rev A. S1-S8 label correction
*     Rev B. Leakage Currents
*     Rev C. Switching Times and Break before Make
*
*	NOTE: This model was setup with typical leakage currents
*		at +25 for ADG509F 
*
*        This model does not include the write and reset function.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Refer to "README.DOC" file for License Statement.  Use of this 
* model indicates your acceptance with the terms and provisions 
* in the License Statement.
*
* Node assignments
* 4 - S1A  5 - S2A  6 - S3A  7 - S4A  13 - S1B  12 - S2B  11 - S3B
* 10 - S4B  16 - A1  1 - A0  2 - Enable  8 - DA  9 - DB 
* 14 - Vdd  15 - GND  3 - Vss
*                    
.SUBCKT ADG509F 4 5 6 7 13 12 11 10 16 1 2 8 9 14 15 3
*
* DEMUX SWITCHES S1A-4A ---> DA and S1B-4B ---> DB)
*
*     First Section is for control line A0
*          All nodes in this section are in the 30's unless
*          they are I/O nodes
*
E_A0_2	  200  0  1  0    1
E_A0_1     30 40 201 40   -1
R_A0_1    200 201         1000
C_A0_X2   201  0          130E-12

V_AX_1     40  0          1.6

xS_A0_4B     10 31 201 0	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_3B     11 31 30  0	  Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}		
xS_A0_2B     12 32 201 0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_1B     13 32 30  0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

xS_A0_4A      7 33 201 0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_3A      6 33 30  0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_2A      5 34 201 0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A0_1A      4 34 30  0    Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A0_X1     1  0          1E-12
C_A0_DA     1 36          1E-12
C_A0_DB     1 35          1E-12

*          Input capacitances

C_A0_1A      4  0          5E-12
C_A0_2A      5  0          5E-12
C_A0_3A      6  0          5E-12
C_A0_4A      7  0          5E-12

C_A0_1B     13  0          5E-12
C_A0_2B     12  0          5E-12
C_A0_3B     11  0          5E-12
C_A0_4B     10  0          5E-12

C_DA_1       8  0          25E-12
C_DB_1       9  0          25E-12
*
*	Leakage Current SX and D ON only 
*

G_ON_S1     4  0  4  0    2E-12
G_ON_S2	    5  0  5  0    2E-12
G_ON_S3     6  0  6  0    2E-12
G_ON_S4     7  0  7  0    2E-12

G_ON_S5    13  0 13  0    2E-12
G_ON_S6    12  0 12  0    2E-12
G_ON_S7    11  0 11  0    2E-12
G_ON_S8    10  0 10  0    2E-12

G_ON_DA     8  0  8  0    2E-12
G_ON_DB	    9  0  9  0    2E-12		  

*
*	Leakage Current SX OFF only
*
*	Leakage Current D OFF only)
*

xS_OFF_DA     8  58 80  0   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_DA     58  0         1E12 
G_OFF_DA     8   0 58  0   2E-12

xS_OFF_DB     9   580  80  0   Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
R_OFF_DB     580   0         1E12 
G_OFF_DB     9     0 580  0   2E-12

*
*     Second Section is for control line A1
*

E_A1_2	  170  0 16  0    1
E_A1_1     37 40 171 40   -1
R_A1_1    170 171         1000
C_A1_X2   171  0          130E-12

xS_A1_1B     31 35 171 0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_2B     32 35 37  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

xS_A1_1A     33 36 171 0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
xS_A1_2A     34 36 37  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}

C_A1_X     16  0           1E-12
C_A1_DA     16 36           1E-12
C_A1_DB    16 35           1E-12

*
*     Main A Series Switch combination
*

xS_1_EA     41  73 611 0     Sdemux {RON=10000 ROFF=3 VON=13 VOFF=0} ; SMAINP
xS_1_FA     380  41 612 0     Sdemux {RON=10000 ROFF=3 VON=13 VOFF=0} ; SMAINN

BE_1_EA     611 0   V = (10*V(8,0))/(V(14,15)+0.15)
BE_1_FA     612 0   V = (10*V(8,0))/(V(3,15)+0.15)

xSBASEA     36  380  14  4  Sdemux {RON=260 ROFF=1200 VON=30 VOFF=-10} ; SBASE

*
*     Main B Series Switch combination
*

xS_1_EB      42  74 613 0     Sdemux {RON=10000 ROFF=3 VON=13 VOFF=0} ; SMAINP
xS_1_FB     381  42 614 0     Sdemux {RON=10000 ROFF=3 VON=13 VOFF=0} ; SMAINN

BE_1_EB     613 0   V = (10*V(9,0))/(V(14,15)+0.15)
BE_1_FB     614 0   V = (10*V(9,0))/(V(3,15)+0.15)

xSBASEB     35  381  14  3  Sdemux {RON=260 ROFF=1200 VON=30 VOFF=-10} ; SBASE
*
*     Enable Switch section
*

xS_EN_1A     73  8  2  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
C_EN_1A      2 73           3E-12
xS_EN_1B     74  9  2  0     Sdemux {RON=1 ROFF=1E12 VON=2.0 VOFF=1.4}
C_EN_1B      2 74           3E-12

*     Invert Enable Switch section

E_EN0_1     80  0  2  81   -2
V_EN0_1	    81  0          2.5

*
*     Power Supply Current Correction
*
I_PS_1     14  0           0.05E-3
I_PS_2      0  3           0.01E-3
*
* MODELS USED
*
*MODEL SBASE  VSWITCH(RON=260 ROFF=1200 VON=30 VOFF=-10)
*MODEL SMAINN VSWITCH(RON=10000 ROFF=3 VON=13 VOFF=0)
*MODEL SMAINP VSWITCH(RON=10000 ROFF=3 VON=13 VOFF=0)
*MODEL Sdemux VSWITCH RON=1 ROFF=1E12 VON=2.0 VOFF=1.4)
.ENDS
*INCLUDE AD8.LIB
*******
*SYM=ADG511
*SRC=ADG511_3;ADG511_3;Analog Switch;Analog Devices;Quad SPST Switches
*ADG511_3 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG511 with a single +3 Volt power supply.
*     For Single +5 V operation  use the ADG511_5.CIR Macromodel
*     For 5 V operation  use the ADG511PM5.CIR Macromodel
*     For 15 V operation  use the ADG411.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG511_3   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1200E-6
MN3   2   25  3   4    NSW  L=6E-6 W=1838E-6
EPN1  24  4   21  4   1
ECN1  25  4   13  21  1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=120E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=1200E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1838E-6
EPN2  34  4   31  4   1
ECN2  35  4   13  31  1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=1200E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1838E-6
EPN3  44  4   41  4   1
ECN3  45  4   13  41  1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=1200E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1838E-6
EPN4  54  4   51  4   1
ECN4  55  4   13  51  1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
.MODEL  PCNTRL  PMOS(VTO=-.2 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=.2 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-1 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 KP=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=0 GAMMA=1.412 PHI=0.7 RS=10
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG511
*SRC=ADG511_5;ADG511_5;Analog Switch;Analog Devices;Quad SPST Switches
*ADG511_5 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG511 with a single +5 Volt power supply.
*     For Single +3 V operation  use the ADG511_3.CIR Macromodel
*     For 5 V operation  use the ADG511PM5.CIR Macromodel
*     For 15 V operation  use the ADG411.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG511_5   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
*
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1600E-6
MN3   2   25  3   4    NSW  L=6E-6 W=3038E-6
EPN1  24  4   21  4   1
ECN1  25  4   13  21  1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
*
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=210E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=2000E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1000E-6
EPN2  34  4   31  4   1
ECN2  35  4   13  31  1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
*
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=2000E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1000E-6
EPN3  44  4   41  4   1
ECN3  45  4   13  41  1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
*
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=2000E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1000E-6
EPN4  54  4   51  4   1
ECN4  55  4   13  51  1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
*
.MODEL  PCNTRL  PMOS(VTO=-1 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=1 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-.5 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 kp=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=.3 GAMMA=1.412 PHI=0.7 RS=15
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG511
*SRC=ADG511PM5;ADG511PM5;Analog Switch;Analog Devices;Quad SPST Switches
*ADG5115 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG511 with a 5 Volt power supply.
*     For Single +3 V operation  use the ADG511_3.CIR Macromodel
*     For Single +5 V operation  use the ADG511_5.CIR Macromodel
*     For 15 V operation  use the ADG411.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG511PM5   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
*
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1200E-6
MN3   2   25  3   4    NSW  L=6E-6 W=1838E-6
EPN1  24  4   21  4   1
ECN1  25  4   13  21  1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=120E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=1200E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1838E-6
EPN2  34  4   31  4   1
ECN2  35  4   13  31  1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=1200E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1838E-6
EPN3  44  4   41  4   1
ECN3  45  4   13  41  1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=1200E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1838E-6
EPN4  54  4   51  4   1
ECN4  55  4   13  51  1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
.MODEL  PCNTRL  PMOS(VTO=-1 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=1 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-1 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 kp=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=-1 GAMMA=1.412 PHI=0.7 RS=10
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6 
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG512
*SRC=ADG512_3;ADG512_3;Analog Switch;Analog Devices;Quad SPST Switches
*ADG512_3 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG512 with a single +3 Volt power supply.
*     For Single +5 V operation  use the ADG512_5.CIR Macromodel
*     For 5 V operation  use the ADG512PM5.CIR Macromodel
*     For 15 V operation  use the ADG412.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG512_3   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1200E-6
MN3   2   25  3   4    NSW  L=6E-6 W=1838E-6
EPN1  24  13  21  4   -1
ECN1  25  13  13  21  -1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=120E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=1200E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1838E-6
EPN2  34  13  31  4   -1
ECN2  35  13  13  31  -1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=1200E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1838E-6
EPN3  44  13  41  4   -1
ECN3  45  13  13  41  -1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=1200E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1838E-6
EPN4  54  13  51  4   -1
ECN4  55  13  13  51  -1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
.MODEL  PCNTRL  PMOS(VTO=-.2 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=.2 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-1 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 KP=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=0 GAMMA=1.412 PHI=0.7 RS=10
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG512
*SRC=ADG512_5;ADG512_5;Analog Switch;Analog Devices;Quad SPST Switches
*ADG512_5 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG512 with a single +5 Volt power supply.
*     For Single +3 V operation  use the ADG512_3.CIR Macromodel
*     For 5 V operation  use the ADG512PM5.CIR Macromodel
*     For 15 V operation  use the ADG412.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG512_5   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
*
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1600E-6
MN3   2   25  3   4    NSW  L=6E-6 W=3038E-6
EPN1  24  13  21  4   -1
ECN1  25  13  13  21  -1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
*
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=210E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=2000E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1000E-6
EPN2  34  13  31  4   -1
ECN2  35  13  13  31  -1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
*
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=2000E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1000E-6
EPN3  44  13  41  4   -1
ECN3  45  13  13  41  -1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
*
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=2000E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1000E-6
EPN4  54  13  51  4   -1
ECN4  55  13  13  51  -1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
*
.MODEL  PCNTRL  PMOS(VTO=-1 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=1 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-.5 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 kp=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=.3 GAMMA=1.412 PHI=0.7 RS=15
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG512
*SRC=ADG512PM5;ADG512PM5;Analog Switch;Analog Devices;Quad SPST Switches
*ADG5125 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG512 with a 5 Volt power supply.
*     For Single +3 V operation  use the ADG512_3.CIR Macromodel
*     For Single +5 V operation  use the ADG512_5.CIR Macromodel
*     For 15 V operation  use the ADG412.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG512PM5   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
*
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1200E-6
MN3   2   25  3   4    NSW  L=6E-6 W=1838E-6
EPN1  24  13  21  4   -1
ECN1  25  13  13  21  -1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=120E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=1200E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1838E-6
EPN2  34  13  31  4   -1
ECN2  35  13  13  31  -1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=1200E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1838E-6
EPN3  44  13  41  4   -1
ECN3  45  13  13  41  -1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=1200E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1838E-6
EPN4  54  13  51  4   -1
ECN4  55  13  13  51  -1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
.MODEL  PCNTRL  PMOS(VTO=-1 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=1 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-1 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 kp=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=- GAMMA=1.412 PHI=0.7 RS=10
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6 
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG511
*SRC=ADG513_3;ADG513_3;Analog Switch;Analog Devices;Quad SPST Switches
*ADG513_3 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG513 with a single +3 Volt power supply.
*     For Single +5 V operation  use the ADG513_5.CIR Macromodel
*     For 5 V operation  use the ADG513PM5.CIR Macromodel
*     For 15 V operation  use the ADG413.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG513_3   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1200E-6
MN3   2   25  3   4    NSW  L=6E-6 W=1838E-6
EPN1  24  13  21  4   -1
ECN1  25  13  13  21  -1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=120E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=1200E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1838E-6
EPN2  34  4   31  4   1
ECN2  35  4   13  31  1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=1200E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1838E-6
EPN3  44  4   41  4   1
ECN3  45  4   13  41  1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=1200E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1838E-6
EPN4  54  13  51  4   -1
ECN4  55  13  13  51  -1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
.MODEL  PCNTRL  PMOS(VTO=-.2 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=.2 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-1 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 KP=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=0 GAMMA=1.412 PHI=0.7 RS=10
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG511
*SRC=ADG513_5;ADG513_5;Analog Switch;Analog Devices;Quad SPST Switches
*ADG513_5 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG513 with a single +5 Volt power supply.
*     For Single +3 V operation  use the ADG513_3.CIR Macromodel
*     For 5 V operation  use the ADG513PM5.CIR Macromodel
*     For 15 V operation  use the ADG413.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG513_5   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
*
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1600E-6
MN3   2   25  3   4    NSW  L=6E-6 W=3038E-6
EPN1  24  13  21  4   -1
ECN1  25  13  13  21  -1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
*
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=210E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=2000E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1000E-6
EPN2  34  4   31  4   1
ECN2  35  4   13  31  1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
*
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=2000E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1000E-6
EPN3  44  4   41  4   1
ECN3  45  4   13  41  1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
*
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=2000E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1000E-6
EPN4  54  13  51  4   -1
ECN4  55  13  13  51  -1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
*
.MODEL  PCNTRL  PMOS(VTO=-1 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=1 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-.5 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 kp=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=.3 GAMMA=1.412 PHI=0.7 RS=15
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADG511
*SRC=ADG513PM5;ADG513PM5;Analog Switch;Analog Devices;Quad SPST Switches
*ADG5135 Spice Macromodel                        5/95
*                                              WF/ADSC
*
*  This Macromodel should be used for simulating the operation
*  of the ADG513 with a 5 Volt power supply.
*     For Single +3 V operation  use the ADG513_3.CIR Macromodel
*     For Single +5 V operation  use the ADG513_5.CIR Macromodel
*     For 15 V operation  use the ADG413.CIR Macromodel
*
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                  IN1 
*                  | D1
*                  | | S1
*                  | | | VSS
*                  | | | | GND
*                  | | | | | S4
*                  | | | | | | D4
*                  | | | | | | | IN4
*                  | | | | | | | | IN3
*                  | | | | | | | | | D3
*                  | | | | | | | | | |  S3
*                  | | | | | | | | | |  |  VL
*                  | | | | | | | | | |  |  |  VDD
*                  | | | | | | | | | |  |  |  |  S2
*                  | | | | | | | | | |  |  |  |  |  D2
*                  | | | | | | | | | |  |  |  |  |  |  IN2
*                  | | | | | | | | | |  |  |  |  |  |  |
.SUBCKT ADG513PM5   1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
*
* SWITCH 1
*
MP1   20  1   12  12  PCNTRL  L=6E-6 W=90E-6
MN1   20  1   5   5   NCNTRL  L=6E-6 W=210E-6
IL1   1   5   5E-9
C1    20  4   120P
MP2   21  22  13  13  PCNTRL  L=6E-6 W=20E-6
MN2   21  22  4   4   NCNTRL  L=6E-6 W=20E-6
C2    21  4   20P
E1    22  26  POLY(2) 20 5 12 5 0 9 -4.5
E2    26  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP3   2   24  3   13   PSW  L=6E-6 W=1200E-6
MN3   2   25  3   4    NSW  L=6E-6 W=1838E-6
EPN1  24  13   21  4   -1
ECN1  25  13   13  21  -1
CS1   3   5   7.4E-12
CD1   2   5   7.4E-12
CSD1  2   3   1.3E-12
*
* SWITCH 2
MP4   30  16  12  12  PCNTRL  L=6E-6 W=90E-6
MN4   30  16  5   5   NCNTRL  L=6E-6 W=120E-6
IL2   16  5   5E-9
C3    30  4   120P
MP5   31  32  13  13  PCNTRL  L=6E-6 W=20E-6
MN5   31  32  4   4   NCNTRL  L=6E-6 W=20E-6
C4    31  4   20P
E3    32  36  POLY(2) 30 5 12 5 0 9 -4.5
E4    36  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP6   15  34  14  13   PSW  L=6E-6 W=1200E-6
MN6   15  35  14  4    NSW  L=6E-6 W=1838E-6
EPN2  34  4   31  4   1
ECN2  35  4   13  31  1
CS2   14  5   7.4E-12
CD2   15  5   7.4E-12
CSD2  15  14  1.3E-12
*
* SWITCH 3
MP7   40  9   12  12  PCNTRL  L=6E-6 W=90E-6
MN7   40  9   5   5   NCNTRL  L=6E-6 W=210E-6
IL3   9   5   5E-9
C5    40  4   120P
MP8   41  42  13  13  PCNTRL  L=6E-6 W=20E-6
MN8   41  42  4   4   NCNTRL  L=6E-6 W=20E-6
C6    41  4   20P
E5    42  46  POLY(2) 40 5 12 5 0 9 -4.5
E6    46  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP9   10  44  11  13   PSW  L=6E-6 W=1200E-6
MN9   10  45  11  4    NSW  L=6E-6 W=1838E-6
EPN3  44  4   41  4   1
ECN3  45  4   13  41  1
CS3   11  5   7.4E-12
CD3   10  5   7.4E-12
CSD3  10  11  1.3E-12
*
* SWITCH 4
MP10  50  8   12  12  PCNTRL  L=6E-6 W=90E-6
MN10  50  8   5   5   NCNTRL  L=6E-6 W=210E-6
IL4   8   5   5E-9
C7    50  4   120P
MP11  51  52  13  13  PCNTRL  L=6E-6 W=20E-6
MN11  51  52  4   4   NCNTRL  L=6E-6 W=20E-6
C8    51  4   20P
E7    52  56  POLY(2) 50 5 12 5 0 9 -4.5
E8    56  0   POLY(2) 13 0 4 0 0 0.5 0.5
MP12  7   54  6   13   PSW  L=6E-6 W=1200E-6
MN12  7   55  6   4    NSW  L=6E-6 W=1838E-6
EPN4  54  13   51  4   -1
ECN4  55  13   13  51  -1
CS4   6   5   7.4E-12
CD4   7   5   7.4E-12
CSD4  7   6   1.3E-12
*
* CROSSTALK CAPACITORS
CS12  3   14   0.12E-12
CD12  2   15   0.12E-12
CS13  3   11   0.12E-12
CD13  2   10   0.12E-12
CS14  3   6    0.12E-12
CD14  2   7    0.12E-12
CS23  14  11   0.12E-12
CD23  15  10   0.12E-12
CS24  14  6    0.12E-12
CD24  15  7    0.12E-12
CS34  11  6    0.12E-12
CD34  10  7    0.12E-12
.MODEL  PCNTRL  PMOS(VTO=-1 RD=0.1 RS=0.1)
.MODEL  NCNTRL  NMOS(VTO=1 RD=.1 RS=.1)
.MODEL  PSW     PMOS(LEVEL=1 VTO=-1 GAMMA=0.3772 PHI=0.5 RS=5
+ UO=279.4 TOX=100E-9 LAMBDA=0.3141 CGSO=172.6E-12 kp=4.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=120E-12
+ CJSW=597E-6 JS=3.2E-6 KF=1E-30 AF=1)
.MODEL  NSW     NMOS(LEVEL=1 VTO=1 GAMMA=1.412 PHI=0.7 RS=10
+ UO=662.6 TOX=100E-9 LAMBDA=.013 CGSO=172.6E-12 KP=3.5E-5
+ CGDO=172.6E-12 CGBO=69.1E-12 CJ=170E-6 
+ CJSW=298E-6 JS=2.7E-6 KF=3.6E-29 AF=1)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP293A;OP293A;Opamps;AD-"OPxxx";
* OP293 SPICE Macro-model               1/95  Rev. A
*                                       ARG / ADI
*
* Copyright 1990 by Analog Devices  Inc.
*
* Node assignments
*             non-inverting input
*             |  inverting input
*             |  |  positive supply
*             |  |  |  negative supply
*             |  |  |  |  output
*             |  |  |  |  |
.SUBCKT OP293A 51 52 99 50 32
*
* INPUT STAGE & POLE AT 16KHZ
*
R3   5    50   53.827E3
R4   6    50   53.827E3
R5   4    7    2.104E3
R6   4    8    2.104E3
CIN  1    2    4E-12
C2   5    6    92.4E-12
I1   99   4    1.006E-6
IOS  1    2    0.05E-9
EOS  9    1    POLY(2) 24 27 102 0 25E-6 15.851E-3 1
Q1   5    2    7    QX
Q2   6    9    8    QX
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
R24  1    51   2E3
R25  2    52   2E3
VN1  101  0    DC 2
VN2  0    103  DC 2
DN1  101  102  DEN
DN2  102  103  DEN
*
* GAIN STAGE & DOMINANT POLE AT 0.21 HZ
*
R7   10   98   9.151E9
G1   98   10   5 6 18.578E-6
C3   10   98   83.333E-12
V1   99   11   0.65
D1   10   11   DX
D2   50   10   DX
*
* NEGATIVE ZERO AT 50KHZ
*
R9   13   14   1E6
R10  14   98   1
FNZ  13   14   VNZ -1
E2   13   98   10 27 1
CNZ  15   16   3.183E-12
ENZ  15   98   13 14 1
VNZ  16   98   DC 0
*
* ZERO-POLE PAIR AT 28KHZ / 84KHZ
*
R18  17   18   2E6
C4   17   18   2.842E-12
R19  18   98   1E6
E3   17   98   14 27 3E6
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 0.5HZ
*
R1   23   24   1E6
R2   24   98   100
C5   23   24   318E-9
E4   23   98   POLY(2) 1 27 2 27 0 0.5 0.5
*
* ZERO-POLE PAIR AT 40KHZ / 160KHZ
*
R20  25   26   3E6
C6   25   26   1.326E-12
R21  26   98   1E6
E5   25   98   18 27 4
*
* OUTPUT STAGE
*
ISY  99   50   9.637E-6
R16  27   99   4.5E6
R17  27   50   4.5E6
EIN  28   98   POLY(1) 26 27 0.52255 1.05
RIN  28   31   15E3
Q11  45   31   32   QN 6
Q12  32   33   44   QN 6
Q13  41   34   33   QN 1
Q14  34   35   36   QP 1
Q15  36   38   39   QN 8
Q16  35   35   37   QP 1
Q17  99   99   37   QN 1
Q18  99   99   36   QN 1
Q19  50   42   34   QP 1
Q20  42   42   34   QP 1
Q21  32   33   42   QN 1
Q22  99   40   41   QN 1
Q23  43   43   50   QN 1
Q24  34   43   50   QN 2
Q25  33   43   50   QN 2
Q26  34   44   50   QC 1
Q27  31   46   50   QC 1
EC   47   50   99 45 0.96
RC   46   47   1E3
IREF 99   43   4.5E-7
I13  35   50   4.5E-7
R11  99   40   75E3
R12  99   36   40E3
R13  31   38   20E3
R14  32   39   5E3
R15  40   37   75E3
R22  44   50   30
R23  99   45   50
*
* MODELS USED
*
.MODEL QN NPN(BF=200 IS=1E-16 VA=150)
.MODEL QP PNP(BF=100 IS=5E-17 VA=50)
.MODEL QX PNP(BF=166.667 KF=2E-17)
.MODEL QC NPN(BF=200 IS=2E-11)
.MODEL DX D(IS=1E-15)
.MODEL DEN D(RS=2.45E3 KF=33E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP293EA;OP293EA;Opamps;AD-"OPxxx";
* OP293E SPICE Macro-model              1/95  Rev. A
*                                       ARG / ADI
*
* This version of the OP293 model simulates the worst-case
* parameters of the 'E' grade.  The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1990 by Analog Devices  Inc.
*
* Node assignments
*              non-inverting input
*              |  inverting input
*              |  |  positive supply
*              |  |  |  negative supply
*              |  |  |  |  output
*              |  |  |  |  |
.SUBCKT OP293EA 51 52 99 50 32
*
* INPUT STAGE & POLE AT 16KHZ
*
R3   5    50   53.827E3
R4   6    50   53.827E3
R5   4    7    2.104E3
R6   4    8    2.104E3
CIN  1    2    4E-12
C2   5    6    92.4E-12
I1   99   4    1.03E-6
IOS  1    2    1E-9
EOS  9    1    POLY(2) 24 27 102 0 100E-6 0.1 1
Q1   5    2    7    QX
Q2   6    9    8    QX
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
R24  1    51   2E3
R25  2    52   2E3
VN1  101  0    DC 2
VN2  0    103  DC 2
DN1  101  102  DEN
DN2  102  103  DEN
*
* GAIN STAGE & DOMINANT POLE AT 0.473 HZ
*
R7   10   98   4.037E9
G1   98   10   5 6 18.578E-6
C3   10   98   83.333E-12
V1   99   11   0.65
D1   10   11   DX
D2   50   10   DX
*
* NEGATIVE ZERO AT 50KHZ
*
R9   13   14   1E6
R10  14   98   1
FNZ  13   14   VNZ -1
E2   13   98   10 27 1
CNZ  15   16   3.183E-12
ENZ  15   98   13 14 1
VNZ  16   98   DC 0
*
* ZERO-POLE PAIR AT 28KHZ / 84KHZ
*
R18  17   18   2E6
C4   17   18   2.842E-12
R19  18   98   1E6
E3   17   98   14 27 3E6
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 3.16HZ
*
R1   23   24   1E6
R2   24   98   100
C5   23   24   50.33E-9
E4   23   98   POLY(2) 1 27 2 27 0 0.5 0.5
*
* ZERO-POLE PAIR AT 40KHZ / 160KHZ
*
R20  25   26   3E6
C6   25   26   1.326E-12
R21  26   98   1E6
E5   25   98   18 27 4
*
* OUTPUT STAGE
*
ISY  99   50   20.137E-6
R16  27   99   4.5E6
R17  27   50   4.5E6
EIN  28   98   POLY(1) 26 27 0.51905 1
RIN  28   31   15E3
Q11  45   31   32   QN 6
Q12  32   33   44   QN 6
Q13  41   34   33   QN 1
Q14  34   35   36   QP 1
Q15  36   38   39   QN 8
Q16  35   35   37   QP 1
Q17  99   99   37   QN 1
Q18  99   99   36   QN 1
Q19  50   42   34   QP 1
Q20  42   42   34   QP 1
Q21  32   33   42   QN 1
Q22  99   40   41   QN 1
Q23  43   43   50   QN 1
Q24  34   43   50   QN 2
Q25  33   43   50   QN 2
Q26  34   44   50   QC 1
Q27  31   46   50   QC 1
EC   47   50   99 45 0.96
RC   46   47   1E3
IREF 99   43   4.5E-7
I13  35   50   4.5E-7
R11  99   40   75E3
R12  99   36   40E3
R13  31   38   20E3
R14  32   39   5E3
R15  40   37   75E3
R22  44   50   30
R23  99   45   50
*
* MODELS USED
*
.MODEL QN NPN(BF=200 IS=1E-16 VA=150)
.MODEL QP PNP(BF=100 IS=5E-17 VA=50)
.MODEL QX PNP(BF=33.333 KF=2E-17)
.MODEL QC NPN(BF=200 IS=2.22E-11)
.MODEL DX D(IS=1E-15)
.MODEL DEN D(RS=2.45E3 KF=33E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP293FA;OP293FA;Opamps;AD-"OPxxx";
* OP293F SPICE Macro-model              1/95  Rev. A
*                                       ARG / ADI
*
* This version of the OP293 model simulates the worst-case
* parameters of the 'F' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1990 by Analog Devices  Inc.
*
* Node assignments
*              non-inverting input
*              |  inverting input
*              |  |  positive supply
*              |  |  |  negative supply
*              |  |  |  |  output
*              |  |  |  |  |
.SUBCKT OP293FA 51 52 99 50 32
*
* INPUT STAGE & POLE AT 16KHZ
*
R3   5    50   53.827E3
R4   6    50   53.827E3
R5   4    7    2.104E3
R6   4    8    2.104E3
CIN  1    2    4E-12
C2   5    6    92.4E-12
I1   99   4    1.04E-6
IOS  1    2    2E-9
EOS  9    1    POLY(2) 24 27 102 0 250E-6 0.1585 1
Q1   5    2    7    QX
Q2   6    9    8    QX
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
R24  1    51   2E3
R25  2    52   2E3
VN1  101  0    DC 2
VN2  0    103  DC 2
DN1  101  102  DEN
DN2  102  103  DEN
*
* GAIN STAGE & DOMINANT POLE AT 0.473 HZ
*
R7   10   98   4.037E9
G1   98   10   5 6 18.578E-6
C3   10   98   83.333E-12
V1   99   11   0.65
D1   10   11   DX
D2   50   10   DX
*
* NEGATIVE ZERO AT 50KHZ
*
R9   13   14   1E6
R10  14   98   1
FNZ  13   14   VNZ -1
E2   13   98   10 27 1
CNZ  15   16   3.183E-12
ENZ  15   98   13 14 1
VNZ  16   98   DC 0
*
* ZERO-POLE PAIR AT 28KHZ / 84KHZ
*
R18  17   18   2E6
C4   17   18   2.842E-12
R19  18   98   1E6
E3   17   98   14 27 3E6
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 5HZ
*
R1   23   24   1E6
R2   24   98   100
C5   23   24   32E-9
E4   23   98   POLY(2) 1 27 2 27 0 0.5 0.5
*
* ZERO-POLE PAIR AT 40KHZ / 160KHZ
*
R20  25   26   3E6
C6   25   26   1.326E-12
R21  26   98   1E6
E5   25   98   18 27 4
*
* OUTPUT STAGE
*
ISY  99   50   20.137E-6
R16  27   99   4.5E6
R17  27   50   4.5E6
EIN  28   98   POLY(1) 26 27 0.51905 1
RIN  28   31   15E3
Q11  45   31   32   QN 6
Q12  32   33   44   QN 6
Q13  41   34   33   QN 1
Q14  34   35   36   QP 1
Q15  36   38   39   QN 8
Q16  35   35   37   QP 1
Q17  99   99   37   QN 1
Q18  99   99   36   QN 1
Q19  50   42   34   QP 1
Q20  42   42   34   QP 1
Q21  32   33   42   QN 1
Q22  99   40   41   QN 1
Q23  43   43   50   QN 1
Q24  34   43   50   QN 2
Q25  33   43   50   QN 2
Q26  34   44   50   QC 1
Q27  31   46   50   QC 1
EC   47   50   99 45 0.96
RC   46   47   1E3
IREF 99   43   4.5E-7
I13  35   50   4.5E-7
R11  99   40   75E3
R12  99   36   40E3
R13  31   38   20E3
R14  32   39   5E3
R15  40   37   75E3
R22  44   50   30
R23  99   45   50
*
* MODELS USED
*
.MODEL QN NPN(BF=200 IS=1E-16 VA=150)
.MODEL QP PNP(BF=100 IS=5E-17 VA=50)
.MODEL QX PNP(BF=25 KF=2E-17)
.MODEL QC NPN(BF=200 IS=2.22E-11)
.MODEL DX D(IS=1E-15)
.MODEL DEN D(RS=2.45E3 KF=33E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP295A;OP295A;Opamps;AD-"OPxxx";
* OP295 SPICE Macro-model               2/95  Rev. B
*                                       ARG / ADSC
*
* Revision History:
*
* Rev. B
*	Added common mode stage to base model.
*	Changed G1 to a polynomial source to correct output stage offset.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP295A   1  2  99 50 20
*
* INPUT STAGE
*
I1   99   4    2E-6
R1   1    6    5E3
R2   2    5    5E3
CIN  1    2    2E-12
IOS  1    2    0.5E-9
D1   5    3    DZ
D2   6    3    DZ
EOS  7    6    POLY(1) 31 39 30E-6 0.024
Q1   8    5    4   QP
Q2   9    7    4   QP
R3   8    50   25.8E3
R4   9    50   25.8E3
*
* GAIN STAGE
*
R7   10   98   270E6
G1   98   10   POLY(1) 9 8 -4.26712E-9 27.8E-6
EREF 98   0    39 0 1
R5   99   39   100E3
R6   39   50   100E3
*
* COMMON MODE STAGE
*
ECM 30 98 POLY(2) 1 39 2 39 0 0.5 0.5
R12 30 31 1E6
R13 31 98 100
*
* OUTPUT STAGE
*
I2   18   50   1.59E-6
V2   99   12   DC 2.2763
Q4   10   14   50   QNA  1.0
R11  14   50   33
M3   15   10   13   13   MN  L=9E-6 W=102E-6 AD=15E-10 AS=15E-10
M4   13   10   50   50   MN  L=9E-6 W=50E-6 AD=75E-11 AS=75E-11
D8   10   22   DX
V3   22   50   DC 6
M2   20   10   14   14   MN  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
Q5   17   17   99   QPA  1.0
Q6   18   17   99   QPA  4.0
R8   18   99   2.2E6
Q7   18   19   99   QPA  1.0
R9   99   19   8
C2   18   99   20E-12
M6   15   12   17   99   MP  L=9E-6 W=27E-6 AD=405E-12 AS=405E-12
M1   20   18   19   99   MP  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
D4   21   18   DX
V4   99   21   DC 6
R10  10   11   6E3
C3   11   20   50E-12
.MODEL QNA NPN(IS=1.19E-16 BF=253 NF=0.99 VAF=193 IKF=2.76E-3
+ ISE=2.57E-13 NE=5 BR=0.4 NR=0.988 VAR=15 IKR=1.465E-4
+ ISC=6.9E-16 NC=0.99 RB=2.0E3 IRB=7.73E-6 RBM=132.8 RE=4 RC=209
+ CJE=2.1E-13 VJE=0.573 MJE=0.364 FC=0.5 CJC=1.64E-13 VJC=0.534 MJC=0.5
+ CJS=1.37E-12 VJS=0.59 MJS=0.5 TF=0.43E-9 PTF=30)
.MODEL QPA PNP(IS=5.21E-17 BF=131 NF=0.99 VAF=62 IKF=8.35E-4
+ ISE=1.09E-14 NE=2.61 BR=0.5 NR=0.984 VAR=15 IKR=3.96E-5
+ ISC=7.58E-16 NC=0.985 RB=1.52E3 IRB=1.67E-5 RBM=368.5 RE=6.31 RC=354.4
+ CJE=1.1E-13 VJE=0.745 MJE=0.33 FC=0.5 CJC=2.37E-13 VJC=0.762 MJC=0.4
+ CJS=7.11E-13 VJS=0.45 MJS=0.412 TF=1.0E-9 PTF=30 
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 
+ TOX=8.5E-8 LD=1.48E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 THETA=0.01 TPG=1 CJ=2.9E-4 PB=0.837
+ MJ=0.407 CJSW=0.5E-9 MJSW=0.33)
.MODEL MP PMOS(LEVEL=3 VTO=-1.1 RS=0.7 RD=0.7 
+ TOX=9.5E-8 LD=1.4E-6 NSUB=2.4E15 UO=650 DELTA=5.6 VMAX=1E5
+ XJ=1.75E-6 KAPPA=1.7 ETA=0.71 THETA=5.9E-3 TPG=-1 CJ=1.55E-4 PB=0.56
+ MJ=0.442 CJSW=0.4E-9 MJSW=0.33)
.MODEL DX D(IS=1E-15)
.MODEL DZ D(IS=1E-15  BV=7)
.MODEL QP PNP(BF=125)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP295AA;OP295AA;Opamps;AD-"OPxxx";
* OP295A SPICE Macro-model              2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the OP295 model simulates the worst-case
* parameters of the 'A' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP295AA  1  2  99 50 20
*
* INPUT STAGE
*
I1   99   4    2.04E-6
R1   1    6    5E3
R2   2    5    5E3
CIN  1    2    2E-12
IOS  1    2    1.5E-9
D1   5    3    DZ
D2   6    3    DZ
EOS  7    6    POLY(1) 31 39 300E-6 0.316
Q1   8    5    4   QP
Q2   9    7    4   QP
R3   8    50   25.861E3
R4   9    50   25.861E3
*
* GAIN STAGE
*
R7   10   98   72.8725E6
G1   98   10   POLY(1) 9 8 -15.8072E-9 27.8E-6
EREF 98   0    39 0 1
R5   99   39   417E3
R6   39   50   417E3
*
* COMMON MODE STAGE
*
ECM 30 98 POLY(2) 1 39 2 39 0 0.5 0.5
R12 30 31 1E6
R13 31 98 100
*
* OUTPUT STAGE
*
ISY  99   50   99E-6
I2   18   50   1.59E-6
V2   99   12   DC 2.2763
Q4   10   14   50   QNA  1.0
R11  14   50   54
M3   15   10   13   13   MN  L=9E-6 W=102E-6 AD=15E-10 AS=15E-10
M4   13   10   50   50   MN  L=9E-6 W=50E-6 AD=75E-11 AS=75E-11
D8   10   22   DX
V3   22   50   DC 6
M2   20   10   14   14   MN  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
Q5   17   17   99   QPA  1.0
Q6   18   17   99   QPA  4.0
R8   18   99   2.2E6
Q7   18   19   99   QPA  1.0
R9   99   19   48
C2   18   99   20E-12
M6   15   12   17   99   MP  L=9E-6 W=27E-6 AD=405E-12 AS=405E-12
M1   20   18   19   99   MP  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
D4   21   18   DX
V4   99   21   DC 6
R10  10   11   6E3
C3   11   20   54E-12
.MODEL QNA NPN(IS=1.19E-16 BF=253 NF=0.99 VAF=193 IKF=2.76E-3
+ ISE=2.57E-13 NE=5 BR=0.4 NR=0.988 VAR=15 IKR=1.465E-4
+ ISC=6.9E-16 NC=0.99 RB=2.0E3 IRB=7.73E-6 RBM=132.8 RE=4 RC=209
+ CJE=2.1E-13 VJE=0.573 MJE=0.364 FC=0.5 CJC=1.64E-13 VJC=0.534 MJC=0.5
+ CJS=1.37E-12 VJS=0.59 MJS=0.5 TF=0.43E-9 PTF=30)
.MODEL QPA PNP(IS=5.21E-17 BF=131 NF=0.99 VAF=62 IKF=8.35E-4
+ ISE=1.09E-14 NE=2.61 BR=0.5 NR=0.984 VAR=15 IKR=3.96E-5
+ ISC=7.58E-16 NC=0.985 RB=1.52E3 IRB=1.67E-5 RBM=368.5 RE=6.31 RC=354.4
+ CJE=1.1E-13 VJE=0.745 MJE=0.33 FC=0.5 CJC=2.37E-13 VJC=0.762 MJC=0.4
+ CJS=7.11E-13 VJS=0.45 MJS=0.412 TF=1.0E-9 PTF=30 
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 
+ TOX=8.5E-8 LD=1.48E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 THETA=0.01 TPG=1 CJ=2.9E-4 PB=0.837
+ MJ=0.407 CJSW=0.5E-9 MJSW=0.33)
.MODEL MP PMOS(LEVEL=3 VTO=-1.1 RS=0.7 RD=0.7 
+ TOX=9.5E-8 LD=1.4E-6 NSUB=2.4E15 UO=650 DELTA=5.6 VMAX=1E5
+ XJ=1.75E-6 KAPPA=1.7 ETA=0.71 THETA=5.9E-3 TPG=-1 CJ=1.55E-4 PB=0.56
+ MJ=0.442 CJSW=0.4E-9 MJSW=0.33)
.MODEL DX D(IS=1E-15)
.MODEL DZ D(IS=1E-15  BV=7)
.MODEL QP PNP(BF=50)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP295GA;OP295GA;Opamps;AD-"OPxxx";
* OP295G SPICE Macro-model              2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the OP295 model simulates the worst-case
* parameters of the 'G' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP295GA  1  2  99 50 20
*
* INPUT STAGE
*
I1   99   4    2.04E-6
R1   1    6    5E3
R2   2    5    5E3
CIN  1    2    2E-12
IOS  1    2    1.5E-9
D1   5    3    DZ
D2   6    3    DZ
EOS  7    6    POLY(1) 31 39 300E-6 0.316
Q1   8    5    4   QP
Q2   9    7    4   QP
R3   8    50   25.861E3
R4   9    50   25.861E3
*
* GAIN STAGE
*
R7   10   98   72.8725E6
G1   98   10   POLY(1) 9 8 -15.8072E-9 27.8E-6
EREF 98   0    39 0 1
R5   99   39   417E3
R6   39   50   417E3
*
* COMMON MODE STAGE
*
ECM 30 98 POLY(2) 1 39 2 39 0 0.5 0.5
R12 30 31 1E6
R13 31 98 100
*
* OUTPUT STAGE
*
ISY  99   50   99E-6
I2   18   50   1.59E-6
V2   99   12   DC 2.2763
Q4   10   14   50   QNA  1.0
R11  14   50   54
M3   15   10   13   13   MN  L=9E-6 W=102E-6 AD=15E-10 AS=15E-10
M4   13   10   50   50   MN  L=9E-6 W=50E-6 AD=75E-11 AS=75E-11
D8   10   22   DX
V3   22   50   DC 6
M2   20   10   14   14   MN  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
Q5   17   17   99   QPA  1.0
Q6   18   17   99   QPA  4.0
R8   18   99   2.2E6
Q7   18   19   99   QPA  1.0
R9   99   19   48
C2   18   99   20E-12
M6   15   12   17   99   MP  L=9E-6 W=27E-6 AD=405E-12 AS=405E-12
M1   20   18   19   99   MP  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
D4   21   18   DX
V4   99   21   DC 6
R10  10   11   6E3
C3   11   20   54E-12
.MODEL QNA NPN(IS=1.19E-16 BF=253 NF=0.99 VAF=193 IKF=2.76E-3
+ ISE=2.57E-13 NE=5 BR=0.4 NR=0.988 VAR=15 IKR=1.465E-4
+ ISC=6.9E-16 NC=0.99 RB=2.0E3 IRB=7.73E-6 RBM=132.8 RE=4 RC=209
+ CJE=2.1E-13 VJE=0.573 MJE=0.364 FC=0.5 CJC=1.64E-13 VJC=0.534 MJC=0.5
+ CJS=1.37E-12 VJS=0.59 MJS=0.5 TF=0.43E-9 PTF=30)
.MODEL QPA PNP(IS=5.21E-17 BF=131 NF=0.99 VAF=62 IKF=8.35E-4
+ ISE=1.09E-14 NE=2.61 BR=0.5 NR=0.984 VAR=15 IKR=3.96E-5
+ ISC=7.58E-16 NC=0.985 RB=1.52E3 IRB=1.67E-5 RBM=368.5 RE=6.31 RC=354.4
+ CJE=1.1E-13 VJE=0.745 MJE=0.33 FC=0.5 CJC=2.37E-13 VJC=0.762 MJC=0.4
+ CJS=7.11E-13 VJS=0.45 MJS=0.412 TF=1.0E-9 PTF=30 
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 
+ TOX=8.5E-8 LD=1.48E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 THETA=0.01 TPG=1 CJ=2.9E-4 PB=0.837
+ MJ=0.407 CJSW=0.5E-9 MJSW=0.33)
.MODEL MP PMOS(LEVEL=3 VTO=-1.1 RS=0.7 RD=0.7 
+ TOX=9.5E-8 LD=1.4E-6 NSUB=2.4E15 UO=650 DELTA=5.6 VMAX=1E5
+ XJ=1.75E-6 KAPPA=1.7 ETA=0.71 THETA=5.9E-3 TPG=-1 CJ=1.55E-4 PB=0.56
+ MJ=0.442 CJSW=0.4E-9 MJSW=0.33)
.MODEL DX D(IS=1E-15)
.MODEL DZ D(IS=1E-15  BV=7)
.MODEL QP PNP(BF=50)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP296A;OP296A;Opamps;AD-"OPxxx";
* OP296 SPICE Macro-model               Rev. A  5/95
*                                       ARG / ADSC
*
* Copyright 1995 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP296A   1  2  99 50 49
*
* INPUT STAGE
*
IREF 21 50 1U
QB1 21 21 99 99 QP 1
QB2 22 21 99 99 QP 1
QB3 4 21 99 99 QP 1.5
QB4 22 22 50 50 QN 2
QB5 11 22 50 50 QN 3
Q1 5 4 7 50 QN 2
Q2 6 4 8 50 QN 2
Q3 4 4 7 50 QN 1
Q4 4 4 8 50 QN 1
Q5 50 1 7 99 QP 2
Q6 50 3 8 99 QP 2
EOS 3 2 POLY(1) 17 98 35U 1
Q7 99 1 9 50 QN 2
Q8 99 3 10 50 QN 2
Q9 12 11 9 99 QP 2
Q10 13 11 10 99 QP 2
Q11 11 11 9 99 QP 1
Q12 11 11 10 99 QP 1
R1 99 5 50K
R2 99 6 50K
R3 12 50 50K
R4 13 50 50K
IOS 1 2 0.75N
C10 5 6 3.183P
C11 12 13 3.183P
CIN 1 2 1P
*
* GAIN STAGE
*
EREF 98 0 POLY(2) 99 0 50 0 0 0.5 0.5
G1 98 15 POLY(2) 6 5 13 12 0 10U 10U
R10 15 98 251.641MEG
CC 15 49 8P
D1 15 99 DX
D2 50 15 DX
*
* COMMON MODE STAGE
*
ECM 16 98 POLY(2) 1 98 2 98 0 0.5 0.5
R11 16 17 1E6
R12 17 98 10
*
* OUTPUT STAGE
*
ISY 99 50 20E-6
EIN 35 50 POLY(1) 15 98 1.42735 1
Q24 37 35 36 50 QN 1
QD4 37 37 38 99 QP 1
Q27 40 37 38 99 QP 1
R5 36 39 150K
R6 99 38 45K
Q26 39 42 50 50 QN 3
QD5 40 40 39 50 QN 1
Q28 41 40 44 50 QN 1
QL1 37 41 99 99 QP 1
R7 99 41 10.7K
I4 99 43 2U
QD7 42 42 50 50 QN 2
QD6 43 43 42 50 QN 2
Q29 47 43 44 50 QN 1
Q30 44 45 50 50 QN 1.5
QD10 45 46 50 50 QN 1
R9 45 46 175
Q31 46 47 48 99 QP 1
QD8 47 47 48 99 QP 1
QD9 48 48 51 99 QP 5
R8 99 51 2.9K
I5 99 46 1U
Q32 49 48 99 99 QP 10
Q33 49 44 50 50 QN 4
.MODEL DX D
.MODEL QN NPN(BF=120 VAF=100)
.MODEL QP PNP(BF=80 VAF=60)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP296GA;OP296GA;Opamps;AD-"OPxxx";
* OP296G SPICE Macro-model              Rev. A  6/95
*                                       ARG / ADSC
*
* This version of the OP296 model simulates the worst-case
* parameters of the 'G' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP296GA  1  2  99 50 49
*
* INPUT STAGE
*
IREF 21 50 1U
QB1 21 21 99 99 QP 1
QB2 22 21 99 99 QP 1
QB3 4 21 99 99 QP 1.5
QB4 22 22 50 50 QN 2
QB5 11 22 50 50 QN 3
Q1 5 4 7 50 QN1 2
Q2 6 4 8 50 QN1 2
Q3 4 4 7 50 QN1 1
Q4 4 4 8 50 QN1 1
Q5 50 1 7 99 QP1 2
Q6 50 3 8 99 QP1 2
EOS 3 2 POLY(1) 17 98 300E-6 1
Q7 99 1 9 50 QN1 2
Q8 99 3 10 50 QN1 2
Q9 12 11 9 99 QP1 2
Q10 13 11 10 99 QP1 2
Q11 11 11 9 99 QP1 1
Q12 11 11 10 99 QP1 1
R1 99 5 50K
R2 99 6 50K
R3 12 50 50K
R4 13 50 50K
IOS 1 2 2.5N
C10 5 6 3.183P
C11 12 13 3.183P
CIN 1 2 1P
*
* GAIN STAGE
*
EREF 98 0 POLY(2) 99 0 50 0 0 0.5 0.5
G1 98 15 POLY(2) 6 5 13 12 0 10U 10U
R10 15 98 120MEG
CC 15 49 8P
D1 15 99 DX
D2 50 15 DX
*
* COMMON MODE STAGE
*
ECM 16 98 POLY(2) 1 98 2 98 0 0.5 0.5
R11 16 17 1E6
R12 17 98 100
*
* OUTPUT STAGE
*
ISY 99 50 35E-6
EIN 35 50 POLY(1) 15 98 1.42713 1
Q24 37 35 36 50 QN 1
QD4 37 37 38 99 QP 1
Q27 40 37 38 99 QP 1
R5 36 39 150K
R6 99 38 45K
Q26 39 42 50 50 QN 3
QD5 40 40 39 50 QN 1
Q28 41 40 44 50 QN 1
QL1 37 41 99 99 QP 1
R7 99 41 10.7K
I4 99 43 2U
QD7 42 42 50 50 QN 2
QD6 43 43 42 50 QN 2
Q29 47 43 44 50 QN 1
Q30 44 45 50 50 QN 1.5
QD10 45 46 50 50 QN 1
R9 45 46 175
Q31 46 47 48 99 QP 1
QD8 47 47 48 99 QP 1
QD9 48 48 51 99 QP 5
R8 99 51 2.9K
I5 99 46 1U
Q32 49 48 99 99 QOP 10
Q33 49 44 50 50 QON 4
.MODEL DX D
.MODEL QN NPN(BF=120 VAF=100)
.MODEL QP PNP(BF=80 VAF=60)
.MODEL QON NPN(RC=2K) ; AKO:QN 
.MODEL QOP PNP(RC=4K) ; AKO:QP 
.MODEL QN1 NPN(BF=100 VAF=100)
.MODEL QP1 PNP(BF=56 VAF=60)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP484A;OP484A;Opamps;AD-"OPxxx";
* OP484 SPICE Macro-model               11/95 / Rev. A
*                                       ARG / ADSC
*
* Copyright 1993 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP484A   1  2  99 50 45
*
* INPUT STAGE
*
Q1   5    2    3    QIN 1
Q2   6    11   3    QIN 1
Q3   7    2    4    QIP 1
Q4   8    11   4    QIP 1
DC1  2    11   DC
DC2  11   2    DC
Q5   4    9    99   QIP 1
Q6   9    9    99   QIP 1
Q7   3    10   50   QIN 1
Q8   10   10   50   QIN 1
R1   99   5    4E3
R2   99   6    4E3
R3   7    50   4E3
R4   8    50   4E3
IREF 9    10   50.5E-6
EOS  1    11   POLY(2) 22 98 14 98 -25E-6 1E-2 1
IOS  2    1    1E-9
CIN  1    2    2E-12
GN1  98   1    17 98 1E-3
GN2  98   2    23 98 1E-3
*
* VOLTAGE NOISE SOURCE WITH FLICKER NOISE
*
VN1  13   98   DC 2
VN2  98   15   DC 2
DN1  13   14   DEN
DN2  14   15   DEN
*
* CURRENT NOISE SOURCE WITH FLICKER NOISE
*
VN3  16   98   DC 2
VN4  98   18   DC 2
DN3  16   17   DIN
DN4  17   18   DIN
*
* 2ND CURRENT NOISE SOURCE WITH FLICKER NOISE
*
VN5  19   98   DC 2
VN6  98   24   DC 2
DN5  19   23   DIN
DN6  23   24   DIN
*
* GAIN STAGE
*
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
G1   98   20   POLY(2) 6 5 8 7 0 0.5E-3 0.5E-3
R9   20   98   1E3
*
* COMMON MODE STAGE WITH ZERO AT 100HZ
*
ECM  98   21   POLY(2) 1 98 2 98 0 0.5 0.5
R10  21   22   1
R11  22   98   100E-6
C4   21   22   1.592E-3
*
* NEGATIVE ZERO AT 20MHZ
*
E1   27   98   20 98 1E6
R17  27   28   1
R18  28   98   1E-6
C8   25   26   7.958E-9
ENZ  25   98   27 28 1
VNZ  26   98   DC 0
FNZ  27   28   VNZ -1
*
* POLE AT 40MHZ
*
G4   98   29   28 98 1
R19  29   98   1
C9   29   98   3.979E-9
*
* POLE AT 40MHZ
*
G5   98   30   29 98 1
R20  30   98   1
C10  30   98   3.979E-9
*
* OUTUT STAGE
*
ISY  99   50   0.276E-3
GIN  50   31   POLY(1) 30 98 .862574E-6 505.879E-6
RIN  31   50   2.75E6
VB   99   32   0.7
Q11  32   31   33   QON 1
R21  33   34   4.5E3
I1   34   50   50E-6
R22  99   35   6E3
Q12  36   36   35   QOP 1
I2   36   50   50E-6
R23  99   37   2.6E3
R24  34   38   5E3
Q13  39   36   37   QOP 1
Q14  39   38   40   QON 1.5
R25  40   50   40
Q15  39   39   41   QON 1
R26  41   42   1E3
R27  99   43   220
Q16  44   44   43   QOP 1.5
Q17  44   39   42   QON 1
R28  42   50   2E3
VSCP 99   97   DC 0.088
FSCP 46   99   VSCP 1
RSCP 46   99   40
Q20  44   46   99   QOP 1
Q18  45   44   97   QOP 4.5
Q19  45   34   51   QON 4.5
VSCN 51   50   DC 0.081
FSCN 50   47   VSCN 1
RSCN 47   50   40
Q21  34   47   50   QON 1
CC2  31   45   20E-12
CF1  31   34   15E-12
CF2  31   42   15E-12
CO1  34   45   15E-12
CO2  42   45   5E-12
D3   45   99   DX
D4   50   45   DX
.MODEL DC D(IS=130E-21)
.MODEL DX D
.MODEL DEN D(RS=100 KF=12E-15 AF=1)
.MODEL DIN D(RS=5.358 KF=56E-15 AF=1)
.MODEL QIN NPN(BF=120 VA=200 IS=0.5E-16)
.MODEL QIP PNP(BF=90 VA=60 IS=0.5E-16)
.MODEL QON NPN(BF=200 VA=200 IS=0.5E-16 RC=50)
.MODEL QOP PNP(BF=200 VA=200 IS=0.5E-16 RC=160)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP484EA;OP484EA;Opamps;AD-"OPxxx";
* OP484E SPICE Macro-model              11/95 / Rev. A
*                                       ARG / ADSC
*
* This version of the OP484 model simulates the worst-case
* parameters of the 'E' grade.  The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1993 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP484EA  1  2  99 50 45
*
* INPUT STAGE
*
Q1   5    2    3    QIN 1
Q2   6    11   3    QIN 1
Q3   7    2    4    QIP 1
Q4   8    11   4    QIP 1
DC1  2    11   DC
DC2  11   2    DC
Q5   4    9    99   QIP 1
Q6   9    9    99   QIP 1
Q7   3    10   50   QIN 1
Q8   10   10   50   QIN 1
R1   99   5    4E3
R2   99   6    4E3
R3   7    50   4E3
R4   8    50   4E3
IREF 9    10   50.5E-6
EOS  1    11   POLY(2) 22 98 14 98 -75E-6 501.2E-3 1
IOS  2    1    25E-9
CIN  1    2    2E-12
GN1  98   1    17 98 1E-3
GN2  98   2    23 98 1E-3
*
* VOLTAGE NOISE SOURCE WITH FLICKER NOISE
*
VN1  13   98   DC 2
VN2  98   15   DC 2
DN1  13   14   DEN
DN2  14   15   DEN
*
* CURRENT NOISE SOURCE WITH FLICKER NOISE
*
VN3  16   98   DC 2
VN4  98   18   DC 2
DN3  16   17   DIN
DN4  17   18   DIN
*
* 2ND CURRENT NOISE SOURCE WITH FLICKER NOISE
*
VN5  19   98   DC 2
VN6  98   24   DC 2
DN5  19   23   DIN
DN6  23   24   DIN
*
* GAIN STAGE
*
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
G1   98   20   POLY(2) 6 5 8 7 0 0.5E-3 0.5E-3
R9   20   98   1E3
*
* COMMON MODE STAGE WITH ZERO AT 5KHZ
*
ECM  98   21   POLY(2) 1 98 2 98 0 0.5 0.5
R10  21   22   1
R11  22   98   100E-6
C4   21   22   31.756E-6
*
* NEGATIVE ZERO AT 20MHZ
*
E1   27   98   20 98 1
R17  27   28   1
R18  28   98   1E-6
C8   25   26   7.958E-9
ENZ  25   98   27 28 1
VNZ  26   98   DC 0
FNZ  27   28   VNZ -1
*
* POLE AT 40MHZ
*
G4   98   29   28 98 1E6
R19  29   98   1
C9   29   98   3.979E-9
*
* POLE AT 40MHZ
*
G5   98   30   29 98 1
R20  30   98   1
C10  30   98   3.979E-9
*
* OUTUT STAGE
*
ISY  99   50   0.526E-3
GIN  50   31   POLY(1) 30 98 0.862574E-6 511.855E-6
RIN  31   50   2.75E6
VB   99   32   0.7
Q11  32   31   33   QON 1
R21  33   34   4.5E3
I1   34   50   50E-6
R22  99   35   6E3
Q12  36   36   35   QOP 1
I2   36   50   50E-6
R23  99   37   2.6E3
R24  34   38   5E3
Q13  39   36   37   QOP 1
Q14  39   38   40   QON 1.5
R25  40   50   40
Q15  39   39   41   QON 1
R26  41   42   1E3
R27  99   43   220
Q16  44   44   43   QOP 1.5
Q17  44   39   42   QON 1
R28  42   50   2E3
VSCP 99   97   DC 0
FSCP 46   99   VSCP 1
RSCP 46   99   125
Q20  44   46   99   QOP 1
Q18  45   44   97   QOP 4.5
Q19  45   34   51   QON 4.5
VSCN 51   50   DC 0
FSCN 50   47   VSCN 1
RSCN 47   50   122
Q21  34   47   50   QON 1
CC2  31   45   20E-12
CF1  31   34   15E-12
CF2  31   42   15E-12
CO1  34   45   15E-12
CO2  42   45   5E-12
D3   45   99   DX
D4   50   45   DX
.MODEL DC D(IS=130E-21)
.MODEL DX D
.MODEL DEN D(RS=100 KF=12E-15 AF=1)
.MODEL DIN D(RS=5.358 KF=56E-15 AF=1)
.MODEL QIN NPN(BF=250 VA=200 IS=0.5E-16)
.MODEL QIP PNP(BF=60 VA=100 IS=0.5E-16)
.MODEL QON NPN(BF=200 VA=200 IS=0.5E-16 RC=140)
.MODEL QOP PNP(BF=200 VA=200 IS=0.5E-16 RC=210)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP484FA;OP484FA;Opamps;AD-"OPxxx";
* OP484F SPICE Macro-model              11/95 / Rev. A
*                                       ARG / ADSC
*
* This version of the OP484 model simulates the worst-case
* parameters of the 'F' grade.  The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1993 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP484FA  1  2  99 50 45
*
* INPUT STAGE
*
Q1   5    2    3    QIN 1
Q2   6    11   3    QIN 1
Q3   7    2    4    QIP 1
Q4   8    11   4    QIP 1
DC1  2    11   DC
DC2  11   2    DC
Q5   4    9    99   QIP 1
Q6   9    9    99   QIP 1
Q7   3    10   50   QIN 1
Q8   10   10   50   QIN 1
R1   99   5    4E3
R2   99   6    4E3
R3   7    50   4E3
R4   8    50   4E3
IREF 9    10   50.5E-6
EOS  1    11   POLY(2) 22 98 14 98 -150E-6 501.2E-3 1
IOS  2    1    25E-9
CIN  1    2    2E-12
GN1  98   1    17 98 1E-3
GN2  98   2    23 98 1E-3
*
* VOLTAGE NOISE SOURCE WITH FLICKER NOISE
*
VN1  13   98   DC 2
VN2  98   15   DC 2
DN1  13   14   DEN
DN2  14   15   DEN
*
* CURRENT NOISE SOURCE WITH FLICKER NOISE
*
VN3  16   98   DC 2
VN4  98   18   DC 2
DN3  16   17   DIN
DN4  17   18   DIN
*
* 2ND CURRENT NOISE SOURCE WITH FLICKER NOISE
*
VN5  19   98   DC 2
VN6  98   24   DC 2
DN5  19   23   DIN
DN6  23   24   DIN
*
* GAIN STAGE
*
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
G1   98   20   POLY(2) 6 5 8 7 0 0.5E-3 0.5E-3
R9   20   98   1E3
*
* COMMON MODE STAGE WITH ZERO AT 5KHZ
*
ECM  98   21   POLY(2) 1 98 2 98 0 0.5 0.5
R10  21   22   1
R11  22   98   100E-6
C4   21   22   31.756E-6
*
* NEGATIVE ZERO AT 20MHZ
*
E1   27   98   20 98 1
R17  27   28   1
R18  28   98   1E-6
C8   25   26   7.958E-9
ENZ  25   98   27 28 1
VNZ  26   98   DC 0
FNZ  27   28   VNZ -1
*
* POLE AT 40MHZ
*
G4   98   29   28 98 1E6
R19  29   98   1
C9   29   98   3.979E-9
*
* POLE AT 40MHZ
*
G5   98   30   29 98 1
R20  30   98   1
C10  30   98   3.979E-9
*
* OUTUT STAGE
*
ISY  99   50   0.526E-3
GIN  50   31   POLY(1) 30 98 0.862574E-6 511.855E-6
RIN  31   50   2.75E6
VB   99   32   0.7
Q11  32   31   33   QON 1
R21  33   34   4.5E3
I1   34   50   50E-6
R22  99   35   6E3
Q12  36   36   35   QOP 1
I2   36   50   50E-6
R23  99   37   2.6E3
R24  34   38   5E3
Q13  39   36   37   QOP 1
Q14  39   38   40   QON 1.5
R25  40   50   40
Q15  39   39   41   QON 1
R26  41   42   1E3
R27  99   43   220
Q16  44   44   43   QOP 1.5
Q17  44   39   42   QON 1
R28  42   50   2E3
VSCP 99   97   DC 0
FSCP 46   99   VSCP 1
RSCP 46   99   125
Q20  44   46   99   QOP 1
Q18  45   44   97   QOP 4.5
Q19  45   34   51   QON 4.5
VSCN 51   50   DC 0
FSCN 50   47   VSCN 1
RSCN 47   50   122
Q21  34   47   50   QON 1
CC2  31   45   20E-12
CF1  31   34   15E-12
CF2  31   42   15E-12
CO1  34   45   15E-12
CO2  42   45   5E-12
D3   45   99   DX
D4   50   45   DX
.MODEL DC D(IS=130E-21)
.MODEL DX D
.MODEL DEN D(RS=100 KF=12E-15 AF=1)
.MODEL DIN D(RS=5.358 KF=56E-15 AF=1)
.MODEL QIN NPN(BF=250 VA=200 IS=0.5E-16)
.MODEL QIP PNP(BF=60 VA=100 IS=0.5E-16)
.MODEL QON NPN(BF=200 VA=200 IS=0.5E-16 RC=140)
.MODEL QOP PNP(BF=200 VA=200 IS=0.5E-16 RC=210)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP492GA;OP492GA;Opamps;AD-"OPxxx";
* OP492G SPICE Macro-model              Rev. A  3/95
*                                       ARG / ADSC
*
* This version of the OP492 model simulates the worst-case
* parameters of the 'G' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP492GA  2  1  99 50 34
*
* INPUT STAGE AND POLE AT 40MHZ
*
I1   99   4    51.4E-6
IOS  2    1    25E-9
EOS  2    3    POLY(1) 21 30 2E-3 16.8
CIN  1    2    2E-12
Q1   5    1    7    QP
Q2   6    3    8    QP
R3   5    50   2E3
R4   6    50   2E3
R5   4    7    965
R6   4    8    965
C1   5    6    .995E-12
*
* GAIN STAGE
*
EREF 98   0    30 0 1
G1   98   9    5 6 500E-6
R7   9    98   14.388E3
D1   9    10   DX
D2   11   9    DX
V1   99   10   .6
V2   11   50   .6
*
* ZERO/POLE AT 6MHZ/12MHZ
*
E1   12   98   9 30 2
R8   12   13   1
R9   13   98   1
C3   12   13   26.526E-9
*
* ZERO AT 15MHZ
*
E2   14   98   13 30 1E6
R10  14   15   1E6
R11  15   98   1
C4   14   15   10.610E-15
*
* COMMON MODE STAGE WITH ZERO AT 40KHZ
*
ECM  20   98   POLY(2) 1 30 2 30 0 0.5 0.5
R20  20   21   1E6
R21  21   98   10
*C5   20   21   3.979E-12
*
* POLE AT 100MHZ
*
G2   98   16   9 30 1
R12  16   98   1
C6   16   98   1.592E-9
*
* OUTPUT STAGE
*
RS1  99   30   1E6
RS2  30   50   1E6
ISY  99   50   .236E-3
G3   31   50   POLY(1) 16 30 -1.681511E-6 1E-6
R16  31   50   1E6
DCL  50   31   DZ
I2   99   32   250E-6
RCP  99   36   75
RCL  33   50   75
Q6   35   36   99   QPA
Q7   32   37   50   QNA
R17  35   37   1E3
M1   32   31   50   50   MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
M2   34   31   50   50   MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
CC   31   32   0.23E-12
Q3   36   32   34   QNA
Q4   33   32   34   QPA
Q5   31   33   50   QNA
.MODEL QNA NPN(IS=1.19E-16 BF=253 VAF=193 RC=400)
.MODEL QPA PNP(IS=5.21E-17 BF=131 VAF=62 RC=250)
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 LD=1.48E-6) ; WD=1E-6
.MODEL QP PNP(BF=35.714)
.MODEL DX D
.MODEL DZ D(BV=3.6)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP493A;OP493A;Opamps;AD-"OPxxx";
* OP493 SPICE Macro-model               1/95  Rev. A
*                                       ARG / ADI
*
* Copyright 1990 by Analog Devices  Inc.
*
* This model has been optimized for a total supply voltage of
* 5V.
*
* Node assignments
*             non-inverting input
*             |  inverting input
*             |  |  positive supply
*             |  |  |  negative supply
*             |  |  |  |  output
*             |  |  |  |  |
.SUBCKT OP493A 51 52 99 50 32
*
* INPUT STAGE & POLE AT 16KHZ
*
R3   5    50   53.827E3
R4   6    50   53.827E3
R5   4    7    2.104E3
R6   4    8    2.104E3
CIN  1    2    4E-12
C2   5    6    92.4E-12
I1   99   4    1.006E-6
IOS  1    2    0.05E-9
EOS  9    1    POLY(2) 24 27 102 0 25E-6 15.851E-3 1
Q1   5    2    7    QX
Q2   6    9    8    QX
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
R24  1    51   2E3
R25  2    52   2E3
VN1  101  0    DC 2
VN2  0    103  DC 2
DN1  101  102  DEN
DN2  102  103  DEN
*
* GAIN STAGE & DOMINANT POLE AT 0.21 HZ
*
R7   10   98   9.151E9
G1   98   10   5 6 18.578E-6
C3   10   98   83.333E-12
V1   99   11   0.65
D1   10   11   DX
D2   50   10   DX
*
* NEGATIVE ZERO AT 50KHZ
*
R9   13   14   1E6
R10  14   98   1
FNZ  13   14   VNZ -1
E2   13   98   10 27 1
CNZ  15   16   3.183E-12
ENZ  15   98   13 14 1
VNZ  16   98   DC 0
*
* ZERO-POLE PAIR AT 28KHZ / 84KHZ
*
R18  17   18   2E6
C4   17   18   2.842E-12
R19  18   98   1E6
E3   17   98   14 27 3E6
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 0.5HZ
*
R1   23   24   1E6
R2   24   98   100
C5   23   24   318E-9
E4   23   98   POLY(2) 1 27 2 27 0 0.5 0.5
*
* ZERO-POLE PAIR AT 40KHZ / 160KHZ
*
R20  25   26   3E6
C6   25   26   1.326E-12
R21  26   98   1E6
E5   25   98   18 27 4
*
* OUTPUT STAGE
*
ISY  99   50   9.637E-6
R16  27   99   4.5E6
R17  27   50   4.5E6
EIN  28   98   POLY(1) 26 27 0.52255 1.05
RIN  28   31   15E3
Q11  45   31   32   QN 6
Q12  32   33   44   QN 6
Q13  41   34   33   QN 1
Q14  34   35   36   QP 1
Q15  36   38   39   QN 8
Q16  35   35   37   QP 1
Q17  99   99   37   QN 1
Q18  99   99   36   QN 1
Q19  50   42   34   QP 1
Q20  42   42   34   QP 1
Q21  32   33   42   QN 1
Q22  99   40   41   QN 1
Q23  43   43   50   QN 1
Q24  34   43   50   QN 2
Q25  33   43   50   QN 2
Q26  34   44   50   QC 1
Q27  31   46   50   QC 1
EC   47   50   99 45 0.96
RC   46   47   1E3
IREF 99   43   4.5E-7
I13  35   50   4.5E-7
R11  99   40   75E3
R12  99   36   40E3
R13  31   38   20E3
R14  32   39   5E3
R15  40   37   75E3
R22  44   50   30
R23  99   45   50
*
* MODELS USED
*
.MODEL QN NPN(BF=200 IS=1E-16 VA=150)
.MODEL QP PNP(BF=100 IS=5E-17 VA=50)
.MODEL QX PNP(BF=166.667 KF=2E-17)
.MODEL QC NPN(BF=200 IS=2E-11)
.MODEL DX D(IS=1E-15)
.MODEL DEN D(RS=2.45E3 KF=33E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP493EA;OP493EA;Opamps;AD-"OPxxx";
* OP493E SPICE Macro-model              1/95  Rev. A
*                                       ARG / ADI
*
* This version of the OP493 model simulates the worst-case
* parameters of the 'E' grade.  The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1990 by Analog Devices  Inc.
*
* This model has been optimized for a total supply voltage of
* 5V.
*
* Node assignments
*              non-inverting input
*              |  inverting input
*              |  |  positive supply
*              |  |  |  negative supply
*              |  |  |  |  output
*              |  |  |  |  |
.SUBCKT OP493EA 51 52 99 50 32
*
* INPUT STAGE & POLE AT 16KHZ
*
R3   5    50   53.827E3
R4   6    50   53.827E3
R5   4    7    2.104E3
R6   4    8    2.104E3
CIN  1    2    4E-12
C2   5    6    92.4E-12
I1   99   4    1.03E-6
IOS  1    2    1E-9
EOS  9    1    POLY(2) 24 27 102 0 125E-6 0.1 1
Q1   5    2    7    QX
Q2   6    9    8    QX
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
R24  1    51   2E3
R25  2    52   2E3
VN1  101  0    DC 2
VN2  0    103  DC 2
DN1  101  102  DEN
DN2  102  103  DEN
*
* GAIN STAGE & DOMINANT POLE AT 0.473 HZ
*
R7   10   98   4.037E9
G1   98   10   5 6 18.578E-6
C3   10   98   83.333E-12
V1   99   11   0.65
D1   10   11   DX
D2   50   10   DX
*
* NEGATIVE ZERO AT 50KHZ
*
R9   13   14   1E6
R10  14   98   1
FNZ  13   14   VNZ -1
E2   13   98   10 27 1
CNZ  15   16   3.183E-12
ENZ  15   98   13 14 1
VNZ  16   98   DC 0
*
* ZERO-POLE PAIR AT 28KHZ / 84KHZ
*
R18  17   18   2E6
C4   17   18   2.842E-12
R19  18   98   1E6
E3   17   98   14 27 3E6
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 3.16HZ
*
R1   23   24   1E6
R2   24   98   100
C5   23   24   50.33E-9
E4   23   98   POLY(2) 1 27 2 27 0 0.5 0.5
*
* ZERO-POLE PAIR AT 40KHZ / 160KHZ
*
R20  25   26   3E6
C6   25   26   1.326E-12
R21  26   98   1E6
E5   25   98   18 27 4
*
* OUTPUT STAGE
*
ISY  99   50   20.137E-6
R16  27   99   4.5E6
R17  27   50   4.5E6
EIN  28   98   POLY(1) 26 27 0.51905 1
RIN  28   31   15E3
Q11  45   31   32   QN 6
Q12  32   33   44   QN 6
Q13  41   34   33   QN 1
Q14  34   35   36   QP 1
Q15  36   38   39   QN 8
Q16  35   35   37   QP 1
Q17  99   99   37   QN 1
Q18  99   99   36   QN 1
Q19  50   42   34   QP 1
Q20  42   42   34   QP 1
Q21  32   33   42   QN 1
Q22  99   40   41   QN 1
Q23  43   43   50   QN 1
Q24  34   43   50   QN 2
Q25  33   43   50   QN 2
Q26  34   44   50   QC 1
Q27  31   46   50   QC 1
EC   47   50   99 45 0.96
RC   46   47   1E3
IREF 99   43   4.5E-7
I13  35   50   4.5E-7
R11  99   40   75E3
R12  99   36   40E3
R13  31   38   20E3
R14  32   39   5E3
R15  40   37   75E3
R22  44   50   30
R23  99   45   50
*
* MODELS USED
*
.MODEL QN NPN(BF=200 IS=1E-16 VA=150)
.MODEL QP PNP(BF=100 IS=5E-17 VA=50)
.MODEL QX PNP(BF=33.333 KF=2E-17)
.MODEL QC NPN(BF=200 IS=2.22E-11)
.MODEL DX D(IS=1E-15)
.MODEL DEN D(RS=2.45E3 KF=33E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP493FA;OP493FA;Opamps;AD-"OPxxx";
* OP493F SPICE Macro-model              1/95  Rev. A
*                                       ARG / ADI
*
* This version of the OP493 model simulates the worst-case
* parameters of the 'F' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1990 by Analog Devices  Inc.
*
* This model has been optimized for a total supply voltage of
* 5V.
*
* Node assignments
*              non-inverting input
*              |  inverting input
*              |  |  positive supply
*              |  |  |  negative supply
*              |  |  |  |  output
*              |  |  |  |  |
.SUBCKT OP493FA 51 52 99 50 32
*
* INPUT STAGE & POLE AT 16KHZ
*
R3   5    50   53.827E3
R4   6    50   53.827E3
R5   4    7    2.104E3
R6   4    8    2.104E3
CIN  1    2    4E-12
C2   5    6    92.4E-12
I1   99   4    1.04E-6
IOS  1    2    2E-9
EOS  9    1    POLY(2) 24 27 102 0 275E-6 0.1585 1
Q1   5    2    7    QX
Q2   6    9    8    QX
EREF 98   0    POLY(2) 99 0 50 0 0 0.5 0.5
R24  1    51   2E3
R25  2    52   2E3
VN1  101  0    DC 2
VN2  0    103  DC 2
DN1  101  102  DEN
DN2  102  103  DEN
*
* GAIN STAGE & DOMINANT POLE AT 0.473 HZ
*
R7   10   98   4.037E9
G1   98   10   5 6 18.578E-6
C3   10   98   83.333E-12
V1   99   11   0.65
D1   10   11   DX
D2   50   10   DX
*
* NEGATIVE ZERO AT 50KHZ
*
R9   13   14   1E6
R10  14   98   1
FNZ  13   14   VNZ -1
E2   13   98   10 27 1
CNZ  15   16   3.183E-12
ENZ  15   98   13 14 1
VNZ  16   98   DC 0
*
* ZERO-POLE PAIR AT 28KHZ / 84KHZ
*
R18  17   18   2E6
C4   17   18   2.842E-12
R19  18   98   1E6
E3   17   98   14 27 3E6
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 5HZ
*
R1   23   24   1E6
R2   24   98   100
C5   23   24   32E-9
E4   23   98   POLY(2) 1 27 2 27 0 0.5 0.5
*
* ZERO-POLE PAIR AT 40KHZ / 160KHZ
*
R20  25   26   3E6
C6   25   26   1.326E-12
R21  26   98   1E6
E5   25   98   18 27 4
*
* OUTPUT STAGE
*
ISY  99   50   20.137E-6
R16  27   99   4.5E6
R17  27   50   4.5E6
EIN  28   98   POLY(1) 26 27 0.51905 1
RIN  28   31   15E3
Q11  45   31   32   QN 6
Q12  32   33   44   QN 6
Q13  41   34   33   QN 1
Q14  34   35   36   QP 1
Q15  36   38   39   QN 8
Q16  35   35   37   QP 1
Q17  99   99   37   QN 1
Q18  99   99   36   QN 1
Q19  50   42   34   QP 1
Q20  42   42   34   QP 1
Q21  32   33   42   QN 1
Q22  99   40   41   QN 1
Q23  43   43   50   QN 1
Q24  34   43   50   QN 2
Q25  33   43   50   QN 2
Q26  34   44   50   QC 1
Q27  31   46   50   QC 1
EC   47   50   99 45 0.96
RC   46   47   1E3
IREF 99   43   4.5E-7
I13  35   50   4.5E-7
R11  99   40   75E3
R12  99   36   40E3
R13  31   38   20E3
R14  32   39   5E3
R15  40   37   75E3
R22  44   50   30
R23  99   45   50
*
* MODELS USED
*
.MODEL QN NPN(BF=200 IS=1E-16 VA=150)
.MODEL QP PNP(BF=100 IS=5E-17 VA=50)
.MODEL QX PNP(BF=25 KF=2E-17)
.MODEL QC NPN(BF=200 IS=2.22E-11)
.MODEL DX D(IS=1E-15)
.MODEL DEN D(RS=2.45E3 KF=33E-15)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP495A;OP495A;Opamps;AD-"OPxxx";
* OP495 SPICE Macro-model               2/95  Rev. A
*                                       ARG / ADSC
*
* Copyright 1995 by Analog Devices  Inc.
*
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP495A   1  2  99 50 20
*
* INPUT STAGE
*
I1   99   4    2.016E-6
R1   1    6    5E3
R2   2    5    5E3
CIN  1    2    2E-12
IOS  1    2    0.5E-9
D1   5    3    DZ
D2   6    3    DZ
EOS  7    6    POLY(1) 31 39 30E-6 0.024
Q1   8    5    4   QP
Q2   9    7    4   QP
R3   8    50   25.861E3
R4   9    50   25.861E3
*
* GAIN STAGE
*
R7   10   98   270E6
G1   98   10   POLY(1) 9 8 -4.26712E-9 27.8E-6
EREF 98   0    39 0 1
R5   99   39   417E3
R6   39   50   417E3
*
* COMMON MODE STAGE
*
ECM 30 98 POLY(2) 1 39 2 39 0 0.5 0.5
R12 30 31 1E6
R13 31 98 100
*
* OUTPUT STAGE
*
ISY  99   50   49E-6
I2   18   50   1.59E-6
V2   99   12   DC 2.2763
Q4   10   14   50   QNA  1.0
R11  14   50   33
M3   15   10   13   13   MN  L=9E-6 W=102E-6 AD=15E-10 AS=15E-10
M4   13   10   50   50   MN  L=9E-6 W=50E-6 AD=75E-11 AS=75E-11
D8   10   22   DX
V3   22   50   DC 6
M2   20   10   14   14   MN  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
Q5   17   17   99   QPA  1.0
Q6   18   17   99   QPA  4.0
R8   18   99   2.2E6
Q7   18   19   99   QPA  1.0
R9   99   19   8
C2   18   99   20E-12
M6   15   12   17   99   MP  L=9E-6 W=27E-6 AD=405E-12 AS=405E-12
M1   20   18   19   99   MP  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
D4   21   18   DX
V4   99   21   DC 6
R10  10   11   6E3
C3   11   20   54E-12
.MODEL QNA NPN(IS=1.19E-16 BF=253 NF=0.99 VAF=193 IKF=2.76E-3
+ ISE=2.57E-13 NE=5 BR=0.4 NR=0.988 VAR=15 IKR=1.465E-4
+ ISC=6.9E-16 NC=0.99 RB=2.0E3 IRB=7.73E-6 RBM=132.8 RE=4 RC=209
+ CJE=2.1E-13 VJE=0.573 MJE=0.364 FC=0.5 CJC=1.64E-13 VJC=0.534 MJC=0.5
+ CJS=1.37E-12 VJS=0.59 MJS=0.5 TF=0.43E-9 PTF=30)
.MODEL QPA PNP(IS=5.21E-17 BF=131 NF=0.99 VAF=62 IKF=8.35E-4
+ ISE=1.09E-14 NE=2.61 BR=0.5 NR=0.984 VAR=15 IKR=3.96E-5
+ ISC=7.58E-16 NC=0.985 RB=1.52E3 IRB=1.67E-5 RBM=368.5 RE=6.31 RC=354.4
+ CJE=1.1E-13 VJE=0.745 MJE=0.33 FC=0.5 CJC=2.37E-13 VJC=0.762 MJC=0.4
+ CJS=7.11E-13 VJS=0.45 MJS=0.412 TF=1.0E-9 PTF=30 
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 
+ TOX=8.5E-8 LD=1.48E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 THETA=0.01 TPG=1 CJ=2.9E-4 PB=0.837
+ MJ=0.407 CJSW=0.5E-9 MJSW=0.33)
.MODEL MP PMOS(LEVEL=3 VTO=-1.1 RS=0.7 RD=0.7 
+ TOX=9.5E-8 LD=1.4E-6 NSUB=2.4E15 UO=650 DELTA=5.6 VMAX=1E5
+ XJ=1.75E-6 KAPPA=1.7 ETA=0.71 THETA=5.9E-3 TPG=-1 CJ=1.55E-4 PB=0.56
+ MJ=0.442 CJSW=0.4E-9 MJSW=0.33)
.MODEL DX D(IS=1E-15)
.MODEL DZ D(IS=1E-15 BV=7)
.MODEL QP PNP(BF=125)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP495AA;OP495AA;Opamps;AD-"OPxxx";
* OP495A SPICE Macro-model              2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the OP495 model simulates the worst-case
* parameters of the 'A' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP495AA  1  2  99 50 20
*
* INPUT STAGE
*
I1   99   4    2.04E-6
R1   1    6    5E3
R2   2    5    5E3
CIN  1    2    2E-12
IOS  1    2    1.5E-9
D1   5    3    DZ
D2   6    3    DZ
EOS  7    6    POLY(1) 31 39 300E-6 0.316
Q1   8    5    4   QP
Q2   9    7    4   QP
R3   8    50   25.861E3
R4   9    50   25.861E3
*
* GAIN STAGE
*
R7   10   98   72.8725E6
G1   98   10   POLY(1) 9 8 -15.8072E-9 27.8E-6
EREF 98   0    39 0 1
R5   99   39   417E3
R6   39   50   417E3
*
* COMMON MODE STAGE
*
ECM 30 98 POLY(2) 1 39 2 39 0 0.5 0.5
R12 30 31 1E6
R13 31 98 100
*
* OUTPUT STAGE
*
ISY  99   50   99E-6
I2   18   50   1.59E-6
V2   99   12   DC 2.2763
Q4   10   14   50   QNA  1.0
R11  14   50   54
M3   15   10   13   13   MN  L=9E-6 W=102E-6 AD=15E-10 AS=15E-10
M4   13   10   50   50   MN  L=9E-6 W=50E-6 AD=75E-11 AS=75E-11
D8   10   22   DX
V3   22   50   DC 6
M2   20   10   14   14   MN  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
Q5   17   17   99   QPA  1.0
Q6   18   17   99   QPA  4.0
R8   18   99   2.2E6
Q7   18   19   99   QPA  1.0
R9   99   19   48
C2   18   99   20E-12
M6   15   12   17   99   MP  L=9E-6 W=27E-6 AD=405E-12 AS=405E-12
M1   20   18   19   99   MP  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
D4   21   18   DX
V4   99   21   DC 6
R10  10   11   6E3
C3   11   20   54E-12
.MODEL QNA NPN(IS=1.19E-16 BF=253 NF=0.99 VAF=193 IKF=2.76E-3
+ ISE=2.57E-13 NE=5 BR=0.4 NR=0.988 VAR=15 IKR=1.465E-4
+ ISC=6.9E-16 NC=0.99 RB=2.0E3 IRB=7.73E-6 RBM=132.8 RE=4 RC=209
+ CJE=2.1E-13 VJE=0.573 MJE=0.364 FC=0.5 CJC=1.64E-13 VJC=0.534 MJC=0.5
+ CJS=1.37E-12 VJS=0.59 MJS=0.5 TF=0.43E-9 PTF=30)
.MODEL QPA PNP(IS=5.21E-17 BF=131 NF=0.99 VAF=62 IKF=8.35E-4
+ ISE=1.09E-14 NE=2.61 BR=0.5 NR=0.984 VAR=15 IKR=3.96E-5
+ ISC=7.58E-16 NC=0.985 RB=1.52E3 IRB=1.67E-5 RBM=368.5 RE=6.31 RC=354.4
+ CJE=1.1E-13 VJE=0.745 MJE=0.33 FC=0.5 CJC=2.37E-13 VJC=0.762 MJC=0.4
+ CJS=7.11E-13 VJS=0.45 MJS=0.412 TF=1.0E-9 PTF=30 
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 
+ TOX=8.5E-8 LD=1.48E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 THETA=0.01 TPG=1 CJ=2.9E-4 PB=0.837
+ MJ=0.407 CJSW=0.5E-9 MJSW=0.33)
.MODEL MP PMOS(LEVEL=3 VTO=-1.1 RS=0.7 RD=0.7 
+ TOX=9.5E-8 LD=1.4E-6 NSUB=2.4E15 UO=650 DELTA=5.6 VMAX=1E5
+ XJ=1.75E-6 KAPPA=1.7 ETA=0.71 THETA=5.9E-3 TPG=-1 CJ=1.55E-4 PB=0.56
+ MJ=0.442 CJSW=0.4E-9 MJSW=0.33)
.MODEL DX D(IS=1E-15)
.MODEL DZ D(IS=1E-15  BV=7)
.MODEL QP PNP(BF=50)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP495GA;OP495GA;Opamps;AD-"OPxxx";
* OP495G SPICE Macro-model              2/95  Rev. A
*                                       ARG / ADSC
*
* This version of the OP495 model simulates the worst-case
* parameters of the 'G' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices  Inc.
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP495GA  1  2  99 50 20
*
* INPUT STAGE
*
I1   99   4    2.04E-6
R1   1    6    5E3
R2   2    5    5E3
CIN  1    2    2E-12
IOS  1    2    1.5E-9
D1   5    3    DZ
D2   6    3    DZ
EOS  7    6    POLY(1) 31 39 300E-6 0.316
Q1   8    5    4   QP
Q2   9    7    4   QP
R3   8    50   25.861E3
R4   9    50   25.861E3
*
* GAIN STAGE
*
R7   10   98   72.8725E6
G1   98   10   POLY(1) 9 8 -15.8072E-9 27.8E-6
EREF 98   0    39 0 1
R5   99   39   417E3
R6   39   50   417E3
*
* COMMON MODE STAGE
*
ECM 30 98 POLY(2) 1 39 2 39 0 0.5 0.5
R12 30 31 1E6
R13 31 98 100
*
* OUTPUT STAGE
*
ISY  99   50   99E-6
I2   18   50   1.59E-6
V2   99   12   DC 2.2763
Q4   10   14   50   QNA  1.0
R11  14   50   54
M3   15   10   13   13   MN  L=9E-6 W=102E-6 AD=15E-10 AS=15E-10
M4   13   10   50   50   MN  L=9E-6 W=50E-6 AD=75E-11 AS=75E-11
D8   10   22   DX
V3   22   50   DC 6
M2   20   10   14   14   MN  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
Q5   17   17   99   QPA  1.0
Q6   18   17   99   QPA  4.0
R8   18   99   2.2E6
Q7   18   19   99   QPA  1.0
R9   99   19   48
C2   18   99   20E-12
M6   15   12   17   99   MP  L=9E-6 W=27E-6 AD=405E-12 AS=405E-12
M1   20   18   19   99   MP  L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
D4   21   18   DX
V4   99   21   DC 6
R10  10   11   6E3
C3   11   20   54E-12
.MODEL QNA NPN(IS=1.19E-16 BF=253 NF=0.99 VAF=193 IKF=2.76E-3
+ ISE=2.57E-13 NE=5 BR=0.4 NR=0.988 VAR=15 IKR=1.465E-4
+ ISC=6.9E-16 NC=0.99 RB=2.0E3 IRB=7.73E-6 RBM=132.8 RE=4 RC=209
+ CJE=2.1E-13 VJE=0.573 MJE=0.364 FC=0.5 CJC=1.64E-13 VJC=0.534 MJC=0.5
+ CJS=1.37E-12 VJS=0.59 MJS=0.5 TF=0.43E-9 PTF=30)
.MODEL QPA PNP(IS=5.21E-17 BF=131 NF=0.99 VAF=62 IKF=8.35E-4
+ ISE=1.09E-14 NE=2.61 BR=0.5 NR=0.984 VAR=15 IKR=3.96E-5
+ ISC=7.58E-16 NC=0.985 RB=1.52E3 IRB=1.67E-5 RBM=368.5 RE=6.31 RC=354.4
+ CJE=1.1E-13 VJE=0.745 MJE=0.33 FC=0.5 CJC=2.37E-13 VJC=0.762 MJC=0.4
+ CJS=7.11E-13 VJS=0.45 MJS=0.412 TF=1.0E-9 PTF=30 
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 
+ TOX=8.5E-8 LD=1.48E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 THETA=0.01 TPG=1 CJ=2.9E-4 PB=0.837
+ MJ=0.407 CJSW=0.5E-9 MJSW=0.33)
.MODEL MP PMOS(LEVEL=3 VTO=-1.1 RS=0.7 RD=0.7 
+ TOX=9.5E-8 LD=1.4E-6 NSUB=2.4E15 UO=650 DELTA=5.6 VMAX=1E5
+ XJ=1.75E-6 KAPPA=1.7 ETA=0.71 THETA=5.9E-3 TPG=-1 CJ=1.55E-4 PB=0.56
+ MJ=0.442 CJSW=0.4E-9 MJSW=0.33)
.MODEL DX D(IS=1E-15)
.MODEL DZ D(IS=1E-15 BV=7)
.MODEL QP PNP(BF=50)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP496A;OP496A;Opamps;AD-"OPxxx";
* OP496 SPICE Macro-model               Rev. A  5/95
*                                       ARG / ADSC
*
* Copyright 1995 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP496A   1  2  99 50 49
*
* INPUT STAGE
*
IREF 21 50 1U
QB1 21 21 99 99 QP 1
QB2 22 21 99 99 QP 1
QB3 4 21 99 99 QP 1.5
QB4 22 22 50 50 QN 2
QB5 11 22 50 50 QN 3
Q1 5 4 7 50 QN 2
Q2 6 4 8 50 QN 2
Q3 4 4 7 50 QN 1
Q4 4 4 8 50 QN 1
Q5 50 1 7 99 QP 2
Q6 50 3 8 99 QP 2
EOS 3 2 POLY(1) 17 98 35U 1
Q7 99 1 9 50 QN 2
Q8 99 3 10 50 QN 2
Q9 12 11 9 99 QP 2
Q10 13 11 10 99 QP 2
Q11 11 11 9 99 QP 1
Q12 11 11 10 99 QP 1
R1 99 5 50K
R2 99 6 50K
R3 12 50 50K
R4 13 50 50K
IOS 1 2 0.75N
C10 5 6 3.183P
C11 12 13 3.183P
CIN 1 2 1P
*
* GAIN STAGE
*
EREF 98 0 POLY(2) 99 0 50 0 0 0.5 0.5
G1 98 15 POLY(2) 6 5 13 12 0 10U 10U
R10 15 98 251.641MEG
CC 15 49 8P
D1 15 99 DX
D2 50 15 DX
*
* COMMON MODE STAGE
*
ECM 16 98 POLY(2) 1 98 2 98 0 0.5 0.5
R11 16 17 1E6
R12 17 98 10
*
* OUTPUT STAGE
*
ISY 99 50 20E-6
EIN 35 50 POLY(1) 15 98 1.42735 1
Q24 37 35 36 50 QN 1
QD4 37 37 38 99 QP 1
Q27 40 37 38 99 QP 1
R5 36 39 150K
R6 99 38 45K
Q26 39 42 50 50 QN 3
QD5 40 40 39 50 QN 1
Q28 41 40 44 50 QN 1
QL1 37 41 99 99 QP 1
R7 99 41 10.7K
I4 99 43 2U
QD7 42 42 50 50 QN 2
QD6 43 43 42 50 QN 2
Q29 47 43 44 50 QN 1
Q30 44 45 50 50 QN 1.5
QD10 45 46 50 50 QN 1
R9 45 46 175
Q31 46 47 48 99 QP 1
QD8 47 47 48 99 QP 1
QD9 48 48 51 99 QP 5
R8 99 51 2.9K
I5 99 46 1U
Q32 49 48 99 99 QP 10
Q33 49 44 50 50 QN 4
.MODEL DX D
.MODEL QN NPN(BF=120 VAF=100)
.MODEL QP PNP(BF=80 VAF=60)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP496GA;OP496GA;Opamps;AD-"OPxxx";
* OP496G SPICE Macro-model              Rev. A  6/95
*                                       ARG / ADSC
*
* This version of the OP496 model simulates the worst-case
* parameters of the 'G' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP496GA  1  2  99 50 49
*
* INPUT STAGE
*
IREF 21 50 1U
QB1 21 21 99 99 QP 1
QB2 22 21 99 99 QP 1
QB3 4 21 99 99 QP 1.5
QB4 22 22 50 50 QN 2
QB5 11 22 50 50 QN 3
Q1 5 4 7 50 QN1 2
Q2 6 4 8 50 QN1 2
Q3 4 4 7 50 QN1 1
Q4 4 4 8 50 QN1 1
Q5 50 1 7 99 QP1 2
Q6 50 3 8 99 QP1 2
EOS 3 2 POLY(1) 17 98 300E-6 1
Q7 99 1 9 50 QN1 2
Q8 99 3 10 50 QN1 2
Q9 12 11 9 99 QP1 2
Q10 13 11 10 99 QP1 2
Q11 11 11 9 99 QP1 1
Q12 11 11 10 99 QP1 1
R1 99 5 50K
R2 99 6 50K
R3 12 50 50K
R4 13 50 50K
IOS 1 2 2.5N
C10 5 6 3.183P
C11 12 13 3.183P
CIN 1 2 1P
*
* GAIN STAGE
*
EREF 98 0 POLY(2) 99 0 50 0 0 0.5 0.5
G1 98 15 POLY(2) 6 5 13 12 0 10U 10U
R10 15 98 120MEG
CC 15 49 8P
D1 15 99 DX
D2 50 15 DX
*
* COMMON MODE STAGE
*
ECM 16 98 POLY(2) 1 98 2 98 0 0.5 0.5
R11 16 17 1E6
R12 17 98 100
*
* OUTPUT STAGE
*
ISY 99 50 35E-6
EIN 35 50 POLY(1) 15 98 1.42713 1
Q24 37 35 36 50 QN 1
QD4 37 37 38 99 QP 1
Q27 40 37 38 99 QP 1
R5 36 39 150K
R6 99 38 45K
Q26 39 42 50 50 QN 3
QD5 40 40 39 50 QN 1
Q28 41 40 44 50 QN 1
QL1 37 41 99 99 QP 1
R7 99 41 10.7K
I4 99 43 2U
QD7 42 42 50 50 QN 2
QD6 43 43 42 50 QN 2
Q29 47 43 44 50 QN 1
Q30 44 45 50 50 QN 1.5
QD10 45 46 50 50 QN 1
R9 45 46 175
Q31 46 47 48 99 QP 1
QD8 47 47 48 99 QP 1
QD9 48 48 51 99 QP 5
R8 99 51 2.9K
I5 99 46 1U
Q32 49 48 99 99 QOP 10
Q33 49 44 50 50 QON 4
.MODEL DX D
.MODEL QN NPN(BF=120 VAF=100)
.MODEL QP PNP(BF=80 VAF=60)
.MODEL QON NPN(RC=2K) ; AKO:QN 
.MODEL QOP PNP(RC=4K) ; AKO:QP 
.MODEL QN1 NPN(BF=100 VAF=100)
.MODEL QP1 PNP(BF=56 VAF=60)
.ENDS
*******
*SYM=ADOPAMP
*SRC=OP292GA;OP292GA;Opamps;AD-"OPxxx";
* OP292G SPICE Macro-model              Rev. A  3/95
*                                       ARG / ADSC
*
* This version of the OP292 model simulates the worst-case
* parameters of the 'G' grade. The worst-case parameters
* used correspond to those in the data sheet.
*
* Copyright 1995 by Analog Devices
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT OP292GA  2  1  99 50 34
*
* INPUT STAGE AND POLE AT 40MHZ
*
I1   99   4    51.4E-6
IOS  2    1    25E-9
EOS  2    3    POLY(1) 21 30 2E-3 16.8
CIN  1    2    2E-12
Q1   5    1    7    QP
Q2   6    3    8    QP
R3   5    50   2E3
R4   6    50   2E3
R5   4    7    965
R6   4    8    965
C1   5    6    .995E-12
*
* GAIN STAGE
*
EREF 98   0    30 0 1
G1   98   9    5 6 500E-6
R7   9    98   14.388E3
D1   9    10   DX
D2   11   9    DX
V1   99   10   .6
V2   11   50   .6
*
* ZERO/POLE AT 6MHZ/12MHZ
*
E1   12   98   9 30 2
R8   12   13   1
R9   13   98   1
C3   12   13   26.526E-9
*
* ZERO AT 15MHZ
*
E2   14   98   13 30 1E6
R10  14   15   1E6
R11  15   98   1
C4   14   15   10.610E-15
*
* COMMON MODE STAGE WITH ZERO AT 40KHZ
*
ECM  20   98   POLY(2) 1 30 2 30 0 0.5 0.5
R20  20   21   1E6
R21  21   98   10
*C5   20   21   3.979E-12
*
* POLE AT 100MHZ
*
G2   98   16   9 30 1
R12  16   98   1
C6   16   98   1.592E-9
*
* OUTPUT STAGE
*
RS1  99   30   1E6
RS2  30   50   1E6
ISY  99   50   .236E-3
G3   31   50   POLY(1) 16 30 -1.681511E-6 1E-6
R16  31   50   1E6
DCL  50   31   DZ
I2   99   32   250E-6
RCP  99   36   75
RCL  33   50   75
Q6   35   36   99   QPA
Q7   32   37   50   QNA
R17  35   37   1E3
M1   32   31   50   50   MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
M2   34   31   50   50   MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
CC   31   32   0.23E-12
Q3   36   32   34   QNA
Q4   33   32   34   QPA
Q5   31   33   50   QNA
.MODEL QNA NPN(IS=1.19E-16 BF=253 VAF=193 RC=400)
.MODEL QPA PNP(IS=5.21E-17 BF=131 VAF=62 RC=250)
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 LD=1.48E-6) ; WD=1E-6
.MODEL QP PNP(BF=35.714)
.MODEL DX D
.MODEL DZ D(BV=3.6)
.ENDS
*******
.SUBCKT Sdemux 1 2 3   4 {RON=1 ROFF=1MEG VON=1 VOFF=0}
*Connections + - NC+ NC-
* VON > Voff Case
* IF VC > VON THEN RS=RON, IF VC < VOFF THEN RS=ROFF, ELSE
* RS = exp(Lm + 3*Lr*(Vc-Vm)/(2*Vd) - 2*Lr*(Vc-Vm)^3/Vd^3)
B1 1 2 I=V(3,4) < {VOFF} ? V(1,2)/{ROFF} : V(3,4) > {VON} ?
+ V(1,2)/{RON} : V(1,2)/ (EXP(LN({(RON*ROFF)^.5}) + 
+ 3 * LN({RON/ROFF}) * (V(3,4) - {(VON+VOFF)/2}) / ({2* (VON-VOFF)}) - 
+ 2 * LN({RON/ROFF}) * (V(3,4) - {(VON+VOFF)/2})^3 / {(VON-VOFF)^3} ))
.ENDS
**********
.SUBCKT SLEAK 1 2 3   4 {RON=1 ROFF=1MEG VON=0 VOFF=1}
*Connections + - NC+ NC-
* VON < Voff Case
B1 1 2 I=V(3,4) < {VON} ? V(1,2)/{RON} : V(3,4) > {VOFF} ?
+ V(1,2)/{ROFF} : V(1,2)/ (EXP(LN({(RON*ROFF)^.5}) - (3 * LN({RON/ROFF}) * 
+ (V(3,4) - {(VON+VOFF)/2}) / {2* (VOFF-VON)}) + 
+ (2 * LN({RON/ROFF}) * (V(3,4) - {(VON+VOFF)/2})^3 / {(VOFF-VON)^3} )))
.ENDS
**********
