./00_clean_all.sh 
./01_compile_and_link.sh 
./02_disassemble.sh 
./03_generate_verilog_readmemh_file.sh 
./04_simulate_with_modelsim.sh 
