(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2014.4 20150228
# Start time    : Mon Oct 31 09:13:37 PM CET 2016
# Command line  : sds++ -o correlation_ver1_standard_alone.elf ./src/correlation_accel_v1.o ./src/main.o -target-os standalone -sds-pf zed
# Log file      : /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/reports/sds.log
# Journal file  : /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/reports/sds.jou
# Report file   : /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/reports/sds.rpt
#-----------------------------------------------------------

Libraries: 
Library Paths /opt/Xilinx/SDSoC/2014.4/platforms/zed/arm-xilinx-eabi/lib
INFO: [SDSoC 0-0] Analyzing object files
arm-xilinx-eabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/correlation_accel_v1.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.data/correlation_accel_v1.o.xml
arm-xilinx-eabi-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/correlation_accel_v1.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.pp/correlation_accel_v1.ii
arm-xilinx-eabi-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/correlation_accel_v1.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/correlation_accel_v1.fcnmap.xml
arm-xilinx-eabi-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/correlation_accel_v1.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/xilinx_com_hls_correlation_accel_v1_1_0.zip
unzip -u -o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/xilinx_com_hls_correlation_accel_v1_1_0.zip -d /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0
Archive:  /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/xilinx_com_hls_correlation_accel_v1_1_0.zip
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/component.xml  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/ip/correlation_accel_v1_ap_fadd_7_full_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/ip/correlation_accel_v1_ap_fdiv_28_no_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/ip/correlation_accel_v1_ap_fsqrt_26_no_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/ip/correlation_accel_v1_ap_faddfsub_7_full_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/ip/correlation_accel_v1_ap_fmul_3_max_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/ip/correlation_accel_v1_ap_sitofp_6_no_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/ip/correlation_accel_v1_ap_flog_16_full_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/constraints/correlation_accel_v1_ooc.xdc  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_acc_returnA.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_bramA.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_acc_returnB.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_fadd_32ns_32ns_32_9_full_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_weight_rom_ram.dat  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_sitofp_32s_32_8.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_bramB_ram.dat  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_bramB.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_faddfsub_32ns_32ns_32_9_full_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_flog_32ns_32ns_32_18_full_dsp.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_weight_rom.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_mul_32s_32s_32_7.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_fsqrt_32ns_32ns_32_28.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_gmem32_m_axi.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_bramA_ram.dat  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_urem_31ns_4ns_31_35.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/verilog/correlation_accel_v1_fdiv_32ns_32ns_32_30.v  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_acc_returnA.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_urem_31ns_4ns_31_35.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_faddfsub_32ns_32ns_32_9_full_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_bramB.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_gmem32_m_axi.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_mul_32s_32s_32_7.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_sitofp_32s_32_8.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_acc_returnB.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_fadd_32ns_32ns_32_9_full_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_weight_rom.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_bramA.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_fsqrt_32ns_32ns_32_28.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_fdiv_32ns_32ns_32_30.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/hdl/vhdl/correlation_accel_v1_flog_32ns_32ns_32_18_full_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/doc/ReleaseNotes.txt  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/misc/logo.png  
  inflating: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/xgui/correlation_accel_v1_v1_0.tcl  
arm-xilinx-eabi-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/correlation_accel_v1.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/correlation_accel_v1_if.xml
arm-xilinx-eabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/main.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.data/main.o.xml
build_xd_ip_db  -sdsoc  -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed/zed_hw.pfm  -clkid 1 -ip /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0  -o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/xd_ip_db.xml  
INFO: Using user-defined path for XILINX_XD environment variable /opt/Xilinx/SDSoC/2014.4
processing accelerators: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0
ip_dir: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0
xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /opt/Xilinx/SDSoC/2014.4/scripts/xdcc/xpathValueOf.xsl /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo/xilinx_com_hls_correlation_accel_v1_1_0/component.xml
ip_name: correlation_accel_v1
INFO: [SDSoC 0-0] Generating data motion network
llvm-link -o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.llvm/sdi_all.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.llvm/./src/correlation_accel_v1.s /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.llvm/./src/main.s
XidanePass  --platform zed  --dmclkid 1  --repo /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/xd_ip_db.xml  --dmdb /opt/Xilinx/SDSoC/2014.4/data/DM.db   -os standalone 
INFO: [SDSoC 0-0] Analyzing hardware accelerators...
INFO: [SDSoC 0-0] Analyzing callers to hardware accelerators...
INFO: [SDSoC 0-0] Scheduling data transfer graph for partition 0
INFO: [SDSoC 0-0] Creating data motion network hardware for partition 0
INFO: [SDSoC 0-0] Creating software stub functions for partition 0
INFO: [SDSoC 0-0] Generating data motion network report for partition 0
INFO: [SDSoC 0-0] Rewriting caller code
INFO: [SDSoC 0-0] Rewrite /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src/main.cpp
INFO: [SDSoC 0-0] Create accelerator stub functions
stub_gen  -func correlation_accel_v1  -stub /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.llvm/correlation_accel_v1.cfrewrite  -o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/correlation_accel_v1.cpp  /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src/correlation_accel_v1.cpp  --  -c  -target arm-xilinx-eabi -mcpu=cortex-a9 -O0 -g -w   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-eabi/include/c++/4.8.3  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-eabi/include/c++/4.8.3/arm-xilinx-eabi  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-eabi/include/c++/4.8.3/backward   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-eabi/4.8.3/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-eabi/4.8.3/include-fixed  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-eabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-eabi/include    -I/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src -I/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__
INFO: [SDSoC 0-0] Successfully performed stub generation on file: 
xsltproc  -o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/p0/ipi/apsys_acc_info.xml  --stringparam P_XD_IP_REPOS /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/xd_ip_db.xml  /opt/Xilinx/SDSoC/2014.4/scripts/xsd/genAdapterPackagedIpInfo.xsl 
         /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.llvm/apsys_0.xml
INFO: [SDSoC 0-0] Creating block diagram (BD), address map, port information and device registration for partition 0 (this may take a few minutes)
system_linker -cf-input /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/xd_ip_db.xml -ip-repo /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed:standalone -software-only   -target-os standalone -sdsoc
system_linker started at Mon Oct 31 09:13:39 PM CET 2016
INFO: [SDSoC 0-0] Creating hardware project files
INFO: [SDSoC 0-0] Creating Vivado block design
INFO: [SDSoC 0-0] Creating block diagram (BD) and address map
INFO: [SDSoC 0-0] Copying address map
INFO: [SDSoC 0-0] Creating port and device registration data
/opt/Xilinx/SDSoC/2014.4/bin/cf2sw -i apsys_0.xml -r /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/xd_ip_db.xml -a address_map.xml -pollMode 0    -n
system_linker completed at Mon Oct 31 09:14:13 PM CET 2016
INFO: [SDSoC 0-0] Prepare hardware access API functions
INFO: [SDSoC 0-0] Compile hardware access API functions
INFO: [SDSoC 0-0] Compile accelerator stub functions
arm-xilinx-eabi-gcc -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-eabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/devreg.c
arm-xilinx-eabi-gcc -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-eabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/portinfo.c
arm-xilinx-eabi-g++ -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-eabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/cf_stub.c
arm-xilinx-eabi-ar crs /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/libxlnk_stub.a /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/devreg.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/portinfo.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/cf_stub.o
arm-xilinx-eabi-g++ -c correlation_accel_v1.cpp -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-eabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include   -I/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src -I/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__  -o correlation_accel_v1.o
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src/correlation_accel_v1.hpp:78:32: warning: extra tokens at end of #endif directive [enabled by default]
 #endif /* CORRELATION_ACCL_H */_
                                ^
correlation_accel_v1.cpp: In function 'int correlation_accel_v1(int, int, float*, float*)':
correlation_accel_v1.cpp:51:2: warning: label 'OUTER_LOOP' defined but not used [-Wunused-label]
  OUTER_LOOP:
  ^
correlation_accel_v1.cpp:97:6: warning: label 'ACCUMULATION_LOOP' defined but not used [-Wunused-label]
      ACCUMULATION_LOOP:
      ^
correlation_accel_v1.cpp:61:4: warning: label 'INNER_LOOP' defined but not used [-Wunused-label]
    INNER_LOOP:
    ^
correlation_accel_v1.cpp:130:6: warning: label 'LAST_ACCUM_LOOP' defined but not used [-Wunused-label]
      LAST_ACCUM_LOOP:
      ^
correlation_accel_v1.cpp:81:6: warning: label 'RESET_REGISTERS' defined but not used [-Wunused-label]
      RESET_REGISTERS:
      ^
correlation_accel_v1.cpp: In function 'void weight_rom_init(float*, int)':
correlation_accel_v1.cpp:235:2: warning: label 'INIT_WEIGHT_ROM' defined but not used [-Wunused-label]
  INIT_WEIGHT_ROM:
  ^
correlation_accel_v1.cpp:240:2: warning: label 'COMP_SUM_OF_WEIGHT' defined but not used [-Wunused-label]
  COMP_SUM_OF_WEIGHT:
  ^
INFO: [SDSoC 0-0] Compile rewritten caller functions
arm-xilinx-eabi-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/main.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.data/main.xml
arm-xilinx-eabi-g++ -c /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp -I/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src -I/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src -Wall -O3 -fmessage-length=0 -MMD -MP -D __SDSCC__ -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-eabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include   -o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.o
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src/correlation_accel_v1.hpp:78:32: warning: extra tokens at end of #endif directive [enabled by default]
 #endif /* CORRELATION_ACCL_H */_
                                ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp: In function 'int main(int, char**)':
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:42:171: warning: use of 'll' length modifier with 'f' type character [-Wformat=]
 #define TIME_STAMP_ACCEL  { clock_end = sds_clock_counter(); printf("Time in second for hardware version: %llf \n", (float)(clock_end-clock_start)/(float)COUNT_PER_SECOND); clock_start = sds_clock_counter();  }
                                                                                                                                                                           ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:359:5: note: in expansion of macro 'TIME_STAMP_ACCEL'
     TIME_STAMP_ACCEL;
     ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:42:171: warning: use of 'll' length modifier with 'f' type character [-Wformat=]
 #define TIME_STAMP_ACCEL  { clock_end = sds_clock_counter(); printf("Time in second for hardware version: %llf \n", (float)(clock_end-clock_start)/(float)COUNT_PER_SECOND); clock_start = sds_clock_counter();  }
                                                                                                                                                                           ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:359:5: note: in expansion of macro 'TIME_STAMP_ACCEL'
     TIME_STAMP_ACCEL;
     ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:41:166: warning: use of 'll' length modifier with 'f' type character [-Wformat=]
 #define TIME_STAMP_SW  { clock_end = sds_clock_counter(); printf("Time in second for golden version: %llf \n", (float)(clock_end-clock_start)/(float)COUNT_PER_SECOND); }
                                                                                                                                                                      ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:367:5: note: in expansion of macro 'TIME_STAMP_SW'
     TIME_STAMP_SW;
     ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:41:166: warning: use of 'll' length modifier with 'f' type character [-Wformat=]
 #define TIME_STAMP_SW  { clock_end = sds_clock_counter(); printf("Time in second for golden version: %llf \n", (float)(clock_end-clock_start)/(float)COUNT_PER_SECOND); }
                                                                                                                                                                      ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:367:5: note: in expansion of macro 'TIME_STAMP_SW'
     TIME_STAMP_SW;
     ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:372:10: warning: variable 'status' set but not used [-Wunused-but-set-variable]
     bool status;
          ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp: In function 'bool indices_init(uint32_t)':
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.cpp:96:1: warning: control reaches end of non-void function [-Wreturn-type]
 }
 ^
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src/correlation_accel_v1.hpp: At global scope:
/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/src/correlation_accel_v1.hpp:64:13: warning: 'void weight_rom_init(float*, int)' declared 'static' but never defined [-Wunused-function]
 static void weight_rom_init(
             ^
arm-xilinx-eabi-ar crs /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/libcorrelation_ver1_standard_alone.a /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/devreg.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/portinfo.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/cf_stub.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/correlation_accel_v1.o
INFO: [SDSoC 0-0] Create board support package library
hsi -mode batch -notrace -quiet -source /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/standalone_bsp/create_bsp.tcl

****** hsi v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

INFO: [Hsi 55-1698] elapsed time for repository loading 0 seconds
source /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/standalone_bsp/create_bsp.tcl -notrace
INFO: [Common 17-206] Exiting hsi at Mon Oct 31 21:14:16 2016...
hsi -mode batch -notrace -quiet -source /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/standalone_bsp/create_bsp_post.tcl

****** hsi v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

INFO: [Hsi 55-1698] elapsed time for repository loading 0 seconds
source /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/standalone_bsp/create_bsp_post.tcl -notrace
Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_1/src
Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_2/src
Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_1/src
Running Make include in ps7_cortexa9_0/libsrc/emacps_v2_2/src
Running Make include in ps7_cortexa9_0/libsrc/gpiops_v2_2/src
Running Make include in ps7_cortexa9_0/libsrc/scugic_v2_1/src
Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_0/src
Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_0/src
Running Make include in ps7_cortexa9_0/libsrc/sdps_v2_3/src
Running Make include in ps7_cortexa9_0/libsrc/standalone_v4_2/src
Running Make include in ps7_cortexa9_0/libsrc/uartps_v2_2/src
Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_2/src
Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_1/src
Running Make include in ps7_cortexa9_0/libsrc/xilffs_v2_2/src
Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_1/src
Compiling cpu_cortexa9
Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_2/src
Compiling devcfg
arm-xilinx-eabi-ar: creating ../../../lib/libxil.a
Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_1/src
Compiling dmaps
Running Make libs in ps7_cortexa9_0/libsrc/emacps_v2_2/src
Compiling emacps
Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v2_2/src
Compiling gpiops
Running Make libs in ps7_cortexa9_0/libsrc/scugic_v2_1/src
Compiling scugic
Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_0/src
Compiling scutimer
Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_0/src
Compiling scuwdt
Running Make libs in ps7_cortexa9_0/libsrc/sdps_v2_3/src
Compiling sdps
Running Make libs in ps7_cortexa9_0/libsrc/standalone_v4_2/src
Compiling standalone
Running Make libs in ps7_cortexa9_0/libsrc/uartps_v2_2/src
Compiling uartps
Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_2/src
Compiling usbps
Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_1/src
Compiling xadcps
Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v2_2/src
Compiling XilFFs Library
Creating archive libxilffs.a
Finished building libraries
INFO: [Common 17-206] Exiting hsi at Mon Oct 31 21:14:20 2016...
INFO: [SDSoC 0-0] Link application ELF file
arm-xilinx-eabi-g++ -Wl,-T -Wl,/opt/Xilinx/SDSoC/2014.4/platforms/zed/arm-xilinx-eabi/lscript.ld  /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/src/correlation_accel_v1.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/main.o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/correlation_accel_v1.o   -L /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/standalone_bsp/ps7_cortexa9_0/lib  -L /opt/Xilinx/SDSoC/2014.4/platforms/zed/arm-xilinx-eabi/lib -L /opt/Xilinx/SDSoC/2014.4/arm-xilinx-eabi/lib -L/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs -Wl,--start-group -lxilffs -lgcc -lc -lstdc++ -Wl,--end-group -Wl,--start-group   -lxilffs -lxil -lgcc -lc  -lsds_lib -lxlnk_stub -lgcc -lc -Wl,--end-group -o /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/correlation_ver1_standard_alone.elf
arm-xilinx-eabi-objcopy -R .xddata -R .xdfcnmap -R .xdhlscore -R .xdcore -R .xdbdtcl -R .xdsdata -R .xdpp /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/correlation_ver1_standard_alone.elf
INFO: [SDSoC 0-0] Enable generation of hardware programming files
INFO: [SDSoC 0-0] Enable generation of boot files
INFO: [SDSoC 0-0] Calling system_linker for partition 0
system_linker -cf-input /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/.cdb/xd_ip_db.xml -ip-repo /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/iprepo/repo -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed:standalone -bitstream -bit-name correlation_ver1_standard_alone.elf.bit -boot-files   -target-os standalone -mdev-no-swgen -mdev-no-xsd -sdsoc -sd-output-dir _sds/p0/sd_card -bit-binary -elf /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/swstubs/correlation_ver1_standard_alone.elf
system_linker started at Mon Oct 31 09:14:21 PM CET 2016
INFO: [SDSoC 0-0] Generating bitstream for platform zed.
      This may take some time to complete
... [21:14:34] Starting synth_design
... [21:14:39] Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.172 ; gain = 190.680 ; free physical = 10034 ; free virtual = 22183
... [21:16:29] Start Loading Part and Timing Information
... [21:16:29] Start Applying 'set_property' XDC Constraints
... [21:16:39] Start RTL Component Statistics 
... [21:16:39] Start RTL Hierarchical Component Statistics 
... [21:16:39] Start Part Resource Summary
... [21:16:39] Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:05 ; elapsed = 00:02:04 . Memory (MB): peak = 1811.875 ; gain = 978.383 ; free physical = 9347 ; free virtual = 21503
... [21:16:39] Start Cross Boundary Optimization
... [21:16:44] Start Area Optimization
... [21:17:04] Start Timing Optimization
... [21:17:09] Start Applying XDC Timing Constraints
... [21:17:29] Start Technology Mapping
... [21:17:54] Start IO Insertion
... [21:17:54] Start Flattening Before IO Insertion
... [21:17:54] Start Final Netlist Cleanup
... [21:17:59] Start Renaming Generated Instances
... [21:17:59] Start Rebuilding User Hierarchy
... [21:18:04] Start Writing Synthesis Report
... [21:18:26] Starting DRC Task
... [21:18:31] Starting Logic Optimization Task
... [21:18:41] Starting Power Optimization Task
... [21:18:41] Starting PowerOpt Patch Enables Task
... [21:18:46] Starting Placer Task
... [21:19:16] Starting Routing Task
INFO: [SDSoC 0-0] Creating boot files
system_linker completed at Mon Oct 31 09:20:22 PM CET 2016
All user specified timing constraints are met.
sds++ log file saved as /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_standard_alone/SDRelease/_sds/reports/sds.log
sds++ completed at Mon Oct 31 09:20:22 PM CET 2016
