<!-- HTML header for doxygen 1.9.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/gmsl/deserializer/camera/max96792/max96792_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Barlow:wght@600&family=Inter:wght@400;500;700&display=swap" rel="stylesheet">
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="harmonic.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="adi-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('max96792__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">max96792_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="max96792__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   @file   max96792_regs.h</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *   @brief  Register map of MAX96792 Deserializer.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *   @author Automotive Software and Systems team, Bangalore, India</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">********************************************************************************</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Copyright 2025(c) Analog Devices, Inc.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *    this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *    this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> *    and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * 3. Neither the name of Analog Devices, Inc. nor the names of its</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *    contributors may be used to endorse or promote products derived from this</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> *    software without specific prior written permission.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> *</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. &quot;AS IS&quot; AND ANY EXPRESS OR</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">******************************************************************************/</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/*================================= INCLUDES ================================*/</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*================================= DEFINES =================================*/</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef MAX96792_REGS_H</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define MAX96792_REGS_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e9cb0950de5ae6f61c34231ef6bc25e">   38</a></span><span class="preprocessor">#define DEV_CTRL3_LINK_A_LOCK_ADDR   (0x13U)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98de98280e3ee44975fd3db5572e338e">   39</a></span><span class="preprocessor">#define DEV_CTRL3_LINK_A_LOCK_MASK   (0x08U)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a2b6c1d5b95fe5e91f78987b0ac2e65">   41</a></span><span class="preprocessor">#define DEV_CTRL9_LINK_B_LOCK_ADDR   (0x5009U)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a387e2aadc8731d73591a491ff3c320">   42</a></span><span class="preprocessor">#define DEV_CTRL9_LINK_B_LOCK_MASK   (0x08U)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afca98c840d1a5084399b65e9fe32807d">   43</a></span><span class="preprocessor">#define REMAP_SRC_DST_REG_DISPLACEMENT          (0x40U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6c59c00cfe88575b50b6efc34ef39cc">   44</a></span><span class="preprocessor">#define MAP_DPHY_DEST_MIPI_TX_MIPI_MASK         (0x03U)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a156114578650daf18848eb4958bd4151">   45</a></span><span class="preprocessor">#define MAP_DPHY_DEST_MIPI_TX_NO_OF_VCS_FOR_REG (0x04U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e4915a569a954a2039c817555df8a91">   46</a></span><span class="preprocessor">#define MAP_EN_SRC_DST_NO_OF_VCS_FOR_REG        (0x08U)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad97f0b96c0c42edcdc566ce16a654e6">   47</a></span><span class="preprocessor">#define TUN_EN_MIPI_TX_MIPI_REG_DISPLACEMENT    (0x40U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abacb32e6cd6f406c04fb6f5e6b925db4">   48</a></span><span class="preprocessor">#define MIPI_TX_REG_OFFSET                      (0x40U)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af109d839d79e0f246212b2d2ebcd9eeb">   49</a></span><span class="preprocessor">#define MIPI_TX_0_MIPI_TX4_DESKEW_MASK          (0x81U)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aced8b3103fce1032065dbc1b46399dfe">   50</a></span><span class="preprocessor">#define MIPI_TX_ALT_MEM_MAP_MASK                (0X17U)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc038f59a5544a73523233fb37c8ef59">   51</a></span><span class="preprocessor">#define NO_OF_LANES_POLARITY                    (3U)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5429a97ae69e99cd077d5ccb710067e1">   52</a></span><span class="preprocessor">#define VALUE_2                                 (2U)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1cce5b6db4cedc4dd47b1413fbaa935">   53</a></span><span class="preprocessor">#define DISABLE_INITIAL_DESKEW                  (0x07U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0073359c77f7d6cca3f55cfffbe3ccc8">   54</a></span><span class="preprocessor">#define DISABLE_PERIODIC_DESKEW                 (0x01U)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2c5f7d0c2c3530543d4fdefab313aa2">   55</a></span><span class="preprocessor">#define VALUE_100                               (100U)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b57cc0971730f84d490cd2ad4b77cf1">   56</a></span><span class="preprocessor">#define DEFAULT_MIPI_CLK                        (1500U)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3e88705cd7fa33c1cbf7f729b0bb294">   58</a></span><span class="preprocessor">#define DEV_REG0_ADDR        0x00U</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a116bfa2914a46b0af1c17ae6b3532285">   59</a></span><span class="preprocessor">#define DEV_REG0_DEFAULT     0x90U</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2313e548cc26e65a46244fbf88206c8a">   61</a></span><span class="preprocessor">#define CFG_BLOCK_DEV_REG0_ADDR      0x00U </span><span class="comment">// Configuration Block  </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a568392a08b1f4cd89c0b80065e3df31c">   62</a></span><span class="preprocessor">#define CFG_BLOCK_DEV_REG0_MASK      0x01U</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a9f58ddf1c09af22d89de6af97c598a">   63</a></span><span class="preprocessor">#define CFG_BLOCK_DEV_REG0_POS       0U</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a531c2a3acc26750ca9f74b91cf163d4f">   65</a></span><span class="preprocessor">#define DEV_ADDR_DEV_REG0_ADDR   0x00U </span><span class="comment">// Device I2C Address  </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d34abd08e6094b75e669965c7c23ede">   66</a></span><span class="preprocessor">#define DEV_ADDR_DEV_REG0_MASK   0xFEU</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a986ed782c387d9baa30e835d8dc26de5">   67</a></span><span class="preprocessor">#define DEV_ADDR_DEV_REG0_POS    1U</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60fb5066e86c2c2319d9c4213e7deb41">   69</a></span><span class="preprocessor">#define DEV_REG1_ADDR        0x01U</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af40e6dacb08d8cd96281fa55bb3153a1">   70</a></span><span class="preprocessor">#define DEV_REG1_DEFAULT     0x02U</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab61bdbf6531e8f9a1f244acabef9a662">   72</a></span><span class="preprocessor">#define RX_RATE_DEV_REG1_ADDR    0x01U </span><span class="comment">// Link A Receiver Rate  </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73b2e9569cacadd5320a663ce7e2652b">   73</a></span><span class="preprocessor">#define RX_RATE_DEV_REG1_MASK    0x03U</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad332aaa1f6ee8b0cfee39c7a4de86b0">   74</a></span><span class="preprocessor">#define RX_RATE_DEV_REG1_POS     0U</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a149ba1d6ac2fec25b3c94136a50167d1">   76</a></span><span class="preprocessor">#define TX_RATE_DEV_REG1_ADDR    0x01U </span><span class="comment">// Link A Transmitter Rate  </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4282e8159b43442cb1509a63b38852cc">   77</a></span><span class="preprocessor">#define TX_RATE_DEV_REG1_MASK    0x0CU</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76c105e6ded249a0b78ad45f8bb4d2c1">   78</a></span><span class="preprocessor">#define TX_RATE_DEV_REG1_POS     2U</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70457e30c1e92e6d5f2b374c4435e9d5">   80</a></span><span class="preprocessor">#define DIS_REM_CC_DEV_REG1_ADDR     0x01U </span><span class="comment">// Disable access to Link A serializer cont... </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad46f0ef084192f224fc70fa1323865ac">   81</a></span><span class="preprocessor">#define DIS_REM_CC_DEV_REG1_MASK     0x10U</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c474aaeb454354b1f6f8a2b4d63c8b0">   82</a></span><span class="preprocessor">#define DIS_REM_CC_DEV_REG1_POS      4U</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d2b369346b48bde1e2c634a1f712b44">   84</a></span><span class="preprocessor">#define DIS_LOCAL_CC_DEV_REG1_ADDR   0x01U </span><span class="comment">// Disable control channel connection to RX... </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa13d3a34f69af4217fbefa931964a178">   85</a></span><span class="preprocessor">#define DIS_LOCAL_CC_DEV_REG1_MASK   0x20U</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40b915f5ab5704668853ec15df8baaf3">   86</a></span><span class="preprocessor">#define DIS_LOCAL_CC_DEV_REG1_POS    5U</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adab35491a4cf71024bbc06e0cdd53332">   88</a></span><span class="preprocessor">#define IIC_1_EN_DEV_REG1_ADDR   0x01U </span><span class="comment">// Enable pass-through I2C Channel 1 (SDA1/... </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a552f40d2b279070c49dfbd8dc65a1bfa">   89</a></span><span class="preprocessor">#define IIC_1_EN_DEV_REG1_MASK   0x40U</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73ffb8cb29dfd084cbe6e241ecc205d3">   90</a></span><span class="preprocessor">#define IIC_1_EN_DEV_REG1_POS    6U</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae792d075e56b1953d04d1c050ff4165">   92</a></span><span class="preprocessor">#define IIC_2_EN_DEV_REG1_ADDR   0x01U </span><span class="comment">// Enable pass-through I2C Channel 2 (SDA2/... </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a033cc4a5330951524985dc87fd03ffa6">   93</a></span><span class="preprocessor">#define IIC_2_EN_DEV_REG1_MASK   0x80U</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a378d18c925c440345404b8bc35c71eb4">   94</a></span><span class="preprocessor">#define IIC_2_EN_DEV_REG1_POS    7U</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab05e4a5859a50d39e2045abfafa6bf38">   96</a></span><span class="preprocessor">#define DEV_REG2_ADDR        0x02U</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcad9130a6245c701b0584fabcbd233b">   97</a></span><span class="preprocessor">#define DEV_REG2_DEFAULT     0x63U</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacb631b2c9bc0bc75a29935189827797">   99</a></span><span class="preprocessor">#define VID_EN_Y_DEV_REG2_ADDR   0x02U </span><span class="comment">// Enable data transmission through video p... </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a537bf9576128d92d497e88352d14fe74">  100</a></span><span class="preprocessor">#define VID_EN_Y_DEV_REG2_MASK   0x20U</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49c6ae6515c91fb0257d7f120376ff38">  101</a></span><span class="preprocessor">#define VID_EN_Y_DEV_REG2_POS    5U</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11ee7b61ce11fc8f5c95b1f3df720547">  103</a></span><span class="preprocessor">#define VID_EN_Z_DEV_REG2_ADDR   0x02U </span><span class="comment">// Enable data transmission through video p... </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a628d7f4358f72f20cfbab795a49ec014">  104</a></span><span class="preprocessor">#define VID_EN_Z_DEV_REG2_MASK   0x40U</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a231154cba18a944c50abd90a79f35c9d">  105</a></span><span class="preprocessor">#define VID_EN_Z_DEV_REG2_POS    6U</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63af93ede250746e1c993b71e4027ecb">  107</a></span><span class="preprocessor">#define DEV_REG3_ADDR        0x03U</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbb94e8df3cb9882be094514991dbd66">  108</a></span><span class="preprocessor">#define DEV_REG3_DEFAULT     0x53U</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#accd3e9b1a15b20cbb9d1bb4f63c2f516">  110</a></span><span class="preprocessor">#define DIS_REM_CC_B_DEV_REG3_ADDR   0x03U </span><span class="comment">// Disable access to Link B serializer cont... </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a293b277e837c440137c07535655be78e">  111</a></span><span class="preprocessor">#define DIS_REM_CC_B_DEV_REG3_MASK   0x04U</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c3face50bfaabf0394ceb7178c0ccce">  112</a></span><span class="preprocessor">#define DIS_REM_CC_B_DEV_REG3_POS    2U</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e4e0f47d2a7b08b96c23282063711cd">  114</a></span><span class="preprocessor">#define UART_1_EN_DEV_REG3_ADDR      0x03U </span><span class="comment">// Enable pass-through UART Channel 1 (SDA1... </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94d6d6a8f7edbd3d7bed87f619cfa995">  115</a></span><span class="preprocessor">#define UART_1_EN_DEV_REG3_MASK      0x10U</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef6b5fc2ecbf64d7428965945caf9de6">  116</a></span><span class="preprocessor">#define UART_1_EN_DEV_REG3_POS       4U</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9e4634fc647aa31ace7ae94e8f2c85e">  118</a></span><span class="preprocessor">#define UART_2_EN_DEV_REG3_ADDR      0x03U </span><span class="comment">// Enable pass-through UART Channel 2 (SDA2... </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d235731236f7f6ce9efd1741c5e0cd3">  119</a></span><span class="preprocessor">#define UART_2_EN_DEV_REG3_MASK      0x20U</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac16475d83d131a1aeffe3318bce016c4">  120</a></span><span class="preprocessor">#define UART_2_EN_DEV_REG3_POS       5U</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a997f26789506ab58355d0acdbf01b4f9">  122</a></span><span class="preprocessor">#define UART_PT_SWAP_DEV_REG3_ADDR   0x03U </span><span class="comment">// Swap I2C/UART pass-through 1 pin assignm... </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad71bda20424c9aea31f728372b5e1b4a">  123</a></span><span class="preprocessor">#define UART_PT_SWAP_DEV_REG3_MASK   0x40U</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a681ee7bf0ea56795b2976ac7c1e465e1">  124</a></span><span class="preprocessor">#define UART_PT_SWAP_DEV_REG3_POS    6U</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0804d5982bd87c6edd310069f04f30d">  126</a></span><span class="preprocessor">#define LOCK_CFG_DEV_REG3_ADDR   0x03U </span><span class="comment">// Configure LOCK pin behavior  </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a831bd089f4189ac5ff5150494c4926fd">  127</a></span><span class="preprocessor">#define LOCK_CFG_DEV_REG3_MASK   0x80U</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13e754d1133975ae844607202716783a">  128</a></span><span class="preprocessor">#define LOCK_CFG_DEV_REG3_POS    7U</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4129989a0423b1f0c05c58e2e1e8e3c">  130</a></span><span class="preprocessor">#define DEV_REG4_ADDR        0x04U</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5beea5d351331ddb51bcd3af9bbd67e2">  131</a></span><span class="preprocessor">#define DEV_REG4_DEFAULT     0xC2U</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ed359ad85b5013a19115a618a87a9d3">  133</a></span><span class="preprocessor">#define RX_RATE_B_DEV_REG4_ADDR      0x04U </span><span class="comment">// Link B Receiver Rate  </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fa62a61299b68fdd70848dab2d28716">  134</a></span><span class="preprocessor">#define RX_RATE_B_DEV_REG4_MASK      0x03U</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab02b07725271298e0898c3cb3c2addf3">  135</a></span><span class="preprocessor">#define RX_RATE_B_DEV_REG4_POS       0U</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa31b260dd13a12adfc5ce87b6f6ca08e">  137</a></span><span class="preprocessor">#define TX_RATE_B_DEV_REG4_ADDR      0x04U </span><span class="comment">// Link B Transmitter Rate  </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bcf0d4a92395c693a49c62667622f42">  138</a></span><span class="preprocessor">#define TX_RATE_B_DEV_REG4_MASK      0x0CU</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0fcbe0328758e3eaef094add8d5080bd">  139</a></span><span class="preprocessor">#define TX_RATE_B_DEV_REG4_POS       2U</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2c3f9d68ee09accc132ffe32eab8d5d">  141</a></span><span class="preprocessor">#define GMSL3_A_DEV_REG4_ADDR    0x04U </span><span class="comment">// GMSL3 or 2 selection for Link A.  </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f36830d568a7d3ba642dd85467fdeff">  142</a></span><span class="preprocessor">#define GMSL3_A_DEV_REG4_MASK    0x40U</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2628b4477f135b06f6eb9a0c274bed0">  143</a></span><span class="preprocessor">#define GMSL3_A_DEV_REG4_POS     6U</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a442e827ba4cdabbee4d5d2eca5413207">  145</a></span><span class="preprocessor">#define GMSL3_B_DEV_REG4_ADDR    0x04U </span><span class="comment">// GMSL3 or 2 selection for Link B.  </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58203259235070294ff08c9d5ce449a3">  146</a></span><span class="preprocessor">#define GMSL3_B_DEV_REG4_MASK    0x80U</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa34af3b36331e05ee528b097d91b25ea">  147</a></span><span class="preprocessor">#define GMSL3_B_DEV_REG4_POS     7U</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada4bd9d58821b9bc690e47223d338503">  149</a></span><span class="preprocessor">#define DEV_REG5_ADDR        0x05U</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a795052752477b954d5dbdf6f8afd9c04">  150</a></span><span class="preprocessor">#define DEV_REG5_DEFAULT     0xC0U</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac78cdfd8c65fd0fce2c679fe776646dd">  152</a></span><span class="preprocessor">#define PU_LF0_DEV_REG5_ADDR     0x05U </span><span class="comment">// Power up line-fault monitor 0  </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62b1828b4a9e28a2f5029ed9abe25080">  153</a></span><span class="preprocessor">#define PU_LF0_DEV_REG5_MASK     0x01U</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a311bc530463106dbc975f372adb3b5ac">  154</a></span><span class="preprocessor">#define PU_LF0_DEV_REG5_POS      0U</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a567b1aa24abf6f0ee3449b9545dfc609">  156</a></span><span class="preprocessor">#define PU_LF1_DEV_REG5_ADDR     0x05U </span><span class="comment">// Power up line-fault monitor 1  </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad539e7a0dff0806775348ab9b24f523">  157</a></span><span class="preprocessor">#define PU_LF1_DEV_REG5_MASK     0x02U</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff96b4e6ad93a276710977ba72efe96b">  158</a></span><span class="preprocessor">#define PU_LF1_DEV_REG5_POS      1U</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7632e7fc8b586d62fd26d29764fb4990">  160</a></span><span class="preprocessor">#define PU_LF2_DEV_REG5_ADDR     0x05U </span><span class="comment">// Power up line-fault monitor 2  </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0289639ac349193766cfad20713bee8c">  161</a></span><span class="preprocessor">#define PU_LF2_DEV_REG5_MASK     0x04U</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b2d9e67491ac8114fc5eccc79436cf9">  162</a></span><span class="preprocessor">#define PU_LF2_DEV_REG5_POS      2U</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4eca24c45d4ece22c69b79641ba2e6ad">  164</a></span><span class="preprocessor">#define PU_LF3_DEV_REG5_ADDR     0x05U </span><span class="comment">// Power up line-fault monitor 3  </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c7d5db79c33a67cfb287ca0dc6e741e">  165</a></span><span class="preprocessor">#define PU_LF3_DEV_REG5_MASK     0x08U</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca7a4aada3b228401301904b32ce4174">  166</a></span><span class="preprocessor">#define PU_LF3_DEV_REG5_POS      3U</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5175b1eb38b172203fca348e93684307">  168</a></span><span class="preprocessor">#define LOCK_ALT_EN_DEV_REG5_ADDR    0x05U </span><span class="comment">// Enable LOCK alternate output  </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0e958bff0eb0bbdd23d520f15918327">  169</a></span><span class="preprocessor">#define LOCK_ALT_EN_DEV_REG5_MASK    0x20U</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33089bfc04b01d41edccc628e365e660">  170</a></span><span class="preprocessor">#define LOCK_ALT_EN_DEV_REG5_POS     5U</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c00fb96c0b830c8937bf5a5e1828a7c">  172</a></span><span class="preprocessor">#define ERRB_EN_DEV_REG5_ADDR    0x05U </span><span class="comment">// Enable ERRB output  </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae96e8901bd41b1e9687fe8063f7d1967">  173</a></span><span class="preprocessor">#define ERRB_EN_DEV_REG5_MASK    0x40U</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9aecea2e3bccc21c5d3fff76444fa838">  174</a></span><span class="preprocessor">#define ERRB_EN_DEV_REG5_POS     6U</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84485f8ffebd1038f91864f7c8017a0f">  176</a></span><span class="preprocessor">#define LOCK_EN_DEV_REG5_ADDR    0x05U </span><span class="comment">// Enable LOCK output  </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2342a294f3434c8aaf2505087a1b217">  177</a></span><span class="preprocessor">#define LOCK_EN_DEV_REG5_MASK    0x80U</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2831d2bedb41f94dc7a1060e8796fd45">  178</a></span><span class="preprocessor">#define LOCK_EN_DEV_REG5_POS     7U</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0957118c9fae4e57f7ac6a2b8766686e">  180</a></span><span class="preprocessor">#define DEV_REG6_ADDR        0x06U</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0c91f82208b802551dc02ca0eed15c0">  181</a></span><span class="preprocessor">#define DEV_REG6_DEFAULT     0xC0U</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab06dfb200ff27a0fdbb940a67163e7b7">  183</a></span><span class="preprocessor">#define I2CSEL_DEV_REG6_ADDR     0x06U </span><span class="comment">// I2C/UART selection  </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37d176b70d03cc48017b5e1d85f8da35">  184</a></span><span class="preprocessor">#define I2CSEL_DEV_REG6_MASK     0x10U</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ec2c02175dc440a34426abce8700f28">  185</a></span><span class="preprocessor">#define I2CSEL_DEV_REG6_POS      4U</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e3a3fddf26a93ec9cb1b4d58d1beba2">  187</a></span><span class="preprocessor">#define DEV_REG7_ADDR        0x07U</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d6bf953c9f0b76d1a638ac8c34a6349">  188</a></span><span class="preprocessor">#define DEV_REG7_DEFAULT     0x27U</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6ea72d51d239e1e86cafd5df85cc9ff">  190</a></span><span class="preprocessor">#define CMP_VTERM_STATUS_DEV_REG7_ADDR   0x07U </span><span class="comment">// VTERM supply undervoltage comparator sta... </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e696651cdd91cae9362991e13cdfc55">  191</a></span><span class="preprocessor">#define CMP_VTERM_STATUS_DEV_REG7_MASK   0x80U</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac8bda7e6837f949ce12cc3d467a1c7a">  192</a></span><span class="preprocessor">#define CMP_VTERM_STATUS_DEV_REG7_POS    7U</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33b6b384f9b132314499e4cf1c263e7f">  194</a></span><span class="preprocessor">#define DEV_REG13_ADDR       0x0DU</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fc3c59ae3e59ab82dd2bcbca965894f">  195</a></span><span class="preprocessor">#define DEV_REG13_DEFAULT    0xB6U</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26f846059f5070f557f7cc41ea7f6f01">  197</a></span><span class="preprocessor">#define DEV_ID_DEV_REG13_ADDR    0x0DU </span><span class="comment">// Device Identifier  </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9f8409ce6474745c2cc5a6004903781">  198</a></span><span class="preprocessor">#define DEV_ID_DEV_REG13_MASK    0xFFU</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac80c5080cbe0cffb7d40d2ff9144ce88">  199</a></span><span class="preprocessor">#define DEV_ID_DEV_REG13_POS     0U</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc1f9a6602c0019d894c65e32d175178">  201</a></span><span class="preprocessor">#define DEV_REG14_ADDR       0x0EU</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa130cc49ca786df05827be4016b913a6">  202</a></span><span class="preprocessor">#define DEV_REG14_DEFAULT    0x03U</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7168ee51d7a5255dfb661d8416060a47">  204</a></span><span class="preprocessor">#define DEV_REV_DEV_REG14_ADDR   0x0EU </span><span class="comment">// Device Revision. Refer to the device Err... </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad059c73605199b66132a87dad0316285">  205</a></span><span class="preprocessor">#define DEV_REV_DEV_REG14_MASK   0x0FU</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9cf742f5d9908e54ea9104e893ba66b0">  206</a></span><span class="preprocessor">#define DEV_REV_DEV_REG14_POS    0U</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8bf75a6a854ead7914a8f21a1330dbb">  208</a></span><span class="preprocessor">#define DEV_REG26_ADDR       0x26U</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a226031777d3e4a169c51e0ceb64661a4">  209</a></span><span class="preprocessor">#define DEV_REG26_DEFAULT    0x22U</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef4a42eb0e25fc483e4014e1e859934c">  211</a></span><span class="preprocessor">#define LF_0_DEV_REG26_ADDR      0x26U </span><span class="comment">// Line-fault status of wire connected to L... </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65c942bf29e2afdb0ae1dd8312ad860b">  212</a></span><span class="preprocessor">#define LF_0_DEV_REG26_MASK      0x07U</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a56744540df79483a9047a6ea9288f106">  213</a></span><span class="preprocessor">#define LF_0_DEV_REG26_POS       0U</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1748f1cd30293dd6a68d1c861877e75">  215</a></span><span class="preprocessor">#define LF_1_DEV_REG26_ADDR      0x26U </span><span class="comment">// Line-fault status of wire connected to L... </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62f7e8a32a9150ac788c0065f36bb98c">  216</a></span><span class="preprocessor">#define LF_1_DEV_REG26_MASK      0x70U</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaef4fa98e74f3cf10ad5cdc07e1b2ebb">  217</a></span><span class="preprocessor">#define LF_1_DEV_REG26_POS       4U</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7391f63d09424fc16d67d2dcea95617e">  219</a></span><span class="preprocessor">#define DEV_REG27_ADDR       0x27U</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a951c022d76ef3f7eb6095a6e8325eca2">  220</a></span><span class="preprocessor">#define DEV_REG27_DEFAULT    0x22U</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9ad1293154e2391ac5312b2318b634f">  222</a></span><span class="preprocessor">#define LF_2_DEV_REG27_ADDR      0x27U </span><span class="comment">// Line-fault status of wire connected to L... </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22ce8d21cfa793cf7e8ea6391a6da32b">  223</a></span><span class="preprocessor">#define LF_2_DEV_REG27_MASK      0x07U</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99dcfffdbe06b057c45f6ac798e2685a">  224</a></span><span class="preprocessor">#define LF_2_DEV_REG27_POS       0U</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ba1ff48ed59acee828e9e1de7f19663">  226</a></span><span class="preprocessor">#define LF_3_DEV_REG27_ADDR      0x27U </span><span class="comment">// Line-fault status of wire connected to L... </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5cdf299eb6a4b16e30b26ceb0c9217d">  227</a></span><span class="preprocessor">#define LF_3_DEV_REG27_MASK      0x70U</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a558ef0302f21b61212cc56b4d1016862">  228</a></span><span class="preprocessor">#define LF_3_DEV_REG27_POS       4U</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4968edf0fe1a27ecef7d610a4ea22d9b">  230</a></span><span class="preprocessor">#define DEV_IO_CHK0_ADDR         0x38U</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f6d5901bacfe187d59c0613f1562abd">  231</a></span><span class="preprocessor">#define DEV_IO_CHK0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b780825d551287b06984b927f84c37b">  233</a></span><span class="preprocessor">#define PIN_DRV_EN_0_DEV_IO_CHK0_ADDR    0x38U </span><span class="comment">// Bits 1:0: Set source clock frequency for... </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa71490fb1f475a618704546c7ea3a59a">  234</a></span><span class="preprocessor">#define PIN_DRV_EN_0_DEV_IO_CHK0_MASK    0xFFU</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a053fc6371f6e32259898db8ae8eb19cd">  235</a></span><span class="preprocessor">#define PIN_DRV_EN_0_DEV_IO_CHK0_POS     0U</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae04adf433a90d8c09e08cce477007ff2">  237</a></span><span class="preprocessor">#define TCTRL_PWR0_ADDR      0x08U</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac83af70546d0045f7a3292bb35cac9d8">  238</a></span><span class="preprocessor">#define TCTRL_PWR0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01b802f486ac9be3346ae85f698b4bef">  240</a></span><span class="preprocessor">#define CMP_STATUS_TCTRL_PWR0_ADDR   0x08U </span><span class="comment">// VDD18, VDDIO, and CAP_VDD supply voltage... </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42fe69e6dc73ba21eaaacac1a840f206">  241</a></span><span class="preprocessor">#define CMP_STATUS_TCTRL_PWR0_MASK   0x1FU</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a217865c5f896640f1f6e358214cd02ac">  242</a></span><span class="preprocessor">#define CMP_STATUS_TCTRL_PWR0_POS    0U</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6680185723a0eab9ad7814f0e2006d87">  244</a></span><span class="preprocessor">#define VDDBAD_STATUS_TCTRL_PWR0_ADDR    0x08U </span><span class="comment">// Switched 1V supply comparator status bit... </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a743946c459dfda4c79216a3de4521377">  245</a></span><span class="preprocessor">#define VDDBAD_STATUS_TCTRL_PWR0_MASK    0xE0U</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c91395d061c518abaa50acf450fbfaf">  246</a></span><span class="preprocessor">#define VDDBAD_STATUS_TCTRL_PWR0_POS     5U</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e01a0183f2318ec832291f8c0ca2f0c">  248</a></span><span class="preprocessor">#define TCTRL_PWR1_ADDR      0x09U</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73fc9bcfc77ae6fa4ed14dee009518bc">  249</a></span><span class="preprocessor">#define TCTRL_PWR1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7d1131474af73f52b17b4d37ee0a358">  251</a></span><span class="preprocessor">#define PORZ_STATUS_TCTRL_PWR1_ADDR      0x09U </span><span class="comment">// Power-on-reset status bits  </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2431d529db0b2d6a2d8f5e96964f0ac7">  252</a></span><span class="preprocessor">#define PORZ_STATUS_TCTRL_PWR1_MASK      0x3FU</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9610504946cf1ef9729fdb4082129805">  253</a></span><span class="preprocessor">#define PORZ_STATUS_TCTRL_PWR1_POS       0U</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a978f1427dd4c423347bc236af60264ee">  255</a></span><span class="preprocessor">#define TCTRL_PWR4_ADDR      0x0CU</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80345458622618ced8d85b235f3bdd39">  256</a></span><span class="preprocessor">#define TCTRL_PWR4_DEFAULT   0x15U</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8754cc803a052e43880c39cea7b7265">  258</a></span><span class="preprocessor">#define WAKE_EN_A_TCTRL_PWR4_ADDR    0x0CU </span><span class="comment">// Enable wake-up by remote chip connected ... </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1d3e56876a91bd5b6af220ca43170ed">  259</a></span><span class="preprocessor">#define WAKE_EN_A_TCTRL_PWR4_MASK    0x10U</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24f9f911598b8222ef5dab0b3e2c2619">  260</a></span><span class="preprocessor">#define WAKE_EN_A_TCTRL_PWR4_POS     4U</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdab3b89018b079093404f62f03cecb5">  262</a></span><span class="preprocessor">#define WAKE_EN_B_TCTRL_PWR4_ADDR    0x0CU </span><span class="comment">// Enable wake-up by remote chip connected ... </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6bc8201df4a69261772639eab3fe56d">  263</a></span><span class="preprocessor">#define WAKE_EN_B_TCTRL_PWR4_MASK    0x20U</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada57b0df80c9a0c2daf7e49d8206a1d2">  264</a></span><span class="preprocessor">#define WAKE_EN_B_TCTRL_PWR4_POS     5U</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af144eefcdeb69d747514373570c53c77">  266</a></span><span class="preprocessor">#define DIS_LOCAL_WAKE_TCTRL_PWR4_ADDR   0x0CU </span><span class="comment">// Disable wake-up by local μC from SDA_RX ... </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adeb7a30994348204ea65e0f284cdf45d">  267</a></span><span class="preprocessor">#define DIS_LOCAL_WAKE_TCTRL_PWR4_MASK   0x40U</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad34165662906bd57e76e366fa07b4312">  268</a></span><span class="preprocessor">#define DIS_LOCAL_WAKE_TCTRL_PWR4_POS    6U</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3852593c9714d27c6a9ee690d9a0da96">  270</a></span><span class="preprocessor">#define TCTRL_CTRL0_ADDR         0x10U</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab86d2f8c5b7b51fb4160501ecd77f64c">  271</a></span><span class="preprocessor">#define TCTRL_CTRL0_DEFAULT      0x11U</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed6e2e41124414e349249c83f5cd29cb">  273</a></span><span class="preprocessor">#define LINK_CFG_TCTRL_CTRL0_ADDR    0x10U </span><span class="comment">// AUTO_LINK and this bitfield selects the ... </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a57c92a80195288aff6cf9beb093751ac">  274</a></span><span class="preprocessor">#define LINK_CFG_TCTRL_CTRL0_MASK    0x03U</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd99bbe0d9d945f5400ee11b7dc52f0f">  275</a></span><span class="preprocessor">#define LINK_CFG_TCTRL_CTRL0_POS     0U</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88eeba046da7d683da377326d94164d1">  277</a></span><span class="preprocessor">#define REG_ENABLE_TCTRL_CTRL0_ADDR      0x10U </span><span class="comment">// Enables VDD LDO regulator. See Programmi... </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5ec428edecff04ab349299f6d644ed3">  278</a></span><span class="preprocessor">#define REG_ENABLE_TCTRL_CTRL0_MASK      0x04U</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68364f913da84a6688c4acf2d8924d8c">  279</a></span><span class="preprocessor">#define REG_ENABLE_TCTRL_CTRL0_POS       2U</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6526e32009016b740faa90f4b57613f6">  281</a></span><span class="preprocessor">#define SLEEP_TCTRL_CTRL0_ADDR   0x10U </span><span class="comment">// Activates sleep mode  </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30155de1d626f28da8692bd70ebcf65d">  282</a></span><span class="preprocessor">#define SLEEP_TCTRL_CTRL0_MASK   0x08U</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfb74a99a2bff28e2cd20ffca04155e6">  283</a></span><span class="preprocessor">#define SLEEP_TCTRL_CTRL0_POS    3U</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80c07c2978fcb8849098b53387b2abed">  285</a></span><span class="preprocessor">#define AUTO_LINK_TCTRL_CTRL0_ADDR   0x10U </span><span class="comment">// Automatically selects link configuration... </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a75ca03cfe05f2b076009011e25afd9f4">  286</a></span><span class="preprocessor">#define AUTO_LINK_TCTRL_CTRL0_MASK   0x10U</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9230afc62977973b0920cc45130e49a0">  287</a></span><span class="preprocessor">#define AUTO_LINK_TCTRL_CTRL0_POS    4U</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdebcb94e8551296163d06f3235d60c0">  289</a></span><span class="preprocessor">#define RESET_ONESHOT_TCTRL_CTRL0_ADDR   0x10U </span><span class="comment">// One-Shot Link Reset  </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99bb216a7a1f281461c4419d08403299">  290</a></span><span class="preprocessor">#define RESET_ONESHOT_TCTRL_CTRL0_MASK   0x20U</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac27685cb9c822e98f8409ea1b35459b1">  291</a></span><span class="preprocessor">#define RESET_ONESHOT_TCTRL_CTRL0_POS    5U</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadef7a6b7a03eba293607d553d470a85">  293</a></span><span class="preprocessor">#define RESET_LINK_TCTRL_CTRL0_ADDR      0x10U </span><span class="comment">// Link Reset  </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22390c0d97ea96fe026dff94332e877f">  294</a></span><span class="preprocessor">#define RESET_LINK_TCTRL_CTRL0_MASK      0x40U</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19d2f0705c021b9ad8e00348b7c2945b">  295</a></span><span class="preprocessor">#define RESET_LINK_TCTRL_CTRL0_POS       6U</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d49787d2cbbdf502302f8ba85675806">  297</a></span><span class="preprocessor">#define RESET_ALL_TCTRL_CTRL0_ADDR   0x10U </span><span class="comment">// Device Reset  </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84bf5329b02e5a77a19ed4bd7ecd9926">  298</a></span><span class="preprocessor">#define RESET_ALL_TCTRL_CTRL0_MASK   0x80U</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9788f5e34206237d240e5b9863eb2b09">  299</a></span><span class="preprocessor">#define RESET_ALL_TCTRL_CTRL0_POS    7U</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41a6af85b6b2b6ac8cae12ee8b563482">  301</a></span><span class="preprocessor">#define TCTRL_CTRL1_ADDR         0x11U</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22ed9a390134f7c910e1b7f520fa71be">  302</a></span><span class="preprocessor">#define TCTRL_CTRL1_DEFAULT      0x0AU</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11d3061888264fa0a82f8882925aab90">  304</a></span><span class="preprocessor">#define CXTP_A_TCTRL_CTRL1_ADDR      0x11U </span><span class="comment">// Coax/twisted-pair cable select for Link ... </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a830e02802490032a70b46d49f9922eea">  305</a></span><span class="preprocessor">#define CXTP_A_TCTRL_CTRL1_MASK      0x01U</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a404e6f8d81d6100722415d5b4688378f">  306</a></span><span class="preprocessor">#define CXTP_A_TCTRL_CTRL1_POS       0U</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0dfd43fb570543de73d10eb34bdd4dcd">  308</a></span><span class="preprocessor">#define CXTP_B_TCTRL_CTRL1_ADDR      0x11U </span><span class="comment">// Coax/twisted-pair cable select for Link ... </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bf1f29748aee80d8cef5824225252ac">  309</a></span><span class="preprocessor">#define CXTP_B_TCTRL_CTRL1_MASK      0x04U</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1840e610faf3c9a07c65aa59f64d174">  310</a></span><span class="preprocessor">#define CXTP_B_TCTRL_CTRL1_POS       2U</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6936fd0cd8b54835c2ed2641cde94ec5">  312</a></span><span class="preprocessor">#define TCTRL_CTRL2_ADDR         0x12U</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e3d19206fd76064ad9c7fe5bfc14587">  313</a></span><span class="preprocessor">#define TCTRL_CTRL2_DEFAULT      0x04U</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a913c53b93ce3d5d77d68a4401df6d00a">  315</a></span><span class="preprocessor">#define LDO_TEST_TCTRL_CTRL2_ADDR    0x12U </span><span class="comment">// Enable regulator manual mode to allow re... </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcece5ee072627c2aa9a24347a74435b">  316</a></span><span class="preprocessor">#define LDO_TEST_TCTRL_CTRL2_MASK    0x10U</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef768ec2ab42e5dc1121a2f5c6a2d6ea">  317</a></span><span class="preprocessor">#define LDO_TEST_TCTRL_CTRL2_POS     4U</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa473cb06719150fe8ef9a7b28840b72">  319</a></span><span class="preprocessor">#define RESET_ONESHOT_B_TCTRL_CTRL2_ADDR     0x12U </span><span class="comment">// Reset entire data path on Link B (keep r... </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3775f46e996c1183feddc868942c02b5">  320</a></span><span class="preprocessor">#define RESET_ONESHOT_B_TCTRL_CTRL2_MASK     0x20U</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a5465d1e0c50bd4e7d1bc0950ca233e">  321</a></span><span class="preprocessor">#define RESET_ONESHOT_B_TCTRL_CTRL2_POS      5U</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab10424b7fb0a813d5a0bc77c50b07dac">  323</a></span><span class="preprocessor">#define TCTRL_CTRL3_ADDR         0x13U</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a567e1759658abeb106de996bd3216896">  324</a></span><span class="preprocessor">#define TCTRL_CTRL3_DEFAULT      0x10U</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65146b3fc1b514070da1e71ffb75a740">  326</a></span><span class="preprocessor">#define RESET_LINK_B_TCTRL_CTRL3_ADDR    0x13U </span><span class="comment">// Reset entire data path on Link B (keep r... </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a731d7e4c0251393974faec25cde0d9a8">  327</a></span><span class="preprocessor">#define RESET_LINK_B_TCTRL_CTRL3_MASK    0x01U</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42796f25459e34c21cff715b0f3d8718">  328</a></span><span class="preprocessor">#define RESET_LINK_B_TCTRL_CTRL3_POS     0U</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff4a90891f5ac8dc249f9786fc2e6ab3">  330</a></span><span class="preprocessor">#define CMU_LOCKED_TCTRL_CTRL3_ADDR      0x13U </span><span class="comment">// Clock multiplier unit (CMU) locked  </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c83e1dee5e4c415c790cc1a1f4ed95c">  331</a></span><span class="preprocessor">#define CMU_LOCKED_TCTRL_CTRL3_MASK      0x02U</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af739e62ed69acd0e31dac38fd9cf807a">  332</a></span><span class="preprocessor">#define CMU_LOCKED_TCTRL_CTRL3_POS       1U</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afc4397511666d1f0c566306f8f285834">  334</a></span><span class="preprocessor">#define ERROR_TCTRL_CTRL3_ADDR   0x13U </span><span class="comment">// Reflects global error status  </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a538a3113ff528790ead973578902f75b">  335</a></span><span class="preprocessor">#define ERROR_TCTRL_CTRL3_MASK   0x04U</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1cecd6be8be54cd28c0a50fdc02e4a55">  336</a></span><span class="preprocessor">#define ERROR_TCTRL_CTRL3_POS    2U</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29db87ab8c05e1c0da9effe80424ce6c">  338</a></span><span class="preprocessor">#define LOCKED_TCTRL_CTRL3_ADDR      0x13U </span><span class="comment">// GMSL link locked (bidirectional). For Li... </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f6f4a8650680575dae7bfed1e119698">  339</a></span><span class="preprocessor">#define LOCKED_TCTRL_CTRL3_MASK      0x08U</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afad99d961e12a6c2b99f5eb00796030b">  340</a></span><span class="preprocessor">#define LOCKED_TCTRL_CTRL3_POS       3U</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac509bc12ba74914e33dce465e60f95a0">  342</a></span><span class="preprocessor">#define LINK_MODE_TCTRL_CTRL3_ADDR   0x13U </span><span class="comment">// Active link mode status  </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a944e698afe05470b7176535780250741">  343</a></span><span class="preprocessor">#define LINK_MODE_TCTRL_CTRL3_MASK   0x30U</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a285f3dcb79b8f6e198275df42f22c8e4">  344</a></span><span class="preprocessor">#define LINK_MODE_TCTRL_CTRL3_POS    4U</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea87d7c62a3ae610318b0679571c6bf1">  346</a></span><span class="preprocessor">#define TCTRL_INTR0_ADDR         0x18U</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a785f6062b5f2e53e96c0d606e0586240">  347</a></span><span class="preprocessor">#define TCTRL_INTR0_DEFAULT      0xA0U</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6d9a82b1f48a89663b2f1694ccb0402">  349</a></span><span class="preprocessor">#define DEC_ERR_THR_TCTRL_INTR0_ADDR     0x18U </span><span class="comment">// Decoding and Idle-Error Reporting Thresh... </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ce13c4f2c15187032405ea7378b1fda">  350</a></span><span class="preprocessor">#define DEC_ERR_THR_TCTRL_INTR0_MASK     0x07U</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2af5895c88c4abc38b1210fe57d5fc0f">  351</a></span><span class="preprocessor">#define DEC_ERR_THR_TCTRL_INTR0_POS      0U</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa16d2514d01ba8abb3817939bfa5b755">  353</a></span><span class="preprocessor">#define AUTO_ERR_RST_EN_TCTRL_INTR0_ADDR     0x18U </span><span class="comment">// Automatically resets DEC_ERR_A (0x22), D... </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a448fb80e19c5184cb16a7dc10d794118">  354</a></span><span class="preprocessor">#define AUTO_ERR_RST_EN_TCTRL_INTR0_MASK     0x08U</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac97ca3683a75a67cc4cbb83cd0e26840">  355</a></span><span class="preprocessor">#define AUTO_ERR_RST_EN_TCTRL_INTR0_POS      3U</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf6ed2b7c1a5b9acf079a925afdb4260">  357</a></span><span class="preprocessor">#define TCTRL_INTR1_ADDR         0x19U</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8080493f3e51e2ce42ce68f19afbe701">  358</a></span><span class="preprocessor">#define TCTRL_INTR1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a83f97a0e54c28591fd566e0375e0366d">  360</a></span><span class="preprocessor">#define PKT_CNT_THR_TCTRL_INTR1_ADDR     0x19U </span><span class="comment">// Packet-count reporting threshold  </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a440168a13ffa847738362a6758f71120">  361</a></span><span class="preprocessor">#define PKT_CNT_THR_TCTRL_INTR1_MASK     0x07U</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84ba529f0624df0ee393ffe757f9f503">  362</a></span><span class="preprocessor">#define PKT_CNT_THR_TCTRL_INTR1_POS      0U</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac40880501dcecbf20d0665816d0e61b2">  364</a></span><span class="preprocessor">#define AUTO_CNT_RST_EN_TCTRL_INTR1_ADDR     0x19U </span><span class="comment">// Automatically resets PKT_CNT bitfield (r... </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0fe1a67df321f9a0939fdbd17af6b0a">  365</a></span><span class="preprocessor">#define AUTO_CNT_RST_EN_TCTRL_INTR1_MASK     0x08U</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79d6245c68fa6b7fbde7b882c166d34f">  366</a></span><span class="preprocessor">#define AUTO_CNT_RST_EN_TCTRL_INTR1_POS      3U</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3f66caf8715f4f672f7d73d989d435a">  368</a></span><span class="preprocessor">#define PKT_CNT_EXP_TCTRL_INTR1_ADDR     0x19U </span><span class="comment">// Packet-Count Multiplier Exponent  </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4fa9dbfbfdf97b18834c239ebcce10e">  369</a></span><span class="preprocessor">#define PKT_CNT_EXP_TCTRL_INTR1_MASK     0xF0U</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b76925cd5ceddc797c0f72beec63368">  370</a></span><span class="preprocessor">#define PKT_CNT_EXP_TCTRL_INTR1_POS      4U</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af882cf2be10893fae9229b3b20070840">  372</a></span><span class="preprocessor">#define TCTRL_INTR2_ADDR         0x1AU</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84236b42f45d857c123c5db11eec157a">  373</a></span><span class="preprocessor">#define TCTRL_INTR2_DEFAULT      0x0BU</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d489f4a10467abf75eddd6638a7d4af">  375</a></span><span class="preprocessor">#define DEC_ERR_OEN_A_TCTRL_INTR2_ADDR   0x1AU </span><span class="comment">// Enable reporting of decoding errors (DEC... </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70dc7df484f11b553cc52ccdbff596f4">  376</a></span><span class="preprocessor">#define DEC_ERR_OEN_A_TCTRL_INTR2_MASK   0x01U</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afffb64e719b7a63a447eb65cef002b02">  377</a></span><span class="preprocessor">#define DEC_ERR_OEN_A_TCTRL_INTR2_POS    0U</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5c447dc55dd72889dc299f148a27a98">  379</a></span><span class="preprocessor">#define DEC_ERR_OEN_B_TCTRL_INTR2_ADDR   0x1AU </span><span class="comment">// Enables reporting of decoding errors (DE... </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3e2a845b014b6eacd55afecfcb4a280">  380</a></span><span class="preprocessor">#define DEC_ERR_OEN_B_TCTRL_INTR2_MASK   0x02U</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a673b06e21b8325612ea0badec9956b05">  381</a></span><span class="preprocessor">#define DEC_ERR_OEN_B_TCTRL_INTR2_POS    1U</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a855d282d04fb5cec1ffa7f301d6181">  383</a></span><span class="preprocessor">#define IDLE_ERR_OEN_TCTRL_INTR2_ADDR    0x1AU </span><span class="comment">// Enables reporting of idle-word errors (I... </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a887e93e0b4f5732b681065d007d3ab1f">  384</a></span><span class="preprocessor">#define IDLE_ERR_OEN_TCTRL_INTR2_MASK    0x04U</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46e0e603ec11a92aac0b7a5e142c9429">  385</a></span><span class="preprocessor">#define IDLE_ERR_OEN_TCTRL_INTR2_POS     2U</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a815448fac38e2f730a9ec51aea088180">  387</a></span><span class="preprocessor">#define LFLT_INT_OEN_TCTRL_INTR2_ADDR    0x1AU </span><span class="comment">// Enables reporting of line-fault interrup... </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bb2729a8878a8744054789125758386">  388</a></span><span class="preprocessor">#define LFLT_INT_OEN_TCTRL_INTR2_MASK    0x08U</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae26222a81c766f5b8f7fdfc27d8ba179">  389</a></span><span class="preprocessor">#define LFLT_INT_OEN_TCTRL_INTR2_POS     3U</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbb94289693d2ea25a7110593b09917f">  391</a></span><span class="preprocessor">#define REM_ERR_OEN_TCTRL_INTR2_ADDR     0x1AU </span><span class="comment">// Enables reporting of remote-error status... </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77397dc908bfe3cca0fabf487ab05ec3">  392</a></span><span class="preprocessor">#define REM_ERR_OEN_TCTRL_INTR2_MASK     0x20U</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2681db318c0cedd0b0ab874e48e05b1">  393</a></span><span class="preprocessor">#define REM_ERR_OEN_TCTRL_INTR2_POS      5U</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a7d176ab0b9e3b534acc5e682f94484">  395</a></span><span class="preprocessor">#define TCTRL_INTR3_ADDR         0x1BU</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a802dad08606c458d8fa62ac48da737c0">  396</a></span><span class="preprocessor">#define TCTRL_INTR3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9f297d2787dbe7bccdd3840eb121778">  398</a></span><span class="preprocessor">#define DEC_ERR_FLAG_A_TCTRL_INTR3_ADDR      0x1BU </span><span class="comment">// Decoding Error Flag for Link A  </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab078e0ee6682c7263c1d96051c66e0a0">  399</a></span><span class="preprocessor">#define DEC_ERR_FLAG_A_TCTRL_INTR3_MASK      0x01U</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21cdb79be93aa2e9a0cfb8129d4a0cfd">  400</a></span><span class="preprocessor">#define DEC_ERR_FLAG_A_TCTRL_INTR3_POS       0U</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94536c68f0dc89405e9f785f85b885a0">  402</a></span><span class="preprocessor">#define DEC_ERR_FLAG_B_TCTRL_INTR3_ADDR      0x1BU </span><span class="comment">// Decoding Error Flag for Link B  </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42a06385023137ba34ae7ce15c95cad6">  403</a></span><span class="preprocessor">#define DEC_ERR_FLAG_B_TCTRL_INTR3_MASK      0x02U</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa3d103565423cc892248f5225b6ef46">  404</a></span><span class="preprocessor">#define DEC_ERR_FLAG_B_TCTRL_INTR3_POS       1U</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a973688b6c001c2748b4620ff2112feed">  406</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_TCTRL_INTR3_ADDR   0x1BU </span><span class="comment">// Idle-Word-Error Flag for Link A  </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9315272ef631c16973f1949f9e50eecf">  407</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_TCTRL_INTR3_MASK   0x04U</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f81a8666196f79be9220251f88362ed">  408</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_TCTRL_INTR3_POS    2U</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b54549215ac193c0f1670467f7028ce">  410</a></span><span class="preprocessor">#define LFLT_INT_TCTRL_INTR3_ADDR    0x1BU </span><span class="comment">// Line-Fault Interrupt  </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fb457d7dc645aae99449bbf90145e2a">  411</a></span><span class="preprocessor">#define LFLT_INT_TCTRL_INTR3_MASK    0x08U</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26082d133794ce98d83a76f9d181286d">  412</a></span><span class="preprocessor">#define LFLT_INT_TCTRL_INTR3_POS     3U</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace893c063e791faa01dbb9f0022a3775">  414</a></span><span class="preprocessor">#define REM_ERR_FLAG_TCTRL_INTR3_ADDR    0x1BU </span><span class="comment">// Received remote-side error status (inver... </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e6ba0a76e95067ede7bb079e50d22cd">  415</a></span><span class="preprocessor">#define REM_ERR_FLAG_TCTRL_INTR3_MASK    0x20U</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfe15a3f014bda5771718f144e4a6be5">  416</a></span><span class="preprocessor">#define REM_ERR_FLAG_TCTRL_INTR3_POS     5U</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c267f9492a04df4cc5100e5574c289c">  418</a></span><span class="preprocessor">#define TCTRL_INTR4_ADDR         0x1CU</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c738886d815fc6ebf41975ca1d28104">  419</a></span><span class="preprocessor">#define TCTRL_INTR4_DEFAULT      0x09U</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9acf097aa2debc76e324983cf2011cc">  421</a></span><span class="preprocessor">#define WM_ERR_OEN_TCTRL_INTR4_ADDR      0x1CU </span><span class="comment">// Enable reporting of watermark errors (WM... </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab4037f7de0ee08dc2d22abfbfe8284e1">  422</a></span><span class="preprocessor">#define WM_ERR_OEN_TCTRL_INTR4_MASK      0x01U</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2ee5f9328e9830eab0c7e1e60ef458d">  423</a></span><span class="preprocessor">#define WM_ERR_OEN_TCTRL_INTR4_POS       0U</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2982b1ebfa55783e0b1bba8eba24bde8">  425</a></span><span class="preprocessor">#define PKT_CNT_OEN_TCTRL_INTR4_ADDR     0x1CU </span><span class="comment">// Enable reporting of Link A packet count ... </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a979f73f454ed82ea089615ef79c2a04c">  426</a></span><span class="preprocessor">#define PKT_CNT_OEN_TCTRL_INTR4_MASK     0x02U</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac459a5c01fff6e2e9d54222b5e149095">  427</a></span><span class="preprocessor">#define PKT_CNT_OEN_TCTRL_INTR4_POS      1U</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94dd2dd9fb5a335701457e9a65710ea3">  429</a></span><span class="preprocessor">#define RT_CNT_OEN_TCTRL_INTR4_ADDR      0x1CU </span><span class="comment">// Enable reporting of Link A combined ARQ ... </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5df8bbc3b015eb3ca1f29cad4e314178">  430</a></span><span class="preprocessor">#define RT_CNT_OEN_TCTRL_INTR4_MASK      0x04U</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb47ea37361d7e2d8e43bcfe9f55ea1b">  431</a></span><span class="preprocessor">#define RT_CNT_OEN_TCTRL_INTR4_POS       2U</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6fa7113a40172cbaa0d6d038022eaa1">  433</a></span><span class="preprocessor">#define MAX_RT_OEN_TCTRL_INTR4_ADDR      0x1CU </span><span class="comment">// Enable reporting of Link A combined ARQ ... </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9d29508ae2f6c93b1a366888baf8853">  434</a></span><span class="preprocessor">#define MAX_RT_OEN_TCTRL_INTR4_MASK      0x08U</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67c6d8ca52a15e95c7c7851cb1bf11b3">  435</a></span><span class="preprocessor">#define MAX_RT_OEN_TCTRL_INTR4_POS       3U</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07e5b3190f6ddc6e75f28a48904703dc">  437</a></span><span class="preprocessor">#define FEC_RX_ERR_OEN_TCTRL_INTR4_ADDR      0x1CU </span><span class="comment">// Enable reporting of Link A FEC receive e... </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a442e70e595f96a127058b0950cafb0d9">  438</a></span><span class="preprocessor">#define FEC_RX_ERR_OEN_TCTRL_INTR4_MASK      0x20U</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd3eb251266af83457675986fb14232e">  439</a></span><span class="preprocessor">#define FEC_RX_ERR_OEN_TCTRL_INTR4_POS       5U</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67b93edd7f5788e66547bd77c106f568">  441</a></span><span class="preprocessor">#define EOM_ERR_OEN_A_TCTRL_INTR4_ADDR   0x1CU </span><span class="comment">// Enable reporting of eye-opening monitor ... </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7ab8c99dbdf551666a2e2f5f920b432">  442</a></span><span class="preprocessor">#define EOM_ERR_OEN_A_TCTRL_INTR4_MASK   0x40U</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0de5f13146686fb72bf8416961dce29d">  443</a></span><span class="preprocessor">#define EOM_ERR_OEN_A_TCTRL_INTR4_POS    6U</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c6f1bce7b1aca4e5edfdbd2e684c5e9">  445</a></span><span class="preprocessor">#define EOM_ERR_OEN_B_TCTRL_INTR4_ADDR   0x1CU </span><span class="comment">// Enable reporting of eye-opening monitor ... </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af624bfa72ec1587ce246027b3ee16d4b">  446</a></span><span class="preprocessor">#define EOM_ERR_OEN_B_TCTRL_INTR4_MASK   0x80U</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e7481c55ced41ab9d6a9c051311e24a">  447</a></span><span class="preprocessor">#define EOM_ERR_OEN_B_TCTRL_INTR4_POS    7U</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15afaccf157ecf8efbb7942b5979bc2f">  449</a></span><span class="preprocessor">#define TCTRL_INTR5_ADDR         0x1DU</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a958da432f3efc50e9701d47954234f12">  450</a></span><span class="preprocessor">#define TCTRL_INTR5_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5f2754e27d6ecb261e1f55a34ea49dc3">  452</a></span><span class="preprocessor">#define WM_ERR_FLAG_TCTRL_INTR5_ADDR     0x1DU </span><span class="comment">// Watermark Error Flag  </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6811bc82f5260d8cb9f80ee74500b1e">  453</a></span><span class="preprocessor">#define WM_ERR_FLAG_TCTRL_INTR5_MASK     0x01U</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d7073edcfb6751546fb64de72aa48c8">  454</a></span><span class="preprocessor">#define WM_ERR_FLAG_TCTRL_INTR5_POS      0U</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2bc81e2937e39f6b3fb165ce33a6504">  456</a></span><span class="preprocessor">#define PKT_CNT_FLAG_TCTRL_INTR5_ADDR    0x1DU </span><span class="comment">// Packet Count Flag.  For Link A only.  </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd6f4dd88015b874f99257b0e85c9ca4">  457</a></span><span class="preprocessor">#define PKT_CNT_FLAG_TCTRL_INTR5_MASK    0x02U</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bc56a6a6229828ef444c8fbf6098921">  458</a></span><span class="preprocessor">#define PKT_CNT_FLAG_TCTRL_INTR5_POS     1U</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad9d49855eec2d995bfcd8d9f425656c">  460</a></span><span class="preprocessor">#define RT_CNT_FLAG_TCTRL_INTR5_ADDR     0x1DU </span><span class="comment">// Combined ARQ Retransmission Event Flag. ... </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91058331d2c84330a189213cea39c1ad">  461</a></span><span class="preprocessor">#define RT_CNT_FLAG_TCTRL_INTR5_MASK     0x04U</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06493f2b654b084d8a6ca5befd9e2f01">  462</a></span><span class="preprocessor">#define RT_CNT_FLAG_TCTRL_INTR5_POS      2U</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01f32ef98a232b53724b6a028b329027">  464</a></span><span class="preprocessor">#define MAX_RT_FLAG_TCTRL_INTR5_ADDR     0x1DU </span><span class="comment">// Combined ARQ maximum retransmission limi... </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0d531ccaa45056f84656e8ef094b5ca">  465</a></span><span class="preprocessor">#define MAX_RT_FLAG_TCTRL_INTR5_MASK     0x08U</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7787e6416a121ca0863b867923b9d90">  466</a></span><span class="preprocessor">#define MAX_RT_FLAG_TCTRL_INTR5_POS      3U</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8c594fa59e84f59a24d5d14d31cf686">  468</a></span><span class="preprocessor">#define FEC_RX_ERR_FLAG_TCTRL_INTR5_ADDR     0x1DU </span><span class="comment">// FEC Receive Errors Flag for Link A  </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43d8dd58ad7e387c8145b5f522b36998">  469</a></span><span class="preprocessor">#define FEC_RX_ERR_FLAG_TCTRL_INTR5_MASK     0x20U</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a155472a02a6efe69ed5eaf63013935c5">  470</a></span><span class="preprocessor">#define FEC_RX_ERR_FLAG_TCTRL_INTR5_POS      5U</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a696da58076285776f51e49a2c2fb64d3">  472</a></span><span class="preprocessor">#define EOM_ERR_FLAG_A_TCTRL_INTR5_ADDR      0x1DU </span><span class="comment">// Eye-opening is below configured threshol... </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00fa0f3ccf0fcb2d618499bd87c72e75">  473</a></span><span class="preprocessor">#define EOM_ERR_FLAG_A_TCTRL_INTR5_MASK      0x40U</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97d06d31e67e2d1ead00aa9da96f7f49">  474</a></span><span class="preprocessor">#define EOM_ERR_FLAG_A_TCTRL_INTR5_POS       6U</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7f2b0342ec4bd803340ad1616d15b6c">  476</a></span><span class="preprocessor">#define EOM_ERR_FLAG_B_TCTRL_INTR5_ADDR      0x1DU </span><span class="comment">// Eye-opening is below configured threshol... </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ed0734e09c1916d6816aea58952bfac">  477</a></span><span class="preprocessor">#define EOM_ERR_FLAG_B_TCTRL_INTR5_MASK      0x80U</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a226d8e48c0a63f7e90f6d6dd5f8e6be6">  478</a></span><span class="preprocessor">#define EOM_ERR_FLAG_B_TCTRL_INTR5_POS       7U</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abed39b7d076c875b7ce61d1c877a5df9">  480</a></span><span class="preprocessor">#define TCTRL_INTR6_ADDR         0x1EU</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c9d6e1ab74eee14b231cd83c3621047">  481</a></span><span class="preprocessor">#define TCTRL_INTR6_DEFAULT      0x1CU</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ed9fa2c9689d849525b1ff5d6515e90">  483</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR_OEN_TCTRL_INTR6_ADDR     0x1EU </span><span class="comment">// Enable reporting of GMSL link packet CRC... </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5311795b06b927e77e58ebb54126db42">  484</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR_OEN_TCTRL_INTR6_MASK     0x01U</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7c90fbee9afe16f4f83706a20982f67">  485</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR_OEN_TCTRL_INTR6_POS      0U</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d8dea037649d80e603b8b1eb09f17d5">  487</a></span><span class="preprocessor">#define VPRBS_ERR_OEN_TCTRL_INTR6_ADDR   0x1EU </span><span class="comment">// Enable reporting of video PRBS errors (V... </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af36509a38acac29c0ec695e01757cf65">  488</a></span><span class="preprocessor">#define VPRBS_ERR_OEN_TCTRL_INTR6_MASK   0x04U</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79d106d90a2aae645f5a4ef5ed37fa0f">  489</a></span><span class="preprocessor">#define VPRBS_ERR_OEN_TCTRL_INTR6_POS    2U</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2450ceb76c6fb5305d496a102948459">  491</a></span><span class="preprocessor">#define LCRC_ERR_OEN_TCTRL_INTR6_ADDR    0x1EU </span><span class="comment">// Enable reporting of video-line CRC error... </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31a57ffd5801009912b2cea64a6eefb0">  492</a></span><span class="preprocessor">#define LCRC_ERR_OEN_TCTRL_INTR6_MASK    0x08U</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ee96de7ce06da601551089ae20b2b5b">  493</a></span><span class="preprocessor">#define LCRC_ERR_OEN_TCTRL_INTR6_POS     3U</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a484a0011aa75fb535fbb70dc71eb1d07">  495</a></span><span class="preprocessor">#define FSYNC_ERR_OEN_TCTRL_INTR6_ADDR   0x1EU </span><span class="comment">// Enable reporting of frame-sync errors (F... </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6979b86de5e0639e377e6e4d1d519791">  496</a></span><span class="preprocessor">#define FSYNC_ERR_OEN_TCTRL_INTR6_MASK   0x10U</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e69c24312b1f994c1815fdc399a375f">  497</a></span><span class="preprocessor">#define FSYNC_ERR_OEN_TCTRL_INTR6_POS    4U</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a369625b49e19f4fc0674d5254871fd88">  499</a></span><span class="preprocessor">#define VDDBAD_INT_OEN_TCTRL_INTR6_ADDR      0x1EU </span><span class="comment">// Enable reporting of VDDBAD interrupt (VD... </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca9d161c73ecdb50b90486cbbb341091">  500</a></span><span class="preprocessor">#define VDDBAD_INT_OEN_TCTRL_INTR6_MASK      0x20U</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afca18d9d38c09480726ae34062299720">  501</a></span><span class="preprocessor">#define VDDBAD_INT_OEN_TCTRL_INTR6_POS       5U</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace50048430ba94e0f22dd801dac34a0f">  503</a></span><span class="preprocessor">#define VDDCMP_INT_OEN_TCTRL_INTR6_ADDR      0x1EU </span><span class="comment">// Enable reporting of VDDCMP interrupt (VD... </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32ada872404eb28e21cd979bb1d4b16f">  504</a></span><span class="preprocessor">#define VDDCMP_INT_OEN_TCTRL_INTR6_MASK      0x80U</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af28875f6c0b2d1c171993789f91cac78">  505</a></span><span class="preprocessor">#define VDDCMP_INT_OEN_TCTRL_INTR6_POS       7U</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c565c99fad254542849e6abfd1de3af">  507</a></span><span class="preprocessor">#define TCTRL_INTR7_ADDR         0x1FU</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af592367f6dee82e9c01fac751e29e8fb">  508</a></span><span class="preprocessor">#define TCTRL_INTR7_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6478aef40680e0f592977ccd36b777cf">  510</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR_TCTRL_INTR7_ADDR     0x1FU </span><span class="comment">// GMSL link packet CRC error flag for vide... </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad094b1189e8b4e377fa3dc3de826f720">  511</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR_TCTRL_INTR7_MASK     0x01U</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93323dfcbf45309cf49abdbbb7465f9f">  512</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR_TCTRL_INTR7_POS      0U</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedfd1fd6d91a1a8f17b3a9844d695bf7">  514</a></span><span class="preprocessor">#define VPRBS_ERR_FLAG_TCTRL_INTR7_ADDR      0x1FU </span><span class="comment">// Video PRBS error flag  </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61c47968eb987454ed8c170f12ebfc0b">  515</a></span><span class="preprocessor">#define VPRBS_ERR_FLAG_TCTRL_INTR7_MASK      0x04U</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae93d920ccba8c84153d85768bf34668a">  516</a></span><span class="preprocessor">#define VPRBS_ERR_FLAG_TCTRL_INTR7_POS       2U</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55b33a94faea2db30b0ccd0875a2d00f">  518</a></span><span class="preprocessor">#define LCRC_ERR_FLAG_TCTRL_INTR7_ADDR   0x1FU </span><span class="comment">// Video-line CRC error flag  </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb0cc475c9b4f2bc3726fd95d25d288d">  519</a></span><span class="preprocessor">#define LCRC_ERR_FLAG_TCTRL_INTR7_MASK   0x08U</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1d9270f37daff961c87604f630c36fd">  520</a></span><span class="preprocessor">#define LCRC_ERR_FLAG_TCTRL_INTR7_POS    3U</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a584db5ba518a982ca01376dac2a792f5">  522</a></span><span class="preprocessor">#define FSYNC_ERR_FLAG_TCTRL_INTR7_ADDR      0x1FU </span><span class="comment">// Frame-sync error flag  </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c1b0d76eb0e8c9315cb08b46c62152b">  523</a></span><span class="preprocessor">#define FSYNC_ERR_FLAG_TCTRL_INTR7_MASK      0x10U</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec7da5156fe064330578741ab7663be5">  524</a></span><span class="preprocessor">#define FSYNC_ERR_FLAG_TCTRL_INTR7_POS       4U</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a081d062feb32f2b8ea337050c0b8f485">  526</a></span><span class="preprocessor">#define VDDBAD_INT_FLAG_TCTRL_INTR7_ADDR     0x1FU </span><span class="comment">// VDD status interrupt. This is a flag for... </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ab3a125085f70d6c9ac6710408ca175">  527</a></span><span class="preprocessor">#define VDDBAD_INT_FLAG_TCTRL_INTR7_MASK     0x20U</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ad9ee347f02e9efeb47b155972a7264">  528</a></span><span class="preprocessor">#define VDDBAD_INT_FLAG_TCTRL_INTR7_POS      5U</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ba5833869461008ef28de3469fc8d94">  530</a></span><span class="preprocessor">#define VDDCMP_INT_FLAG_TCTRL_INTR7_ADDR     0x1FU </span><span class="comment">// VDDCMP interrupt flag. This is a combine... </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afbc5f6ba773bc9e7ff865686df9dc25f">  531</a></span><span class="preprocessor">#define VDDCMP_INT_FLAG_TCTRL_INTR7_MASK     0x80U</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afefc44404c9a95560948bae5d240baa1">  532</a></span><span class="preprocessor">#define VDDCMP_INT_FLAG_TCTRL_INTR7_POS      7U</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5b399c13536300260388d0d41f90b08">  534</a></span><span class="preprocessor">#define TCTRL_INTR8_ADDR         0x20U</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a041abd524434d15861e1577236a70200">  535</a></span><span class="preprocessor">#define TCTRL_INTR8_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1caff43e53a9f8d558038ea51263c77f">  537</a></span><span class="preprocessor">#define ERR_TX_ID_TCTRL_INTR8_ADDR   0x20U </span><span class="comment">// GPIO ID used for transmitting ERR_TX  </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa53daf76edd398d9e68b3cbfb96dc300">  538</a></span><span class="preprocessor">#define ERR_TX_ID_TCTRL_INTR8_MASK   0x1FU</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60873ac2ebc9a239b2467c09ff393736">  539</a></span><span class="preprocessor">#define ERR_TX_ID_TCTRL_INTR8_POS    0U</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b4f1d782de802112b2f580e686a5565">  541</a></span><span class="preprocessor">#define ERR_TX_EN_B_TCTRL_INTR8_ADDR     0x20U </span><span class="comment">// Transmit local-error status (inverse of ... </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd03e826912cb78e0bf0ebda0d0e06f4">  542</a></span><span class="preprocessor">#define ERR_TX_EN_B_TCTRL_INTR8_MASK     0x20U</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd83373cf36c81b6f4a931d39b1db72f">  543</a></span><span class="preprocessor">#define ERR_TX_EN_B_TCTRL_INTR8_POS      5U</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84f582ef122f7423c8507c989859bd4f">  545</a></span><span class="preprocessor">#define ERR_TX_EN_TCTRL_INTR8_ADDR   0x20U </span><span class="comment">// Transmit local error status (inverse of ... </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#addfc887e97a4d88d9839d665295565a0">  546</a></span><span class="preprocessor">#define ERR_TX_EN_TCTRL_INTR8_MASK   0x80U</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cbab1f83fa995505c228e7f62d19e8c">  547</a></span><span class="preprocessor">#define ERR_TX_EN_TCTRL_INTR8_POS    7U</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73eca23aefc44da2fa8365eca1172f3c">  549</a></span><span class="preprocessor">#define TCTRL_INTR9_ADDR         0x21U</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0566b73577422c692aa68b1fcb54ba52">  550</a></span><span class="preprocessor">#define TCTRL_INTR9_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6786529654deb52a0d42aac10b3e4756">  552</a></span><span class="preprocessor">#define ERR_RX_ID_TCTRL_INTR9_ADDR   0x21U </span><span class="comment">// GPIO ID used for receiving ERR_RX  </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a382eb9f89c5d62f6c3cc46b99dcef2d8">  553</a></span><span class="preprocessor">#define ERR_RX_ID_TCTRL_INTR9_MASK   0x1FU</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af076a9553f03ac0d50662a94171da386">  554</a></span><span class="preprocessor">#define ERR_RX_ID_TCTRL_INTR9_POS    0U</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b70ce6afc5afb419c0661436db1dc6c">  556</a></span><span class="preprocessor">#define ERR_RX_EN_B_TCTRL_INTR9_ADDR     0x21U </span><span class="comment">// Receive Link B remote-error status (inve... </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6667199cb27aa80fe5fb9e2623ff5e7f">  557</a></span><span class="preprocessor">#define ERR_RX_EN_B_TCTRL_INTR9_MASK     0x20U</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52dfc4de4a3fef805c4519e0d1c77e96">  558</a></span><span class="preprocessor">#define ERR_RX_EN_B_TCTRL_INTR9_POS      5U</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a853d989efcc5fc8125838521c6af8d07">  560</a></span><span class="preprocessor">#define ERR_RX_EN_TCTRL_INTR9_ADDR   0x21U </span><span class="comment">// Receive Link A remote-error status (inve... </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9d189886c1ffe4341346deb41632706">  561</a></span><span class="preprocessor">#define ERR_RX_EN_TCTRL_INTR9_MASK   0x80U</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedcc17ca9c4a48ac4af370527907060a">  562</a></span><span class="preprocessor">#define ERR_RX_EN_TCTRL_INTR9_POS    7U</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadfc11c3a4b389b4daff7ff0cb0141ee">  564</a></span><span class="preprocessor">#define TCTRL_CNT0_ADDR      0x22U</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14e31973973db2fea407c5f691d3ccc8">  565</a></span><span class="preprocessor">#define TCTRL_CNT0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa77d78d35024b045aeacfc2029b552c">  567</a></span><span class="preprocessor">#define DEC_ERR_A_TCTRL_CNT0_ADDR    0x22U </span><span class="comment">// Number of decoding (disparity) errors de... </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7d6467c568c827fd5ff384251f804f5">  568</a></span><span class="preprocessor">#define DEC_ERR_A_TCTRL_CNT0_MASK    0xFFU</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae16d3dd28a4e6c82c1a4b4228690b8a8">  569</a></span><span class="preprocessor">#define DEC_ERR_A_TCTRL_CNT0_POS     0U</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60bb3affb5191204b8eb55e2364a16a0">  571</a></span><span class="preprocessor">#define TCTRL_CNT1_ADDR      0x23U</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a926a75e11ac3d81423d5eccd3cc483a3">  572</a></span><span class="preprocessor">#define TCTRL_CNT1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af274b866f1a1aceac0d56cc20d536fd3">  574</a></span><span class="preprocessor">#define DEC_ERR_B_TCTRL_CNT1_ADDR    0x23U </span><span class="comment">// Number of decoding (disparity) errors de... </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73cc15f2b49f715c41a7ab8fd0810e5f">  575</a></span><span class="preprocessor">#define DEC_ERR_B_TCTRL_CNT1_MASK    0xFFU</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a989800b03915a6c38225847b3aff3fc5">  576</a></span><span class="preprocessor">#define DEC_ERR_B_TCTRL_CNT1_POS     0U</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6941a3d25caca3a552fc16ba02d3114">  578</a></span><span class="preprocessor">#define TCTRL_CNT2_ADDR      0x24U</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5b11b891013b3d02d95a3e04dd53654">  579</a></span><span class="preprocessor">#define TCTRL_CNT2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa438fe282fd20a609a782aed07f6f12">  581</a></span><span class="preprocessor">#define IDLE_ERR_TCTRL_CNT2_ADDR     0x24U </span><span class="comment">// Number of idle-word errors detected for ... </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06bbd431691c6df3e64c50c8ec39ab36">  582</a></span><span class="preprocessor">#define IDLE_ERR_TCTRL_CNT2_MASK     0xFFU</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00ae2af46de39a5f9475d2a5438b8cf8">  583</a></span><span class="preprocessor">#define IDLE_ERR_TCTRL_CNT2_POS      0U</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a487cfc8d4f16e61b49d71aec12c5ddeb">  585</a></span><span class="preprocessor">#define TCTRL_CNT3_ADDR      0x25U</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adacd133c3206c05015bcb9ca007fc6b2">  586</a></span><span class="preprocessor">#define TCTRL_CNT3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71ad8c78fee823a8e8ef95eee2ecd059">  588</a></span><span class="preprocessor">#define PKT_CNT_TCTRL_CNT3_ADDR      0x25U </span><span class="comment">// Number of received packets of a selected... </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e40c05d24c187c05f0af655f2f92ee1">  589</a></span><span class="preprocessor">#define PKT_CNT_TCTRL_CNT3_MASK      0xFFU</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a214093de45e7ef7e3200da9b520c2cd1">  590</a></span><span class="preprocessor">#define PKT_CNT_TCTRL_CNT3_POS       0U</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bd1884ef5b484e97c096ca593934eab">  592</a></span><span class="preprocessor">#define GMSL_TX0_ADDR        0x28U</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1270d617c761f613551318e5eac7b284">  593</a></span><span class="preprocessor">#define GMSL_TX0_DEFAULT     0x60U</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b2250ad1cd629e0fc254e5dbc29ec33">  595</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_TX0_ADDR      0x28U </span><span class="comment">// Enable FEC on Link A in forward directio... </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6185dbf6e31e161b067070ca2c815d76">  596</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_TX0_MASK      0x02U</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab36e89185de0d5e342851de70f1983b7">  597</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_TX0_POS       1U</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02109bca27ffd6e26545b9d6ff7fdc61">  599</a></span><span class="preprocessor">#define GMSL_TX1_ADDR        0x29U</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a488a2b25c49d70c7954774522842bd">  600</a></span><span class="preprocessor">#define GMSL_TX1_DEFAULT     0x08U</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ae7f9a9d793754ee810405fec80f781">  602</a></span><span class="preprocessor">#define ERRG_EN_A_GMSL_TX1_ADDR      0x29U </span><span class="comment">// Error generator enable for Link A (rever... </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6195cf279eedd887965d2288b9539afd">  603</a></span><span class="preprocessor">#define ERRG_EN_A_GMSL_TX1_MASK      0x10U</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7cd23f85d368018db13a78e791491956">  604</a></span><span class="preprocessor">#define ERRG_EN_A_GMSL_TX1_POS       4U</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a286d895b6d7cfd24aa1e4abb49835584">  606</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_TX1_ADDR      0x29U </span><span class="comment">// Enable link PRBS-7 generator  </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fb271fec40f5fc9b9a982f641b27778">  607</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_TX1_MASK      0x80U</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01ed81b6aa26ee2970bf15d3bff98d1c">  608</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_TX1_POS       7U</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22210594c029fb542ef69a61f99a4fcc">  610</a></span><span class="preprocessor">#define GMSL_TX2_ADDR        0x2AU</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95f5d22885b372985788bc282a6c0af8">  611</a></span><span class="preprocessor">#define GMSL_TX2_DEFAULT     0x20U</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f7383179c42acff8d118a7d3a3688a4">  613</a></span><span class="preprocessor">#define ERRG_PER_GMSL_TX2_ADDR   0x2AU </span><span class="comment">// Error generator error-distribution selec... </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad881e0d855ec0081e2510862f25b1c7d">  614</a></span><span class="preprocessor">#define ERRG_PER_GMSL_TX2_MASK   0x01U</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed4e90fb296f5345686d9c8d1778bed3">  615</a></span><span class="preprocessor">#define ERRG_PER_GMSL_TX2_POS    0U</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8121ff4f6faa6e5707b4871660b6b154">  617</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_TX2_ADDR     0x2AU </span><span class="comment">// Error generator burst-error length  </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5b9115b16eb9b3edf5af3090f003cf8">  618</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_TX2_MASK     0x0EU</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a309b719cdf006a23c17b650ab7d61ae1">  619</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_TX2_POS      1U</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a012401165f4e0a386b4c44ee0976900d">  621</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_TX2_ADDR      0x2AU </span><span class="comment">// Error generator average bit-error rate  </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05f7aef58e646391e280b9e043eafad6">  622</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_TX2_MASK      0x30U</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a608acc72792904be8b3dbf3eee0025">  623</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_TX2_POS       4U</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af72ee9655515dd409d5a71c783a1fe6e">  625</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_TX2_ADDR   0x2AU </span><span class="comment">// Number of errors to be generated  </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29a3265478d42cb758d7b90db382cf78">  626</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_TX2_MASK   0xC0U</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbf2bc9aa012c4085596884acc70e39e">  627</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_TX2_POS    6U</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a389f980180544b708b21e98cc1c4068f">  629</a></span><span class="preprocessor">#define GMSL_TX3_ADDR        0x2BU</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50fe54f9ec5e9b1d126fcd12acc3aa0b">  630</a></span><span class="preprocessor">#define GMSL_TX3_DEFAULT     0x44U</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1f21b17513899a5c4af774cf3d45908">  632</a></span><span class="preprocessor">#define RX_FEC_ACTIVE_GMSL_TX3_ADDR      0x2BU </span><span class="comment">// FEC is active  </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa956990f368a01a3d2d1a9f39cfe7f36">  633</a></span><span class="preprocessor">#define RX_FEC_ACTIVE_GMSL_TX3_MASK      0x20U</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd6a61c51cefe6276e8ce8e5ff81cb86">  634</a></span><span class="preprocessor">#define RX_FEC_ACTIVE_GMSL_TX3_POS       5U</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3620702e28070b4a99440fc569dab3aa">  636</a></span><span class="preprocessor">#define GMSL_RX0_ADDR        0x2CU</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49be03147609347bf04a8e8f140bea22">  637</a></span><span class="preprocessor">#define GMSL_RX0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0df0263938f534b5d4e9138e34c5a140">  639</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_RX0_ADDR    0x2CU </span><span class="comment">// Select the type of received packets to c... </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacdb65ee997c5d68fe0b71e62e5d7623">  640</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_RX0_MASK    0x0FU</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae21aa50ffada79e60c46df691d54b76a">  641</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_RX0_POS     0U</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91340d91c11a967341a250a2e64553af">  643</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_RX0_ADDR    0x2CU </span><span class="comment">// Select the subtype of low-bandwidth (LBW... </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e7947be6411663b6156c6ed255aecae">  644</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_RX0_MASK    0xC0U</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee6de707652a35e6824fdceea9606817">  645</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_RX0_POS     6U</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a632a6d9b11829e76e7f422f623723546">  647</a></span><span class="preprocessor">#define GMSL_RX1_ADDR        0x2DU</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12482d56cf02c994b6a6f94c7c10f82c">  648</a></span><span class="preprocessor">#define GMSL_RX1_DEFAULT     0x28U</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2d9e560607107bdc04f152a4fa67426">  650</a></span><span class="preprocessor">#define LINK_PRBS_CHK_GMSL_RX1_ADDR      0x2DU </span><span class="comment">// Enable link PRBS-7 checker  </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a425d6a818ccf8459a525b5cb606aa6">  651</a></span><span class="preprocessor">#define LINK_PRBS_CHK_GMSL_RX1_MASK      0x80U</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeaadb24aaaa828e148d64b793582dc47">  652</a></span><span class="preprocessor">#define LINK_PRBS_CHK_GMSL_RX1_POS       7U</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa955992b759c4c8d24f62bcd23867766">  654</a></span><span class="preprocessor">#define GMSL_RX3_ADDR        0x2FU</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a921e56f730debfd5d68e82d59a61c5ef">  655</a></span><span class="preprocessor">#define GMSL_RX3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb007e7902382d6d5ba2a2c08d41ed4b">  657</a></span><span class="preprocessor">#define LINK_PRBS_CHK_PAM4_GMSL_RX3_ADDR     0x2FU </span><span class="comment">// Enable link PRBS-7 checker for PAM4 mode... </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55786eb93aff86278324285e5961e8b0">  658</a></span><span class="preprocessor">#define LINK_PRBS_CHK_PAM4_GMSL_RX3_MASK     0x10U</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a606e9f1943e3f483be4ccb8873f41780">  659</a></span><span class="preprocessor">#define LINK_PRBS_CHK_PAM4_GMSL_RX3_POS      4U</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5dca89ac8e90b4510e356827e40a8fcf">  661</a></span><span class="preprocessor">#define GMSL_GPIOA_ADDR      0x30U</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36a86028314f0871f02125186cff3650">  662</a></span><span class="preprocessor">#define GMSL_GPIOA_DEFAULT   0x41U</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0ec534e7fca68db89f3e085ca266d90">  664</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_GPIOA_ADDR    0x30U </span><span class="comment">// Compensation delay multiplier for the fo... </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4942d04e707ef33cbdc9d3a099a3b3e">  665</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_GPIOA_MASK    0x3FU</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada3e7c465550bf5463f00fe213c48568">  666</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_GPIOA_POS     0U</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ed6d8687f05d5f0110fd1dbb737dda2">  668</a></span><span class="preprocessor">#define GMSL_GPIOB_ADDR      0x31U</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0da95e86543db280115cc7cdd4e4124">  669</a></span><span class="preprocessor">#define GMSL_GPIOB_DEFAULT   0x88U</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa00721a44fbdd5c081b34b645d6354f1">  671</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_GPIOB_ADDR    0x31U </span><span class="comment">// Compensation delay multiplier for the re... </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3181c3e98dede74a7fe5c5ac1649d1c6">  672</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_GPIOB_MASK    0x3FU</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fca9151a4f956f815334559f893037d">  673</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_GPIOB_POS     0U</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3bb9194ae2dbb44df0376429ad130b41">  675</a></span><span class="preprocessor">#define GPIO_TX_WNDW_GMSL_GPIOB_ADDR     0x31U </span><span class="comment">// Wait time after a GPIO transition to cre... </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa91add3d5aee97d502f72f27282e94d1">  676</a></span><span class="preprocessor">#define GPIO_TX_WNDW_GMSL_GPIOB_MASK     0xC0U</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a395ce5d4e0448ed4f7599183b72348cd">  677</a></span><span class="preprocessor">#define GPIO_TX_WNDW_GMSL_GPIOB_POS      6U</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a68bf4067d03505ece9e51862c2402c">  679</a></span><span class="preprocessor">#define CC_I2C_0_ADDR        0x40U</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a736cb03c7d248c1894fa173fd4e205e6">  680</a></span><span class="preprocessor">#define CC_I2C_0_DEFAULT     0x26U</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a148af3db4dc3339ff8522dc2e3da20f9">  682</a></span><span class="preprocessor">#define SLV_TO_CC_I2C_0_ADDR     0x40U </span><span class="comment">// I2C-to-I2C subordinate timeout setting.  </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43c92d8fa025b968f60a292c550faace">  683</a></span><span class="preprocessor">#define SLV_TO_CC_I2C_0_MASK     0x07U</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd7c3f287e48b5713d8d17f73dbe2231">  684</a></span><span class="preprocessor">#define SLV_TO_CC_I2C_0_POS      0U</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1be6e6dddc53427d4d6186fbae95adcf">  686</a></span><span class="preprocessor">#define SLV_SH_CC_I2C_0_ADDR     0x40U </span><span class="comment">// I2C-to-I2C subordinate-setup and hold-ti... </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6d0f5d9496dd19799ef82466e9ccddd">  687</a></span><span class="preprocessor">#define SLV_SH_CC_I2C_0_MASK     0x30U</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a271009ac7c4a503ab4b6dc4c68cd081e">  688</a></span><span class="preprocessor">#define SLV_SH_CC_I2C_0_POS      4U</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4dd1e33acd24560c740b52c1de9f1540">  690</a></span><span class="preprocessor">#define CC_I2C_1_ADDR        0x41U</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9838acbbb88cc4c9e143bf9f7defa9d">  691</a></span><span class="preprocessor">#define CC_I2C_1_DEFAULT     0x56U</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9f88661f71897f419d44dfb77a24186">  693</a></span><span class="preprocessor">#define MST_TO_CC_I2C_1_ADDR     0x41U </span><span class="comment">// I2C-to-I2C main timeout setting.  </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a910e16551d7e2b7e71903cb667793f73">  694</a></span><span class="preprocessor">#define MST_TO_CC_I2C_1_MASK     0x07U</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f1a0b3790310a423194ef992ab7d070">  695</a></span><span class="preprocessor">#define MST_TO_CC_I2C_1_POS      0U</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97e0f466eb6df1df0ca6d066bfef992d">  697</a></span><span class="preprocessor">#define MST_BT_CC_I2C_1_ADDR     0x41U </span><span class="comment">// I2C-to-I2C main bit rate setting.  </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a795a7157fae06140b5fb64c234e0f18b">  698</a></span><span class="preprocessor">#define MST_BT_CC_I2C_1_MASK     0x70U</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcc2799c9df84ec289b3f1518f3033b7">  699</a></span><span class="preprocessor">#define MST_BT_CC_I2C_1_POS      4U</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec3f6c5e3083f079d1805b430c1fb6bc">  701</a></span><span class="preprocessor">#define CC_I2C_2_ADDR        0x42U</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afde04d643f29ca5e88df27db358add25">  702</a></span><span class="preprocessor">#define CC_I2C_2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a143ff0fce06b640127179d50e1fb9f07">  704</a></span><span class="preprocessor">#define SRC_A_CC_I2C_2_ADDR      0x42U </span><span class="comment">// I2C address translator source A for main... </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a355d215a5d535260255e497da45fb638">  705</a></span><span class="preprocessor">#define SRC_A_CC_I2C_2_MASK      0xFEU</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a341318b4b1cabed48616493d5e79f019">  706</a></span><span class="preprocessor">#define SRC_A_CC_I2C_2_POS       1U</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a497ace970b343297edef6bddaefd2a2d">  708</a></span><span class="preprocessor">#define CC_I2C_3_ADDR        0x43U</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac532bd198aad9094a13bdee3848856a3">  709</a></span><span class="preprocessor">#define CC_I2C_3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae69c5d9077ef35c9383cd35c68d001a9">  711</a></span><span class="preprocessor">#define DST_A_CC_I2C_3_ADDR      0x43U </span><span class="comment">// I2C address translator destination A for... </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cbb0dad6d40c4ae6cfe2602cfe6a290">  712</a></span><span class="preprocessor">#define DST_A_CC_I2C_3_MASK      0xFEU</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24abdf0e2941b01f60890a6ac1e314f6">  713</a></span><span class="preprocessor">#define DST_A_CC_I2C_3_POS       1U</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a856ba7f796ba4b02f3d2574e7f57270f">  715</a></span><span class="preprocessor">#define CC_I2C_4_ADDR        0x44U</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7038413c725960385448ba2fcc73173a">  716</a></span><span class="preprocessor">#define CC_I2C_4_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f2972c9d05bbf48d3230e13436b5fd2">  718</a></span><span class="preprocessor">#define SRC_B_CC_I2C_4_ADDR      0x44U </span><span class="comment">// I2C address translator source B for main... </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadefdfb70550acba7728993f81863e19">  719</a></span><span class="preprocessor">#define SRC_B_CC_I2C_4_MASK      0xFEU</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d59842e0c310ea191df74b62f80a542">  720</a></span><span class="preprocessor">#define SRC_B_CC_I2C_4_POS       1U</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abde2f3ea5e0ed318705db45a6283be2c">  722</a></span><span class="preprocessor">#define CC_I2C_5_ADDR        0x45U</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71c0a23358da0a67b1af4ef244402794">  723</a></span><span class="preprocessor">#define CC_I2C_5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67f9cb8c1b133d6f82864f186ddab42e">  725</a></span><span class="preprocessor">#define DST_B_CC_I2C_5_ADDR      0x45U </span><span class="comment">// I2C address translator destination B for... </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55d096d75105c7117e4f76e19024a65b">  726</a></span><span class="preprocessor">#define DST_B_CC_I2C_5_MASK      0xFEU</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6b64d3032ea114fac4a042d034cc18f">  727</a></span><span class="preprocessor">#define DST_B_CC_I2C_5_POS       1U</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62be2d9c4122d831e1a4886cb3000f3c">  729</a></span><span class="preprocessor">#define CC_I2C_7_ADDR        0x47U</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a851bbf1094607479d3e6bb11c403a738">  730</a></span><span class="preprocessor">#define CC_I2C_7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0335d68dbee550e88234dd48e1852f2d">  732</a></span><span class="preprocessor">#define REM_ACK_RECVED_CC_I2C_7_ADDR     0x47U </span><span class="comment">// I2C Ack Bit for any I2C byte is received... </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36e821edc8f28b99cc92b42305a92302">  733</a></span><span class="preprocessor">#define REM_ACK_RECVED_CC_I2C_7_MASK     0x01U</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b209acfe199fe3b7b4fee54f396a797">  734</a></span><span class="preprocessor">#define REM_ACK_RECVED_CC_I2C_7_POS      0U</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42c9428aedc35c5d8e5ce20e7d0112d6">  736</a></span><span class="preprocessor">#define REM_ACK_ACKED_CC_I2C_7_ADDR      0x47U </span><span class="comment">// Inverse of the I2C Ack Bit received from... </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7919d389ac2d28991f9b63d62438dca5">  737</a></span><span class="preprocessor">#define REM_ACK_ACKED_CC_I2C_7_MASK      0x02U</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afda5c6bfcaf8177e806f62c99554b77b">  738</a></span><span class="preprocessor">#define REM_ACK_ACKED_CC_I2C_7_POS       1U</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73a4fc8f71f6029009bda100da9abc95">  740</a></span><span class="preprocessor">#define I2C_TIMED_OUT_CC_I2C_7_ADDR      0x47U </span><span class="comment">// Internal I2C-to-I2C subordinate or main ... </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af189b5744e00e8ce3cf336dc81a563d6">  741</a></span><span class="preprocessor">#define I2C_TIMED_OUT_CC_I2C_7_MASK      0x04U</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acff61f4911a9caf4ccddef02032ed50e">  742</a></span><span class="preprocessor">#define I2C_TIMED_OUT_CC_I2C_7_POS       2U</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96613387634c44c43e16550106fb7cab">  744</a></span><span class="preprocessor">#define UART_TX_OVERFLOW_CC_I2C_7_ADDR   0x47U </span><span class="comment">// Flag to indicate overflow of the UART FI... </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0897cd1684cb5f484526b38527637926">  745</a></span><span class="preprocessor">#define UART_TX_OVERFLOW_CC_I2C_7_MASK   0x40U</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3335e39b2710ca2d4a25b3e89c61d973">  746</a></span><span class="preprocessor">#define UART_TX_OVERFLOW_CC_I2C_7_POS    6U</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74879b43f0b49a649b88c483487fa2dc">  748</a></span><span class="preprocessor">#define UART_RX_OVERFLOW_CC_I2C_7_ADDR   0x47U </span><span class="comment">// Flag to indicate overflow of the UART FI... </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ae47d7ced11468c989038fccab8bf74">  749</a></span><span class="preprocessor">#define UART_RX_OVERFLOW_CC_I2C_7_MASK   0x80U</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea32aa13cec5dde0110c58abce97c283">  750</a></span><span class="preprocessor">#define UART_RX_OVERFLOW_CC_I2C_7_POS    7U</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a705fa2a91e1dc14888259cda9953aee4">  752</a></span><span class="preprocessor">#define CC_UART_0_ADDR       0x48U</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad40305540bb00d315af901f227e545f5">  753</a></span><span class="preprocessor">#define CC_UART_0_DEFAULT    0x42U</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30943c97dc7868f60a15c7d1639e819b">  755</a></span><span class="preprocessor">#define BYPASS_EN_CC_UART_0_ADDR     0x48U </span><span class="comment">// Enable UART Soft-Bypass Mode  </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6df548ba9c9c76257d431d6b7815bffb">  756</a></span><span class="preprocessor">#define BYPASS_EN_CC_UART_0_MASK     0x01U</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8623fc70f88a85435078cf1d93b7003e">  757</a></span><span class="preprocessor">#define BYPASS_EN_CC_UART_0_POS      0U</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34e57f172ca748cc6f3a9ea48a6e45ed">  759</a></span><span class="preprocessor">#define BYPASS_TO_CC_UART_0_ADDR     0x48U </span><span class="comment">// UART Soft-Bypass Timeout Duration  </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5a6930de4079e44b258ab87ea223b05">  760</a></span><span class="preprocessor">#define BYPASS_TO_CC_UART_0_MASK     0x06U</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2df3d1119dc20decfda9c3a7691ec494">  761</a></span><span class="preprocessor">#define BYPASS_TO_CC_UART_0_POS      1U</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba6aa0f62290973bdb00309bbf20ed75">  763</a></span><span class="preprocessor">#define BYPASS_DIS_PAR_CC_UART_0_ADDR    0x48U </span><span class="comment">// Selects whether or not to receive and se... </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64bf5e053d7ad57391336becb9c09198">  764</a></span><span class="preprocessor">#define BYPASS_DIS_PAR_CC_UART_0_MASK    0x08U</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ebe7035a549b0b7d415ca621f1a332b">  765</a></span><span class="preprocessor">#define BYPASS_DIS_PAR_CC_UART_0_POS     3U</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a682b17e8a8d7b462acef85aae7efa2">  767</a></span><span class="preprocessor">#define LOC_MS_EN_CC_UART_0_ADDR     0x48U </span><span class="comment">// Enables UART Bypass mode control by loca... </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab19328697b2f917e80c5d085ffedcda1">  768</a></span><span class="preprocessor">#define LOC_MS_EN_CC_UART_0_MASK     0x10U</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a363dafa2ef1a56904c7074a323e2c0e0">  769</a></span><span class="preprocessor">#define LOC_MS_EN_CC_UART_0_POS      4U</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0a24335ec8dbc89e2d70a4a5e0a44cc">  771</a></span><span class="preprocessor">#define REM_MS_EN_CC_UART_0_ADDR     0x48U </span><span class="comment">// Enables UART Bypass Mode Control by Remo... </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9cf837cd42ee873aa5f46aa035e64f9c">  772</a></span><span class="preprocessor">#define REM_MS_EN_CC_UART_0_MASK     0x20U</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a847972f54b945914fe96da4cb9474e9e">  773</a></span><span class="preprocessor">#define REM_MS_EN_CC_UART_0_POS      5U</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade0d953a4883912d261ff9036a910a47">  775</a></span><span class="preprocessor">#define CC_UART_1_ADDR       0x49U</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b158c9b53cea543e20b16f2587a0d53">  776</a></span><span class="preprocessor">#define CC_UART_1_DEFAULT    0x96U</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61651b37fd632d94896f35b4991b5116">  778</a></span><span class="preprocessor">#define BITLEN_LSB_CC_UART_1_ADDR    0x49U </span><span class="comment">// UART detected bit length, low 8 bits. De... </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a996b5a25318dc153e727db51c73dc0b6">  779</a></span><span class="preprocessor">#define BITLEN_LSB_CC_UART_1_MASK    0xFFU</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba212d7131070821584a017246f60eba">  780</a></span><span class="preprocessor">#define BITLEN_LSB_CC_UART_1_POS     0U</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae585e52cb5b3e7992348e38f5df0925b">  782</a></span><span class="preprocessor">#define CC_UART_2_ADDR       0x4AU</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1fbc3dc59e4f80b86b186d2299b86e37">  783</a></span><span class="preprocessor">#define CC_UART_2_DEFAULT    0x80U</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a779b3f1cf14ca26f52c55322ac150f7e">  785</a></span><span class="preprocessor">#define BITLEN_MSB_CC_UART_2_ADDR    0x4AU </span><span class="comment">// UART detected bit length, high 6 bits. D... </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84aac48b1cefac2baff71d4156862226">  786</a></span><span class="preprocessor">#define BITLEN_MSB_CC_UART_2_MASK    0x3FU</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a872c88c91bb819099611c3d32cbb71de">  787</a></span><span class="preprocessor">#define BITLEN_MSB_CC_UART_2_POS     0U</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6835b32130284a0c2813ce279b12c2f3">  789</a></span><span class="preprocessor">#define OUT_DELAY_CC_UART_2_ADDR     0x4AU </span><span class="comment">// UART initial output delay  </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad32690149b4166a2caa43329e156145d">  790</a></span><span class="preprocessor">#define OUT_DELAY_CC_UART_2_MASK     0xC0U</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a111002c590961d0c2f0193ab6365adeb">  791</a></span><span class="preprocessor">#define OUT_DELAY_CC_UART_2_POS      6U</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c1f6ed5fc6fa5c59db7b8415f109cf6">  793</a></span><span class="preprocessor">#define CC_I2C_PT_0_ADDR         0x4CU</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a789dd8996d38a42b60ff873b2bb87a20">  794</a></span><span class="preprocessor">#define CC_I2C_PT_0_DEFAULT      0x26U</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e8731e60145234f2387168ed3ac7eea">  796</a></span><span class="preprocessor">#define SLV_TO_PT_CC_I2C_PT_0_ADDR   0x4CU </span><span class="comment">// Pass-Through 1 and 2 I2C-to-I2C Subordin... </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1eb1e48b5dad0297cbd64826b9c0e0b9">  797</a></span><span class="preprocessor">#define SLV_TO_PT_CC_I2C_PT_0_MASK   0x07U</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08d4ce6d6cd005975d349b46a8bee409">  798</a></span><span class="preprocessor">#define SLV_TO_PT_CC_I2C_PT_0_POS    0U</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aecf78b2b6c3781aff0a4443faadadce4">  800</a></span><span class="preprocessor">#define SLV_SH_PT_CC_I2C_PT_0_ADDR   0x4CU </span><span class="comment">// Pass-Through 1 and 2 I2C-to-I2C Subordin... </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdc57abdb9a2b968307e5875efa5077b">  801</a></span><span class="preprocessor">#define SLV_SH_PT_CC_I2C_PT_0_MASK   0x30U</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03d9397e11cee83123c03a1b19f86f02">  802</a></span><span class="preprocessor">#define SLV_SH_PT_CC_I2C_PT_0_POS    4U</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6598b27cc2240ebdf52398949265f18c">  804</a></span><span class="preprocessor">#define CC_I2C_PT_1_ADDR         0x4DU</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64b9039e2f43f8e3d6ccc4f28510db45">  805</a></span><span class="preprocessor">#define CC_I2C_PT_1_DEFAULT      0x56U</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12d148073b1013cd407c5786bae48910">  807</a></span><span class="preprocessor">#define MST_TO_PT_CC_I2C_PT_1_ADDR   0x4DU </span><span class="comment">// Pass-Through 1 and 2 I2C-to-I2C Main Tim... </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a193cfcae6741c0bc4e8752a6da3cfb11">  808</a></span><span class="preprocessor">#define MST_TO_PT_CC_I2C_PT_1_MASK   0x07U</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a0f362e2ada1baa2ca8d998d09a9a46">  809</a></span><span class="preprocessor">#define MST_TO_PT_CC_I2C_PT_1_POS    0U</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affcb4138ee6f390ada7080f714fbb30d">  811</a></span><span class="preprocessor">#define MST_BT_PT_CC_I2C_PT_1_ADDR   0x4DU </span><span class="comment">// Pass-Through 1 and 2 I2C-to-I2C Main Bit... </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a8487dac9e69d0a8583616a7057154f">  812</a></span><span class="preprocessor">#define MST_BT_PT_CC_I2C_PT_1_MASK   0x70U</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3fe3829d3cf36f10d2be9963fd203848">  813</a></span><span class="preprocessor">#define MST_BT_PT_CC_I2C_PT_1_POS    4U</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a947030b69a8b3270786bfaf7587f5dba">  815</a></span><span class="preprocessor">#define CC_I2C_PT_2_ADDR         0x4EU</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af04e6ffe3bab9968be6f52c9c63fdee6">  816</a></span><span class="preprocessor">#define CC_I2C_PT_2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a521832fd19135373ebf7bcb38546fdfb">  818</a></span><span class="preprocessor">#define I2C_TIMED_OUT_1_CC_I2C_PT_2_ADDR     0x4EU </span><span class="comment">// In pass-through I2C channel 1, internal ... </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b74e1c25a11bf4373b4183264fa379d">  819</a></span><span class="preprocessor">#define I2C_TIMED_OUT_1_CC_I2C_PT_2_MASK     0x04U</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10dd784b290a98d4dddf6d611f6d9c08">  820</a></span><span class="preprocessor">#define I2C_TIMED_OUT_1_CC_I2C_PT_2_POS      2U</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8081c6e13d310d517fbfdcf0f37b6524">  822</a></span><span class="preprocessor">#define I2C_TIMED_OUT_2_CC_I2C_PT_2_ADDR     0x4EU </span><span class="comment">// In pass-through I2C channel 2, internal ... </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d418fe89f0bf5e7600d3ae64b81743e">  823</a></span><span class="preprocessor">#define I2C_TIMED_OUT_2_CC_I2C_PT_2_MASK     0x40U</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acbf890b212b74be86ef6381e5ac39d18">  824</a></span><span class="preprocessor">#define I2C_TIMED_OUT_2_CC_I2C_PT_2_POS      6U</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14b1c3bd6fbd7c24c18ed72875614a71">  826</a></span><span class="preprocessor">#define CC_UART_PT_0_ADDR        0x4FU</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a579113aa5148f7d69df494112c8f4353">  827</a></span><span class="preprocessor">#define CC_UART_PT_0_DEFAULT     0x88U</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa666efc53ba74ffb8ebc953884567a42">  829</a></span><span class="preprocessor">#define DIS_PAR_1_CC_UART_PT_0_ADDR      0x4FU </span><span class="comment">// Disable parity bit in pass-through UART ... </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a597265e18cd81a5ddb73fd2fda032d43">  830</a></span><span class="preprocessor">#define DIS_PAR_1_CC_UART_PT_0_MASK      0x04U</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92f9bf44ff5ce7cf9ae00192ac3a130e">  831</a></span><span class="preprocessor">#define DIS_PAR_1_CC_UART_PT_0_POS       2U</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a472d82e9b7d8efec660e5f0cd95ce125">  833</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_1_CC_UART_PT_0_ADDR   0x4FU </span><span class="comment">// Use the custom UART bit rate (selected b... </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6def6e06f264da8d3ac11d7ab351df41">  834</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_1_CC_UART_PT_0_MASK   0x08U</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b3a283d8f71ff46b2e622fd580e7030">  835</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_1_CC_UART_PT_0_POS    3U</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a244a85ecf5e7b60573a95e9e73712ac6">  837</a></span><span class="preprocessor">#define DIS_PAR_2_CC_UART_PT_0_ADDR      0x4FU </span><span class="comment">// Disable parity bit in pass-through UART ... </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b149fbdf60d102c2f0331397ead0d26">  838</a></span><span class="preprocessor">#define DIS_PAR_2_CC_UART_PT_0_MASK      0x40U</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d86286138a0dce97af2e3ac26e7b5f9">  839</a></span><span class="preprocessor">#define DIS_PAR_2_CC_UART_PT_0_POS       6U</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84a0408bc6f905b4d80d229ff4cd59eb">  841</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_2_CC_UART_PT_0_ADDR   0x4FU </span><span class="comment">// Use the custom UART bit rate (selected b... </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae84e6c61ac2adcf61f226d6eae2166df">  842</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_2_CC_UART_PT_0_MASK   0x80U</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d268f7e5de30004d37146c4f77fba5f">  843</a></span><span class="preprocessor">#define BITLEN_MAN_CFG_2_CC_UART_PT_0_POS    7U</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b8fb692773a60da9718cd0ceac9a2b4">  845</a></span><span class="preprocessor">#define CFGH_VIDEO_X_RX0_ADDR        0x50U</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5109e230811202e2d4fe22d7e9672d7">  846</a></span><span class="preprocessor">#define CFGH_VIDEO_X_RX0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a0b3aa01414b2e06624067e2bcc8121">  848</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_X_RX0_ADDR    0x50U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd278ed3a3f34966e8bc88163d8db468">  849</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_X_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5f3b4abb9cf98dacebfe51ceaecef8bf">  850</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_X_RX0_POS     0U</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d9ed4bf80b8e2a71af6ffb9d1ee957b">  852</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_X_RX0_ADDR      0x50U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72503f7b631e1f0616c00b00e4ef87c6">  853</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_X_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff9ea5ca67c6aac122e22338605935dd">  854</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_X_RX0_POS       7U</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6eda2ebda60ad91c7b9ec43f87243a4a">  856</a></span><span class="preprocessor">#define CFGH_VIDEO_Y_RX0_ADDR        0x51U</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33cac083ace74f068663b3377b0d65ef">  857</a></span><span class="preprocessor">#define CFGH_VIDEO_Y_RX0_DEFAULT     0x01U</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5c7d8203234764cb7489f73b49dc499">  859</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_Y_RX0_ADDR    0x51U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33821807a0b9e28b3d0b63e25ccc676e">  860</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_Y_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4a6186c9bf7bb161ceb2812af21d40b">  861</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_Y_RX0_POS     0U</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2639025ee7559f0f4a2b13dc2279fda">  863</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_Y_RX0_ADDR      0x51U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8bb8e899ed1155b7b1d84d52dfb17c22">  864</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_Y_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a495dbc9e9094974ceff30dbd57ccfc46">  865</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_Y_RX0_POS       7U</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30cd179cf81e85ad788ee8c97f818e9a">  867</a></span><span class="preprocessor">#define CFGH_VIDEO_Z_RX0_ADDR        0x52U</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5082dc4a421740470dca8312fdfd6456">  868</a></span><span class="preprocessor">#define CFGH_VIDEO_Z_RX0_DEFAULT     0x02U</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac552bb505a90f7fc23fd0f1aaf9c8695">  870</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_Z_RX0_ADDR    0x52U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb0c37c0dc17789e895469d1baff09c8">  871</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_Z_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a97dc31f7bab2e2420e70ff7bb95116">  872</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_Z_RX0_POS     0U</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af003131dfb4f778bd5728d02ba0578a0">  874</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_Z_RX0_ADDR      0x52U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfef1c2ec59716122f4747ed8ae04e31">  875</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_Z_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49a391761a74b7c485794c999516d23f">  876</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_Z_RX0_POS       7U</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0caf252300592c4c8760346663003ba9">  878</a></span><span class="preprocessor">#define CFGH_VIDEO_U_RX0_ADDR        0x53U</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04cbc92e39518df555b4b89c34d6c251">  879</a></span><span class="preprocessor">#define CFGH_VIDEO_U_RX0_DEFAULT     0x03U</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f54dfbc005c4cd3b7a71046ee2cae67">  881</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_U_RX0_ADDR    0x53U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacc0fa9f9b9986e1bb12e4690c08ec61">  882</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_U_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7cce8d81d296ba5276c35ac66063d4a">  883</a></span><span class="preprocessor">#define STR_SEL_CFGH_VIDEO_U_RX0_POS     0U</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae07387a92d4b8c43ef0fbe9623d7aa3f">  885</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_U_RX0_ADDR      0x53U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a194942005e2796df4ce380ad1b0084ae">  886</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_U_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b36643b45e3fea02d1b6ee3e5120b37">  887</a></span><span class="preprocessor">#define RX_CRC_EN_CFGH_VIDEO_U_RX0_POS       7U</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90033e8efec6a258bb6f8f6c534f8f21">  889</a></span><span class="preprocessor">#define CFGI_INFOFR_TR0_ADDR         0x60U</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe8eafa0525a23d6a00411b6407d067a">  890</a></span><span class="preprocessor">#define CFGI_INFOFR_TR0_DEFAULT      0xF0U</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9ae11b95c5ad1769e9d400cd4c2fce3">  892</a></span><span class="preprocessor">#define PRIO_CFG_CFGI_INFOFR_TR0_ADDR    0x60U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae107d527976a81a2592e313704d29105">  893</a></span><span class="preprocessor">#define PRIO_CFG_CFGI_INFOFR_TR0_MASK    0x03U</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b0869a7aa7683ad9d348da5159bb68a">  894</a></span><span class="preprocessor">#define PRIO_CFG_CFGI_INFOFR_TR0_POS     0U</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95b4b7ccf1bf2be7583200ec27a6bcf0">  896</a></span><span class="preprocessor">#define PRIO_VAL_CFGI_INFOFR_TR0_ADDR    0x60U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa817204bdbe63675e9d7747a7d251a6d">  897</a></span><span class="preprocessor">#define PRIO_VAL_CFGI_INFOFR_TR0_MASK    0x0CU</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7da2c6f6960c42d58cedb555667cdd7b">  898</a></span><span class="preprocessor">#define PRIO_VAL_CFGI_INFOFR_TR0_POS     2U</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc34846bac3731323a1d8d3e76dd0ef0">  900</a></span><span class="preprocessor">#define RX_CRC_EN_CFGI_INFOFR_TR0_ADDR   0x60U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad81b7885d08af947638c7cce046ff7bb">  901</a></span><span class="preprocessor">#define RX_CRC_EN_CFGI_INFOFR_TR0_MASK   0x40U</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25aa2688591975628cf281f2b3f48656">  902</a></span><span class="preprocessor">#define RX_CRC_EN_CFGI_INFOFR_TR0_POS    6U</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5bddaa223b9034c2e8e880ce74f32b3">  904</a></span><span class="preprocessor">#define TX_CRC_EN_CFGI_INFOFR_TR0_ADDR   0x60U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6894da8b92aea0d4ccfb17b292f091e0">  905</a></span><span class="preprocessor">#define TX_CRC_EN_CFGI_INFOFR_TR0_MASK   0x80U</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fcafd6163881530eb39de427f55f1da">  906</a></span><span class="preprocessor">#define TX_CRC_EN_CFGI_INFOFR_TR0_POS    7U</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada63774bb203c7a38ccd3393b7d568e2">  908</a></span><span class="preprocessor">#define CFGI_INFOFR_TR1_ADDR         0x61U</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebd1034ba83880d60a439584161de013">  909</a></span><span class="preprocessor">#define CFGI_INFOFR_TR1_DEFAULT      0xB0U</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5a6c0b0f9082245230f60dc85c8aebc">  911</a></span><span class="preprocessor">#define BW_VAL_CFGI_INFOFR_TR1_ADDR      0x61U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03c1769277811893d599897a644ed713">  912</a></span><span class="preprocessor">#define BW_VAL_CFGI_INFOFR_TR1_MASK      0x3FU</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd262187a1112672d291442d5969138b">  913</a></span><span class="preprocessor">#define BW_VAL_CFGI_INFOFR_TR1_POS       0U</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8331479491ed3ecdade26726579edb7f">  915</a></span><span class="preprocessor">#define BW_MULT_CFGI_INFOFR_TR1_ADDR     0x61U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5cb6642e19f3b364f0560854c1135d7">  916</a></span><span class="preprocessor">#define BW_MULT_CFGI_INFOFR_TR1_MASK     0xC0U</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24a250092c5e05dcc0ad8e0f1ee62083">  917</a></span><span class="preprocessor">#define BW_MULT_CFGI_INFOFR_TR1_POS      6U</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac83c93dad42123781c5a9769b0e4d1b0">  919</a></span><span class="preprocessor">#define CFGI_INFOFR_TR3_ADDR         0x63U</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0aa174546185a343b61baf00c85e7fe1">  920</a></span><span class="preprocessor">#define CFGI_INFOFR_TR3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b2d293ec7b02980604fceb41824aeb2">  922</a></span><span class="preprocessor">#define TX_SRC_ID_CFGI_INFOFR_TR3_ADDR   0x63U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a0df8b521c5634faa29be78ced14c10">  923</a></span><span class="preprocessor">#define TX_SRC_ID_CFGI_INFOFR_TR3_MASK   0x07U</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff9fd2ecc03ddbff9b5958c7658d7ec7">  924</a></span><span class="preprocessor">#define TX_SRC_ID_CFGI_INFOFR_TR3_POS    0U</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f3621d0fa0d3b9592e98acd91e8b640">  926</a></span><span class="preprocessor">#define CFGI_INFOFR_TR4_ADDR         0x64U</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a719f28e9fc80903f9c81ce8e12ae01f5">  927</a></span><span class="preprocessor">#define CFGI_INFOFR_TR4_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span> </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac62a91ea5a7ff63bfc831350688e57c8">  929</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGI_INFOFR_TR4_ADDR      0x64U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a766e270af7f6ae5065ea20c7546e875f">  930</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGI_INFOFR_TR4_MASK      0xFFU</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd0baed141c944aff097ef5107ec1ebb">  931</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGI_INFOFR_TR4_POS       0U</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afef54af03b2fa5106dac5228a39d09d0">  933</a></span><span class="preprocessor">#define CFGL_SPI_TR0_ADDR        0x68U</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed84b8e99a70b0f3dada2881b2d16f45">  934</a></span><span class="preprocessor">#define CFGL_SPI_TR0_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c90e10ae42afa9214576df0881130bf">  936</a></span><span class="preprocessor">#define PRIO_CFG_CFGL_SPI_TR0_ADDR   0x68U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac00498c4eda48576d657da59810265b8">  937</a></span><span class="preprocessor">#define PRIO_CFG_CFGL_SPI_TR0_MASK   0x03U</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3ed6cd06c29f6d228f80fb424e0c5ab">  938</a></span><span class="preprocessor">#define PRIO_CFG_CFGL_SPI_TR0_POS    0U</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebd2e1d0b899805426ac29173577ec80">  940</a></span><span class="preprocessor">#define PRIO_VAL_CFGL_SPI_TR0_ADDR   0x68U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0053e0251def25d26ec94bca617c4b4e">  941</a></span><span class="preprocessor">#define PRIO_VAL_CFGL_SPI_TR0_MASK   0x0CU</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad61c06d4e09035befd332d4ad1856802">  942</a></span><span class="preprocessor">#define PRIO_VAL_CFGL_SPI_TR0_POS    2U</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab90735f813489b03ce291801bd6ffea0">  944</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_SPI_TR0_ADDR      0x68U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebbacb2bd990528db4aa565627fc26ad">  945</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_SPI_TR0_MASK      0x40U</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58158706e0293475fbb244fd962261a0">  946</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_SPI_TR0_POS       6U</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3718aee7090f7e2a2c5a205dfd06d800">  948</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_SPI_TR0_ADDR      0x68U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa9695cb5dc669fffcc6c5f5af239082">  949</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_SPI_TR0_MASK      0x80U</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9eab06cc8a779ac743e23880af16d959">  950</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_SPI_TR0_POS       7U</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a684596da1a812cb1afb165b99f84a96e">  952</a></span><span class="preprocessor">#define CFGL_SPI_TR1_ADDR        0x69U</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a903c784ad428f65bdb12b278bfa98182">  953</a></span><span class="preprocessor">#define CFGL_SPI_TR1_DEFAULT     0xB0U</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a709e83fce76d47f172046cd77ec17455">  955</a></span><span class="preprocessor">#define BW_VAL_CFGL_SPI_TR1_ADDR     0x69U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad725afdac6f2db994d45dafae1b31cbd">  956</a></span><span class="preprocessor">#define BW_VAL_CFGL_SPI_TR1_MASK     0x3FU</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add289104f66e0ad5fc2ec667c3e21a4a">  957</a></span><span class="preprocessor">#define BW_VAL_CFGL_SPI_TR1_POS      0U</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a712c07c121226380c5d3322842ab20f1">  959</a></span><span class="preprocessor">#define BW_MULT_CFGL_SPI_TR1_ADDR    0x69U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f23928c8741683bdc6e18a24de34d98">  960</a></span><span class="preprocessor">#define BW_MULT_CFGL_SPI_TR1_MASK    0xC0U</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f0c705c12a4cd25d6f4708d7dc28d9b">  961</a></span><span class="preprocessor">#define BW_MULT_CFGL_SPI_TR1_POS     6U</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f59ba187cb53318111807ea583c15c6">  963</a></span><span class="preprocessor">#define CFGL_SPI_TR3_ADDR        0x6BU</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01e72b9d3557b55ddb844217da1f29ff">  964</a></span><span class="preprocessor">#define CFGL_SPI_TR3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7295491ab47a5b03d43d18727868d3cb">  966</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_SPI_TR3_ADDR      0x6BU </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d13a6f6728f2a75f769ec74b703950a">  967</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_SPI_TR3_MASK      0x07U</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab50acfbbc520623b71a4096a0e0084c7">  968</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_SPI_TR3_POS       0U</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad96500f21c740fd0efa193bd5e43290a">  970</a></span><span class="preprocessor">#define CFGL_SPI_TR4_ADDR        0x6CU</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f3573bd5cc9efb1e6b9de7a77a60d85">  971</a></span><span class="preprocessor">#define CFGL_SPI_TR4_DEFAULT     0xFFU</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78962ab6e15fc6766b40231f0c0d9c54">  973</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_SPI_TR4_ADDR     0x6CU </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63b136489f4f584e5c0c71a0127ef45a">  974</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_SPI_TR4_MASK     0xFFU</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af45e83b80d83d5481485fb494e42591e">  975</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_SPI_TR4_POS      0U</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5008df31f4d0d4e0e6eec4b8c636cbc3">  977</a></span><span class="preprocessor">#define CFGL_SPI_ARQ0_ADDR       0x6DU</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c2292f23dedd212f45e7a97c462f87d">  978</a></span><span class="preprocessor">#define CFGL_SPI_ARQ0_DEFAULT    0x98U</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a18f12a597e6e8ddcf3d0ee474e5f83">  980</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_SPI_ARQ0_ADDR      0x6DU </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e1196ead77bb2f5dbcc432b2c60671e">  981</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_SPI_ARQ0_MASK      0x04U</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9489fe90157a273cff5107ea73cc35dc">  982</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_SPI_ARQ0_POS       2U</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5af1896dbe49ae5688a62844db939f9b">  984</a></span><span class="preprocessor">#define EN_CFGL_SPI_ARQ0_ADDR    0x6DU </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae49d0fd446c0817cccf9c841fd63fe29">  985</a></span><span class="preprocessor">#define EN_CFGL_SPI_ARQ0_MASK    0x08U</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05521c5130d722f6318cee4504c440e5">  986</a></span><span class="preprocessor">#define EN_CFGL_SPI_ARQ0_POS     3U</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1495ef2fa1ed3c7203b6e4426d613200">  988</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGL_SPI_ARQ0_ADDR    0x6DU </span><span class="comment">// Select what to use as SRC_ID in transmit... </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a205739470bf4395fcce19ec21e485a1f">  989</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGL_SPI_ARQ0_MASK    0x10U</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d42bd9f5cc7e596488edfefbf52949c">  990</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGL_SPI_ARQ0_POS     4U</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dbe972ac6f2ce8c2af6bfe2b60c73c2">  992</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGL_SPI_ARQ0_ADDR      0x6DU </span><span class="comment">// Ack packet source ID checking method  </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ca4a4e804f230f5f3e5800a6e0a28e0">  993</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGL_SPI_ARQ0_MASK      0x20U</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a75ebd345ea8d73d2b8b016ad7b9e39ff">  994</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGL_SPI_ARQ0_POS       5U</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ecb0d77dcdc68a9ec08f92dddc8387b">  996</a></span><span class="preprocessor">#define CFGL_SPI_ARQ1_ADDR       0x6EU</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a737891f3b40f48504fe608e5a5290ba6">  997</a></span><span class="preprocessor">#define CFGL_SPI_ARQ1_DEFAULT    0x72U</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaca4d3eb3d5b9193def9938e4384a237">  999</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_SPI_ARQ1_ADDR    0x6EU </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90eb8de0c3f88b3b2c6972bef525f2c8"> 1000</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_SPI_ARQ1_MASK    0x01U</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2db5d313a54e6de6acdc59ad7a730290"> 1001</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_SPI_ARQ1_POS     0U</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a259bd7af313b984e4503103d6e4c451f"> 1003</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_SPI_ARQ1_ADDR    0x6EU </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7192a5132ca0b73e488d8269ea2da5a1"> 1004</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_SPI_ARQ1_MASK    0x02U</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2adb2511e17d7c691f8812a475c758c0"> 1005</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_SPI_ARQ1_POS     1U</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afad849cd73e66013eaee8a8a9393b680"> 1007</a></span><span class="preprocessor">#define MAX_RT_CFGL_SPI_ARQ1_ADDR    0x6EU </span><span class="comment">// Maximum retransmit limit.  </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5cc60b1e2fa69dcc8cf63969d454609"> 1008</a></span><span class="preprocessor">#define MAX_RT_CFGL_SPI_ARQ1_MASK    0x70U</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2fe57e9c192fe5f67d097d8e3634d26"> 1009</a></span><span class="preprocessor">#define MAX_RT_CFGL_SPI_ARQ1_POS     4U</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a361693f1db26cb326db856cfa2bf6ef3"> 1011</a></span><span class="preprocessor">#define CFGL_SPI_ARQ2_ADDR       0x6FU</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3f1fe5a2817b5ad87af130a82796cc8"> 1012</a></span><span class="preprocessor">#define CFGL_SPI_ARQ2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a738921d522e31e273316ad35c3bd814e"> 1014</a></span><span class="preprocessor">#define RT_CNT_CFGL_SPI_ARQ2_ADDR    0x6FU </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa28c978416d6ee2f2d707a39af575932"> 1015</a></span><span class="preprocessor">#define RT_CNT_CFGL_SPI_ARQ2_MASK    0x7FU</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f58a77f94fa18802c462125ca4692ad"> 1016</a></span><span class="preprocessor">#define RT_CNT_CFGL_SPI_ARQ2_POS     0U</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc45bb4f8d605c494378f26965c4d83f"> 1018</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_SPI_ARQ2_ADDR    0x6FU </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31f52eca96e0fd314664ecae42e16b95"> 1019</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_SPI_ARQ2_MASK    0x80U</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0fa06d5a4cd41bde0436940626146529"> 1020</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_SPI_ARQ2_POS     7U</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64f0bee87dce0c83655d89023516d95d"> 1022</a></span><span class="preprocessor">#define CFGC_CC_TR0_ADDR         0x70U</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a852faee429c094f548f4263b50746e41"> 1023</a></span><span class="preprocessor">#define CFGC_CC_TR0_DEFAULT      0xF0U</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bc6547b628c172269395365f63538a1"> 1025</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_CC_TR0_ADDR    0x70U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9f1ea34f7371d37ff2686d12737a80f"> 1026</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_CC_TR0_MASK    0x03U</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b83d8380d2df67f562b6785740b0360"> 1027</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_CC_TR0_POS     0U</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a666a107c5d2b3b0d0e1fd6f0f138b2b4"> 1029</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_CC_TR0_ADDR    0x70U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a51daaa2fe745dcf75acdc2fea48cbb"> 1030</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_CC_TR0_MASK    0x0CU</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac455af20997e74c8add5ac7ac0a21a8f"> 1031</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_CC_TR0_POS     2U</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8c4942b0715efa5f857ef706b0d7ef9"> 1033</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_CC_TR0_ADDR   0x70U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96d811716f47e7ff660ca8d2fa039590"> 1034</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_CC_TR0_MASK   0x40U</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29348ab4ddc2692ea02691821fc3955a"> 1035</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_CC_TR0_POS    6U</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab204d7730863f523e36fea96d2bf75cb"> 1037</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_CC_TR0_ADDR   0x70U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2649f70351addeabe8aa6dd433fba1e6"> 1038</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_CC_TR0_MASK   0x80U</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ea96260bfd4236d9524d37ef7513120"> 1039</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_CC_TR0_POS    7U</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3684582d396e89aab1cfc631b794d034"> 1041</a></span><span class="preprocessor">#define CFGC_CC_TR1_ADDR         0x71U</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55dc07ceaf1b13fb7b78468ab446890d"> 1042</a></span><span class="preprocessor">#define CFGC_CC_TR1_DEFAULT      0xB0U</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb0a33e2911ac44f261c1b1586d1cd1d"> 1044</a></span><span class="preprocessor">#define BW_VAL_CFGC_CC_TR1_ADDR      0x71U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19fa2fa9a5d75d04b7e9b8d7d4e9d763"> 1045</a></span><span class="preprocessor">#define BW_VAL_CFGC_CC_TR1_MASK      0x3FU</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a054fe4ae30bc1dfd9eb58c2272b47b1f"> 1046</a></span><span class="preprocessor">#define BW_VAL_CFGC_CC_TR1_POS       0U</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65d1bca3756a4b76cfa020e099bc036e"> 1048</a></span><span class="preprocessor">#define BW_MULT_CFGC_CC_TR1_ADDR     0x71U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f412cef02568c9c6f989ac136caaebd"> 1049</a></span><span class="preprocessor">#define BW_MULT_CFGC_CC_TR1_MASK     0xC0U</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2feb8e642fbbc31f6598e8b16b1cbce2"> 1050</a></span><span class="preprocessor">#define BW_MULT_CFGC_CC_TR1_POS      6U</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0db88bc781e446be95b462d8c0731c1"> 1052</a></span><span class="preprocessor">#define CFGC_CC_TR3_ADDR         0x73U</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ac15218a391ea5bd6082aea5e142623"> 1053</a></span><span class="preprocessor">#define CFGC_CC_TR3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a400522eeb3e024b02bb543ea332811db"> 1055</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_CC_TR3_ADDR   0x73U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b623818d05a95b7839bccf4cb40f1e7"> 1056</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_CC_TR3_MASK   0x07U</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16766c8572897473b5b4698860b8b1fe"> 1057</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_CC_TR3_POS    0U</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0f9009b5c32422f947d4a02ef83e58f"> 1059</a></span><span class="preprocessor">#define CFGC_CC_TR4_ADDR         0x74U</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a801e7dd5a6390d00a72fcb8ccd64d704"> 1060</a></span><span class="preprocessor">#define CFGC_CC_TR4_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1e4279f5d3384e04f342b980ec59ef6"> 1062</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_CC_TR4_ADDR      0x74U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d0c466673d412221185ef127d3b8b53"> 1063</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_CC_TR4_MASK      0xFFU</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad69c8c741290b9df685854ea23ba4085"> 1064</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_CC_TR4_POS       0U</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a470d8ca95b9257938098b222caee08db"> 1066</a></span><span class="preprocessor">#define CFGC_CC_ARQ0_ADDR        0x75U</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bb297d1c2625ad723b33974d5ede66c"> 1067</a></span><span class="preprocessor">#define CFGC_CC_ARQ0_DEFAULT     0x98U</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7da6e12a60d952e05a860fda17d6988"> 1069</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_CC_ARQ0_ADDR   0x75U </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92e867907a45b2d232c0cb90ca758871"> 1070</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_CC_ARQ0_MASK   0x04U</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5587a911089e065cf63648da2072877"> 1071</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_CC_ARQ0_POS    2U</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba3ba53b04f8a9d77c02c28957a30ced"> 1073</a></span><span class="preprocessor">#define EN_CFGC_CC_ARQ0_ADDR     0x75U </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae188bdd9fa4015df49477b9e88f460ea"> 1074</a></span><span class="preprocessor">#define EN_CFGC_CC_ARQ0_MASK     0x08U</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0584bfb7fd8ae810cb311c5b798df3a1"> 1075</a></span><span class="preprocessor">#define EN_CFGC_CC_ARQ0_POS      3U</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64dcef60cf6b5362197b95b559276ec9"> 1077</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_CC_ARQ0_ADDR     0x75U </span><span class="comment">// Select what to use as SRC_ID in transmit... </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a521efe9cddef06074166b440f774b689"> 1078</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_CC_ARQ0_MASK     0x10U</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3fa4f16d918bd342386ec6399dc60cb"> 1079</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_CC_ARQ0_POS      4U</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab996bff15ba8e375a402559511b1832a"> 1081</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_CC_ARQ0_ADDR   0x75U </span><span class="comment">// Ack packet source ID checking method  </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64b12c5a03041780ee143c8fc36e3e4b"> 1082</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_CC_ARQ0_MASK   0x20U</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4611a2e7189ec483bd95252b9312498"> 1083</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_CC_ARQ0_POS    5U</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c0623889e82991bfc4bbf6fa0cbb3f8"> 1085</a></span><span class="preprocessor">#define CFGC_CC_ARQ1_ADDR        0x76U</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7854fa5ff4e3d0a2675ca82b0b8338de"> 1086</a></span><span class="preprocessor">#define CFGC_CC_ARQ1_DEFAULT     0x72U</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30c185e6b0d2d018266b35427833e2d7"> 1088</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_CC_ARQ1_ADDR     0x76U </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0157d519815a24a10800bbe85d62bfbd"> 1089</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_CC_ARQ1_MASK     0x01U</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5379a12f12c4d3d73db2be71be03a998"> 1090</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_CC_ARQ1_POS      0U</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1bafe507b729d425c8ca806d28ac42c"> 1092</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_CC_ARQ1_ADDR     0x76U </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd2af50355fee95b6d8afe69f3341d4b"> 1093</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_CC_ARQ1_MASK     0x02U</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61b594fc206ac79edaf71eefbddf2dd1"> 1094</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_CC_ARQ1_POS      1U</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af76c7d9b230712ab688d28731bf15bb1"> 1096</a></span><span class="preprocessor">#define MAX_RT_CFGC_CC_ARQ1_ADDR     0x76U </span><span class="comment">// Maximum retransmit limit.  </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba26d49d7c7f2108ffa8ea8ed32b10ef"> 1097</a></span><span class="preprocessor">#define MAX_RT_CFGC_CC_ARQ1_MASK     0x70U</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1bb9fe341721c3dd31057838735198d8"> 1098</a></span><span class="preprocessor">#define MAX_RT_CFGC_CC_ARQ1_POS      4U</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ef802fec8826001ca84f66012c2d996"> 1100</a></span><span class="preprocessor">#define CFGC_CC_ARQ2_ADDR        0x77U</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ca0ea15c5943c0c44f38ae546852cb0"> 1101</a></span><span class="preprocessor">#define CFGC_CC_ARQ2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a88b3c3b675e93f70bffe5add3c8637"> 1103</a></span><span class="preprocessor">#define RT_CNT_CFGC_CC_ARQ2_ADDR     0x77U </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52176f9fd80255e60c991eb6148745b7"> 1104</a></span><span class="preprocessor">#define RT_CNT_CFGC_CC_ARQ2_MASK     0x7FU</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6988179bd59396f670798807a9b1d2e6"> 1105</a></span><span class="preprocessor">#define RT_CNT_CFGC_CC_ARQ2_POS      0U</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span> </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6efe8c77fd08b33c452792c8500039d3"> 1107</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_CC_ARQ2_ADDR     0x77U </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab925ef724ec612d4d7e980d4a8db30de"> 1108</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_CC_ARQ2_MASK     0x80U</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8de3e3dbe2eec33c3b63ae7ba8e982b"> 1109</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_CC_ARQ2_POS      7U</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b437bcc6f948f7a5005c9893af0b78b"> 1111</a></span><span class="preprocessor">#define CFGL_GPIO_TR0_ADDR       0x78U</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7841dea9e41c3fc0941e536b76be8a3"> 1112</a></span><span class="preprocessor">#define CFGL_GPIO_TR0_DEFAULT    0xF0U</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3575a5adf786f387c695107ce36b2e82"> 1114</a></span><span class="preprocessor">#define PRIO_CFG_CFGL_GPIO_TR0_ADDR      0x78U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a137b058b08f9fd6f3f49427b3dfb2369"> 1115</a></span><span class="preprocessor">#define PRIO_CFG_CFGL_GPIO_TR0_MASK      0x03U</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c08a5aad0b7ff17c66b1bd75264ea45"> 1116</a></span><span class="preprocessor">#define PRIO_CFG_CFGL_GPIO_TR0_POS       0U</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10de476df0db41c84ea78504f2d325d4"> 1118</a></span><span class="preprocessor">#define PRIO_VAL_CFGL_GPIO_TR0_ADDR      0x78U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01cc3716c4fb67263be4b494be410549"> 1119</a></span><span class="preprocessor">#define PRIO_VAL_CFGL_GPIO_TR0_MASK      0x0CU</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b3f2f01db500d55e1b2c3484eb50ef3"> 1120</a></span><span class="preprocessor">#define PRIO_VAL_CFGL_GPIO_TR0_POS       2U</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6d603bc2b03adc5ec4f59915d92d416"> 1122</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_GPIO_TR0_ADDR     0x78U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afefa739db1df926618df27794413f307"> 1123</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_GPIO_TR0_MASK     0x40U</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ef628a1f4a5b628a2a53ed3cdd36a70"> 1124</a></span><span class="preprocessor">#define RX_CRC_EN_CFGL_GPIO_TR0_POS      6U</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span> </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76e72691d7029567b21a40f2c4d65189"> 1126</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_GPIO_TR0_ADDR     0x78U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4fe31f525d6a81fd2b57db7ae68bb7de"> 1127</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_GPIO_TR0_MASK     0x80U</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef50488fc3686dd7e977a41aaab9bbf2"> 1128</a></span><span class="preprocessor">#define TX_CRC_EN_CFGL_GPIO_TR0_POS      7U</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0b11ba19677a93fd7946dfc8d5bc25c"> 1130</a></span><span class="preprocessor">#define CFGL_GPIO_TR1_ADDR       0x79U</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acbd902a5e0c933a6176280e7626c4b4c"> 1131</a></span><span class="preprocessor">#define CFGL_GPIO_TR1_DEFAULT    0xB0U</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61065ebafd92bdb382bc273777d29e18"> 1133</a></span><span class="preprocessor">#define BW_VAL_CFGL_GPIO_TR1_ADDR    0x79U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b8e7b5e1ae525e273c8e9d56c5e04c5"> 1134</a></span><span class="preprocessor">#define BW_VAL_CFGL_GPIO_TR1_MASK    0x3FU</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaafb28613a02e3c0db9b3bc587c97bc6"> 1135</a></span><span class="preprocessor">#define BW_VAL_CFGL_GPIO_TR1_POS     0U</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3279c235e3d42b85cf0508f2f5fab2b5"> 1137</a></span><span class="preprocessor">#define BW_MULT_CFGL_GPIO_TR1_ADDR   0x79U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee125d1f87507e21be5deae74815984e"> 1138</a></span><span class="preprocessor">#define BW_MULT_CFGL_GPIO_TR1_MASK   0xC0U</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90e7579612c0018cbbe8bb2d78d7cb03"> 1139</a></span><span class="preprocessor">#define BW_MULT_CFGL_GPIO_TR1_POS    6U</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c50b4c90163448461f15c6cba9100de"> 1141</a></span><span class="preprocessor">#define CFGL_GPIO_TR3_ADDR       0x7BU</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa2d6ce6da98ab8dba97b90f9949c429"> 1142</a></span><span class="preprocessor">#define CFGL_GPIO_TR3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ac887602f15e00dbfc089935297f614"> 1144</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_GPIO_TR3_ADDR     0x7BU </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0974ac34a14ec198849dcc42baa725ce"> 1145</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_GPIO_TR3_MASK     0x07U</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a949a89b898c73f9ee3957b90ac87d1"> 1146</a></span><span class="preprocessor">#define TX_SRC_ID_CFGL_GPIO_TR3_POS      0U</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span> </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf6b11a01215266b3329de05c025b79d"> 1148</a></span><span class="preprocessor">#define CFGL_GPIO_TR4_ADDR       0x7CU</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80d09e0b8aa455ba3db99548f5e9f63f"> 1149</a></span><span class="preprocessor">#define CFGL_GPIO_TR4_DEFAULT    0xFFU</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81b7a1277a97ae3ac29d7494f75c4af5"> 1151</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_GPIO_TR4_ADDR    0x7CU </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6804eda9f3b4403d2e4c3ab3625fec6f"> 1152</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_GPIO_TR4_MASK    0xFFU</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a907899aa5fe4d64d5a6d62dec1af56d2"> 1153</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGL_GPIO_TR4_POS     0U</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51e41c04e199d4cb19059053be348b92"> 1155</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ0_ADDR      0x7DU</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae77d3dab016bc906e133000610fc591d"> 1156</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ0_DEFAULT   0x98U</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b4b3004fbd025621cd721454ae18275"> 1158</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_GPIO_ARQ0_ADDR     0x7DU </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36f68962be77f1383972d6c5abf1d296"> 1159</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_GPIO_ARQ0_MASK     0x04U</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd59d094e9c0027217102996cca8d3e7"> 1160</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGL_GPIO_ARQ0_POS      2U</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa44100c297b17f77d50d9bb7f5a77737"> 1162</a></span><span class="preprocessor">#define EN_CFGL_GPIO_ARQ0_ADDR   0x7DU </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a22f43e882dbbfcef9824d00fb06e2c"> 1163</a></span><span class="preprocessor">#define EN_CFGL_GPIO_ARQ0_MASK   0x08U</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26111e62a7efeaa4e137aabb69b2bb38"> 1164</a></span><span class="preprocessor">#define EN_CFGL_GPIO_ARQ0_POS    3U</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa8b48c050853a1979e427ced44cbeaef"> 1166</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGL_GPIO_ARQ0_ADDR   0x7DU </span><span class="comment">// Select what to use as SRC_ID in transmit... </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8c4701ab63a5778844fd761b5bc8dd9"> 1167</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGL_GPIO_ARQ0_MASK   0x10U</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64f973c6e40a5e35e7fa3aebdbd2157a"> 1168</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGL_GPIO_ARQ0_POS    4U</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af57ef5861b52156978fe5413141f9bbc"> 1170</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGL_GPIO_ARQ0_ADDR     0x7DU </span><span class="comment">// Ack packet source ID checking method  </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3388c967b375b198c572b055ba01323e"> 1171</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGL_GPIO_ARQ0_MASK     0x20U</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a299e136674e8cde7ead3025ca6c0e847"> 1172</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGL_GPIO_ARQ0_POS      5U</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc7f6ec240ea22cec8b85b49055219ed"> 1174</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ1_ADDR      0x7EU</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e7b62b5ac58bd90e045ee7c9b76398b"> 1175</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ1_DEFAULT   0x72U</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8400e68da90a5c863646512739d848fe"> 1177</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_GPIO_ARQ1_ADDR   0x7EU </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30e9f9c95262874cd2625144f684fa49"> 1178</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_GPIO_ARQ1_MASK   0x01U</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ed0212437d196d007a3b985f3e9f867"> 1179</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGL_GPIO_ARQ1_POS    0U</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c264327c7b4f552e1b0832a0fbf0b63"> 1181</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_GPIO_ARQ1_ADDR   0x7EU </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acda4ccf8aa3e7d570cff7dec10964582"> 1182</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_GPIO_ARQ1_MASK   0x02U</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9dffe69cfbc8dd1aa0f710fd421b34a"> 1183</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGL_GPIO_ARQ1_POS    1U</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2267369652e485c1026db81f75be35bb"> 1185</a></span><span class="preprocessor">#define MAX_RT_CFGL_GPIO_ARQ1_ADDR   0x7EU </span><span class="comment">// Maximum retransmit limit.  </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a260ecdae5a3a108d70f0a6ceeb5e1f8f"> 1186</a></span><span class="preprocessor">#define MAX_RT_CFGL_GPIO_ARQ1_MASK   0x70U</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a932e4f0dc15c3380382c6d90244773be"> 1187</a></span><span class="preprocessor">#define MAX_RT_CFGL_GPIO_ARQ1_POS    4U</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a589e6e9bf78139267951f10b3023f857"> 1189</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ2_ADDR      0x7FU</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdc15e245373f3de8fec2b259c317b5c"> 1190</a></span><span class="preprocessor">#define CFGL_GPIO_ARQ2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a48505a83734ae8e0d413946c65667e"> 1192</a></span><span class="preprocessor">#define RT_CNT_CFGL_GPIO_ARQ2_ADDR   0x7FU </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada80897058dd07265da91d5f6b483fbc"> 1193</a></span><span class="preprocessor">#define RT_CNT_CFGL_GPIO_ARQ2_MASK   0x7FU</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae0fea2b667b1fcefb70c32f52e9c802"> 1194</a></span><span class="preprocessor">#define RT_CNT_CFGL_GPIO_ARQ2_POS    0U</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8016f79681994626aa2d6a561080a6f9"> 1196</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_GPIO_ARQ2_ADDR   0x7FU </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a498217f46bd8eaa03ab1ccff3fe73f52"> 1197</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_GPIO_ARQ2_MASK   0x80U</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac96f17399d015ee42159f525578cd304"> 1198</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGL_GPIO_ARQ2_POS    7U</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ad9eb158af8631d54dc980d7414406f"> 1200</a></span><span class="preprocessor">#define CFGC_IIC_X_TR0_ADDR      0x80U</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa10104a1c35631643884ad184844929b"> 1201</a></span><span class="preprocessor">#define CFGC_IIC_X_TR0_DEFAULT   0xF0U</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a57dd959c95fc004b7947e4474cb3c487"> 1203</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_IIC_X_TR0_ADDR     0x80U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0071b10717f364f7802724aca7e577f2"> 1204</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_IIC_X_TR0_MASK     0x03U</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d7adb4fcae6b218b8cda784e8bc813e"> 1205</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_IIC_X_TR0_POS      0U</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37d058b1fc87e2423721864976090381"> 1207</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_IIC_X_TR0_ADDR     0x80U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa08587b7bcdcda4f51efb0b0d57f8db6"> 1208</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_IIC_X_TR0_MASK     0x0CU</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8baf0da23dacd3e80e4cb97975af3a4e"> 1209</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_IIC_X_TR0_POS      2U</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d9041f90df04f6566f6eb1d32fd4b9c"> 1211</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_IIC_X_TR0_ADDR    0x80U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a829355514725c7a7adb9846561d37149"> 1212</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_IIC_X_TR0_MASK    0x40U</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a452632b75e33ce8e480f21f357ca7b1a"> 1213</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_IIC_X_TR0_POS     6U</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71170f2a2cae2e5cd7076dfe15462287"> 1215</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_IIC_X_TR0_ADDR    0x80U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60b52f7a8cbaf66e191c21ef200c53af"> 1216</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_IIC_X_TR0_MASK    0x80U</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f75c472c6d245530cee14f2436619a9"> 1217</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_IIC_X_TR0_POS     7U</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64c9051536d14e69eb101dfa2c6531ea"> 1219</a></span><span class="preprocessor">#define CFGC_IIC_X_TR1_ADDR      0x81U</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64bd222fbb72d68af51dd0777343ca3a"> 1220</a></span><span class="preprocessor">#define CFGC_IIC_X_TR1_DEFAULT   0xB0U</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afc833e4ed6826f6c53300aba2c9a51cc"> 1222</a></span><span class="preprocessor">#define BW_VAL_CFGC_IIC_X_TR1_ADDR   0x81U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6185824be5f741eee2ec3353ab1cecd3"> 1223</a></span><span class="preprocessor">#define BW_VAL_CFGC_IIC_X_TR1_MASK   0x3FU</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa356ec2bb86ce39902532838245e4a5"> 1224</a></span><span class="preprocessor">#define BW_VAL_CFGC_IIC_X_TR1_POS    0U</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47046a5c4c4557877f15123dd3927500"> 1226</a></span><span class="preprocessor">#define BW_MULT_CFGC_IIC_X_TR1_ADDR      0x81U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aabbb59cdb112405aedb533da07612faf"> 1227</a></span><span class="preprocessor">#define BW_MULT_CFGC_IIC_X_TR1_MASK      0xC0U</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab246d754f1185c4831780b609eb0ea2c"> 1228</a></span><span class="preprocessor">#define BW_MULT_CFGC_IIC_X_TR1_POS       6U</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e97694c0ba465a2f5087dd1a19b3a67"> 1230</a></span><span class="preprocessor">#define CFGC_IIC_X_TR3_ADDR      0x83U</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae99bd49a905178decff2db5c81d6bcef"> 1231</a></span><span class="preprocessor">#define CFGC_IIC_X_TR3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1efd86df6bcca480c30dc3e6c21f7c8c"> 1233</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_IIC_X_TR3_ADDR    0x83U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2730da8e684b7e7d4d26a3e3434af48b"> 1234</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_IIC_X_TR3_MASK    0x07U</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d2fd8f5aa73f5667c1e3f3e067a5e19"> 1235</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_IIC_X_TR3_POS     0U</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92e7783c3b7e3650eb384bc820db11fb"> 1237</a></span><span class="preprocessor">#define CFGC_IIC_X_TR4_ADDR      0x84U</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9b631fef98885feb6ca08537d8a6a0c"> 1238</a></span><span class="preprocessor">#define CFGC_IIC_X_TR4_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab621742d44ecc5da9c8b298906c35d7a"> 1240</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_IIC_X_TR4_ADDR   0x84U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6875e0ca826ac3b62ad7ae6cd06ea268"> 1241</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_IIC_X_TR4_MASK   0xFFU</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4024291fac574ffba833720c4d926601"> 1242</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_IIC_X_TR4_POS    0U</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acecf35c14936dbf686c6933d0849c728"> 1244</a></span><span class="preprocessor">#define CFGC_IIC_X_ARQ0_ADDR         0x85U</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9faf3d64a5da2846a8c790f1120322b2"> 1245</a></span><span class="preprocessor">#define CFGC_IIC_X_ARQ0_DEFAULT      0x98U</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2524437b96428dcf16049a0b820828f0"> 1247</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_IIC_X_ARQ0_ADDR    0x85U </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a41a649c045078f59c5943870a09ba8"> 1248</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_IIC_X_ARQ0_MASK    0x04U</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad240ef73d5ef425843f700e9fbb6a91b"> 1249</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_IIC_X_ARQ0_POS     2U</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98ed121ec474f99d2a789d3f7b401043"> 1251</a></span><span class="preprocessor">#define EN_CFGC_IIC_X_ARQ0_ADDR      0x85U </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8776018d49349378874a04a95967420c"> 1252</a></span><span class="preprocessor">#define EN_CFGC_IIC_X_ARQ0_MASK      0x08U</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac08af8353834caac18e50449f6a24f5c"> 1253</a></span><span class="preprocessor">#define EN_CFGC_IIC_X_ARQ0_POS       3U</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98969c9294b77a2ee36b68ba3d00b633"> 1255</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_IIC_X_ARQ0_ADDR      0x85U </span><span class="comment">// Select what to use as SRC_ID in transmit... </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d3c323d529d1371cc7924289e4b23a1"> 1256</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_IIC_X_ARQ0_MASK      0x10U</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a642e9fdb0d65b848c1173047d70c144c"> 1257</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_IIC_X_ARQ0_POS       4U</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aced14ae08c02ff59049dadb0651ac95c"> 1259</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_IIC_X_ARQ0_ADDR    0x85U </span><span class="comment">// Ack packet source ID checking method  </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a087c60015324a04a1738a8e3e539238a"> 1260</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_IIC_X_ARQ0_MASK    0x20U</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c70f84151fc6c09805e1d26074c1e85"> 1261</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_IIC_X_ARQ0_POS     5U</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span> </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0beecf7bd5b7794dca1252c587c05812"> 1263</a></span><span class="preprocessor">#define CFGC_IIC_X_ARQ1_ADDR         0x86U</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07197eaa4a96359d710230e6f3ac8ff5"> 1264</a></span><span class="preprocessor">#define CFGC_IIC_X_ARQ1_DEFAULT      0x72U</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c464b331075ac4648c0bba43f884c28"> 1266</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_IIC_X_ARQ1_ADDR      0x86U </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb1f17f0012522190e83a03ed924871b"> 1267</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_IIC_X_ARQ1_MASK      0x01U</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9de96f19c23196d676f7ee736f4adc5"> 1268</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_IIC_X_ARQ1_POS       0U</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1672c125b901db0cbed18b04ca3040a0"> 1270</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_IIC_X_ARQ1_ADDR      0x86U </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0d6e1c6cc5b1178de0258f551a75b2b"> 1271</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_IIC_X_ARQ1_MASK      0x02U</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3f1161da099471a08ed81600efe397c"> 1272</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_IIC_X_ARQ1_POS       1U</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a833799b99b31f060391759ccb773aef4"> 1274</a></span><span class="preprocessor">#define MAX_RT_CFGC_IIC_X_ARQ1_ADDR      0x86U </span><span class="comment">// Maximum retransmit limit.  </span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6866f6a3017cdad00c73671cb778982"> 1275</a></span><span class="preprocessor">#define MAX_RT_CFGC_IIC_X_ARQ1_MASK      0x70U</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2574e31b82cdba44e2303c80c33c30c"> 1276</a></span><span class="preprocessor">#define MAX_RT_CFGC_IIC_X_ARQ1_POS       4U</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeab3dc15678ab7f514fd82d8bdb956e8"> 1278</a></span><span class="preprocessor">#define CFGC_IIC_X_ARQ2_ADDR         0x87U</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f974907b7219de28c7cbdee8de686ae"> 1279</a></span><span class="preprocessor">#define CFGC_IIC_X_ARQ2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9030de0940c58326129c44ee25ed7602"> 1281</a></span><span class="preprocessor">#define RT_CNT_CFGC_IIC_X_ARQ2_ADDR      0x87U </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad10672c6159bb544657b0eb7e7e20be4"> 1282</a></span><span class="preprocessor">#define RT_CNT_CFGC_IIC_X_ARQ2_MASK      0x7FU</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7058bc514e0d8041b42c437d02ce07c4"> 1283</a></span><span class="preprocessor">#define RT_CNT_CFGC_IIC_X_ARQ2_POS       0U</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3650193e2742cce3bccb37f715c88444"> 1285</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_IIC_X_ARQ2_ADDR      0x87U </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a288e042f02e8fe4e444d658b9e591962"> 1286</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_IIC_X_ARQ2_MASK      0x80U</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1bd8b47530150b3dd62ac6f7c57f4f84"> 1287</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_IIC_X_ARQ2_POS       7U</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac23de16148e5959cece9cad587444f32"> 1289</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR0_ADDR      0x88U</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3642e237e9b128e76acb0b050301716"> 1290</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR0_DEFAULT   0xF0U</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abeb049305fa4c6bd71acf97781c81a07"> 1292</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_IIC_Y_TR0_ADDR     0x88U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07d70cee6ce067a106a410516b402b6d"> 1293</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_IIC_Y_TR0_MASK     0x03U</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2cfd23ce39bf000428c4dbdac3aebd9"> 1294</a></span><span class="preprocessor">#define PRIO_CFG_CFGC_IIC_Y_TR0_POS      0U</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af427441aa19ff5700f2c71c6e13a1370"> 1296</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_IIC_Y_TR0_ADDR     0x88U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61678476a49da59d9cc236f63784852a"> 1297</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_IIC_Y_TR0_MASK     0x0CU</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a893b9f8280601a8604c963c555be6842"> 1298</a></span><span class="preprocessor">#define PRIO_VAL_CFGC_IIC_Y_TR0_POS      2U</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a56814073f165a1dd47d607e617aea678"> 1300</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_IIC_Y_TR0_ADDR    0x88U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e58fdf6b663aa976e65db98b773ac81"> 1301</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_IIC_Y_TR0_MASK    0x40U</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a935175335d622a4906c65ccd67c1ec"> 1302</a></span><span class="preprocessor">#define RX_CRC_EN_CFGC_IIC_Y_TR0_POS     6U</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a603ca8bdf8a89cfe5cf49a9e2376387e"> 1304</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_IIC_Y_TR0_ADDR    0x88U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab809791f289af09757f1a19673e23587"> 1305</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_IIC_Y_TR0_MASK    0x80U</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03e8c36acc0ac12f9ff095cbee70bc0d"> 1306</a></span><span class="preprocessor">#define TX_CRC_EN_CFGC_IIC_Y_TR0_POS     7U</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span> </div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22606bc53f53ee3342b21f6996899904"> 1308</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR1_ADDR      0x89U</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaa47b1e863c4a3cef532b2e7f4afcaf"> 1309</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR1_DEFAULT   0xB0U</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af8583f0a8a011af555ad05fa68dc5443"> 1311</a></span><span class="preprocessor">#define BW_VAL_CFGC_IIC_Y_TR1_ADDR   0x89U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2abb93d78d9bbd9e46f0394eefc4b2e5"> 1312</a></span><span class="preprocessor">#define BW_VAL_CFGC_IIC_Y_TR1_MASK   0x3FU</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40b7e82a04bc13cc9524b281e267422c"> 1313</a></span><span class="preprocessor">#define BW_VAL_CFGC_IIC_Y_TR1_POS    0U</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed92075555f345f46bdc0faee60fd3d7"> 1315</a></span><span class="preprocessor">#define BW_MULT_CFGC_IIC_Y_TR1_ADDR      0x89U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3b34c5c038765b40535a23e1a73942e"> 1316</a></span><span class="preprocessor">#define BW_MULT_CFGC_IIC_Y_TR1_MASK      0xC0U</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef74f8da4dac898186ee287f691b4afa"> 1317</a></span><span class="preprocessor">#define BW_MULT_CFGC_IIC_Y_TR1_POS       6U</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8af53be9d4bd724acfbf8223c70a7ce8"> 1319</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR3_ADDR      0x8BU</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aefb959fd0832172747ca43098d6a6e85"> 1320</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9738eac62e5b50262307fa42814d8cb7"> 1322</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_IIC_Y_TR3_ADDR    0x8BU </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a188c85d6afdea08380a63b77315311a4"> 1323</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_IIC_Y_TR3_MASK    0x07U</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69bac293282a4d1ef4cc9709ea0f910c"> 1324</a></span><span class="preprocessor">#define TX_SRC_ID_CFGC_IIC_Y_TR3_POS     0U</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6404104ddb8e31432a5aedd18e99e792"> 1326</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR4_ADDR      0x8CU</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac713c6edf52818914d6b2ca5c58bfe40"> 1327</a></span><span class="preprocessor">#define CFGC_IIC_Y_TR4_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1dec150dfeac1ee3622c02a5968332a3"> 1329</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_IIC_Y_TR4_ADDR   0x8CU </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad57bb834cc9c208b441e472c1fb9aa5e"> 1330</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_IIC_Y_TR4_MASK   0xFFU</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1beda13a92156501aeb8fbce16aa4bd0"> 1331</a></span><span class="preprocessor">#define RX_SRC_SEL_CFGC_IIC_Y_TR4_POS    0U</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span> </div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d0c0423eed3387800e061b88f466404"> 1333</a></span><span class="preprocessor">#define CFGC_IIC_Y_ARQ0_ADDR         0x8DU</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2be705cc538bd521266a9e70922af728"> 1334</a></span><span class="preprocessor">#define CFGC_IIC_Y_ARQ0_DEFAULT      0x98U</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64a32e0fb793b1d13193c065e9b21c11"> 1336</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_IIC_Y_ARQ0_ADDR    0x8DU </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67f1abeccad0fcb30fd408681910d9ea"> 1337</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_IIC_Y_ARQ0_MASK    0x04U</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4316c6bfe44635552b1988bbeac7f687"> 1338</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_CFGC_IIC_Y_ARQ0_POS     2U</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a109c9a1fd8807a78aa6f03fb71164356"> 1340</a></span><span class="preprocessor">#define EN_CFGC_IIC_Y_ARQ0_ADDR      0x8DU </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85e25b595314252273b3d110ee29eeec"> 1341</a></span><span class="preprocessor">#define EN_CFGC_IIC_Y_ARQ0_MASK      0x08U</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30041b2d22e1dafa2029e56279e45752"> 1342</a></span><span class="preprocessor">#define EN_CFGC_IIC_Y_ARQ0_POS       3U</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae33ded26a43d88dad06550733138e103"> 1344</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_IIC_Y_ARQ0_ADDR      0x8DU </span><span class="comment">// Select what to use as SRC_ID in transmit... </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e4dfa10111966e2d3b56a8b28eaa9c3"> 1345</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_IIC_Y_ARQ0_MASK      0x10U</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c414a37fc1726977d272ed1c43c2dad"> 1346</a></span><span class="preprocessor">#define ACK_SRC_ID_CFGC_IIC_Y_ARQ0_POS       4U</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span> </div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac801b7924fdaa2ae0410faa4185f0c38"> 1348</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_IIC_Y_ARQ0_ADDR    0x8DU </span><span class="comment">// Ack packet source ID checking method  </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0730e75ce648b249b8495d1970f47fe"> 1349</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_IIC_Y_ARQ0_MASK    0x20U</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1e522198a7b0b66c8ed4835bfa25230"> 1350</a></span><span class="preprocessor">#define MATCH_SRC_ID_CFGC_IIC_Y_ARQ0_POS     5U</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade5f3edd1db634eb82432d31351b0852"> 1352</a></span><span class="preprocessor">#define CFGC_IIC_Y_ARQ1_ADDR         0x8EU</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c741bbeda2fb1d232f3729804205fef"> 1353</a></span><span class="preprocessor">#define CFGC_IIC_Y_ARQ1_DEFAULT      0x72U</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe30b7b7bb17fc7c23885c0a55c4b070"> 1355</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_IIC_Y_ARQ1_ADDR      0x8EU </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a53ee35ea7a6c26e5bd0d74665be89a19"> 1356</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_IIC_Y_ARQ1_MASK      0x01U</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5bbf92f9ecce8e8caacc054e535c650"> 1357</a></span><span class="preprocessor">#define RT_CNT_OEN_CFGC_IIC_Y_ARQ1_POS       0U</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34b116a487212c4f5f272e09715c356a"> 1359</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_IIC_Y_ARQ1_ADDR      0x8EU </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99833ebc2a30f568095c464d7c27ab88"> 1360</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_IIC_Y_ARQ1_MASK      0x02U</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a270f1638c236e42edf8429d3a6cff041"> 1361</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_CFGC_IIC_Y_ARQ1_POS       1U</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04672d4df47b74f4349ac2b238d967eb"> 1363</a></span><span class="preprocessor">#define MAX_RT_CFGC_IIC_Y_ARQ1_ADDR      0x8EU </span><span class="comment">// Maximum retransmit limit.  </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f1628e6062207a6a138aa392866922f"> 1364</a></span><span class="preprocessor">#define MAX_RT_CFGC_IIC_Y_ARQ1_MASK      0x70U</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89d4c6291bed9c9c191765d3d2f47d31"> 1365</a></span><span class="preprocessor">#define MAX_RT_CFGC_IIC_Y_ARQ1_POS       4U</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47b448c12ec78303d67283cb0710b7d1"> 1367</a></span><span class="preprocessor">#define CFGC_IIC_Y_ARQ2_ADDR         0x8FU</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3264cf78b409db62dc4abe72003eaa6e"> 1368</a></span><span class="preprocessor">#define CFGC_IIC_Y_ARQ2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b1f5bf9c2e9a6d4303296aa21fb5214"> 1370</a></span><span class="preprocessor">#define RT_CNT_CFGC_IIC_Y_ARQ2_ADDR      0x8FU </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0325051675f1881d5ae2b0349964dea"> 1371</a></span><span class="preprocessor">#define RT_CNT_CFGC_IIC_Y_ARQ2_MASK      0x7FU</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52de6da5a001d7a1909a1807710bd10d"> 1372</a></span><span class="preprocessor">#define RT_CNT_CFGC_IIC_Y_ARQ2_POS       0U</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span> </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7b11d60bd5be0636c90c9b7ac93710a"> 1374</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_IIC_Y_ARQ2_ADDR      0x8FU </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7e9490d2dbaf4d66bcc1eb2b190b3f3"> 1375</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_IIC_Y_ARQ2_MASK      0x80U</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a365248f20bf5a2f3180b64adac1f5cac"> 1376</a></span><span class="preprocessor">#define MAX_RT_ERR_CFGC_IIC_Y_ARQ2_POS       7U</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4247bee4b44641696ff90f9ed0f3b7bf"> 1378</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX0_ADDR      0x112U</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add55106b767af600c44059a0c4e25924"> 1379</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX0_DEFAULT   0x32U</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a516f5c709d8da51fb03b3ae12d7cfbf2"> 1381</a></span><span class="preprocessor">#define DIS_PKT_DET_VID_RX_Y_VIDEO_RX0_ADDR      0x112U </span><span class="comment">// Disable Packet Detector.  </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e06db06667e6d39c1ad1419a66f82a3"> 1382</a></span><span class="preprocessor">#define DIS_PKT_DET_VID_RX_Y_VIDEO_RX0_MASK      0x01U</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63a8c7ca4aba10760e5ef2c590ac3b2e"> 1383</a></span><span class="preprocessor">#define DIS_PKT_DET_VID_RX_Y_VIDEO_RX0_POS       0U</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac96844ae66c6c3e79cb2c36e0866bf61"> 1385</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_RX_Y_VIDEO_RX0_ADDR      0x112U </span><span class="comment">// Video-Line CRC Enable  </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5651c22daa34cb8fd8e804ce594dfd94"> 1386</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_RX_Y_VIDEO_RX0_MASK      0x02U</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a911e10ee6ce422ae82f260768fb581c5"> 1387</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_RX_Y_VIDEO_RX0_POS       1U</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d0984ca0383f3e5860c5ddc7d776893"> 1389</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_RX_Y_VIDEO_RX0_ADDR     0x112U </span><span class="comment">// Line-CRC Trigger Selection  </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdb1b4a92c5d2d415bf97109a4e11b8f"> 1390</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_RX_Y_VIDEO_RX0_MASK     0x04U</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89246b39b9fd0425b29f5119b3efac17"> 1391</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_RX_Y_VIDEO_RX0_POS      2U</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c8d327125a19e9708730bb882e7b87a"> 1393</a></span><span class="preprocessor">#define LCRC_ERR_VID_RX_Y_VIDEO_RX0_ADDR     0x112U </span><span class="comment">// Video-Line CRC Error Flag  </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acffaf83b39f24d26018bd07e89916d12"> 1394</a></span><span class="preprocessor">#define LCRC_ERR_VID_RX_Y_VIDEO_RX0_MASK     0x80U</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a043d060bb6db75f0221d30da15fb4a38"> 1395</a></span><span class="preprocessor">#define LCRC_ERR_VID_RX_Y_VIDEO_RX0_POS      7U</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d743dd42a594ebb25effa2182214a2a"> 1397</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX3_ADDR      0x115U</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa475d7b3b707b8696bbe746cb67e9564"> 1398</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX3_DEFAULT   0x40U</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span> </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd6b74f19dec186fe4718e38d44df1f1"> 1400</a></span><span class="preprocessor">#define HTRACKEN_VID_RX_Y_VIDEO_RX3_ADDR     0x115U </span><span class="comment">// HS tracking enable (disable if FSYNC = 1... </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6aa8717c101a2727e5113d80a1f62fe1"> 1401</a></span><span class="preprocessor">#define HTRACKEN_VID_RX_Y_VIDEO_RX3_MASK     0x01U</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f7c8795f156101f13ced22140df1cd5"> 1402</a></span><span class="preprocessor">#define HTRACKEN_VID_RX_Y_VIDEO_RX3_POS      0U</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afeb04455df7d7afb2246eea75d37e517"> 1404</a></span><span class="preprocessor">#define VTRACKEN_VID_RX_Y_VIDEO_RX3_ADDR     0x115U </span><span class="comment">// VS tracking enable (disable if FSYNC = 1... </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6ac255e2002dc9eae7ecebbf27fdbda"> 1405</a></span><span class="preprocessor">#define VTRACKEN_VID_RX_Y_VIDEO_RX3_MASK     0x02U</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02dc606e84db6ab58adb2aa6df759b17"> 1406</a></span><span class="preprocessor">#define VTRACKEN_VID_RX_Y_VIDEO_RX3_POS      1U</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad53b1545ae8c028f40816cee1a4ec3f1"> 1408</a></span><span class="preprocessor">#define DTRACKEN_VID_RX_Y_VIDEO_RX3_ADDR     0x115U </span><span class="comment">// DE tracking enable (disable if FSYNC = 1... </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f0dec037a7d0ee8d1788e3608be2eec"> 1409</a></span><span class="preprocessor">#define DTRACKEN_VID_RX_Y_VIDEO_RX3_MASK     0x04U</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c77b05f016d70b6ee67d38b7f180218"> 1410</a></span><span class="preprocessor">#define DTRACKEN_VID_RX_Y_VIDEO_RX3_POS      2U</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0c3359457e12e158b73b46df03ed6ec"> 1412</a></span><span class="preprocessor">#define HLOCKED_VID_RX_Y_VIDEO_RX3_ADDR      0x115U </span><span class="comment">// HS tracking locked  </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72c7c80b0966a5a9fcc092dd99860d16"> 1413</a></span><span class="preprocessor">#define HLOCKED_VID_RX_Y_VIDEO_RX3_MASK      0x08U</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd8c61f9cf0f25698afce06ca4c04805"> 1414</a></span><span class="preprocessor">#define HLOCKED_VID_RX_Y_VIDEO_RX3_POS       3U</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99e26ee8c15b54a25ba748c02c26f860"> 1416</a></span><span class="preprocessor">#define VLOCKED_VID_RX_Y_VIDEO_RX3_ADDR      0x115U </span><span class="comment">// VS tracking locked  </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1069ed518b76d63e6d847685680e9edd"> 1417</a></span><span class="preprocessor">#define VLOCKED_VID_RX_Y_VIDEO_RX3_MASK      0x10U</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77a0feb492c29fb2b8caf1754b47b100"> 1418</a></span><span class="preprocessor">#define VLOCKED_VID_RX_Y_VIDEO_RX3_POS       4U</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add7c3cad30034446dfaacea8668d98a6"> 1420</a></span><span class="preprocessor">#define DLOCKED_VID_RX_Y_VIDEO_RX3_ADDR      0x115U </span><span class="comment">// DE tracking locked  </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a786190c162d352a8e3915034240c318b"> 1421</a></span><span class="preprocessor">#define DLOCKED_VID_RX_Y_VIDEO_RX3_MASK      0x20U</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37b4ac59772f22d7335d5307b458a8c9"> 1422</a></span><span class="preprocessor">#define DLOCKED_VID_RX_Y_VIDEO_RX3_POS       5U</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55b846226af54993115d44fad48ec35d"> 1424</a></span><span class="preprocessor">#define HD_TR_MODE_VID_RX_Y_VIDEO_RX3_ADDR   0x115U </span><span class="comment">// Selects whether HS, DE tracking is fully... </span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67fad096a67f3a2e97ba1690c69ad1a4"> 1425</a></span><span class="preprocessor">#define HD_TR_MODE_VID_RX_Y_VIDEO_RX3_MASK   0x40U</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bfdeb0033eac3aaaeb0bc54f59f8221"> 1426</a></span><span class="preprocessor">#define HD_TR_MODE_VID_RX_Y_VIDEO_RX3_POS    6U</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6320f4f05957e87a9bfdda0540a0b2f"> 1428</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX6_ADDR      0x118U</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98fa2eb2a912c84a17a2b5b4ff63a1bf"> 1429</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX6_DEFAULT   0x02U</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a307826b416b0f4f9e72cdf2e6da001f1"> 1431</a></span><span class="preprocessor">#define LIM_HEART_VID_RX_Y_VIDEO_RX6_ADDR    0x118U </span><span class="comment">// Disable heartbeat during blanking. Heart... </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6798a9e9be3235d5e9f087c2b811bf8e"> 1432</a></span><span class="preprocessor">#define LIM_HEART_VID_RX_Y_VIDEO_RX6_MASK    0x08U</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77604688a7c7205614b85a9face482ea"> 1433</a></span><span class="preprocessor">#define LIM_HEART_VID_RX_Y_VIDEO_RX6_POS     3U</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7ca06c52ff01a3124548980924837a4"> 1435</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX8_ADDR      0x11AU</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff65f015c68a2661ff014f0a1b3467b3"> 1436</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX8_DEFAULT   0x02U</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21a8f6b4e43eac1558f7da7338066a72"> 1438</a></span><span class="preprocessor">#define VID_SEQ_ERR_VID_RX_Y_VIDEO_RX8_ADDR      0x11AU </span><span class="comment">// Video Rx sequence error occurred. A sequ... </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6bf9a5ab8857ea8fc15fcbb65e297632"> 1439</a></span><span class="preprocessor">#define VID_SEQ_ERR_VID_RX_Y_VIDEO_RX8_MASK      0x10U</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac02629fbf68fc2f8ef4c5b9d5ee7d759"> 1440</a></span><span class="preprocessor">#define VID_SEQ_ERR_VID_RX_Y_VIDEO_RX8_POS       4U</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span> </div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d092b1ec41d6ffdf000b4724f197e2a"> 1442</a></span><span class="preprocessor">#define VID_PKT_DET_VID_RX_Y_VIDEO_RX8_ADDR      0x11AU </span><span class="comment">// Sufficient video Rx packet throughput de... </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23fc42166f78b4ec2af931b8d46b1130"> 1443</a></span><span class="preprocessor">#define VID_PKT_DET_VID_RX_Y_VIDEO_RX8_MASK      0x20U</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af69b99a88a416aa05c615b397fa9a406"> 1444</a></span><span class="preprocessor">#define VID_PKT_DET_VID_RX_Y_VIDEO_RX8_POS       5U</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac311131d5651749e13f7e5ea625d91f3"> 1446</a></span><span class="preprocessor">#define VID_LOCK_VID_RX_Y_VIDEO_RX8_ADDR     0x11AU </span><span class="comment">// Video pipeline locked.  </span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a0c5a25e8a4aa7b310c443c3b683a00"> 1447</a></span><span class="preprocessor">#define VID_LOCK_VID_RX_Y_VIDEO_RX8_MASK     0x40U</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2d066eac9e8e79e6cef28b6abdf4420"> 1448</a></span><span class="preprocessor">#define VID_LOCK_VID_RX_Y_VIDEO_RX8_POS      6U</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a2e7717d858d3756a22099b75eb17fe"> 1450</a></span><span class="preprocessor">#define VID_BLK_LEN_ERR_VID_RX_Y_VIDEO_RX8_ADDR      0x11AU </span><span class="comment">// Video Rx video pixel data block-length e... </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3623190c27c460454ba8fd2f5be2712"> 1451</a></span><span class="preprocessor">#define VID_BLK_LEN_ERR_VID_RX_Y_VIDEO_RX8_MASK      0x80U</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac324ed069f7a453b4f2e0ee5f372660c"> 1452</a></span><span class="preprocessor">#define VID_BLK_LEN_ERR_VID_RX_Y_VIDEO_RX8_POS       7U</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e7150df33ce276e22c6656590df1489"> 1454</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX10_ADDR         0x11CU</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07ae0defef16865bd9fe22a6eb4c7454"> 1455</a></span><span class="preprocessor">#define VID_RX_Y_VIDEO_RX10_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6af6ed5fdf4c4b586e749d1b99a06449"> 1457</a></span><span class="preprocessor">#define MASK_VIDEO_DE_VID_RX_Y_VIDEO_RX10_ADDR   0x11CU </span><span class="comment">// Masks video when DE is low  </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ece60a50a2dcbd0bd471e55b7822f92"> 1458</a></span><span class="preprocessor">#define MASK_VIDEO_DE_VID_RX_Y_VIDEO_RX10_MASK   0x40U</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac99b5da8d435fbdd0c09a24c42b0d6a7"> 1459</a></span><span class="preprocessor">#define MASK_VIDEO_DE_VID_RX_Y_VIDEO_RX10_POS    6U</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span> </div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a826a41902c080329f46676f3eb329e4c"> 1461</a></span><span class="preprocessor">#define VID_OVERFLOW_VID_RX_Y_VIDEO_RX10_ADDR    0x11CU </span><span class="comment">// Sticky bit for overflow detected in vide... </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0aa7004699f8a6321258738df6df6d6d"> 1462</a></span><span class="preprocessor">#define VID_OVERFLOW_VID_RX_Y_VIDEO_RX10_MASK    0x80U</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0880af97a4c804939dcb93a7859e6bec"> 1463</a></span><span class="preprocessor">#define VID_OVERFLOW_VID_RX_Y_VIDEO_RX10_POS     7U</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cb1275490ee8af6f6e8d35f287c6599"> 1465</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX0_ADDR      0x124U</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2474ace9b635e9ab36ad23fdca661361"> 1466</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX0_DEFAULT   0x32U</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa8c39d6f9ee3297e9ac7836e11ed3866"> 1468</a></span><span class="preprocessor">#define DIS_PKT_DET_VID_RX_Z_VIDEO_RX0_ADDR      0x124U </span><span class="comment">// Disable Packet Detector.  </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14dd3ecfde872c0c13dff832860a9e2a"> 1469</a></span><span class="preprocessor">#define DIS_PKT_DET_VID_RX_Z_VIDEO_RX0_MASK      0x01U</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacbc92b347badb86980eae09036285c3"> 1470</a></span><span class="preprocessor">#define DIS_PKT_DET_VID_RX_Z_VIDEO_RX0_POS       0U</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b0e3cde40dbe8f7404a4047dfac64ff"> 1472</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_RX_Z_VIDEO_RX0_ADDR      0x124U </span><span class="comment">// Video-Line CRC Enable  </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a887454e207b74c4d0b40c7fed595224b"> 1473</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_RX_Z_VIDEO_RX0_MASK      0x02U</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8e85747cb182b0b3c0c538c2764702a"> 1474</a></span><span class="preprocessor">#define LINE_CRC_EN_VID_RX_Z_VIDEO_RX0_POS       1U</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34c88ba626edaec7307a04b08b96554c"> 1476</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_RX_Z_VIDEO_RX0_ADDR     0x124U </span><span class="comment">// Line-CRC Trigger Selection  </span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a691054de61a26eb98435af6685bb351a"> 1477</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_RX_Z_VIDEO_RX0_MASK     0x04U</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5da689a6b50c08b67a89c9eceb0fd0f9"> 1478</a></span><span class="preprocessor">#define LINE_CRC_SEL_VID_RX_Z_VIDEO_RX0_POS      2U</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36c59077a02131d0d96ab38bb07df919"> 1480</a></span><span class="preprocessor">#define LCRC_ERR_VID_RX_Z_VIDEO_RX0_ADDR     0x124U </span><span class="comment">// Video-Line CRC Error Flag  </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20f865b73767370aa7b9d820b252adf4"> 1481</a></span><span class="preprocessor">#define LCRC_ERR_VID_RX_Z_VIDEO_RX0_MASK     0x80U</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3dc5353aec9ca7869d3685038f5ccace"> 1482</a></span><span class="preprocessor">#define LCRC_ERR_VID_RX_Z_VIDEO_RX0_POS      7U</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7029c71c2953144d1ac91b8d5c91d73"> 1484</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX3_ADDR      0x127U</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a461eb4ca7bd496f81e6092ffbf9d49e2"> 1485</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX3_DEFAULT   0x40U</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ae6c258199384dbec614cd1bdbffe8c"> 1487</a></span><span class="preprocessor">#define HTRACKEN_VID_RX_Z_VIDEO_RX3_ADDR     0x127U </span><span class="comment">// HS tracking enable (disable if FSYNC = 1... </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a483c88225cd9f0dfbd80bc3031b1c49a"> 1488</a></span><span class="preprocessor">#define HTRACKEN_VID_RX_Z_VIDEO_RX3_MASK     0x01U</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc779c2ad9b0de00f17fa43ba6d2c424"> 1489</a></span><span class="preprocessor">#define HTRACKEN_VID_RX_Z_VIDEO_RX3_POS      0U</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span> </div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b7194a7d94f9445a8057b8ac1270004"> 1491</a></span><span class="preprocessor">#define VTRACKEN_VID_RX_Z_VIDEO_RX3_ADDR     0x127U </span><span class="comment">// VS tracking enable (disable if FSYNC = 1... </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59c38819b972b7be3a7e5625d5791a7e"> 1492</a></span><span class="preprocessor">#define VTRACKEN_VID_RX_Z_VIDEO_RX3_MASK     0x02U</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61bf59c4cfd4e3c341d34636a8ad2ded"> 1493</a></span><span class="preprocessor">#define VTRACKEN_VID_RX_Z_VIDEO_RX3_POS      1U</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89e5fa2e8b9e802d4d1ad7eaab9ed67d"> 1495</a></span><span class="preprocessor">#define DTRACKEN_VID_RX_Z_VIDEO_RX3_ADDR     0x127U </span><span class="comment">// DE tracking enable (disable if FSYNC = 1... </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a38f52fd1b90a6eafb3534ed3475cb75d"> 1496</a></span><span class="preprocessor">#define DTRACKEN_VID_RX_Z_VIDEO_RX3_MASK     0x04U</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab58f98a82057d6ed1b7d6580eba7b7e8"> 1497</a></span><span class="preprocessor">#define DTRACKEN_VID_RX_Z_VIDEO_RX3_POS      2U</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span> </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d0efab9c512b1490e3b2c7cc463f4e3"> 1499</a></span><span class="preprocessor">#define HLOCKED_VID_RX_Z_VIDEO_RX3_ADDR      0x127U </span><span class="comment">// HS tracking locked  </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a214f5009139f806a241ea4371a2ca25d"> 1500</a></span><span class="preprocessor">#define HLOCKED_VID_RX_Z_VIDEO_RX3_MASK      0x08U</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c662a993c94f313fc28c82dc95527e8"> 1501</a></span><span class="preprocessor">#define HLOCKED_VID_RX_Z_VIDEO_RX3_POS       3U</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span> </div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a218071f29847aaa444012d1e58b684d6"> 1503</a></span><span class="preprocessor">#define VLOCKED_VID_RX_Z_VIDEO_RX3_ADDR      0x127U </span><span class="comment">// VS tracking locked  </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ed79edc291e41e0845135cb269066dd"> 1504</a></span><span class="preprocessor">#define VLOCKED_VID_RX_Z_VIDEO_RX3_MASK      0x10U</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1bd00fe407650d589f454cc4e8555f9c"> 1505</a></span><span class="preprocessor">#define VLOCKED_VID_RX_Z_VIDEO_RX3_POS       4U</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad424dfffa8cbb3192e40a335eeb92616"> 1507</a></span><span class="preprocessor">#define DLOCKED_VID_RX_Z_VIDEO_RX3_ADDR      0x127U </span><span class="comment">// DE tracking locked  </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3899acd3a7a797a757748360d944033"> 1508</a></span><span class="preprocessor">#define DLOCKED_VID_RX_Z_VIDEO_RX3_MASK      0x20U</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0264445651361fd16f9bfe66e5c264ce"> 1509</a></span><span class="preprocessor">#define DLOCKED_VID_RX_Z_VIDEO_RX3_POS       5U</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span> </div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa093faf6a898e338cbc9db8333c78921"> 1511</a></span><span class="preprocessor">#define HD_TR_MODE_VID_RX_Z_VIDEO_RX3_ADDR   0x127U </span><span class="comment">// Selects whether HS, DE tracking is fully... </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e542a82984e572250346fa949bac253"> 1512</a></span><span class="preprocessor">#define HD_TR_MODE_VID_RX_Z_VIDEO_RX3_MASK   0x40U</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5aef25a7e4c0bda9acf963bdf827747d"> 1513</a></span><span class="preprocessor">#define HD_TR_MODE_VID_RX_Z_VIDEO_RX3_POS    6U</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span> </div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a090c5b843f30dda17b186a661692941f"> 1515</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX6_ADDR      0x12AU</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6454b71bd97c406a39fe70e0975c3c25"> 1516</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX6_DEFAULT   0x02U</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span> </div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2925cd19464a139ed3d3034ae7b0853"> 1518</a></span><span class="preprocessor">#define LIM_HEART_VID_RX_Z_VIDEO_RX6_ADDR    0x12AU </span><span class="comment">// Disable heartbeat during blanking. Heart... </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6999dd0a0cadc59dd035c328ec3b8d8a"> 1519</a></span><span class="preprocessor">#define LIM_HEART_VID_RX_Z_VIDEO_RX6_MASK    0x08U</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa1c7d6a25d0ff8269ff6f55caf5dfa3"> 1520</a></span><span class="preprocessor">#define LIM_HEART_VID_RX_Z_VIDEO_RX6_POS     3U</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59eba34e24598a9289d4821fb6cc9887"> 1522</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX8_ADDR      0x12CU</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ccf6817397b368d000e17c689462691"> 1523</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX8_DEFAULT   0x02U</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc4f4fba8d7ae8db5eef1e1c5ff4a3b7"> 1525</a></span><span class="preprocessor">#define VID_SEQ_ERR_VID_RX_Z_VIDEO_RX8_ADDR      0x12CU </span><span class="comment">// Video Rx sequence error occurred. A sequ... </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a445ec225d7168d58158abd57c8715b14"> 1526</a></span><span class="preprocessor">#define VID_SEQ_ERR_VID_RX_Z_VIDEO_RX8_MASK      0x10U</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81d7853f30fec611f91bbd78e5b2c00e"> 1527</a></span><span class="preprocessor">#define VID_SEQ_ERR_VID_RX_Z_VIDEO_RX8_POS       4U</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac4afca67b339035d1ce33688b44e1176"> 1529</a></span><span class="preprocessor">#define VID_PKT_DET_VID_RX_Z_VIDEO_RX8_ADDR      0x12CU </span><span class="comment">// Sufficient video Rx packet throughput de... </span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0da85d1a4f42d3066051ff7f143ac01"> 1530</a></span><span class="preprocessor">#define VID_PKT_DET_VID_RX_Z_VIDEO_RX8_MASK      0x20U</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c9931fa58838cb197181edb7b99b1bb"> 1531</a></span><span class="preprocessor">#define VID_PKT_DET_VID_RX_Z_VIDEO_RX8_POS       5U</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span> </div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55545651387df9fa684bbd567d4b19b6"> 1533</a></span><span class="preprocessor">#define VID_LOCK_VID_RX_Z_VIDEO_RX8_ADDR     0x12CU </span><span class="comment">// Video pipeline locked.  </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3795150f1d805f9c857606d60667429"> 1534</a></span><span class="preprocessor">#define VID_LOCK_VID_RX_Z_VIDEO_RX8_MASK     0x40U</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a666cec4e0122ad68a8d46f61432290d3"> 1535</a></span><span class="preprocessor">#define VID_LOCK_VID_RX_Z_VIDEO_RX8_POS      6U</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span> </div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15df19b96835c58f5553d73f5fbc8ff2"> 1537</a></span><span class="preprocessor">#define VID_BLK_LEN_ERR_VID_RX_Z_VIDEO_RX8_ADDR      0x12CU </span><span class="comment">// Video Rx video pixel data block-length e... </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9576c164b5a1e776e44bb1569e3a8d2c"> 1538</a></span><span class="preprocessor">#define VID_BLK_LEN_ERR_VID_RX_Z_VIDEO_RX8_MASK      0x80U</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a297b1b71d7e8270fb0c5e76d7e2eabfe"> 1539</a></span><span class="preprocessor">#define VID_BLK_LEN_ERR_VID_RX_Z_VIDEO_RX8_POS       7U</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a9824166b08b08009235b612ff30ac1"> 1541</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX10_ADDR         0x12EU</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a554247fda6e670182fe1bc085eaf08da"> 1542</a></span><span class="preprocessor">#define VID_RX_Z_VIDEO_RX10_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7cef45bd3635eefc90d7b6839ca3af8"> 1544</a></span><span class="preprocessor">#define MASK_VIDEO_DE_VID_RX_Z_VIDEO_RX10_ADDR   0x12EU </span><span class="comment">// Masks video when DE is low  </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3005fb827aa61ae8ff9fa86a7d3eadea"> 1545</a></span><span class="preprocessor">#define MASK_VIDEO_DE_VID_RX_Z_VIDEO_RX10_MASK   0x40U</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af468867cd56348c61db60887ba102589"> 1546</a></span><span class="preprocessor">#define MASK_VIDEO_DE_VID_RX_Z_VIDEO_RX10_POS    6U</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51e2465662188d5b6ef8e4f61e6a12cd"> 1548</a></span><span class="preprocessor">#define VID_OVERFLOW_VID_RX_Z_VIDEO_RX10_ADDR    0x12EU </span><span class="comment">// Sticky bit for overflow detected in vide... </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a175e245963bc1e023c43acd3fb20ab28"> 1549</a></span><span class="preprocessor">#define VID_OVERFLOW_VID_RX_Z_VIDEO_RX10_MASK    0x80U</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab93c78d14eb0c74def014925aa69dfc8"> 1550</a></span><span class="preprocessor">#define VID_OVERFLOW_VID_RX_Z_VIDEO_RX10_POS     7U</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span> </div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89fc90884a6d0a6b6be01324001b5022"> 1552</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_VIDEO_PIPE_EN_ADDR        0x160U</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f762d7c0592e7c2b9133903f5fee37c"> 1553</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_VIDEO_PIPE_EN_DEFAULT     0x03U</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c14b5539fca93bd37d84161abd617a2"> 1555</a></span><span class="preprocessor">#define VIDEO_PIPE_EN_VIDEO_PIPE_SEL_VIDEO_PIPE_EN_ADDR      0x160U </span><span class="comment">// Enables for video pipes  </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80b1e240dc35d7acfe9affd59f79055e"> 1556</a></span><span class="preprocessor">#define VIDEO_PIPE_EN_VIDEO_PIPE_SEL_VIDEO_PIPE_EN_MASK      0x03U</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad97351fd5fe978f5e327f2df6e170a35"> 1557</a></span><span class="preprocessor">#define VIDEO_PIPE_EN_VIDEO_PIPE_SEL_VIDEO_PIPE_EN_POS       0U</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5ae0a697eab34b39778294383a9b082"> 1559</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_ADDR       0x161U</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ac9395852194576a422d9f621c125ee"> 1560</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_DEFAULT    0x32U</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcd1082e3e9f9084c6de865180bf4421"> 1562</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_Y_VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_ADDR      0x161U </span><span class="comment">// Selects the incoming stream ID to receiv... </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad08cc0394bf3d4874c40990e5c0829ff"> 1563</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_Y_VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_MASK      0x07U</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29082942d8775487456200591d5f56d8"> 1564</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_Y_VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_POS       0U</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0febe274b3ff59eb57b7ff5316c73c9d"> 1566</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_Z_VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_ADDR      0x161U </span><span class="comment">// Selects the incoming stream ID to receiv... </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fcb2a9b00848e6e9733639efd42619f"> 1567</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_Z_VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_MASK      0x38U</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4d4d7bc7c6315e129caf3eb6c64fa08"> 1568</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_Z_VIDEO_PIPE_SEL_VIDEO_PIPE_SEL_POS       3U</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f6b888f1c824ccc9ca2d870e4f91c2a"> 1570</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_LINK_SEL_ADDR         0x162U</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf0a8a8d0d94143747baf15c93b342f3"> 1571</a></span><span class="preprocessor">#define VIDEO_PIPE_SEL_LINK_SEL_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span> </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeeadc788093ff1b609bab1b218929997"> 1573</a></span><span class="preprocessor">#define UART_0_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_ADDR      0x162U </span><span class="comment">// Control Channel UART Link Connection Sel... </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21261834dee48a7a98d7a2a5bb53ed83"> 1574</a></span><span class="preprocessor">#define UART_0_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_MASK      0x01U</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a659e11c4a6c96abf6672fc2b658498fc"> 1575</a></span><span class="preprocessor">#define UART_0_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_POS       0U</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span> </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a445a8a00054073d138d5b1c1870c08de"> 1577</a></span><span class="preprocessor">#define UART_1_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_ADDR      0x162U </span><span class="comment">// UART Pass-Through 1 Link Connection Sele... </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5725e1b1751758c730222ae65e9196ae"> 1578</a></span><span class="preprocessor">#define UART_1_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_MASK      0x02U</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d27ab5a9a61fc3d01ebc5f3286702f1"> 1579</a></span><span class="preprocessor">#define UART_1_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_POS       1U</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span> </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6af47527101a82361b2416395b1b3f31"> 1581</a></span><span class="preprocessor">#define UART_2_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_ADDR      0x162U </span><span class="comment">// UART Pass-Through 2 Link Connection Sele... </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfcb9771b03a49be88455949598ee87f"> 1582</a></span><span class="preprocessor">#define UART_2_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_MASK      0x04U</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0143f81a757d7f5348ce0ad2642d37a3"> 1583</a></span><span class="preprocessor">#define UART_2_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_POS       2U</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39c6c764b22f2ee617a3d1c1b951d25e"> 1585</a></span><span class="preprocessor">#define SPI_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_ADDR     0x162U </span><span class="comment">// Selects link connection for SPI Port  </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c404dad935d2368a2269c3c7a0eb1d9"> 1586</a></span><span class="preprocessor">#define SPI_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_MASK     0x08U</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ffc3122759895591b096db0d9130c23"> 1587</a></span><span class="preprocessor">#define SPI_LINK_SELECT_VIDEO_PIPE_SEL_LINK_SEL_POS      3U</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1889f2c293e31fffa43c0fb6a15c3fca"> 1589</a></span><span class="preprocessor">#define SPI_SPI_0_ADDR       0x170U</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2442315014af48c515b251d68426f23"> 1590</a></span><span class="preprocessor">#define SPI_SPI_0_DEFAULT    0x08U</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> </div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25853021032b76658988523f7f1508c8"> 1592</a></span><span class="preprocessor">#define SPI_EN_SPI_SPI_0_ADDR    0x170U </span><span class="comment">// Enable SPI channel  </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77faa5a049c6d195c8693a923fcb2c68"> 1593</a></span><span class="preprocessor">#define SPI_EN_SPI_SPI_0_MASK    0x01U</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5243407d0bdce089c23962425878d2b"> 1594</a></span><span class="preprocessor">#define SPI_EN_SPI_SPI_0_POS     0U</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span> </div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7560db4d657d2ff0728931710b3fe331"> 1596</a></span><span class="preprocessor">#define MST_SLVN_SPI_SPI_0_ADDR      0x170U </span><span class="comment">// Selects if SPI is main or subordinate  </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8017cb105c24e54ba0dec07741358ed0"> 1597</a></span><span class="preprocessor">#define MST_SLVN_SPI_SPI_0_MASK      0x02U</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a900f1d6efbf14fb02f5e78f49c61110d"> 1598</a></span><span class="preprocessor">#define MST_SLVN_SPI_SPI_0_POS       1U</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span> </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a008dfa2edc79aa33b6ebb0d0a50427cd"> 1600</a></span><span class="preprocessor">#define SPI_CC_EN_SPI_SPI_0_ADDR     0x170U </span><span class="comment">// Enable control-channel SPI bridge functi... </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4df106ce41a60cc22407fcad7620d6ed"> 1601</a></span><span class="preprocessor">#define SPI_CC_EN_SPI_SPI_0_MASK     0x04U</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b77d134e573283bececa4a6b4dee3c5"> 1602</a></span><span class="preprocessor">#define SPI_CC_EN_SPI_SPI_0_POS      2U</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff6fe96c08d67ad2a9c3c6c44bf67dce"> 1604</a></span><span class="preprocessor">#define SPI_IGNR_ID_SPI_SPI_0_ADDR   0x170U </span><span class="comment">// Selects if SPI should use or ignore head... </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a678e0dee54dcdbb7a066531fde6877d9"> 1605</a></span><span class="preprocessor">#define SPI_IGNR_ID_SPI_SPI_0_MASK   0x08U</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afdf5b811dc6ee7a5867558f81ccb4b03"> 1606</a></span><span class="preprocessor">#define SPI_IGNR_ID_SPI_SPI_0_POS    3U</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span> </div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a277158bcd5e6190a421d0ba97ec6b0"> 1608</a></span><span class="preprocessor">#define SPI_CC_TRG_ID_SPI_SPI_0_ADDR     0x170U </span><span class="comment">// ID for GMSL2 header in SPI control-chann... </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2889129fba18eac2a4692e9f0152f31e"> 1609</a></span><span class="preprocessor">#define SPI_CC_TRG_ID_SPI_SPI_0_MASK     0x30U</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae80bf8bc589a7cf7bf66ed3211019efd"> 1610</a></span><span class="preprocessor">#define SPI_CC_TRG_ID_SPI_SPI_0_POS      4U</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span> </div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a6fb5e92fc1edc5f6037177404d047c"> 1612</a></span><span class="preprocessor">#define SPI_LOC_ID_SPI_SPI_0_ADDR    0x170U </span><span class="comment">// Program to local ID if filtering packets... </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a103cc543f07b763f98f7fda7126e1a78"> 1613</a></span><span class="preprocessor">#define SPI_LOC_ID_SPI_SPI_0_MASK    0xC0U</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0217f6aee9d32b8646a744d329c19b54"> 1614</a></span><span class="preprocessor">#define SPI_LOC_ID_SPI_SPI_0_POS     6U</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span> </div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e610aa2325a39a32d520ed8a8455273"> 1616</a></span><span class="preprocessor">#define SPI_SPI_1_ADDR       0x171U</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb9ac75094b5bc3fc75f44692cdfc46b"> 1617</a></span><span class="preprocessor">#define SPI_SPI_1_DEFAULT    0x1DU</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a264ee5c7a3e41d13c990ffc3d9e95c09"> 1619</a></span><span class="preprocessor">#define SPI_BASE_PRIO_SPI_SPI_1_ADDR     0x171U </span><span class="comment">// Starting GMSL2 request priority, advance... </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5a9f45fb02ec18453c2d9a75ae21239"> 1620</a></span><span class="preprocessor">#define SPI_BASE_PRIO_SPI_SPI_1_MASK     0x03U</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e1f8f08e09d083f7a7babd80c33cf73"> 1621</a></span><span class="preprocessor">#define SPI_BASE_PRIO_SPI_SPI_1_POS      0U</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span> </div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a913d1b24ae672244a4c63e61e058edae"> 1623</a></span><span class="preprocessor">#define SPI_LOC_N_SPI_SPI_1_ADDR     0x171U </span><span class="comment">// Sets the packet size ((2N + 1) bytes) fo... </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f8a71e61c36f6a07ef551627c6bad30"> 1624</a></span><span class="preprocessor">#define SPI_LOC_N_SPI_SPI_1_MASK     0xFCU</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac317b815ff154e055cb5b815f113dce2"> 1625</a></span><span class="preprocessor">#define SPI_LOC_N_SPI_SPI_1_POS      2U</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span> </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62626b5d4fd4a6c4cf9c19481f374bf3"> 1627</a></span><span class="preprocessor">#define SPI_SPI_2_ADDR       0x172U</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a829275a94231c4030179b7a61ee3b7b3"> 1628</a></span><span class="preprocessor">#define SPI_SPI_2_DEFAULT    0x03U</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span> </div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3393c334e417908dfd04ae22873d147"> 1630</a></span><span class="preprocessor">#define SPIM_SS1_ACT_H_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Sets the polarity for SS1 when the SPI i... </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd247ff42f2d2fd7320d91b1d3c4677e"> 1631</a></span><span class="preprocessor">#define SPIM_SS1_ACT_H_SPI_SPI_2_MASK    0x01U</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d25c5ae9c93d3e64174f4ecb1ba2f59"> 1632</a></span><span class="preprocessor">#define SPIM_SS1_ACT_H_SPI_SPI_2_POS     0U</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1393c5258c8d6d3f3fcc7fb9dfc9dc2c"> 1634</a></span><span class="preprocessor">#define SPIM_SS2_ACT_H_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Sets the polarity for SS2 when the SPI i... </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d323562b64860b40c43045734b5b43c"> 1635</a></span><span class="preprocessor">#define SPIM_SS2_ACT_H_SPI_SPI_2_MASK    0x02U</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af435ce47da8604e07b0c605d162e6293"> 1636</a></span><span class="preprocessor">#define SPIM_SS2_ACT_H_SPI_SPI_2_POS     1U</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7dca26d46bbf4055b4625212a4619663"> 1638</a></span><span class="preprocessor">#define SPI_MOD3_SPI_SPI_2_ADDR      0x172U </span><span class="comment">// Selects SPI mode 0 or 3.  </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc0aac72715f85e232ad788c7e34a2b5"> 1639</a></span><span class="preprocessor">#define SPI_MOD3_SPI_SPI_2_MASK      0x04U</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c5572bf2ef512df9ef857eecee765b9"> 1640</a></span><span class="preprocessor">#define SPI_MOD3_SPI_SPI_2_POS       2U</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0917b4b3df2d59c12651a4140dba700"> 1642</a></span><span class="preprocessor">#define SPI_MOD3_F_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Allows the supression of an extra SCK pr... </span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b554cbb5e6cdb984dd04317c9eb678a"> 1643</a></span><span class="preprocessor">#define SPI_MOD3_F_SPI_SPI_2_MASK    0x08U</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a779cdc63f572297badfbbbe95be8debe"> 1644</a></span><span class="preprocessor">#define SPI_MOD3_F_SPI_SPI_2_POS     3U</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span> </div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a020d705e2d42dd0e3b3caf99737075ca"> 1646</a></span><span class="preprocessor">#define FULL_SCK_SETUP_SPI_SPI_2_ADDR    0x172U </span><span class="comment">// Sample MISO after half- or full-SCK peri... </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06365779327ff9340499f88da42b56d4"> 1647</a></span><span class="preprocessor">#define FULL_SCK_SETUP_SPI_SPI_2_MASK    0x10U</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5bc10b6a10d587d4004f2246ce4da2f"> 1648</a></span><span class="preprocessor">#define FULL_SCK_SETUP_SPI_SPI_2_POS     4U</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7224fec6edcd83d9721432d5ef44f7e6"> 1650</a></span><span class="preprocessor">#define REQ_HOLD_OFF_SPI_SPI_2_ADDR      0x172U </span><span class="comment">// Hold off transmitting data across GMSL l... </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac736613630a1b36a5e8d96d65a003b6"> 1651</a></span><span class="preprocessor">#define REQ_HOLD_OFF_SPI_SPI_2_MASK      0xE0U</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52ad8c9daf2ce382996170c0daf569e2"> 1652</a></span><span class="preprocessor">#define REQ_HOLD_OFF_SPI_SPI_2_POS       5U</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afbea94d20474ca92bb0992ae9692fbef"> 1654</a></span><span class="preprocessor">#define SPI_SPI_3_ADDR       0x173U</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7500067de9f7a1a4c51f6067b0eacfc9"> 1655</a></span><span class="preprocessor">#define SPI_SPI_3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98dbe60926c4e55cfdabc333b27ba830"> 1657</a></span><span class="preprocessor">#define SPIM_SS_DLY_CLKS_SPI_SPI_3_ADDR      0x173U </span><span class="comment">// ​​​​​​​Number of 300MHz clocks to delay ... </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afdfffcb1ae5b6c5d1e6edbfd3054e921"> 1658</a></span><span class="preprocessor">#define SPIM_SS_DLY_CLKS_SPI_SPI_3_MASK      0xFFU</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4eac133ef87c0a9f3ea58098e3aec6de"> 1659</a></span><span class="preprocessor">#define SPIM_SS_DLY_CLKS_SPI_SPI_3_POS       0U</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5dd54bf975d20a88cfb98856f24442e4"> 1661</a></span><span class="preprocessor">#define SPI_SPI_4_ADDR       0x174U</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e402ece810b2d5f19694ec1da0f3ed6"> 1662</a></span><span class="preprocessor">#define SPI_SPI_4_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7d4acde08d6844657a299d6322897f0"> 1664</a></span><span class="preprocessor">#define SPIM_SCK_LO_CLKS_SPI_SPI_4_ADDR      0x174U </span><span class="comment">// Number of 300MHz clocks for SCK low time... </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31cf44d14d7427927f754509ad4fb677"> 1665</a></span><span class="preprocessor">#define SPIM_SCK_LO_CLKS_SPI_SPI_4_MASK      0xFFU</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf43085ed4942c22800545c8540ebee5"> 1666</a></span><span class="preprocessor">#define SPIM_SCK_LO_CLKS_SPI_SPI_4_POS       0U</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82c0b215eb01716767ccc79533536c1b"> 1668</a></span><span class="preprocessor">#define SPI_SPI_5_ADDR       0x175U</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d56ae5812bd096bed84d33e6d07cec4"> 1669</a></span><span class="preprocessor">#define SPI_SPI_5_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span> </div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad47a0b94909b9b59213fbc4965ab6b80"> 1671</a></span><span class="preprocessor">#define SPIM_SCK_HI_CLKS_SPI_SPI_5_ADDR      0x175U </span><span class="comment">// Number of 300MHz clocks for SCK high tim... </span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5edb1e0675c9a05a6eb095ae8da7a31f"> 1672</a></span><span class="preprocessor">#define SPIM_SCK_HI_CLKS_SPI_SPI_5_MASK      0xFFU</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc7c34dcd50c6ec3a72b24137d954479"> 1673</a></span><span class="preprocessor">#define SPIM_SCK_HI_CLKS_SPI_SPI_5_POS       0U</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a431a1329a6b0ae4b8d4590543f1a91b7"> 1675</a></span><span class="preprocessor">#define SPI_SPI_6_ADDR       0x176U</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada485bff54b1277934969d2658562c8b"> 1676</a></span><span class="preprocessor">#define SPI_SPI_6_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span> </div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18508f3329734f75861cae8f8d7066a2"> 1678</a></span><span class="preprocessor">#define RWN_IO_EN_SPI_SPI_6_ADDR     0x176U </span><span class="comment">// Enable GPIO for use as RO input for cont... </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98493db31345facb90e3ae0b9860d2df"> 1679</a></span><span class="preprocessor">#define RWN_IO_EN_SPI_SPI_6_MASK     0x01U</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af945a1ed2945b853efbf52d737f8b745"> 1680</a></span><span class="preprocessor">#define RWN_IO_EN_SPI_SPI_6_POS      0U</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01ac702d8ebf397d684358fa75c8d963"> 1682</a></span><span class="preprocessor">#define BNE_IO_EN_SPI_SPI_6_ADDR     0x176U </span><span class="comment">// Enable GPIO for use as BNE output for SP... </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0eb0df562b54aade98e1a11526dd6ad6"> 1683</a></span><span class="preprocessor">#define BNE_IO_EN_SPI_SPI_6_MASK     0x02U</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24c5e3ac86614d1873e7c209b222a0db"> 1684</a></span><span class="preprocessor">#define BNE_IO_EN_SPI_SPI_6_POS      1U</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ab8490fbede1ba9202e905cbe821893"> 1686</a></span><span class="preprocessor">#define SS_IO_EN_1_SPI_SPI_6_ADDR    0x176U </span><span class="comment">// Enable GPIO for use as Subordinate Selec... </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95d952690ff9fc2d32980ba9a5473cad"> 1687</a></span><span class="preprocessor">#define SS_IO_EN_1_SPI_SPI_6_MASK    0x04U</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e04a614e4cd86d045ddb7a9290f3ef8"> 1688</a></span><span class="preprocessor">#define SS_IO_EN_1_SPI_SPI_6_POS     2U</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42a4598a6277d49f26dd754b9d8cafec"> 1690</a></span><span class="preprocessor">#define SS_IO_EN_2_SPI_SPI_6_ADDR    0x176U </span><span class="comment">// Enable GPIO for use as Subordinate Selec... </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1888e527e0e7d3313a860b29f263bca"> 1691</a></span><span class="preprocessor">#define SS_IO_EN_2_SPI_SPI_6_MASK    0x08U</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54f7a6ae7ecc349a22a76fa25524d6d6"> 1692</a></span><span class="preprocessor">#define SS_IO_EN_2_SPI_SPI_6_POS     3U</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6e1d9b84a8f9b26e2865fb200e19a5c"> 1694</a></span><span class="preprocessor">#define SPIS_RWN_SPI_SPI_6_ADDR      0x176U </span><span class="comment">// Alternate GPU control register to use fo... </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab038948aaf0f88f6a20179b6b5c96590"> 1695</a></span><span class="preprocessor">#define SPIS_RWN_SPI_SPI_6_MASK      0x10U</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff315e5dea1ea468ebae8d0db3d6b8f3"> 1696</a></span><span class="preprocessor">#define SPIS_RWN_SPI_SPI_6_POS       4U</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58ee31deee6fc599888adc9409c979d5"> 1698</a></span><span class="preprocessor">#define BNE_SPI_SPI_6_ADDR   0x176U </span><span class="comment">// Alternate GPU status register to use for... </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42f466a99095b4ed89464dc1c21947a9"> 1699</a></span><span class="preprocessor">#define BNE_SPI_SPI_6_MASK   0x20U</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e20c35f5a0a587686046c7103eb21e8"> 1700</a></span><span class="preprocessor">#define BNE_SPI_SPI_6_POS    5U</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span> </div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23ccc10353051727a4e264a32844db0d"> 1702</a></span><span class="preprocessor">#define SPI_SPI_7_ADDR       0x177U</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2403abea6355891d976a4fc840c24ad"> 1703</a></span><span class="preprocessor">#define SPI_SPI_7_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span> </div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a782c8f61b3135cfa427d1a8e76da418f"> 1705</a></span><span class="preprocessor">#define SPIS_BYTE_CNT_SPI_SPI_7_ADDR     0x177U </span><span class="comment">// Number of SPI data bytes available for r... </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14168bd9e723e959d2e8d3e1d5f6c1bd"> 1706</a></span><span class="preprocessor">#define SPIS_BYTE_CNT_SPI_SPI_7_MASK     0x1FU</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba6e43130915ba9da7fdf23a1c080c53"> 1707</a></span><span class="preprocessor">#define SPIS_BYTE_CNT_SPI_SPI_7_POS      0U</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span> </div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58dc3b43acf0e2bfdb86d54391ba1338"> 1709</a></span><span class="preprocessor">#define RO_ALT_SPI_SPI_7_ADDR    0x177U </span><span class="comment">// When set to 1, use the alternative pin f... </span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76ed0ef3cc66106ae56bb16fddcb526b"> 1710</a></span><span class="preprocessor">#define RO_ALT_SPI_SPI_7_MASK    0x20U</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90c7a9f402b93b25776692644cd5cb08"> 1711</a></span><span class="preprocessor">#define RO_ALT_SPI_SPI_7_POS     5U</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a9e48f72acd4f22acb4fe18f5085130"> 1713</a></span><span class="preprocessor">#define SPI_TX_OVRFLW_SPI_SPI_7_ADDR     0x177U </span><span class="comment">// SPI Tx buffer overflow flag  </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbac19cfbb587dd07d0f8a48e95cbcd0"> 1714</a></span><span class="preprocessor">#define SPI_TX_OVRFLW_SPI_SPI_7_MASK     0x40U</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa360ab51802eef0b09be19302369a172"> 1715</a></span><span class="preprocessor">#define SPI_TX_OVRFLW_SPI_SPI_7_POS      6U</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span> </div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6fb06d948ede1074a31e2823ef3acc9"> 1717</a></span><span class="preprocessor">#define SPI_RX_OVRFLW_SPI_SPI_7_ADDR     0x177U </span><span class="comment">// SPI Rx buffer overflow flag  </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7415a31ecddfe3d6612c43afb62298f"> 1718</a></span><span class="preprocessor">#define SPI_RX_OVRFLW_SPI_SPI_7_MASK     0x80U</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af44a01866f0f02f456ed8945ec98c5df"> 1719</a></span><span class="preprocessor">#define SPI_RX_OVRFLW_SPI_SPI_7_POS      7U</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0180a8f1bf7742cc2256416870af9326"> 1721</a></span><span class="preprocessor">#define SPI_SPI_8_ADDR       0x178U</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a607f540f1e625bcf3e8da28dfad3ab41"> 1722</a></span><span class="preprocessor">#define SPI_SPI_8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span> </div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0eb5575e7a39c8d1c2e9e646441ce604"> 1724</a></span><span class="preprocessor">#define REQ_HOLD_OFF_TO_SPI_SPI_8_ADDR   0x178U </span><span class="comment">// Timeout delay (in 100nS increments) for ... </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80cb16f5bc015b160ed2051e6192731d"> 1725</a></span><span class="preprocessor">#define REQ_HOLD_OFF_TO_SPI_SPI_8_MASK   0xFFU</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3825bedcb50183df09bff31a27a69323"> 1726</a></span><span class="preprocessor">#define REQ_HOLD_OFF_TO_SPI_SPI_8_POS    0U</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span> </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0fd2c5e6a9ecec34cdff89c7a052665d"> 1728</a></span><span class="preprocessor">#define WM_WM_0_ADDR         0x190U</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ebc4a0d8d14066a06631e05c432e718"> 1729</a></span><span class="preprocessor">#define WM_WM_0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span> </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a794e0a3691cc5c2f7ecdb5dabe20c091"> 1731</a></span><span class="preprocessor">#define WM_EN_WM_WM_0_ADDR   0x190U </span><span class="comment">// Watermark Enable  </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b5f6ae854de6fdeca3c2657941cc408"> 1732</a></span><span class="preprocessor">#define WM_EN_WM_WM_0_MASK   0x01U</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9a4f7cb04499de1cf87326c613e2a1d"> 1733</a></span><span class="preprocessor">#define WM_EN_WM_WM_0_POS    0U</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3ff8e2ab5120251958457b7d85ca7f6"> 1735</a></span><span class="preprocessor">#define WM_DET_WM_WM_0_ADDR      0x190U </span><span class="comment">// Watermark Detection/Generation  </span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affc2fe4b3e50a4a8dddb72115ef17727"> 1736</a></span><span class="preprocessor">#define WM_DET_WM_WM_0_MASK      0x0CU</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49ebd1c48c50ead9c4937181e36a5c3b"> 1737</a></span><span class="preprocessor">#define WM_DET_WM_WM_0_POS       2U</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed788edd99f3128c50ca99f94998e52b"> 1739</a></span><span class="preprocessor">#define WM_MODE_WM_WM_0_ADDR     0x190U </span><span class="comment">// Watermark Mode  </span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3844707516687e60d46243414ba032d"> 1740</a></span><span class="preprocessor">#define WM_MODE_WM_WM_0_MASK     0x70U</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6182d8c580bba195a82783f401d20de9"> 1741</a></span><span class="preprocessor">#define WM_MODE_WM_WM_0_POS      4U</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span> </div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7218bbb03ac5e1cc50d1d7eaef4e2d3e"> 1743</a></span><span class="preprocessor">#define WM_LEN_WM_WM_0_ADDR      0x190U </span><span class="comment">// Watermark Length  </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1159a62d49c5299d8a234827d1e09a49"> 1744</a></span><span class="preprocessor">#define WM_LEN_WM_WM_0_MASK      0x80U</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abaaa39a503a031adc3ec705375816255"> 1745</a></span><span class="preprocessor">#define WM_LEN_WM_WM_0_POS       7U</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7675aee533ca8718bcf59886db34e54"> 1747</a></span><span class="preprocessor">#define WM_WM_2_ADDR         0x192U</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88ce95c4ed46c4592b96bfcec8e8988c"> 1748</a></span><span class="preprocessor">#define WM_WM_2_DEFAULT      0x50U</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bf5f57fced151ada42127664f140cf7"> 1750</a></span><span class="preprocessor">#define WM_NPFILT_WM_WM_2_ADDR   0x192U </span><span class="comment">// Phase accumulator terminal count  </span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d35c86dd9f54a35c2dab288ebd1e1b8"> 1751</a></span><span class="preprocessor">#define WM_NPFILT_WM_WM_2_MASK   0x03U</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00f26a6bfa3cc18e0123f54d2ebb9ffe"> 1752</a></span><span class="preprocessor">#define WM_NPFILT_WM_WM_2_POS    0U</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24b9106c999eb2e21e3512008eaf1484"> 1754</a></span><span class="preprocessor">#define VSYNCPOL_WM_WM_2_ADDR    0x192U </span><span class="comment">// VS Polarity  </span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abedacc53170f00c6659af4eacc079079"> 1755</a></span><span class="preprocessor">#define VSYNCPOL_WM_WM_2_MASK    0x04U</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae38c04a07dcdd07a623b920ddc878e2e"> 1756</a></span><span class="preprocessor">#define VSYNCPOL_WM_WM_2_POS     2U</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span> </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae97de7bcf43255a29d987a28b9a64d24"> 1758</a></span><span class="preprocessor">#define HSYNCPOL_WM_WM_2_ADDR    0x192U </span><span class="comment">// HS Polarity  </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d33489eeb1ad0beeeea04cb61220e11"> 1759</a></span><span class="preprocessor">#define HSYNCPOL_WM_WM_2_MASK    0x08U</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9edc6697cc8d077c5c4ad4f63279f0b9"> 1760</a></span><span class="preprocessor">#define HSYNCPOL_WM_WM_2_POS     3U</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46699f4700f2fa30fee70ba546b99054"> 1762</a></span><span class="preprocessor">#define WM_WM_4_ADDR         0x194U</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa632a8d1ac22487ccdc312b2416b4c53"> 1763</a></span><span class="preprocessor">#define WM_WM_4_DEFAULT      0x10U</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span> </div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51c9752d49588537fbe903fd7f077fb3"> 1765</a></span><span class="preprocessor">#define WM_MASKMODE_WM_WM_4_ADDR     0x194U </span><span class="comment">// Sets watermark video mask behavior for t... </span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ebce686a85485c732d5ea8e71e85671"> 1766</a></span><span class="preprocessor">#define WM_MASKMODE_WM_WM_4_MASK     0x03U</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac94c831703d9e6c7ef65521d0518c1af"> 1767</a></span><span class="preprocessor">#define WM_MASKMODE_WM_WM_4_POS      0U</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span> </div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0210c92861722cb28261c4f01678247"> 1769</a></span><span class="preprocessor">#define WM_WM_5_ADDR         0x195U</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a565b3614624ad6097344296ea16a1e0b"> 1770</a></span><span class="preprocessor">#define WM_WM_5_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f413d4c23c4fb4b6a00a2ed02122ca7"> 1772</a></span><span class="preprocessor">#define WM_ERROR_WM_WM_5_ADDR    0x195U </span><span class="comment">// Live value of active-high watermark erro... </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4753da19d37d58ceb8f426e62c61bc75"> 1773</a></span><span class="preprocessor">#define WM_ERROR_WM_WM_5_MASK    0x01U</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca152766c94417a65f7d03dbac544ecc"> 1774</a></span><span class="preprocessor">#define WM_ERROR_WM_WM_5_POS     0U</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e23ddee00ede0a182a49699a291ac84"> 1776</a></span><span class="preprocessor">#define WM_DETOUT_WM_WM_5_ADDR   0x195U </span><span class="comment">// Live value of frame-based detection outp... </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52988f9ba9ec113038e50381c2cd1976"> 1777</a></span><span class="preprocessor">#define WM_DETOUT_WM_WM_5_MASK   0x02U</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7dfed04932b34b6922b126ff65b12b2"> 1778</a></span><span class="preprocessor">#define WM_DETOUT_WM_WM_5_POS    1U</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c79897474ee82d200e2f02bcc70eebd"> 1780</a></span><span class="preprocessor">#define WM_WM_6_ADDR         0x196U</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29f320ec58b495e857507fa45cd0528b"> 1781</a></span><span class="preprocessor">#define WM_WM_6_DEFAULT      0x00U</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a708184d30307bb12351594679908ac16"> 1783</a></span><span class="preprocessor">#define WM_TIMER_WM_WM_6_ADDR    0x196U </span><span class="comment">// Time (in 2ms steps) the frozen-frame con... </span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a830976ff1030e8147481b1fc3c2ebf4c"> 1784</a></span><span class="preprocessor">#define WM_TIMER_WM_WM_6_MASK    0xFFU</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0eef1e56902f3a3c1f14139d9f3ab241"> 1785</a></span><span class="preprocessor">#define WM_TIMER_WM_WM_6_POS     0U</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span> </div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ff2405fc708c7dffdae5cdd328d39b2"> 1787</a></span><span class="preprocessor">#define WM_WM_WREN_0_ADDR        0x1AEU</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ede5cb77c381a3e45bb64de0eda55f2"> 1788</a></span><span class="preprocessor">#define WM_WM_WREN_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cccb0d6960534fc2d38a89accbc7574"> 1790</a></span><span class="preprocessor">#define WM_WREN_L_WM_WM_WREN_0_ADDR      0x1AEU </span><span class="comment">// Works in conjunction with WM_WREN_H to e... </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad69421c43075369305b301df35bf701c"> 1791</a></span><span class="preprocessor">#define WM_WREN_L_WM_WM_WREN_0_MASK      0xFFU</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfb9fa6a355994bd34d684a1e067dcd7"> 1792</a></span><span class="preprocessor">#define WM_WREN_L_WM_WM_WREN_0_POS       0U</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span> </div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2efa322fb9e2bd05edc5be03f60f8301"> 1794</a></span><span class="preprocessor">#define WM_WM_WREN_1_ADDR        0x1AFU</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abaf53edd0c4baf1cc07699c955f3c9a3"> 1795</a></span><span class="preprocessor">#define WM_WM_WREN_1_DEFAULT     0x00U</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a064d442361ad33d03ec4370092e00b54"> 1797</a></span><span class="preprocessor">#define WM_WREN_H_WM_WM_WREN_1_ADDR      0x1AFU </span><span class="comment">// Works in conjunction with WM_WREN_L to e... </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98ef13cafa3ca64b60b58dcb2726035f"> 1798</a></span><span class="preprocessor">#define WM_WREN_H_WM_WM_WREN_1_MASK      0xFFU</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00a5319b8e423ff457efde1a32b67557"> 1799</a></span><span class="preprocessor">#define WM_WREN_H_WM_WM_WREN_1_POS       0U</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span> </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb22c5799c240e836e0d32e1ef0d250f"> 1801</a></span><span class="preprocessor">#define VRX_Y_CROSS_0_ADDR       0x1E0U</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd58ca16ab514b65a1a48e995284f49e"> 1802</a></span><span class="preprocessor">#define VRX_Y_CROSS_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a253d0bde30dbacbe78b24dbe6bdeb499"> 1804</a></span><span class="preprocessor">#define CROSS0_VRX_Y_CROSS_0_ADDR    0x1E0U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e95c0f89d17355048a23af42e33680a"> 1805</a></span><span class="preprocessor">#define CROSS0_VRX_Y_CROSS_0_MASK    0x1FU</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b6fc77269d6f07ab79720b43e4c2678"> 1806</a></span><span class="preprocessor">#define CROSS0_VRX_Y_CROSS_0_POS     0U</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span> </div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a859a4c729bb3ad0f20e6cbe6c509c4a3"> 1808</a></span><span class="preprocessor">#define CROSS0_F_VRX_Y_CROSS_0_ADDR      0x1E0U </span><span class="comment">// Force outgoing bit 0 to 0. Applied befor... </span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51275efaec8ebcbd6347992456cb4a28"> 1809</a></span><span class="preprocessor">#define CROSS0_F_VRX_Y_CROSS_0_MASK      0x20U</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8dd2c675570342e392ba1eefd0398a77"> 1810</a></span><span class="preprocessor">#define CROSS0_F_VRX_Y_CROSS_0_POS       5U</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span> </div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55b7fb9af291cb1bfe9324c2ebfc06d0"> 1812</a></span><span class="preprocessor">#define CROSS0_I_VRX_Y_CROSS_0_ADDR      0x1E0U </span><span class="comment">// Invert outgoing bit 0  </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa64b0cf3133aa6d88816efe768703583"> 1813</a></span><span class="preprocessor">#define CROSS0_I_VRX_Y_CROSS_0_MASK      0x40U</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa39dc956bf08d346520c345d3a4092f7"> 1814</a></span><span class="preprocessor">#define CROSS0_I_VRX_Y_CROSS_0_POS       6U</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a282925e857c27e6e0a6a1b8ae6a28c63"> 1816</a></span><span class="preprocessor">#define VRX_Y_CROSS_1_ADDR       0x1E1U</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af20b1f7f8c3acd479da820b1fb41356e"> 1817</a></span><span class="preprocessor">#define VRX_Y_CROSS_1_DEFAULT    0x01U</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span> </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26dfdb868c0eb13341200c1846d20767"> 1819</a></span><span class="preprocessor">#define CROSS1_VRX_Y_CROSS_1_ADDR    0x1E1U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aecdea7fa1c34fa5d594faa0cfbc920c7"> 1820</a></span><span class="preprocessor">#define CROSS1_VRX_Y_CROSS_1_MASK    0x1FU</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9dea7a3334222d6a9766839cc857775"> 1821</a></span><span class="preprocessor">#define CROSS1_VRX_Y_CROSS_1_POS     0U</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f058f3c93741a70b729b895ab70622a"> 1823</a></span><span class="preprocessor">#define CROSS1_F_VRX_Y_CROSS_1_ADDR      0x1E1U </span><span class="comment">// Force outgoing bit 1 to 0. Applied befor... </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60e0e7a5fe6f525b4a924e2024163aae"> 1824</a></span><span class="preprocessor">#define CROSS1_F_VRX_Y_CROSS_1_MASK      0x20U</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a122ebd30ecc9856de3b8382263953748"> 1825</a></span><span class="preprocessor">#define CROSS1_F_VRX_Y_CROSS_1_POS       5U</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span> </div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7402e2f8e5017e61a0116fa7e7a18cb1"> 1827</a></span><span class="preprocessor">#define CROSS1_I_VRX_Y_CROSS_1_ADDR      0x1E1U </span><span class="comment">// Invert outgoing bit 1  </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a084e29d45ee0aa8f81444e44b4dae6eb"> 1828</a></span><span class="preprocessor">#define CROSS1_I_VRX_Y_CROSS_1_MASK      0x40U</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6492957046ffe8c06c7f374660da497e"> 1829</a></span><span class="preprocessor">#define CROSS1_I_VRX_Y_CROSS_1_POS       6U</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span> </div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab63820aee224696dbb8a9db2a811b292"> 1831</a></span><span class="preprocessor">#define VRX_Y_CROSS_2_ADDR       0x1E2U</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09b4de5c9b5515620cb25ef166ae6d0f"> 1832</a></span><span class="preprocessor">#define VRX_Y_CROSS_2_DEFAULT    0x02U</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span> </div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5eefe3e9a6d9f37aced18423ffb53059"> 1834</a></span><span class="preprocessor">#define CROSS2_VRX_Y_CROSS_2_ADDR    0x1E2U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43b3cb8f25b7accba57a2667ee42b6ba"> 1835</a></span><span class="preprocessor">#define CROSS2_VRX_Y_CROSS_2_MASK    0x1FU</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a507a58fc7ee1813f6c68c6138d2c4142"> 1836</a></span><span class="preprocessor">#define CROSS2_VRX_Y_CROSS_2_POS     0U</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43718f5e2ae838df2e924d1f3c915a96"> 1838</a></span><span class="preprocessor">#define CROSS2_F_VRX_Y_CROSS_2_ADDR      0x1E2U </span><span class="comment">// Force outgoing bit 2 to 0. Applied befor... </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc784abd8e9b94f80bafd1f66161d9d7"> 1839</a></span><span class="preprocessor">#define CROSS2_F_VRX_Y_CROSS_2_MASK      0x20U</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac10b0179455fbfde629dab2d513733e3"> 1840</a></span><span class="preprocessor">#define CROSS2_F_VRX_Y_CROSS_2_POS       5U</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span> </div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c03b011a1a823bfdf8bf134afbab365"> 1842</a></span><span class="preprocessor">#define CROSS2_I_VRX_Y_CROSS_2_ADDR      0x1E2U </span><span class="comment">// Invert outgoing bit 2  </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bd127134eae2562b674dbef6dd52c61"> 1843</a></span><span class="preprocessor">#define CROSS2_I_VRX_Y_CROSS_2_MASK      0x40U</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9be026a8a60fc32a3650f4664cece47"> 1844</a></span><span class="preprocessor">#define CROSS2_I_VRX_Y_CROSS_2_POS       6U</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span> </div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e18adca0b304996a2136f53fa1aa426"> 1846</a></span><span class="preprocessor">#define VRX_Y_CROSS_3_ADDR       0x1E3U</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a210f9f3c13ea4a597a50cd9d20c7c4d8"> 1847</a></span><span class="preprocessor">#define VRX_Y_CROSS_3_DEFAULT    0x03U</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span> </div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a081c249f0068f455a321f5637ba966eb"> 1849</a></span><span class="preprocessor">#define CROSS3_VRX_Y_CROSS_3_ADDR    0x1E3U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6a67269a5d1afb15e0a16d2a1a1067e"> 1850</a></span><span class="preprocessor">#define CROSS3_VRX_Y_CROSS_3_MASK    0x1FU</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ca4e84761761dfc3e19f232dbf93bf3"> 1851</a></span><span class="preprocessor">#define CROSS3_VRX_Y_CROSS_3_POS     0U</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span> </div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef90d671d034dbdfcf5d644f965e40cc"> 1853</a></span><span class="preprocessor">#define CROSS3_F_VRX_Y_CROSS_3_ADDR      0x1E3U </span><span class="comment">// Force outgoing bit 3 to 0. Applied befor... </span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9ddd4c021ea10884022fa4514cd60f6"> 1854</a></span><span class="preprocessor">#define CROSS3_F_VRX_Y_CROSS_3_MASK      0x20U</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ec29d6a46ab22976cc99d23644363a1"> 1855</a></span><span class="preprocessor">#define CROSS3_F_VRX_Y_CROSS_3_POS       5U</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span> </div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed5091abc818015460e2af8d769a3ef8"> 1857</a></span><span class="preprocessor">#define CROSS3_I_VRX_Y_CROSS_3_ADDR      0x1E3U </span><span class="comment">// Invert outgoing bit 3  </span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c80329d5749f741322ee8e860de7f2c"> 1858</a></span><span class="preprocessor">#define CROSS3_I_VRX_Y_CROSS_3_MASK      0x40U</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a967eca0ddb89ddfa0c9277ec7dd5371f"> 1859</a></span><span class="preprocessor">#define CROSS3_I_VRX_Y_CROSS_3_POS       6U</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span> </div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f6e387ce87a6fe1122a30ace6ff6ef5"> 1861</a></span><span class="preprocessor">#define VRX_Y_CROSS_4_ADDR       0x1E4U</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a099672f7773b4033050b353aa9c1e8c6"> 1862</a></span><span class="preprocessor">#define VRX_Y_CROSS_4_DEFAULT    0x04U</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span> </div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a615fa9f2de4505f7a373a1150e69481c"> 1864</a></span><span class="preprocessor">#define CROSS4_VRX_Y_CROSS_4_ADDR    0x1E4U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a665abcf4d1b662643d5874ba3054244b"> 1865</a></span><span class="preprocessor">#define CROSS4_VRX_Y_CROSS_4_MASK    0x1FU</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a666ebc3f9354b1577bfe82a640487ad6"> 1866</a></span><span class="preprocessor">#define CROSS4_VRX_Y_CROSS_4_POS     0U</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47d2f43c2c135568ecbe3171c6c8a113"> 1868</a></span><span class="preprocessor">#define CROSS4_F_VRX_Y_CROSS_4_ADDR      0x1E4U </span><span class="comment">// Force outgoing bit 4 to 0. Applied befor... </span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ec1dd2c8b9c199ad9699de5191d61fa"> 1869</a></span><span class="preprocessor">#define CROSS4_F_VRX_Y_CROSS_4_MASK      0x20U</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a8e18ba7edb77279fdf0ba9a18d69e8"> 1870</a></span><span class="preprocessor">#define CROSS4_F_VRX_Y_CROSS_4_POS       5U</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span> </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0fdf0528af1179b95b3074b2d95bb2c"> 1872</a></span><span class="preprocessor">#define CROSS4_I_VRX_Y_CROSS_4_ADDR      0x1E4U </span><span class="comment">// Invert outgoing bit 4  </span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a9479db63949a6a3353b3d913fe7e90"> 1873</a></span><span class="preprocessor">#define CROSS4_I_VRX_Y_CROSS_4_MASK      0x40U</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37f54a3f998273894961d1f1f945a923"> 1874</a></span><span class="preprocessor">#define CROSS4_I_VRX_Y_CROSS_4_POS       6U</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span> </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa089c88575357dfc8b07756a93842b46"> 1876</a></span><span class="preprocessor">#define VRX_Y_CROSS_5_ADDR       0x1E5U</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c26733541eeff7331bdc8fe63b6805e"> 1877</a></span><span class="preprocessor">#define VRX_Y_CROSS_5_DEFAULT    0x05U</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac24a29a84c9f91bd0d2ca4246198142a"> 1879</a></span><span class="preprocessor">#define CROSS5_VRX_Y_CROSS_5_ADDR    0x1E5U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af96671c7ae365e1225abc55291b008df"> 1880</a></span><span class="preprocessor">#define CROSS5_VRX_Y_CROSS_5_MASK    0x1FU</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa646ef8c36134fc7465fc1287461412b"> 1881</a></span><span class="preprocessor">#define CROSS5_VRX_Y_CROSS_5_POS     0U</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec044d46e9f11ff7363f41eac73a9a56"> 1883</a></span><span class="preprocessor">#define CROSS5_F_VRX_Y_CROSS_5_ADDR      0x1E5U </span><span class="comment">// Force outgoing bit 5 to 0. Applied befor... </span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e64c83d9cea79718a60428ad8b5782a"> 1884</a></span><span class="preprocessor">#define CROSS5_F_VRX_Y_CROSS_5_MASK      0x20U</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7c0083f0dd69217d1529c8a6b0b6c6c"> 1885</a></span><span class="preprocessor">#define CROSS5_F_VRX_Y_CROSS_5_POS       5U</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span> </div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08a39aa1eeffc4421776c25476d55ef7"> 1887</a></span><span class="preprocessor">#define CROSS5_I_VRX_Y_CROSS_5_ADDR      0x1E5U </span><span class="comment">// Invert outgoing bit 5  </span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4274d8a45dfc30c72ba6e2dd463987c2"> 1888</a></span><span class="preprocessor">#define CROSS5_I_VRX_Y_CROSS_5_MASK      0x40U</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1c7d40bdda75d13eaee9047a267acb0"> 1889</a></span><span class="preprocessor">#define CROSS5_I_VRX_Y_CROSS_5_POS       6U</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a952f76009cbd5d9c256f2dfbbb481b4a"> 1891</a></span><span class="preprocessor">#define VRX_Y_CROSS_6_ADDR       0x1E6U</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affc64d27f1e47a559941a73553d3533f"> 1892</a></span><span class="preprocessor">#define VRX_Y_CROSS_6_DEFAULT    0x06U</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4b921e29ac2fe9490ef67bf96ea9fe0"> 1894</a></span><span class="preprocessor">#define CROSS6_VRX_Y_CROSS_6_ADDR    0x1E6U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5257279c5bba3275b2eac39ac3a47f2a"> 1895</a></span><span class="preprocessor">#define CROSS6_VRX_Y_CROSS_6_MASK    0x1FU</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad134bcdb2e6eb5301c2a6a6b29ef969f"> 1896</a></span><span class="preprocessor">#define CROSS6_VRX_Y_CROSS_6_POS     0U</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7614061351236c1e56e6a220b8853bf2"> 1898</a></span><span class="preprocessor">#define CROSS6_F_VRX_Y_CROSS_6_ADDR      0x1E6U </span><span class="comment">// Force outgoing bit 6 to 0. Applied befor... </span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa92272ba7832068f7b56e3269f094d4e"> 1899</a></span><span class="preprocessor">#define CROSS6_F_VRX_Y_CROSS_6_MASK      0x20U</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a673e432bb31b8abc5b85b43fa9ffe9b8"> 1900</a></span><span class="preprocessor">#define CROSS6_F_VRX_Y_CROSS_6_POS       5U</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb583507bf778d7e80df82abff0e4da3"> 1902</a></span><span class="preprocessor">#define CROSS6_I_VRX_Y_CROSS_6_ADDR      0x1E6U </span><span class="comment">// Invert outgoing bit 6  </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe6125cacecf08348efbc89594defb6b"> 1903</a></span><span class="preprocessor">#define CROSS6_I_VRX_Y_CROSS_6_MASK      0x40U</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af82050da6e8b545ba2696c296ea0f53c"> 1904</a></span><span class="preprocessor">#define CROSS6_I_VRX_Y_CROSS_6_POS       6U</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aafd5e002f35e3b1dec95af58c93fc2f6"> 1906</a></span><span class="preprocessor">#define VRX_Y_CROSS_7_ADDR       0x1E7U</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac55b79ac4f3f9beaedf1c698a92e3055"> 1907</a></span><span class="preprocessor">#define VRX_Y_CROSS_7_DEFAULT    0x07U</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span> </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26c3ffb2bfef4e0193f05e289ad07292"> 1909</a></span><span class="preprocessor">#define CROSS7_VRX_Y_CROSS_7_ADDR    0x1E7U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a701bbba85fc65adbfbe29579c56a17be"> 1910</a></span><span class="preprocessor">#define CROSS7_VRX_Y_CROSS_7_MASK    0x1FU</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bc1b55a48a3fb51394a4bcef30611e3"> 1911</a></span><span class="preprocessor">#define CROSS7_VRX_Y_CROSS_7_POS     0U</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span> </div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada3b61f4f949c6356ec3e92698af9db1"> 1913</a></span><span class="preprocessor">#define CROSS7_F_VRX_Y_CROSS_7_ADDR      0x1E7U </span><span class="comment">// Force outgoing bit 7 to 0. Applied befor... </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa364f2f40733077470d49d1cec1fce63"> 1914</a></span><span class="preprocessor">#define CROSS7_F_VRX_Y_CROSS_7_MASK      0x20U</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a277add83dc7ae63296ea4bddf323f06a"> 1915</a></span><span class="preprocessor">#define CROSS7_F_VRX_Y_CROSS_7_POS       5U</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span> </div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c9ab5b07e825ce0d24dcb0d57ccc601"> 1917</a></span><span class="preprocessor">#define CROSS7_I_VRX_Y_CROSS_7_ADDR      0x1E7U </span><span class="comment">// Invert outgoing bit 7  </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42d035f0ac58620792a1433752420505"> 1918</a></span><span class="preprocessor">#define CROSS7_I_VRX_Y_CROSS_7_MASK      0x40U</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8190c8a179e2b794ea5af5062e7b5881"> 1919</a></span><span class="preprocessor">#define CROSS7_I_VRX_Y_CROSS_7_POS       6U</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acba3a89ce7cacb297d6faa7053e97a41"> 1921</a></span><span class="preprocessor">#define VRX_Y_CROSS_8_ADDR       0x1E8U</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae12bc176c0d0eadb03ea46b3801b229f"> 1922</a></span><span class="preprocessor">#define VRX_Y_CROSS_8_DEFAULT    0x08U</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span> </div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6dac75b18c022c3f95455469e6fa0a57"> 1924</a></span><span class="preprocessor">#define CROSS8_VRX_Y_CROSS_8_ADDR    0x1E8U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c028670af4f21704656517ab0d107af"> 1925</a></span><span class="preprocessor">#define CROSS8_VRX_Y_CROSS_8_MASK    0x1FU</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cd1e3ee6a9d356f49bde453f82a5770"> 1926</a></span><span class="preprocessor">#define CROSS8_VRX_Y_CROSS_8_POS     0U</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span> </div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef442211032da91e6e965f84ecaf6fbd"> 1928</a></span><span class="preprocessor">#define CROSS8_F_VRX_Y_CROSS_8_ADDR      0x1E8U </span><span class="comment">// Force outgoing bit 8 to 0. Applied befor... </span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0985065d1d1b74a5742b4df6a8ad2766"> 1929</a></span><span class="preprocessor">#define CROSS8_F_VRX_Y_CROSS_8_MASK      0x20U</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab71fce624c928f2e39a20def41d8b003"> 1930</a></span><span class="preprocessor">#define CROSS8_F_VRX_Y_CROSS_8_POS       5U</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span> </div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b2eeb9e96c43a1bb8d20c4c7156984f"> 1932</a></span><span class="preprocessor">#define CROSS8_I_VRX_Y_CROSS_8_ADDR      0x1E8U </span><span class="comment">// Invert outgoing bit 8  </span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adeb4e207fab51ed69a83bbeebff7c6a4"> 1933</a></span><span class="preprocessor">#define CROSS8_I_VRX_Y_CROSS_8_MASK      0x40U</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22e2b8bb42a6a24b9527e7f1f37d21cd"> 1934</a></span><span class="preprocessor">#define CROSS8_I_VRX_Y_CROSS_8_POS       6U</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span> </div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93e2efd5e494b660ba7e70a4ce1fff35"> 1936</a></span><span class="preprocessor">#define VRX_Y_CROSS_9_ADDR       0x1E9U</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bdbc483f92846f5a1851637227bdc93"> 1937</a></span><span class="preprocessor">#define VRX_Y_CROSS_9_DEFAULT    0x09U</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span> </div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aabf8de70062dc3a18d32f44b39a3889b"> 1939</a></span><span class="preprocessor">#define CROSS9_VRX_Y_CROSS_9_ADDR    0x1E9U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6aa382c8fd7f9c557ddffe3c69e1fc6b"> 1940</a></span><span class="preprocessor">#define CROSS9_VRX_Y_CROSS_9_MASK    0x1FU</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ff756452b126cc189bac0fd8ca7f85b"> 1941</a></span><span class="preprocessor">#define CROSS9_VRX_Y_CROSS_9_POS     0U</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf806a0f03ab6a6349feffd9a35e05a3"> 1943</a></span><span class="preprocessor">#define CROSS9_F_VRX_Y_CROSS_9_ADDR      0x1E9U </span><span class="comment">// Force outgoing bit 9 to 0. Applied befor... </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aece68acdd9c4fa7a680ea5077c8a0f44"> 1944</a></span><span class="preprocessor">#define CROSS9_F_VRX_Y_CROSS_9_MASK      0x20U</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1b24f5eebed97dcbc6e33398c58cba9"> 1945</a></span><span class="preprocessor">#define CROSS9_F_VRX_Y_CROSS_9_POS       5U</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span> </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a618731498450b5681103e748982aea27"> 1947</a></span><span class="preprocessor">#define CROSS9_I_VRX_Y_CROSS_9_ADDR      0x1E9U </span><span class="comment">// Invert outgoing bit 9  </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fc0c44da18e47fb1445538e1c2efe4e"> 1948</a></span><span class="preprocessor">#define CROSS9_I_VRX_Y_CROSS_9_MASK      0x40U</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20edd2feeab3e03e55b8880292794d87"> 1949</a></span><span class="preprocessor">#define CROSS9_I_VRX_Y_CROSS_9_POS       6U</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36f83c16dc060259b20be91df2e857a9"> 1951</a></span><span class="preprocessor">#define VRX_Y_CROSS_10_ADDR      0x1EAU</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81ecb7b7038e76bac2fb5fbd35b8d64b"> 1952</a></span><span class="preprocessor">#define VRX_Y_CROSS_10_DEFAULT   0x0AU</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span> </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a612e01c0be6bc1d08a64553d24992bef"> 1954</a></span><span class="preprocessor">#define CROSS10_VRX_Y_CROSS_10_ADDR      0x1EAU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b1421383f08e1967fe5a00ac442ed7d"> 1955</a></span><span class="preprocessor">#define CROSS10_VRX_Y_CROSS_10_MASK      0x1FU</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79c00dae86289fa3be3e5ea1d0d1e2ba"> 1956</a></span><span class="preprocessor">#define CROSS10_VRX_Y_CROSS_10_POS       0U</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b67744885572512b962d7d7ba5c48e6"> 1958</a></span><span class="preprocessor">#define CROSS10_F_VRX_Y_CROSS_10_ADDR    0x1EAU </span><span class="comment">// Force outgoing bit 10 to 0. Applied befo... </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dbb348d6a18d24ad990c3359a8d3ce9"> 1959</a></span><span class="preprocessor">#define CROSS10_F_VRX_Y_CROSS_10_MASK    0x20U</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43a0095eb87faa3dda78c11d6148c1cb"> 1960</a></span><span class="preprocessor">#define CROSS10_F_VRX_Y_CROSS_10_POS     5U</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span> </div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47c2a2d36d696b92eb93f7810cb4b732"> 1962</a></span><span class="preprocessor">#define CROSS10_I_VRX_Y_CROSS_10_ADDR    0x1EAU </span><span class="comment">// Invert outgoing bit 10  </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a708ecc2a2b1dfdb437f30178ec859708"> 1963</a></span><span class="preprocessor">#define CROSS10_I_VRX_Y_CROSS_10_MASK    0x40U</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3a3b54502df33bee25bcd0c29919087"> 1964</a></span><span class="preprocessor">#define CROSS10_I_VRX_Y_CROSS_10_POS     6U</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad24b6cec16461ca5ecbd8eb0ba049a70"> 1966</a></span><span class="preprocessor">#define VRX_Y_CROSS_11_ADDR      0x1EBU</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e48a666549d65618d7bbbab8505ed4f"> 1967</a></span><span class="preprocessor">#define VRX_Y_CROSS_11_DEFAULT   0x0BU</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf92ab80515e43fa297351caef5f3d1f"> 1969</a></span><span class="preprocessor">#define CROSS11_VRX_Y_CROSS_11_ADDR      0x1EBU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7294bf1319e20fbe9bf314897a72a609"> 1970</a></span><span class="preprocessor">#define CROSS11_VRX_Y_CROSS_11_MASK      0x1FU</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a573e4beb8efaab2cc6b1f1c358b8ebc4"> 1971</a></span><span class="preprocessor">#define CROSS11_VRX_Y_CROSS_11_POS       0U</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span> </div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b25bd8b8da2a609087563874bf9080f"> 1973</a></span><span class="preprocessor">#define CROSS11_F_VRX_Y_CROSS_11_ADDR    0x1EBU </span><span class="comment">// Force outgoing bit 11 to 0. Applied befo... </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad195dc4ac3c36b7ac9c969f507ca4a67"> 1974</a></span><span class="preprocessor">#define CROSS11_F_VRX_Y_CROSS_11_MASK    0x20U</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85a3904603157412cfa78c907a256f28"> 1975</a></span><span class="preprocessor">#define CROSS11_F_VRX_Y_CROSS_11_POS     5U</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a2687d62801473aea711957c308baa6"> 1977</a></span><span class="preprocessor">#define CROSS11_I_VRX_Y_CROSS_11_ADDR    0x1EBU </span><span class="comment">// Invert outgoing bit 11  </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a203796a3e730b4861cf7b4cbd218d9be"> 1978</a></span><span class="preprocessor">#define CROSS11_I_VRX_Y_CROSS_11_MASK    0x40U</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae18b266e28a909c73cddff197e963bc0"> 1979</a></span><span class="preprocessor">#define CROSS11_I_VRX_Y_CROSS_11_POS     6U</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span> </div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade2f6099e78173ab1e75588dd7ebe18e"> 1981</a></span><span class="preprocessor">#define VRX_Y_CROSS_12_ADDR      0x1ECU</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affd285a2a97ce37348f46cfd45c6697e"> 1982</a></span><span class="preprocessor">#define VRX_Y_CROSS_12_DEFAULT   0x0CU</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span> </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad427ba8546d386172cbc0e1681269395"> 1984</a></span><span class="preprocessor">#define CROSS12_VRX_Y_CROSS_12_ADDR      0x1ECU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d0d693db5fc53784c0bb48d5368b483"> 1985</a></span><span class="preprocessor">#define CROSS12_VRX_Y_CROSS_12_MASK      0x1FU</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade16b93b09f3dc4f009cc9582b6410c6"> 1986</a></span><span class="preprocessor">#define CROSS12_VRX_Y_CROSS_12_POS       0U</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9236a05bae26b31a9c23ebbf684066d1"> 1988</a></span><span class="preprocessor">#define CROSS12_F_VRX_Y_CROSS_12_ADDR    0x1ECU </span><span class="comment">// Force outgoing bit 12 to 0. Applied befo... </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2dc216663e5324b5c4d590f492d4f49"> 1989</a></span><span class="preprocessor">#define CROSS12_F_VRX_Y_CROSS_12_MASK    0x20U</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6772f7ca988fa61ddd239416fce0571"> 1990</a></span><span class="preprocessor">#define CROSS12_F_VRX_Y_CROSS_12_POS     5U</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span> </div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cfdd29b2b0291978739946319dec3d8"> 1992</a></span><span class="preprocessor">#define CROSS12_I_VRX_Y_CROSS_12_ADDR    0x1ECU </span><span class="comment">// Invert outgoing bit 12  </span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c14cb9bb1aef25f51e94c975098e0e7"> 1993</a></span><span class="preprocessor">#define CROSS12_I_VRX_Y_CROSS_12_MASK    0x40U</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af16cbc901e562ae1a77a8b6a81454868"> 1994</a></span><span class="preprocessor">#define CROSS12_I_VRX_Y_CROSS_12_POS     6U</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span> </div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad032c0c91a8c8301b20bc16457e6b0ca"> 1996</a></span><span class="preprocessor">#define VRX_Y_CROSS_13_ADDR      0x1EDU</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f835fbab640ec0ba49b959ca3ba5110"> 1997</a></span><span class="preprocessor">#define VRX_Y_CROSS_13_DEFAULT   0x0DU</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad55d636a85026e52703bbf16312ad172"> 1999</a></span><span class="preprocessor">#define CROSS13_VRX_Y_CROSS_13_ADDR      0x1EDU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b8fe18e55471e299af18b2288f4174b"> 2000</a></span><span class="preprocessor">#define CROSS13_VRX_Y_CROSS_13_MASK      0x1FU</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a976a31cbd2ac4f7c582c5cfd53952d75"> 2001</a></span><span class="preprocessor">#define CROSS13_VRX_Y_CROSS_13_POS       0U</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25766745ae61a8aec1eff0275cf2161b"> 2003</a></span><span class="preprocessor">#define CROSS13_F_VRX_Y_CROSS_13_ADDR    0x1EDU </span><span class="comment">// Force outgoing bit 13 to 0. Applied befo... </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2551a6f9e85e57aebb99d17edd96a89a"> 2004</a></span><span class="preprocessor">#define CROSS13_F_VRX_Y_CROSS_13_MASK    0x20U</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada8b75970f02a36038549967d9d83c72"> 2005</a></span><span class="preprocessor">#define CROSS13_F_VRX_Y_CROSS_13_POS     5U</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span> </div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe69f503e1276285bbdd3ff7e0dad6b9"> 2007</a></span><span class="preprocessor">#define CROSS13_I_VRX_Y_CROSS_13_ADDR    0x1EDU </span><span class="comment">// Invert outgoing bit 13  </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a57c5c07b441212c768d04e66c10a2a61"> 2008</a></span><span class="preprocessor">#define CROSS13_I_VRX_Y_CROSS_13_MASK    0x40U</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae582dcb990417486dc48248975830dec"> 2009</a></span><span class="preprocessor">#define CROSS13_I_VRX_Y_CROSS_13_POS     6U</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span> </div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0072acec38217c70b6316489862b5ed7"> 2011</a></span><span class="preprocessor">#define VRX_Y_CROSS_14_ADDR      0x1EEU</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28451d606b0efaeef4ea7d00f2cee8d7"> 2012</a></span><span class="preprocessor">#define VRX_Y_CROSS_14_DEFAULT   0x0EU</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85b5a9ea15b7d6bd0b0304f89e1cf4bb"> 2014</a></span><span class="preprocessor">#define CROSS14_VRX_Y_CROSS_14_ADDR      0x1EEU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44018ecea0a0d20f24f71f3c4089daf7"> 2015</a></span><span class="preprocessor">#define CROSS14_VRX_Y_CROSS_14_MASK      0x1FU</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c73dbf39a0c6a2bfdedc3a2c71ebd53"> 2016</a></span><span class="preprocessor">#define CROSS14_VRX_Y_CROSS_14_POS       0U</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdcb5cd34408b1fc46276dcdb8a10efc"> 2018</a></span><span class="preprocessor">#define CROSS14_F_VRX_Y_CROSS_14_ADDR    0x1EEU </span><span class="comment">// Force outgoing bit 14 to 0. Applied befo... </span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab12d3fafab84aa26b02c256e238d7416"> 2019</a></span><span class="preprocessor">#define CROSS14_F_VRX_Y_CROSS_14_MASK    0x20U</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f8c386208560d3e092458901017f600"> 2020</a></span><span class="preprocessor">#define CROSS14_F_VRX_Y_CROSS_14_POS     5U</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span> </div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21ae609af44e1cfbd32f15c8a96c3222"> 2022</a></span><span class="preprocessor">#define CROSS14_I_VRX_Y_CROSS_14_ADDR    0x1EEU </span><span class="comment">// Invert outgoing bit 14  </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aab1fcce5eb3fed3ac3537caf93eb3499"> 2023</a></span><span class="preprocessor">#define CROSS14_I_VRX_Y_CROSS_14_MASK    0x40U</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1b3d5be58576e64f7b53cb4f9c3fa9e"> 2024</a></span><span class="preprocessor">#define CROSS14_I_VRX_Y_CROSS_14_POS     6U</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span> </div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15d39893d05ff2473074acc6277d2e81"> 2026</a></span><span class="preprocessor">#define VRX_Y_CROSS_15_ADDR      0x1EFU</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33f64a08c3d5e92a604e8d19610e5512"> 2027</a></span><span class="preprocessor">#define VRX_Y_CROSS_15_DEFAULT   0x0FU</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aecd737364bbd284a42f3cce389a5825b"> 2029</a></span><span class="preprocessor">#define CROSS15_VRX_Y_CROSS_15_ADDR      0x1EFU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb6cc82e33a59ba7894c996a7e2a3d04"> 2030</a></span><span class="preprocessor">#define CROSS15_VRX_Y_CROSS_15_MASK      0x1FU</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb8c3c7bf090685a47bb43d559b297c4"> 2031</a></span><span class="preprocessor">#define CROSS15_VRX_Y_CROSS_15_POS       0U</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span> </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a1cbf5bc251194e8caca0beacc76292"> 2033</a></span><span class="preprocessor">#define CROSS15_F_VRX_Y_CROSS_15_ADDR    0x1EFU </span><span class="comment">// Force outgoing bit 15 to 0. Applied befo... </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8beea81abd2e17b79b527ff36e15c77b"> 2034</a></span><span class="preprocessor">#define CROSS15_F_VRX_Y_CROSS_15_MASK    0x20U</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4003f08872ce61a077883df73fee4a98"> 2035</a></span><span class="preprocessor">#define CROSS15_F_VRX_Y_CROSS_15_POS     5U</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80fc4065b053ffce74dc307abb8adf3b"> 2037</a></span><span class="preprocessor">#define CROSS15_I_VRX_Y_CROSS_15_ADDR    0x1EFU </span><span class="comment">// Invert outgoing bit 15  </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92d349b87b286595112189f765500efa"> 2038</a></span><span class="preprocessor">#define CROSS15_I_VRX_Y_CROSS_15_MASK    0x40U</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a18c3335f0c401ca7437d55376de9e6"> 2039</a></span><span class="preprocessor">#define CROSS15_I_VRX_Y_CROSS_15_POS     6U</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span> </div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a880adf0fe87e1c19ead46b5ec56eb7de"> 2041</a></span><span class="preprocessor">#define VRX_Y_CROSS_16_ADDR      0x1F0U</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7811ffae4cf5c298a34e1b96abace86"> 2042</a></span><span class="preprocessor">#define VRX_Y_CROSS_16_DEFAULT   0x10U</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span> </div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d79b2eb1196cc13478b76c6d60799ef"> 2044</a></span><span class="preprocessor">#define CROSS16_VRX_Y_CROSS_16_ADDR      0x1F0U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5a73ac0228030e91e1884c76ece6e1c"> 2045</a></span><span class="preprocessor">#define CROSS16_VRX_Y_CROSS_16_MASK      0x1FU</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d7071d884370e8ae4b3ab747289b3a7"> 2046</a></span><span class="preprocessor">#define CROSS16_VRX_Y_CROSS_16_POS       0U</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span> </div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a026243eaa512553343ac584e00e082e3"> 2048</a></span><span class="preprocessor">#define CROSS16_F_VRX_Y_CROSS_16_ADDR    0x1F0U </span><span class="comment">// Force outgoing bit 16 to 0. Applied befo... </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa77932ca00b097b22bc2d3795736f8cc"> 2049</a></span><span class="preprocessor">#define CROSS16_F_VRX_Y_CROSS_16_MASK    0x20U</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4691118a83b7f6457bc1f222343a6869"> 2050</a></span><span class="preprocessor">#define CROSS16_F_VRX_Y_CROSS_16_POS     5U</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e928bf8abd14e006f0f149d00b80146"> 2052</a></span><span class="preprocessor">#define CROSS16_I_VRX_Y_CROSS_16_ADDR    0x1F0U </span><span class="comment">// Invert outgoing bit 16  </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affa116db8ae8bf6c6e1f73c9e10fea28"> 2053</a></span><span class="preprocessor">#define CROSS16_I_VRX_Y_CROSS_16_MASK    0x40U</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac433d8de5a639ea48e2cd2e4d3db59c6"> 2054</a></span><span class="preprocessor">#define CROSS16_I_VRX_Y_CROSS_16_POS     6U</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span> </div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84fc633e91a90963c1cda3811612b336"> 2056</a></span><span class="preprocessor">#define VRX_Y_CROSS_17_ADDR      0x1F1U</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3746a86089fe03b34dc1f219368c5f9e"> 2057</a></span><span class="preprocessor">#define VRX_Y_CROSS_17_DEFAULT   0x11U</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2c1e9844471fe8a25170772a3999078"> 2059</a></span><span class="preprocessor">#define CROSS17_VRX_Y_CROSS_17_ADDR      0x1F1U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98aa6f4db9536ccea763ed8c1095935c"> 2060</a></span><span class="preprocessor">#define CROSS17_VRX_Y_CROSS_17_MASK      0x1FU</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab92bca16d7691324f28a7bc5ed6fe89f"> 2061</a></span><span class="preprocessor">#define CROSS17_VRX_Y_CROSS_17_POS       0U</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35557b14ce50fc3f0c1f61910c802d3c"> 2063</a></span><span class="preprocessor">#define CROSS17_F_VRX_Y_CROSS_17_ADDR    0x1F1U </span><span class="comment">// Force outgoing bit 17 to 0. Applied befo... </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c59ebc63904188918a07f6b154382a5"> 2064</a></span><span class="preprocessor">#define CROSS17_F_VRX_Y_CROSS_17_MASK    0x20U</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29af5a7e07e600d5327b5b8956a9d1d5"> 2065</a></span><span class="preprocessor">#define CROSS17_F_VRX_Y_CROSS_17_POS     5U</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae35a54b3c953db5cdc01d1cb537e1235"> 2067</a></span><span class="preprocessor">#define CROSS17_I_VRX_Y_CROSS_17_ADDR    0x1F1U </span><span class="comment">// IInvert outgoing bit 17  </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a096a8ecaa3590f474117a307447bdbfb"> 2068</a></span><span class="preprocessor">#define CROSS17_I_VRX_Y_CROSS_17_MASK    0x40U</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab950b97e94923637adcb8ddc45fecf09"> 2069</a></span><span class="preprocessor">#define CROSS17_I_VRX_Y_CROSS_17_POS     6U</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f52a4560a053f4ee2656fa5e8f4c817"> 2071</a></span><span class="preprocessor">#define VRX_Y_CROSS_18_ADDR      0x1F2U</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac762cb476a4f67675930b36985da74e3"> 2072</a></span><span class="preprocessor">#define VRX_Y_CROSS_18_DEFAULT   0x12U</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a577db3ed230109b19f563d5153984ea2"> 2074</a></span><span class="preprocessor">#define CROSS18_VRX_Y_CROSS_18_ADDR      0x1F2U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ca69e63a4a9fd61eac055ad01bb655a"> 2075</a></span><span class="preprocessor">#define CROSS18_VRX_Y_CROSS_18_MASK      0x1FU</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20eefa7a97602ceb94edfc9773c9c9d3"> 2076</a></span><span class="preprocessor">#define CROSS18_VRX_Y_CROSS_18_POS       0U</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span> </div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55dc60ffbe7dfbc4794f063e1f291053"> 2078</a></span><span class="preprocessor">#define CROSS18_F_VRX_Y_CROSS_18_ADDR    0x1F2U </span><span class="comment">// Force outgoing bit 18 to 0. Applied befo... </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a920bfe4a54cddaa1984611e8f5cfcfd5"> 2079</a></span><span class="preprocessor">#define CROSS18_F_VRX_Y_CROSS_18_MASK    0x20U</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af47cde585e42805f7176cd1ded022309"> 2080</a></span><span class="preprocessor">#define CROSS18_F_VRX_Y_CROSS_18_POS     5U</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span> </div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5b17f6239e7495158ae8af875842f5e"> 2082</a></span><span class="preprocessor">#define CROSS18_I_VRX_Y_CROSS_18_ADDR    0x1F2U </span><span class="comment">// Invert outgoing bit 18  </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5268da86781e9247efbfba1a8992bcce"> 2083</a></span><span class="preprocessor">#define CROSS18_I_VRX_Y_CROSS_18_MASK    0x40U</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b89c7c0b842350159d27cdd91659db3"> 2084</a></span><span class="preprocessor">#define CROSS18_I_VRX_Y_CROSS_18_POS     6U</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span> </div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b84587df464d75e8b18017d9c60645b"> 2086</a></span><span class="preprocessor">#define VRX_Y_CROSS_19_ADDR      0x1F3U</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0e64bb7a7f0cdc7e4c96da7e0e49351"> 2087</a></span><span class="preprocessor">#define VRX_Y_CROSS_19_DEFAULT   0x13U</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span> </div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11ff6f79f36f0b7c6f7e61ee5752d1d2"> 2089</a></span><span class="preprocessor">#define CROSS19_VRX_Y_CROSS_19_ADDR      0x1F3U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa126fdfa35d3430996c4a09a33e12f54"> 2090</a></span><span class="preprocessor">#define CROSS19_VRX_Y_CROSS_19_MASK      0x1FU</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72a262425006ddc949c4e2c195c2465f"> 2091</a></span><span class="preprocessor">#define CROSS19_VRX_Y_CROSS_19_POS       0U</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span> </div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4dfa6b81a8524877e66db99f1f814050"> 2093</a></span><span class="preprocessor">#define CROSS19_F_VRX_Y_CROSS_19_ADDR    0x1F3U </span><span class="comment">// Force outgoing bit 19 to 0. Applied befo... </span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa948c966bcbf69266b169a45026cf091"> 2094</a></span><span class="preprocessor">#define CROSS19_F_VRX_Y_CROSS_19_MASK    0x20U</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ad1fd71f8c511313229f2b911bfe170"> 2095</a></span><span class="preprocessor">#define CROSS19_F_VRX_Y_CROSS_19_POS     5U</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span> </div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f730d5cb30d5d52535a1353066bde3e"> 2097</a></span><span class="preprocessor">#define CROSS19_I_VRX_Y_CROSS_19_ADDR    0x1F3U </span><span class="comment">// Invert outgoing bit 19  </span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0bf9fb9c72285a15f14fd11860ddc85"> 2098</a></span><span class="preprocessor">#define CROSS19_I_VRX_Y_CROSS_19_MASK    0x40U</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a444b253d01b27a26f20b5cd747e8b063"> 2099</a></span><span class="preprocessor">#define CROSS19_I_VRX_Y_CROSS_19_POS     6U</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab36ebdf6d79595949028ea2aaa8241d3"> 2101</a></span><span class="preprocessor">#define VRX_Y_CROSS_20_ADDR      0x1F4U</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a14174e51d47adfef9ffe41ea00cb95"> 2102</a></span><span class="preprocessor">#define VRX_Y_CROSS_20_DEFAULT   0x14U</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span> </div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a83b0f87d906e337e19e859c3e3160c6c"> 2104</a></span><span class="preprocessor">#define CROSS20_VRX_Y_CROSS_20_ADDR      0x1F4U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85b5ceb576ef239935d82481941fe0ed"> 2105</a></span><span class="preprocessor">#define CROSS20_VRX_Y_CROSS_20_MASK      0x1FU</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae05a4810adf8c6147a00ad7d71c261ca"> 2106</a></span><span class="preprocessor">#define CROSS20_VRX_Y_CROSS_20_POS       0U</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span> </div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05c27d34ed5db4785d0b04399b30910b"> 2108</a></span><span class="preprocessor">#define CROSS20_F_VRX_Y_CROSS_20_ADDR    0x1F4U </span><span class="comment">// Force outgoing bit 20 to 0. Applied befo... </span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a924a59a7f6b78dc38ee4894da2f1da24"> 2109</a></span><span class="preprocessor">#define CROSS20_F_VRX_Y_CROSS_20_MASK    0x20U</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4fa1f5453488780ae46b0b743f1ef34a"> 2110</a></span><span class="preprocessor">#define CROSS20_F_VRX_Y_CROSS_20_POS     5U</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span> </div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d8e5f0da92c30cc94c982d368e0ce1a"> 2112</a></span><span class="preprocessor">#define CROSS20_I_VRX_Y_CROSS_20_ADDR    0x1F4U </span><span class="comment">// Invert outgoing bit 20  </span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1f0d0ad21b92f5034db458c0e144b6e"> 2113</a></span><span class="preprocessor">#define CROSS20_I_VRX_Y_CROSS_20_MASK    0x40U</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af11f2dee35d96ae8e0315c47cd651a8b"> 2114</a></span><span class="preprocessor">#define CROSS20_I_VRX_Y_CROSS_20_POS     6U</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span> </div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a760ec9c92ecb5830e340abf61d017aac"> 2116</a></span><span class="preprocessor">#define VRX_Y_CROSS_21_ADDR      0x1F5U</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4dcc539a0b5256a10fd6cc5b15baaed"> 2117</a></span><span class="preprocessor">#define VRX_Y_CROSS_21_DEFAULT   0x15U</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b1cd7765bdd3c8f1c72ef703735d9bb"> 2119</a></span><span class="preprocessor">#define CROSS21_VRX_Y_CROSS_21_ADDR      0x1F5U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26e948439b6bec4401ff3de761ff8ce8"> 2120</a></span><span class="preprocessor">#define CROSS21_VRX_Y_CROSS_21_MASK      0x1FU</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ac901ec8b01c4ba4968d88643199b99"> 2121</a></span><span class="preprocessor">#define CROSS21_VRX_Y_CROSS_21_POS       0U</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a262dd57df97243107ee153752f485b89"> 2123</a></span><span class="preprocessor">#define CROSS21_F_VRX_Y_CROSS_21_ADDR    0x1F5U </span><span class="comment">// Force outgoing bit 21 to 0. Applied befo... </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76ecca4898563f001661457daf0bf4d9"> 2124</a></span><span class="preprocessor">#define CROSS21_F_VRX_Y_CROSS_21_MASK    0x20U</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab95a3b870f7a4d5f1c7889f251eb1772"> 2125</a></span><span class="preprocessor">#define CROSS21_F_VRX_Y_CROSS_21_POS     5U</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span> </div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e490db5e53e69e547b5d7753c48bea0"> 2127</a></span><span class="preprocessor">#define CROSS21_I_VRX_Y_CROSS_21_ADDR    0x1F5U </span><span class="comment">// Invert outgoing bit 21  </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fd724a9460e9496b2aada8ee315b6e9"> 2128</a></span><span class="preprocessor">#define CROSS21_I_VRX_Y_CROSS_21_MASK    0x40U</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b2634c06a7aa59c5345e9727c549a59"> 2129</a></span><span class="preprocessor">#define CROSS21_I_VRX_Y_CROSS_21_POS     6U</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a782f7e80123c0114b8ba510b469f6d9e"> 2131</a></span><span class="preprocessor">#define VRX_Y_CROSS_22_ADDR      0x1F6U</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acce4fad3a4b44b0dc3a9fbfc568f7ccf"> 2132</a></span><span class="preprocessor">#define VRX_Y_CROSS_22_DEFAULT   0x16U</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74e38a6304a58632344db2627793df6d"> 2134</a></span><span class="preprocessor">#define CROSS22_VRX_Y_CROSS_22_ADDR      0x1F6U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3579f970b6c06b8b86d9a98aa39ed468"> 2135</a></span><span class="preprocessor">#define CROSS22_VRX_Y_CROSS_22_MASK      0x1FU</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09cce52263e3fc126fc927f5196715f7"> 2136</a></span><span class="preprocessor">#define CROSS22_VRX_Y_CROSS_22_POS       0U</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span> </div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5157202d4d4eda5a146576f7444be302"> 2138</a></span><span class="preprocessor">#define CROSS22_F_VRX_Y_CROSS_22_ADDR    0x1F6U </span><span class="comment">// Force outgoing bit 22 to 0. Applied befo... </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abfaa32d048dd41d167202d3ffd5f81ea"> 2139</a></span><span class="preprocessor">#define CROSS22_F_VRX_Y_CROSS_22_MASK    0x20U</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f7c4c95c69fa3d8561f2aae22142cbf"> 2140</a></span><span class="preprocessor">#define CROSS22_F_VRX_Y_CROSS_22_POS     5U</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a38bb4d70ef00b396bd4de73e98429d49"> 2142</a></span><span class="preprocessor">#define CROSS22_I_VRX_Y_CROSS_22_ADDR    0x1F6U </span><span class="comment">// Invert outgoing bit 22  </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af56e34dbe131330220245b19b2b45e57"> 2143</a></span><span class="preprocessor">#define CROSS22_I_VRX_Y_CROSS_22_MASK    0x40U</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30421d1e3c28fae2332b2d67db69cc94"> 2144</a></span><span class="preprocessor">#define CROSS22_I_VRX_Y_CROSS_22_POS     6U</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span> </div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31d6139525df7611d8a4b6eda9341042"> 2146</a></span><span class="preprocessor">#define VRX_Y_CROSS_23_ADDR      0x1F7U</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ba7d8cb07f5c7b243fbee74ff2a181e"> 2147</a></span><span class="preprocessor">#define VRX_Y_CROSS_23_DEFAULT   0x17U</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a071fd74d3e001dd6601aa641111346a1"> 2149</a></span><span class="preprocessor">#define CROSS23_VRX_Y_CROSS_23_ADDR      0x1F7U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e02a080d656db206a4a69a73ca09191"> 2150</a></span><span class="preprocessor">#define CROSS23_VRX_Y_CROSS_23_MASK      0x1FU</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b0841b83109bb0224d8938d82ce27b2"> 2151</a></span><span class="preprocessor">#define CROSS23_VRX_Y_CROSS_23_POS       0U</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a669c3b8c22546f768ad6af74e47c67e7"> 2153</a></span><span class="preprocessor">#define CROSS23_F_VRX_Y_CROSS_23_ADDR    0x1F7U </span><span class="comment">// Force outgoing bit 23 to 0. Applied befo... </span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7f6ca29140686cc1035bc138ed54e4d"> 2154</a></span><span class="preprocessor">#define CROSS23_F_VRX_Y_CROSS_23_MASK    0x20U</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9a2926c602aad25049000d605303657"> 2155</a></span><span class="preprocessor">#define CROSS23_F_VRX_Y_CROSS_23_POS     5U</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span> </div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10e97afa700f52dd14ca0a362ef166f5"> 2157</a></span><span class="preprocessor">#define CROSS23_I_VRX_Y_CROSS_23_ADDR    0x1F7U </span><span class="comment">// Invert outgoing bit 23  </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b3e7aece68eba231ffc9c06e9c7fd93"> 2158</a></span><span class="preprocessor">#define CROSS23_I_VRX_Y_CROSS_23_MASK    0x40U</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae196d287270ed02f83ffd42c55700eb2"> 2159</a></span><span class="preprocessor">#define CROSS23_I_VRX_Y_CROSS_23_POS     6U</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span> </div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdfed4bc9cd809b284e166c4b5dbe040"> 2161</a></span><span class="preprocessor">#define VRX_Y_CROSS_HS_ADDR      0x1F8U</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a08ad02165a1272e4d3cd58060687f8"> 2162</a></span><span class="preprocessor">#define VRX_Y_CROSS_HS_DEFAULT   0x18U</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae20a048c47d4016ec1d64d50d2065c1b"> 2164</a></span><span class="preprocessor">#define CROSS_HS_VRX_Y_CROSS_HS_ADDR     0x1F8U </span><span class="comment">// Map selected internal signal to HS  </span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fb0caab67ce1624eced5688bfd0118e"> 2165</a></span><span class="preprocessor">#define CROSS_HS_VRX_Y_CROSS_HS_MASK     0x1FU</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1c9c2e99521a76b80ca0d7c029e58a5"> 2166</a></span><span class="preprocessor">#define CROSS_HS_VRX_Y_CROSS_HS_POS      0U</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1893c1c27f12456e9dfbe6441bf0d6dc"> 2168</a></span><span class="preprocessor">#define CROSS_HS_F_VRX_Y_CROSS_HS_ADDR   0x1F8U </span><span class="comment">// Force CROSS_HS to 0. Applied before inve... </span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2a1d864bd49034fc6b39b71dcd905aa"> 2169</a></span><span class="preprocessor">#define CROSS_HS_F_VRX_Y_CROSS_HS_MASK   0x20U</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1e4f9c407d54d15d6115e0683c34d32"> 2170</a></span><span class="preprocessor">#define CROSS_HS_F_VRX_Y_CROSS_HS_POS    5U</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span> </div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af90ccc700e42fd8d74f3990ffd1dc9c9"> 2172</a></span><span class="preprocessor">#define CROSS_HS_I_VRX_Y_CROSS_HS_ADDR   0x1F8U </span><span class="comment">// Invert CROSS_HS  </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a847cd0f3a560542ba688e0df5ffe1dcb"> 2173</a></span><span class="preprocessor">#define CROSS_HS_I_VRX_Y_CROSS_HS_MASK   0x40U</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a823686bdfff4d2302757d0afcb652489"> 2174</a></span><span class="preprocessor">#define CROSS_HS_I_VRX_Y_CROSS_HS_POS    6U</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span> </div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a538eb834f5f1ab605dc32ea27f40548d"> 2176</a></span><span class="preprocessor">#define VRX_Y_CROSS_VS_ADDR      0x1F9U</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d9effc221462bcc5f7d7624f6418e68"> 2177</a></span><span class="preprocessor">#define VRX_Y_CROSS_VS_DEFAULT   0x19U</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span> </div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9317405ea33db440e67e4930cbb4b422"> 2179</a></span><span class="preprocessor">#define CROSS_VS_VRX_Y_CROSS_VS_ADDR     0x1F9U </span><span class="comment">// Map selected internal signal to VS  </span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac27000ba4c05902912eb75e5791417cd"> 2180</a></span><span class="preprocessor">#define CROSS_VS_VRX_Y_CROSS_VS_MASK     0x1FU</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace492efcddd8922b8aa4c2bbe5d81f2b"> 2181</a></span><span class="preprocessor">#define CROSS_VS_VRX_Y_CROSS_VS_POS      0U</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span> </div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad240eedbb56b1d7bc1b7570a4248bc82"> 2183</a></span><span class="preprocessor">#define CROSS_VS_F_VRX_Y_CROSS_VS_ADDR   0x1F9U </span><span class="comment">// Force CROSS_VS to 0. Applied before inve... </span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21880fdab175e62a9bb70be4d4994623"> 2184</a></span><span class="preprocessor">#define CROSS_VS_F_VRX_Y_CROSS_VS_MASK   0x20U</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a845f39c673913d3235f6c3aa87640b1f"> 2185</a></span><span class="preprocessor">#define CROSS_VS_F_VRX_Y_CROSS_VS_POS    5U</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span> </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace3fea6cda7d944a7f49fcf0c5243426"> 2187</a></span><span class="preprocessor">#define CROSS_VS_I_VRX_Y_CROSS_VS_ADDR   0x1F9U </span><span class="comment">// Invert CROSS_VS  </span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41c6fff42105c5465d2174b66a81d0e6"> 2188</a></span><span class="preprocessor">#define CROSS_VS_I_VRX_Y_CROSS_VS_MASK   0x40U</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abedf5a75e33180919e07aafa1459740c"> 2189</a></span><span class="preprocessor">#define CROSS_VS_I_VRX_Y_CROSS_VS_POS    6U</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span> </div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01164ac96183647793e42d5ab1ab489f"> 2191</a></span><span class="preprocessor">#define VRX_Y_CROSS_DE_ADDR      0x1FAU</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94ccaa12477ac5266d7a5f23ec668c9b"> 2192</a></span><span class="preprocessor">#define VRX_Y_CROSS_DE_DEFAULT   0x1AU</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ec7fea0c0e2368b941bbe7aefc12a0d"> 2194</a></span><span class="preprocessor">#define CROSS_DE_VRX_Y_CROSS_DE_ADDR     0x1FAU </span><span class="comment">// Map selected internal signal to DE  </span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a53b4588399d2e668b4c3af652c85afdc"> 2195</a></span><span class="preprocessor">#define CROSS_DE_VRX_Y_CROSS_DE_MASK     0x1FU</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c4278e52d802c90ca22cfe66ce092ae"> 2196</a></span><span class="preprocessor">#define CROSS_DE_VRX_Y_CROSS_DE_POS      0U</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span> </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a472eece78585573d5eb7319097d8de4c"> 2198</a></span><span class="preprocessor">#define CROSS_DE_F_VRX_Y_CROSS_DE_ADDR   0x1FAU </span><span class="comment">// Force CROSS_DE to 0. Applied before inve... </span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07e7cb16f1412ff55f9a6f29315cd1df"> 2199</a></span><span class="preprocessor">#define CROSS_DE_F_VRX_Y_CROSS_DE_MASK   0x20U</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb12aa779ce106a1d49d1e450534f0d0"> 2200</a></span><span class="preprocessor">#define CROSS_DE_F_VRX_Y_CROSS_DE_POS    5U</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span> </div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37d7200816e6b1e4a9dbda64573a9713"> 2202</a></span><span class="preprocessor">#define CROSS_DE_I_VRX_Y_CROSS_DE_ADDR   0x1FAU </span><span class="comment">// Invert CROSS_DE  </span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29edf320d8685d57d87a105b30394c1c"> 2203</a></span><span class="preprocessor">#define CROSS_DE_I_VRX_Y_CROSS_DE_MASK   0x40U</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09e5ba7edb84508735ea7b802ac5c3aa"> 2204</a></span><span class="preprocessor">#define CROSS_DE_I_VRX_Y_CROSS_DE_POS    6U</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span> </div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa29be171dfae334dd73415ff25ad0ca3"> 2206</a></span><span class="preprocessor">#define VRX_Y_PRBS_ERR_ADDR      0x1FBU</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6777b9b1da1ffc7742157bd9523cffe1"> 2207</a></span><span class="preprocessor">#define VRX_Y_PRBS_ERR_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span> </div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25e30c7c176be65aff07c842da8bce59"> 2209</a></span><span class="preprocessor">#define VPRBS_ERR_VRX_Y_PRBS_ERR_ADDR    0x1FBU </span><span class="comment">// Video PRBS error counter, clears on read... </span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ead6b5f7d5c7747112edc6895e2fb3f"> 2210</a></span><span class="preprocessor">#define VPRBS_ERR_VRX_Y_PRBS_ERR_MASK    0xFFU</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a5ebd8ce187d1c7d576683a60d13a31"> 2211</a></span><span class="preprocessor">#define VPRBS_ERR_VRX_Y_PRBS_ERR_POS     0U</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span> </div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48ec950ecae51cb5da38ef0b48d1fe35"> 2213</a></span><span class="preprocessor">#define VRX_Y_VPRBS_ADDR         0x1FCU</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a793785a5fe73875aca84ec441a21b585"> 2214</a></span><span class="preprocessor">#define VRX_Y_VPRBS_DEFAULT      0x80U</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94ebc6192f66d3b2ba809478e18425e1"> 2216</a></span><span class="preprocessor">#define VIDEO_LOCK_VRX_Y_VPRBS_ADDR      0x1FCU </span><span class="comment">// Video channel is locked and outputting v... </span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee372fca8dfda78640747abff93fc84d"> 2217</a></span><span class="preprocessor">#define VIDEO_LOCK_VRX_Y_VPRBS_MASK      0x01U</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a12138694f82863b5e5dd38d11a6e5d"> 2218</a></span><span class="preprocessor">#define VIDEO_LOCK_VRX_Y_VPRBS_POS       0U</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span> </div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade5af8a06f5b368ea47ee83508d9b1cd"> 2220</a></span><span class="preprocessor">#define VPRBS_CHK_EN_VRX_Y_VPRBS_ADDR    0x1FCU </span><span class="comment">// Enable video PRBS checker  </span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bff1c99f357ff63984791de668daf79"> 2221</a></span><span class="preprocessor">#define VPRBS_CHK_EN_VRX_Y_VPRBS_MASK    0x10U</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b09dc08ee5033f3856c4ac40566e538"> 2222</a></span><span class="preprocessor">#define VPRBS_CHK_EN_VRX_Y_VPRBS_POS     4U</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span> </div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9532bfd2eadff8ea3194cd3aa323a40d"> 2224</a></span><span class="preprocessor">#define VPRBS_FAIL_VRX_Y_VPRBS_ADDR      0x1FCU </span><span class="comment">// Video PRBS check pass/fail  </span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af8e55bcb44b71deb1f68197cf7f3734d"> 2225</a></span><span class="preprocessor">#define VPRBS_FAIL_VRX_Y_VPRBS_MASK      0x20U</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc2e9fda242fe5361a9681c433c95968"> 2226</a></span><span class="preprocessor">#define VPRBS_FAIL_VRX_Y_VPRBS_POS       5U</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span> </div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51819ed7aba9145f6e7d366de70ca961"> 2228</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VRX_Y_VPRBS_ADDR      0x1FCU </span><span class="comment">// Pattern-generator clock source for video... </span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a313545a9f98c0ca7e51b4db18bad028c"> 2229</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VRX_Y_VPRBS_MASK      0x80U</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec8f478bc9126b371badf93b87e0ba5e"> 2230</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VRX_Y_VPRBS_POS       7U</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span> </div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f892723a42d9d3ed81c9e8f1cf6b025"> 2232</a></span><span class="preprocessor">#define VRX_Y_CROSS_27_ADDR      0x1FDU</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af01dc2be1ce0f9f21ebbef7093a993a3"> 2233</a></span><span class="preprocessor">#define VRX_Y_CROSS_27_DEFAULT   0x1BU</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span> </div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ec59b260f2e2b6205684e7b18aeeee3"> 2235</a></span><span class="preprocessor">#define CROSS27_VRX_Y_CROSS_27_ADDR      0x1FDU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afc6596dda422518e91728f0ce7e7f00e"> 2236</a></span><span class="preprocessor">#define CROSS27_VRX_Y_CROSS_27_MASK      0x1FU</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52edf8b1fa701f195393bfa697b5b5b8"> 2237</a></span><span class="preprocessor">#define CROSS27_VRX_Y_CROSS_27_POS       0U</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span> </div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f93303960afee559117801aee51997e"> 2239</a></span><span class="preprocessor">#define CROSS27_F_VRX_Y_CROSS_27_ADDR    0x1FDU </span><span class="comment">// Force outgoing bit 27 to 0. Applied befo... </span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22d7d444f059d324711531383c289c1f"> 2240</a></span><span class="preprocessor">#define CROSS27_F_VRX_Y_CROSS_27_MASK    0x20U</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07f56d822f35f575db1d5decb7f4d206"> 2241</a></span><span class="preprocessor">#define CROSS27_F_VRX_Y_CROSS_27_POS     5U</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span> </div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a920fd0b2d93f251760ea31320daa2f40"> 2243</a></span><span class="preprocessor">#define CROSS27_I_VRX_Y_CROSS_27_ADDR    0x1FDU </span><span class="comment">// Invert outgoing bit 27  </span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f7ccbea90de42beea085c305bc9ba11"> 2244</a></span><span class="preprocessor">#define CROSS27_I_VRX_Y_CROSS_27_MASK    0x40U</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a098605242442b3fbddfe95052889f134"> 2245</a></span><span class="preprocessor">#define CROSS27_I_VRX_Y_CROSS_27_POS     6U</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span> </div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf4618ddc30a597e621622ff3ee5228a"> 2247</a></span><span class="preprocessor">#define ALT_CROSSBAR_VRX_Y_CROSS_27_ADDR     0x1FDU </span><span class="comment">// Selects whether to use the crossbar in t... </span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85737793c06d15987e575b737d77ee47"> 2248</a></span><span class="preprocessor">#define ALT_CROSSBAR_VRX_Y_CROSS_27_MASK     0x80U</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4fae86291a51e322d9fa26f5821689fb"> 2249</a></span><span class="preprocessor">#define ALT_CROSSBAR_VRX_Y_CROSS_27_POS      7U</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span> </div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93f4600657716c72bdb3bd28278f4689"> 2251</a></span><span class="preprocessor">#define VRX_Y_CROSS_28_ADDR      0x1FEU</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ec343e382a2e596bdbcb86d51a43adb"> 2252</a></span><span class="preprocessor">#define VRX_Y_CROSS_28_DEFAULT   0x1CU</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a27a2883691749c974ec7ebdd83d88ccf"> 2254</a></span><span class="preprocessor">#define CROSS28_VRX_Y_CROSS_28_ADDR      0x1FEU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48be511578abe50478cddc03f737fa84"> 2255</a></span><span class="preprocessor">#define CROSS28_VRX_Y_CROSS_28_MASK      0x1FU</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9edb451888afcca12874ee5e15d8825"> 2256</a></span><span class="preprocessor">#define CROSS28_VRX_Y_CROSS_28_POS       0U</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span> </div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fc6a6ab862d4ba03afe7f761d1e0769"> 2258</a></span><span class="preprocessor">#define CROSS28_F_VRX_Y_CROSS_28_ADDR    0x1FEU </span><span class="comment">// Force outgoing bit 28 to 0. Applied befo... </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0fc344c7ef429a773f1b0f6377bd8795"> 2259</a></span><span class="preprocessor">#define CROSS28_F_VRX_Y_CROSS_28_MASK    0x20U</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a136e6f7a5c7c2ed77681fc4a9fe6e79d"> 2260</a></span><span class="preprocessor">#define CROSS28_F_VRX_Y_CROSS_28_POS     5U</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span> </div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7047a60821c149f5716b4ac2a058f8c5"> 2262</a></span><span class="preprocessor">#define CROSS28_I_VRX_Y_CROSS_28_ADDR    0x1FEU </span><span class="comment">// Invert outgoing bit 28  </span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0c7fb3ffe74eaaf2d902c621ca89fb8"> 2263</a></span><span class="preprocessor">#define CROSS28_I_VRX_Y_CROSS_28_MASK    0x40U</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f851098480416700822d2ed8c3c4b1f"> 2264</a></span><span class="preprocessor">#define CROSS28_I_VRX_Y_CROSS_28_POS     6U</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span> </div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f684551d5684c7746f548c473b10d73"> 2266</a></span><span class="preprocessor">#define VRX_Y_CROSS_29_ADDR      0x1FFU</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a607931ed93eedb0a862b0cff9683f23d"> 2267</a></span><span class="preprocessor">#define VRX_Y_CROSS_29_DEFAULT   0x1DU</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae963de9e598e5951bf70f50c3fe47d4e"> 2269</a></span><span class="preprocessor">#define CROSS29_VRX_Y_CROSS_29_ADDR      0x1FFU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa86e2f2d555591cb9be61464223fbf1"> 2270</a></span><span class="preprocessor">#define CROSS29_VRX_Y_CROSS_29_MASK      0x1FU</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7c2db4f0b95dcfb16494747dbdda0d6"> 2271</a></span><span class="preprocessor">#define CROSS29_VRX_Y_CROSS_29_POS       0U</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span> </div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa06147c237240c6542d6a5c6485303d2"> 2273</a></span><span class="preprocessor">#define CROSS29_F_VRX_Y_CROSS_29_ADDR    0x1FFU </span><span class="comment">// Force outgoing bit 29 to 0. Applied befo... </span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff991a33f6233a49ad13dde3e29165c1"> 2274</a></span><span class="preprocessor">#define CROSS29_F_VRX_Y_CROSS_29_MASK    0x20U</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade949755a498da54e86fcecff4026fb4"> 2275</a></span><span class="preprocessor">#define CROSS29_F_VRX_Y_CROSS_29_POS     5U</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span> </div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb4831698fc87134b945188a6094e806"> 2277</a></span><span class="preprocessor">#define CROSS29_I_VRX_Y_CROSS_29_ADDR    0x1FFU </span><span class="comment">// Invert outgoing bit 29  </span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa866858b20e221a9afbb9e4d6957687c"> 2278</a></span><span class="preprocessor">#define CROSS29_I_VRX_Y_CROSS_29_MASK    0x40U</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4246e793e0aa8322a9321b172f6e661"> 2279</a></span><span class="preprocessor">#define CROSS29_I_VRX_Y_CROSS_29_POS     6U</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span> </div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5729e9816abb5e8baa58293c87760de"> 2281</a></span><span class="preprocessor">#define VRX_Z_CROSS_0_ADDR       0x200U</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a53769916678563c9abf6cfa29bac109d"> 2282</a></span><span class="preprocessor">#define VRX_Z_CROSS_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08e9ec210610c14934cadb4750ab0109"> 2284</a></span><span class="preprocessor">#define CROSS0_VRX_Z_CROSS_0_ADDR    0x200U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b0084b35bf9e684b7a5a00943fc1d67"> 2285</a></span><span class="preprocessor">#define CROSS0_VRX_Z_CROSS_0_MASK    0x1FU</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88b4963a2c53fcde7e5cfacbf81b49c3"> 2286</a></span><span class="preprocessor">#define CROSS0_VRX_Z_CROSS_0_POS     0U</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span> </div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a9e6407be9ee2842b305c3d6e914e03"> 2288</a></span><span class="preprocessor">#define CROSS0_F_VRX_Z_CROSS_0_ADDR      0x200U </span><span class="comment">// Force outgoing bit 0 to 0. Applied befor... </span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d1d994779b3693497a3366b9675dfaa"> 2289</a></span><span class="preprocessor">#define CROSS0_F_VRX_Z_CROSS_0_MASK      0x20U</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac18af41f93d3d8f44934789981dbd765"> 2290</a></span><span class="preprocessor">#define CROSS0_F_VRX_Z_CROSS_0_POS       5U</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span> </div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4d1ad0e48377db23a7e5d0028d58e37"> 2292</a></span><span class="preprocessor">#define CROSS0_I_VRX_Z_CROSS_0_ADDR      0x200U </span><span class="comment">// Invert outgoing bit 0  </span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af435bf7e3ca3da6b73334e7b9c7c3a6c"> 2293</a></span><span class="preprocessor">#define CROSS0_I_VRX_Z_CROSS_0_MASK      0x40U</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae075441c6bd4d5889839ca2d0460dc57"> 2294</a></span><span class="preprocessor">#define CROSS0_I_VRX_Z_CROSS_0_POS       6U</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span> </div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71f8ff6a0a3cc94eb7b9dc51723074fe"> 2296</a></span><span class="preprocessor">#define VRX_Z_CROSS_1_ADDR       0x201U</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2f32b5d8b13da9f0f8964746b31e587"> 2297</a></span><span class="preprocessor">#define VRX_Z_CROSS_1_DEFAULT    0x01U</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span> </div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0953efae703f5176ca0ff2d244bb3a2"> 2299</a></span><span class="preprocessor">#define CROSS1_VRX_Z_CROSS_1_ADDR    0x201U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44cecc727020563c4c8f455ea1a0bffc"> 2300</a></span><span class="preprocessor">#define CROSS1_VRX_Z_CROSS_1_MASK    0x1FU</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bd413eb027192505b410a57518d8804"> 2301</a></span><span class="preprocessor">#define CROSS1_VRX_Z_CROSS_1_POS     0U</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span> </div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91e1baecd32263f3357ff9e06c855bca"> 2303</a></span><span class="preprocessor">#define CROSS1_F_VRX_Z_CROSS_1_ADDR      0x201U </span><span class="comment">// Force outgoing bit 1 to 0. Applied befor... </span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6509a5fefdaa899881add2b61d5a6fc"> 2304</a></span><span class="preprocessor">#define CROSS1_F_VRX_Z_CROSS_1_MASK      0x20U</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaaf1dd775dbac1060dcb5d2fa4f3ccfb"> 2305</a></span><span class="preprocessor">#define CROSS1_F_VRX_Z_CROSS_1_POS       5U</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span> </div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8548c21b68b3331ce9584e12fe91976b"> 2307</a></span><span class="preprocessor">#define CROSS1_I_VRX_Z_CROSS_1_ADDR      0x201U </span><span class="comment">// Invert outgoing bit 1  </span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acbf79117ff5e464fc165c6d8ce0d4e9a"> 2308</a></span><span class="preprocessor">#define CROSS1_I_VRX_Z_CROSS_1_MASK      0x40U</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4eb8f37724e64001c3b165e953cdcc4d"> 2309</a></span><span class="preprocessor">#define CROSS1_I_VRX_Z_CROSS_1_POS       6U</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span> </div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac54b0f07dcdb4eee110b369eee9f2738"> 2311</a></span><span class="preprocessor">#define VRX_Z_CROSS_2_ADDR       0x202U</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d9880a30863e7bf1a146144b40918db"> 2312</a></span><span class="preprocessor">#define VRX_Z_CROSS_2_DEFAULT    0x02U</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span> </div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a851ca1a32133470e22657432312fe2ca"> 2314</a></span><span class="preprocessor">#define CROSS2_VRX_Z_CROSS_2_ADDR    0x202U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60e7eecd02fbb09b45aa64b6412681dd"> 2315</a></span><span class="preprocessor">#define CROSS2_VRX_Z_CROSS_2_MASK    0x1FU</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3bd8a8aacbc826efdade1721ffb9cb77"> 2316</a></span><span class="preprocessor">#define CROSS2_VRX_Z_CROSS_2_POS     0U</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span> </div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afce2d5dc9d7ca09819bf2ff24c2ed216"> 2318</a></span><span class="preprocessor">#define CROSS2_F_VRX_Z_CROSS_2_ADDR      0x202U </span><span class="comment">// Force outgoing bit 2 to 0. Applied befor... </span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32bb05b8ceebd6ccce87e6542e7bef22"> 2319</a></span><span class="preprocessor">#define CROSS2_F_VRX_Z_CROSS_2_MASK      0x20U</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3f43d39d0b1c02a02913887734dc13e"> 2320</a></span><span class="preprocessor">#define CROSS2_F_VRX_Z_CROSS_2_POS       5U</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span> </div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade3c2c9136afc94a7ecff1d932ae74bb"> 2322</a></span><span class="preprocessor">#define CROSS2_I_VRX_Z_CROSS_2_ADDR      0x202U </span><span class="comment">// Invert outgoing bit 2  </span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a75cae6a3c376d81f4fe7956a8f1d41cb"> 2323</a></span><span class="preprocessor">#define CROSS2_I_VRX_Z_CROSS_2_MASK      0x40U</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fb2284a742db2623eb7928a5275d4fd"> 2324</a></span><span class="preprocessor">#define CROSS2_I_VRX_Z_CROSS_2_POS       6U</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a792b78c6f5cca7f1811f8727907c85ac"> 2326</a></span><span class="preprocessor">#define VRX_Z_CROSS_3_ADDR       0x203U</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaa6ae3b09cfe6a702ce04d819cccb80"> 2327</a></span><span class="preprocessor">#define VRX_Z_CROSS_3_DEFAULT    0x03U</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span> </div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8acb9d953eca339719740a3a0f8d8bd3"> 2329</a></span><span class="preprocessor">#define CROSS3_VRX_Z_CROSS_3_ADDR    0x203U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20c967e0a477859b1f5c0bd3e64e1067"> 2330</a></span><span class="preprocessor">#define CROSS3_VRX_Z_CROSS_3_MASK    0x1FU</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72dc54ee27723c6109abdb295bcc87c4"> 2331</a></span><span class="preprocessor">#define CROSS3_VRX_Z_CROSS_3_POS     0U</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span> </div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a27bc5dfed689fe8634b94867b1bf9005"> 2333</a></span><span class="preprocessor">#define CROSS3_F_VRX_Z_CROSS_3_ADDR      0x203U </span><span class="comment">// Force outgoing bit 3 to 0. Applied befor... </span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad06c0a90a1da5086ec77b38a12bb7bc8"> 2334</a></span><span class="preprocessor">#define CROSS3_F_VRX_Z_CROSS_3_MASK      0x20U</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcdab01585035c2130754bc262ac2f46"> 2335</a></span><span class="preprocessor">#define CROSS3_F_VRX_Z_CROSS_3_POS       5U</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span> </div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f1c8a7a2863b19b47281b10ae05ca3b"> 2337</a></span><span class="preprocessor">#define CROSS3_I_VRX_Z_CROSS_3_ADDR      0x203U </span><span class="comment">// Invert outgoing bit 3  </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1771b45b10bf9dbb2350d08f53173175"> 2338</a></span><span class="preprocessor">#define CROSS3_I_VRX_Z_CROSS_3_MASK      0x40U</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3af6897af44ec90859dffad216433159"> 2339</a></span><span class="preprocessor">#define CROSS3_I_VRX_Z_CROSS_3_POS       6U</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span> </div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0fb4ce3e978196fa78c964c665d32ba8"> 2341</a></span><span class="preprocessor">#define VRX_Z_CROSS_4_ADDR       0x204U</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6587f173f1a31f438f28b32245a8eee"> 2342</a></span><span class="preprocessor">#define VRX_Z_CROSS_4_DEFAULT    0x04U</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span> </div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60eac6b8375926a05a79b3db2b1a5cf3"> 2344</a></span><span class="preprocessor">#define CROSS4_VRX_Z_CROSS_4_ADDR    0x204U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ba51f0f6c2bd8447da83e60dc08f8fa"> 2345</a></span><span class="preprocessor">#define CROSS4_VRX_Z_CROSS_4_MASK    0x1FU</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20bf7b88602ff7780c92a237d2c23abf"> 2346</a></span><span class="preprocessor">#define CROSS4_VRX_Z_CROSS_4_POS     0U</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span> </div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb1282eb68079af525fcc675da68e4f2"> 2348</a></span><span class="preprocessor">#define CROSS4_F_VRX_Z_CROSS_4_ADDR      0x204U </span><span class="comment">// Force outgoing bit 4 to 0. Applied befor... </span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2439fa52f32034cad779f302bdd43427"> 2349</a></span><span class="preprocessor">#define CROSS4_F_VRX_Z_CROSS_4_MASK      0x20U</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4194d9714c6a991abe84c80244535c5b"> 2350</a></span><span class="preprocessor">#define CROSS4_F_VRX_Z_CROSS_4_POS       5U</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98ce8860687607d550727fc2f34b4533"> 2352</a></span><span class="preprocessor">#define CROSS4_I_VRX_Z_CROSS_4_ADDR      0x204U </span><span class="comment">// Invert outgoing bit 4  </span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2d4a684653e725b72726ff3dee30bc4"> 2353</a></span><span class="preprocessor">#define CROSS4_I_VRX_Z_CROSS_4_MASK      0x40U</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bc6608f6f6237fa2d4c2b9e86f5f757"> 2354</a></span><span class="preprocessor">#define CROSS4_I_VRX_Z_CROSS_4_POS       6U</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span> </div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1618ac1bff0e643e5ae07878a868130a"> 2356</a></span><span class="preprocessor">#define VRX_Z_CROSS_5_ADDR       0x205U</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf5e413a5fe28f3d1613e6dba4878680"> 2357</a></span><span class="preprocessor">#define VRX_Z_CROSS_5_DEFAULT    0x05U</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span> </div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20e25e90eab296679f3914b5240e9ba8"> 2359</a></span><span class="preprocessor">#define CROSS5_VRX_Z_CROSS_5_ADDR    0x205U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab18e1747eecb322878553747b1b29637"> 2360</a></span><span class="preprocessor">#define CROSS5_VRX_Z_CROSS_5_MASK    0x1FU</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad83fcf77c8d0bc28f1aa05bec10c392d"> 2361</a></span><span class="preprocessor">#define CROSS5_VRX_Z_CROSS_5_POS     0U</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span> </div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab631316ff17cb95a9f18989a3ea66fb0"> 2363</a></span><span class="preprocessor">#define CROSS5_F_VRX_Z_CROSS_5_ADDR      0x205U </span><span class="comment">// Force outgoing bit 5 to 0. Applied befor... </span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada1b3803c9ed5aa73a02ac613fc54694"> 2364</a></span><span class="preprocessor">#define CROSS5_F_VRX_Z_CROSS_5_MASK      0x20U</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6607ec8f8c84c380b33b880bc9f79b2e"> 2365</a></span><span class="preprocessor">#define CROSS5_F_VRX_Z_CROSS_5_POS       5U</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span> </div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a089a6562d52630c651b7258294186175"> 2367</a></span><span class="preprocessor">#define CROSS5_I_VRX_Z_CROSS_5_ADDR      0x205U </span><span class="comment">// Invert outgoing bit 5  </span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab790dd39e3bd3cabb07acefd5648d73f"> 2368</a></span><span class="preprocessor">#define CROSS5_I_VRX_Z_CROSS_5_MASK      0x40U</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa20bd1608076feee488480c80fc5ebb0"> 2369</a></span><span class="preprocessor">#define CROSS5_I_VRX_Z_CROSS_5_POS       6U</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span> </div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46d861b33ebbd74c43923af95f4280a4"> 2371</a></span><span class="preprocessor">#define VRX_Z_CROSS_6_ADDR       0x206U</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7fa698b5dba7a8e655602a593dd45d5"> 2372</a></span><span class="preprocessor">#define VRX_Z_CROSS_6_DEFAULT    0x06U</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4eeb78015fda00d89b458edb40523c08"> 2374</a></span><span class="preprocessor">#define CROSS6_VRX_Z_CROSS_6_ADDR    0x206U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ac0d2e55b7d2cf5f85eb6bcc7d376a1"> 2375</a></span><span class="preprocessor">#define CROSS6_VRX_Z_CROSS_6_MASK    0x1FU</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03a44dbf6ce4a05fff8746908733706f"> 2376</a></span><span class="preprocessor">#define CROSS6_VRX_Z_CROSS_6_POS     0U</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span> </div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16bcbf8835e9b4bf8ec0fcf8da607948"> 2378</a></span><span class="preprocessor">#define CROSS6_F_VRX_Z_CROSS_6_ADDR      0x206U </span><span class="comment">// Force outgoing bit 6 to 0. Applied befor... </span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4af84bff149ceb9f6e1a6de6abccf13"> 2379</a></span><span class="preprocessor">#define CROSS6_F_VRX_Z_CROSS_6_MASK      0x20U</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a56bd5f8e9034ec4a8fe94b7be779f238"> 2380</a></span><span class="preprocessor">#define CROSS6_F_VRX_Z_CROSS_6_POS       5U</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span> </div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84137e3c9ff33a17d57fd3664970ddc5"> 2382</a></span><span class="preprocessor">#define CROSS6_I_VRX_Z_CROSS_6_ADDR      0x206U </span><span class="comment">// Invert outgoing bit 6  </span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc1a55bd9b1f48ac48e13722e117410a"> 2383</a></span><span class="preprocessor">#define CROSS6_I_VRX_Z_CROSS_6_MASK      0x40U</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a2116595f1265a495acce77693cb7e9"> 2384</a></span><span class="preprocessor">#define CROSS6_I_VRX_Z_CROSS_6_POS       6U</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span> </div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6869464aae136704c8175823d94e090e"> 2386</a></span><span class="preprocessor">#define VRX_Z_CROSS_7_ADDR       0x207U</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1aeab5ae08a01112522b5277fcc305dd"> 2387</a></span><span class="preprocessor">#define VRX_Z_CROSS_7_DEFAULT    0x07U</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span> </div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a951a880ebfd1148eb7f21a075432c691"> 2389</a></span><span class="preprocessor">#define CROSS7_VRX_Z_CROSS_7_ADDR    0x207U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ec989c7df1d47c27fcab202eb917758"> 2390</a></span><span class="preprocessor">#define CROSS7_VRX_Z_CROSS_7_MASK    0x1FU</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f870ffc78f4f2c4c7c646f4cd7c0260"> 2391</a></span><span class="preprocessor">#define CROSS7_VRX_Z_CROSS_7_POS     0U</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span> </div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa68c194ae5230fce56478ef421a5a4c4"> 2393</a></span><span class="preprocessor">#define CROSS7_F_VRX_Z_CROSS_7_ADDR      0x207U </span><span class="comment">// Force outgoing bit 7 to 0. Applied befor... </span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abcf7d9177325a48fdf5119aab4799ad1"> 2394</a></span><span class="preprocessor">#define CROSS7_F_VRX_Z_CROSS_7_MASK      0x20U</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ec6e250848a6e900fcbbe5fdf46cb17"> 2395</a></span><span class="preprocessor">#define CROSS7_F_VRX_Z_CROSS_7_POS       5U</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span> </div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c4dc545b71a0e5523135d622c843b21"> 2397</a></span><span class="preprocessor">#define CROSS7_I_VRX_Z_CROSS_7_ADDR      0x207U </span><span class="comment">// Invert outgoing bit 7  </span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7f80eb153dda2d47a1e964bf2af0c8e"> 2398</a></span><span class="preprocessor">#define CROSS7_I_VRX_Z_CROSS_7_MASK      0x40U</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f800154a6bb11a7900a54a6ac4cdd4b"> 2399</a></span><span class="preprocessor">#define CROSS7_I_VRX_Z_CROSS_7_POS       6U</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span> </div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4af513cb05bf86a2875ffdd912c269a"> 2401</a></span><span class="preprocessor">#define VRX_Z_CROSS_8_ADDR       0x208U</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50cb55eb082662a661c082432679b220"> 2402</a></span><span class="preprocessor">#define VRX_Z_CROSS_8_DEFAULT    0x08U</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span> </div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1428ec8a5622fba47a06ee4ac26eae6"> 2404</a></span><span class="preprocessor">#define CROSS8_VRX_Z_CROSS_8_ADDR    0x208U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace8e412285dcdcbaf242d8358aae9c20"> 2405</a></span><span class="preprocessor">#define CROSS8_VRX_Z_CROSS_8_MASK    0x1FU</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4efa43f76be5ecebd4a734256fe20e1f"> 2406</a></span><span class="preprocessor">#define CROSS8_VRX_Z_CROSS_8_POS     0U</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span> </div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1f0eab318aefb63345c63faf92a1d17"> 2408</a></span><span class="preprocessor">#define CROSS8_F_VRX_Z_CROSS_8_ADDR      0x208U </span><span class="comment">// Force outgoing bit 8 to 0. Applied befor... </span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d4b48e4f88d637dc44e84d5c03b55a5"> 2409</a></span><span class="preprocessor">#define CROSS8_F_VRX_Z_CROSS_8_MASK      0x20U</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bc4fc4af58e501a60f884418821b1ee"> 2410</a></span><span class="preprocessor">#define CROSS8_F_VRX_Z_CROSS_8_POS       5U</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span> </div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40c067e46bec543dc0a906305b8d5c6c"> 2412</a></span><span class="preprocessor">#define CROSS8_I_VRX_Z_CROSS_8_ADDR      0x208U </span><span class="comment">// Invert outgoing bit 8  </span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34dc56e8a40c471257a750f93370779a"> 2413</a></span><span class="preprocessor">#define CROSS8_I_VRX_Z_CROSS_8_MASK      0x40U</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada31a3954c54b3ba25f41012bdf0a0e3"> 2414</a></span><span class="preprocessor">#define CROSS8_I_VRX_Z_CROSS_8_POS       6U</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span> </div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac73a05a237e7e2b8a35724df4fb12e97"> 2416</a></span><span class="preprocessor">#define VRX_Z_CROSS_9_ADDR       0x209U</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab53aa4270c750f74c012993ae0b687d4"> 2417</a></span><span class="preprocessor">#define VRX_Z_CROSS_9_DEFAULT    0x09U</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a8a0971d3c5853b2b3d5c2ae94359da"> 2419</a></span><span class="preprocessor">#define CROSS9_VRX_Z_CROSS_9_ADDR    0x209U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5f76a13a420b7d6d54cb941e9e8b8a8"> 2420</a></span><span class="preprocessor">#define CROSS9_VRX_Z_CROSS_9_MASK    0x1FU</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad20b414bde3acea0e6aa326cfeb2973c"> 2421</a></span><span class="preprocessor">#define CROSS9_VRX_Z_CROSS_9_POS     0U</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span> </div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a998b69c2f518047f4d31fe7f7fa37446"> 2423</a></span><span class="preprocessor">#define CROSS9_F_VRX_Z_CROSS_9_ADDR      0x209U </span><span class="comment">// Force outgoing bit 9 to 0. Applied befor... </span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0167be8dd4a563607836963b85a3ebc1"> 2424</a></span><span class="preprocessor">#define CROSS9_F_VRX_Z_CROSS_9_MASK      0x20U</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f2636f64a2d99dcffcb9f6689ed4c04"> 2425</a></span><span class="preprocessor">#define CROSS9_F_VRX_Z_CROSS_9_POS       5U</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span> </div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70543d0bb41d0a558b786d22c3d27677"> 2427</a></span><span class="preprocessor">#define CROSS9_I_VRX_Z_CROSS_9_ADDR      0x209U </span><span class="comment">// Invert outgoing bit 9  </span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5bd5aa81e6e2d9f46af7be2d1e95940"> 2428</a></span><span class="preprocessor">#define CROSS9_I_VRX_Z_CROSS_9_MASK      0x40U</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab54bd26754d48dbf75f08f32323cd1b5"> 2429</a></span><span class="preprocessor">#define CROSS9_I_VRX_Z_CROSS_9_POS       6U</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span> </div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92d209852a1700355cdc2accf8caa6f5"> 2431</a></span><span class="preprocessor">#define VRX_Z_CROSS_10_ADDR      0x20AU</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5e2743432a057ff434e8efa39d2bba9"> 2432</a></span><span class="preprocessor">#define VRX_Z_CROSS_10_DEFAULT   0x0AU</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span> </div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d6f4ac91919fc85c6062543baf8a53c"> 2434</a></span><span class="preprocessor">#define CROSS10_VRX_Z_CROSS_10_ADDR      0x20AU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9bf90a325905c1eca7559a9d4e87230"> 2435</a></span><span class="preprocessor">#define CROSS10_VRX_Z_CROSS_10_MASK      0x1FU</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c7b425dddcbb97b3f7c3b290bd1611b"> 2436</a></span><span class="preprocessor">#define CROSS10_VRX_Z_CROSS_10_POS       0U</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span> </div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf3a0b5a16a760b61b4946a0eed24b4d"> 2438</a></span><span class="preprocessor">#define CROSS10_F_VRX_Z_CROSS_10_ADDR    0x20AU </span><span class="comment">// Force outgoing bit 10 to 0. Applied befo... </span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6d6a88cda64fd4a7e5b4047c9f64934"> 2439</a></span><span class="preprocessor">#define CROSS10_F_VRX_Z_CROSS_10_MASK    0x20U</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80a1d2fb4a260326deb1d73dc4143358"> 2440</a></span><span class="preprocessor">#define CROSS10_F_VRX_Z_CROSS_10_POS     5U</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span> </div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a211256eadee1f13f2e4908281cc7cf3a"> 2442</a></span><span class="preprocessor">#define CROSS10_I_VRX_Z_CROSS_10_ADDR    0x20AU </span><span class="comment">// Invert outgoing bit 10  </span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebfda207b89b8829a4fbb5cd758fa997"> 2443</a></span><span class="preprocessor">#define CROSS10_I_VRX_Z_CROSS_10_MASK    0x40U</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28664c6fea8bdb951f62d09aefeb652b"> 2444</a></span><span class="preprocessor">#define CROSS10_I_VRX_Z_CROSS_10_POS     6U</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span> </div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba82a9cae4412b5e129aac0681453ba1"> 2446</a></span><span class="preprocessor">#define VRX_Z_CROSS_11_ADDR      0x20BU</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3189ba4f97fb2a899a8291a3bc4475e"> 2447</a></span><span class="preprocessor">#define VRX_Z_CROSS_11_DEFAULT   0x0BU</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span> </div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8be4e96a431a4a36481696e7c77dc38d"> 2449</a></span><span class="preprocessor">#define CROSS11_VRX_Z_CROSS_11_ADDR      0x20BU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a161ef93285b5ccb2491eeb5e90c6ab9b"> 2450</a></span><span class="preprocessor">#define CROSS11_VRX_Z_CROSS_11_MASK      0x1FU</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad02c3e4e28fccbd87adae7d4e285922d"> 2451</a></span><span class="preprocessor">#define CROSS11_VRX_Z_CROSS_11_POS       0U</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span> </div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca9d0fb40c1febaf8fa90bd1af0aab5c"> 2453</a></span><span class="preprocessor">#define CROSS11_F_VRX_Z_CROSS_11_ADDR    0x20BU </span><span class="comment">// Force outgoing bit 11 to 0. Applied befo... </span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5553147a30a8484008905760df19de60"> 2454</a></span><span class="preprocessor">#define CROSS11_F_VRX_Z_CROSS_11_MASK    0x20U</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2cc9b57cfbf4e6a33581c6cb3f5f17a"> 2455</a></span><span class="preprocessor">#define CROSS11_F_VRX_Z_CROSS_11_POS     5U</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span> </div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23a90b4af6266f957b19595df254ffb0"> 2457</a></span><span class="preprocessor">#define CROSS11_I_VRX_Z_CROSS_11_ADDR    0x20BU </span><span class="comment">// Invert outgoing bit 11  </span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2abcc5981ff91c6f98a402572ac42be0"> 2458</a></span><span class="preprocessor">#define CROSS11_I_VRX_Z_CROSS_11_MASK    0x40U</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84e8c1abeb299c53dd13eb1da53491fe"> 2459</a></span><span class="preprocessor">#define CROSS11_I_VRX_Z_CROSS_11_POS     6U</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span> </div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad08b5cbb6a4ac758b6eafe494d766413"> 2461</a></span><span class="preprocessor">#define VRX_Z_CROSS_12_ADDR      0x20CU</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88013a27ffdaac2d0aea41c59351f7f5"> 2462</a></span><span class="preprocessor">#define VRX_Z_CROSS_12_DEFAULT   0x0CU</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span> </div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4a57951a61791612e6f72f63b8598d8"> 2464</a></span><span class="preprocessor">#define CROSS12_VRX_Z_CROSS_12_ADDR      0x20CU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad477a828e8d9bdec0caeb834adf9355e"> 2465</a></span><span class="preprocessor">#define CROSS12_VRX_Z_CROSS_12_MASK      0x1FU</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd6fc6e01b6f9ab2eed92401c26e30d6"> 2466</a></span><span class="preprocessor">#define CROSS12_VRX_Z_CROSS_12_POS       0U</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span> </div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2abb78c94258185a8812c182b2786770"> 2468</a></span><span class="preprocessor">#define CROSS12_F_VRX_Z_CROSS_12_ADDR    0x20CU </span><span class="comment">// Force outgoing bit 12 to 0. Applied befo... </span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaab47012f0612f1e42318b4b7b3a5bcd"> 2469</a></span><span class="preprocessor">#define CROSS12_F_VRX_Z_CROSS_12_MASK    0x20U</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5979705591d56f591d8b7e824b7fd44d"> 2470</a></span><span class="preprocessor">#define CROSS12_F_VRX_Z_CROSS_12_POS     5U</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span> </div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a714dcef3fbc7e292a07df7a319dfece0"> 2472</a></span><span class="preprocessor">#define CROSS12_I_VRX_Z_CROSS_12_ADDR    0x20CU </span><span class="comment">// Invert outgoing bit 12  </span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a7e40e5a5d83cc39576f82ca161cd0f"> 2473</a></span><span class="preprocessor">#define CROSS12_I_VRX_Z_CROSS_12_MASK    0x40U</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e231220d47a1747519e244923faa1e6"> 2474</a></span><span class="preprocessor">#define CROSS12_I_VRX_Z_CROSS_12_POS     6U</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span> </div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9169c1b6d19c34fc2a0d3f691e512735"> 2476</a></span><span class="preprocessor">#define VRX_Z_CROSS_13_ADDR      0x20DU</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a395aca3bc5b75da7159a2704d703e156"> 2477</a></span><span class="preprocessor">#define VRX_Z_CROSS_13_DEFAULT   0x0DU</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span> </div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3876d6c01c5b7d303779ce85a3ba35d6"> 2479</a></span><span class="preprocessor">#define CROSS13_VRX_Z_CROSS_13_ADDR      0x20DU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b29f854f4271b5fbc89406d64da9146"> 2480</a></span><span class="preprocessor">#define CROSS13_VRX_Z_CROSS_13_MASK      0x1FU</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad51eb3941c932d0c290bba78d0eda26e"> 2481</a></span><span class="preprocessor">#define CROSS13_VRX_Z_CROSS_13_POS       0U</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span> </div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb39beb249eb15c25841fe9a18fb8a93"> 2483</a></span><span class="preprocessor">#define CROSS13_F_VRX_Z_CROSS_13_ADDR    0x20DU </span><span class="comment">// Force outgoing bit 13 to 0. Applied befo... </span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a2b83fdf5d1f2dfc658bfe2460d867e"> 2484</a></span><span class="preprocessor">#define CROSS13_F_VRX_Z_CROSS_13_MASK    0x20U</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac58b0328b00e47891a17b776249ae9c3"> 2485</a></span><span class="preprocessor">#define CROSS13_F_VRX_Z_CROSS_13_POS     5U</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span> </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca8a17904d3c916243fa7f633d8f3546"> 2487</a></span><span class="preprocessor">#define CROSS13_I_VRX_Z_CROSS_13_ADDR    0x20DU </span><span class="comment">// Invert outgoing bit 13  </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7878287f11b9cd073e52fc681e103d13"> 2488</a></span><span class="preprocessor">#define CROSS13_I_VRX_Z_CROSS_13_MASK    0x40U</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6ea4f80e063bfe8fec82ff7098374bd"> 2489</a></span><span class="preprocessor">#define CROSS13_I_VRX_Z_CROSS_13_POS     6U</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span> </div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c4ab739ff76ccf98c2d0275736192bc"> 2491</a></span><span class="preprocessor">#define VRX_Z_CROSS_14_ADDR      0x20EU</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af25313608cdd17f280cbdaed2fbdf284"> 2492</a></span><span class="preprocessor">#define VRX_Z_CROSS_14_DEFAULT   0x0EU</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span> </div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e9414e34e382177131724ec4585d8e2"> 2494</a></span><span class="preprocessor">#define CROSS14_VRX_Z_CROSS_14_ADDR      0x20EU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8cae0d041a18e5cc8f419a50950810e6"> 2495</a></span><span class="preprocessor">#define CROSS14_VRX_Z_CROSS_14_MASK      0x1FU</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5ad9683e47eb4ea3c7b0e8940c32e2f"> 2496</a></span><span class="preprocessor">#define CROSS14_VRX_Z_CROSS_14_POS       0U</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span> </div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00d79d21684c0c0fbe95a45c3e7eeeb8"> 2498</a></span><span class="preprocessor">#define CROSS14_F_VRX_Z_CROSS_14_ADDR    0x20EU </span><span class="comment">// Force outgoing bit 14 to 0. Applied befo... </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4849044c3b60765f0ac1a5b1b52132ac"> 2499</a></span><span class="preprocessor">#define CROSS14_F_VRX_Z_CROSS_14_MASK    0x20U</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9a8806c6aef2b87fdb2f17eb5e33e2e"> 2500</a></span><span class="preprocessor">#define CROSS14_F_VRX_Z_CROSS_14_POS     5U</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span> </div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8df0aabffd90eb20a8e1bd7b6eab2a94"> 2502</a></span><span class="preprocessor">#define CROSS14_I_VRX_Z_CROSS_14_ADDR    0x20EU </span><span class="comment">// Invert outgoing bit 14  </span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7033ef7a33ed4a4a1f5c1e35d7207044"> 2503</a></span><span class="preprocessor">#define CROSS14_I_VRX_Z_CROSS_14_MASK    0x40U</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe90ab901a31c73535d3fc0c279de59f"> 2504</a></span><span class="preprocessor">#define CROSS14_I_VRX_Z_CROSS_14_POS     6U</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c72e3bae58663f01cf08ed8568bd094"> 2506</a></span><span class="preprocessor">#define VRX_Z_CROSS_15_ADDR      0x20FU</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39245496793e468ab000d91aaf9d8c77"> 2507</a></span><span class="preprocessor">#define VRX_Z_CROSS_15_DEFAULT   0x0FU</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span> </div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1bacd26668230d5fff597f9951bd2a7b"> 2509</a></span><span class="preprocessor">#define CROSS15_VRX_Z_CROSS_15_ADDR      0x20FU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a43d0ad605b5ba44f935f1fbfad6353"> 2510</a></span><span class="preprocessor">#define CROSS15_VRX_Z_CROSS_15_MASK      0x1FU</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5170a500d92697f08e1da2799569387c"> 2511</a></span><span class="preprocessor">#define CROSS15_VRX_Z_CROSS_15_POS       0U</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span> </div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6dc81bb21d0b56903e00bed751c176e9"> 2513</a></span><span class="preprocessor">#define CROSS15_F_VRX_Z_CROSS_15_ADDR    0x20FU </span><span class="comment">// Force outgoing bit 15 to 0. Applied befo... </span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1333b30ad2f9d2fa238dd88fd16b6c8b"> 2514</a></span><span class="preprocessor">#define CROSS15_F_VRX_Z_CROSS_15_MASK    0x20U</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf633ca6f821436f9cf254cfe2eb51a8"> 2515</a></span><span class="preprocessor">#define CROSS15_F_VRX_Z_CROSS_15_POS     5U</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span> </div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa161fb08fdb6e8a00abfc3f9ef4bc24e"> 2517</a></span><span class="preprocessor">#define CROSS15_I_VRX_Z_CROSS_15_ADDR    0x20FU </span><span class="comment">// Invert outgoing bit 15  </span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21cc3dab936452f8001fa730b565b62c"> 2518</a></span><span class="preprocessor">#define CROSS15_I_VRX_Z_CROSS_15_MASK    0x40U</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a493ea902ff8f293764d2c6d67a8edb12"> 2519</a></span><span class="preprocessor">#define CROSS15_I_VRX_Z_CROSS_15_POS     6U</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span> </div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20f20915c8d856480689804e788b8f70"> 2521</a></span><span class="preprocessor">#define VRX_Z_CROSS_16_ADDR      0x210U</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59b459165f49c228f3b08766d01ad1d5"> 2522</a></span><span class="preprocessor">#define VRX_Z_CROSS_16_DEFAULT   0x10U</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span> </div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa71806c5232447220fbd80933efa9f1d"> 2524</a></span><span class="preprocessor">#define CROSS16_VRX_Z_CROSS_16_ADDR      0x210U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52301b004d8969f957636f81b851ed6f"> 2525</a></span><span class="preprocessor">#define CROSS16_VRX_Z_CROSS_16_MASK      0x1FU</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d5ba19e5ea282a4056b0c23f682d533"> 2526</a></span><span class="preprocessor">#define CROSS16_VRX_Z_CROSS_16_POS       0U</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span> </div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10b4d5eac84ac8688afc2a6a959d17a9"> 2528</a></span><span class="preprocessor">#define CROSS16_F_VRX_Z_CROSS_16_ADDR    0x210U </span><span class="comment">// Force outgoing bit 16 to 0. Applied befo... </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dd411e776703003d80c0d3a225339e2"> 2529</a></span><span class="preprocessor">#define CROSS16_F_VRX_Z_CROSS_16_MASK    0x20U</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e10e8d6ea049db291b18dd936725942"> 2530</a></span><span class="preprocessor">#define CROSS16_F_VRX_Z_CROSS_16_POS     5U</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span> </div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1240c596790a5bf24de34e0dc9cb2ad2"> 2532</a></span><span class="preprocessor">#define CROSS16_I_VRX_Z_CROSS_16_ADDR    0x210U </span><span class="comment">// Invert outgoing bit 16  </span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68ff79d29105e702bf20ad210ce750e2"> 2533</a></span><span class="preprocessor">#define CROSS16_I_VRX_Z_CROSS_16_MASK    0x40U</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d8b825505d3883b62d9f0751cd42832"> 2534</a></span><span class="preprocessor">#define CROSS16_I_VRX_Z_CROSS_16_POS     6U</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span> </div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b1a8e28ec6535ac364d05a4483a2a59"> 2536</a></span><span class="preprocessor">#define VRX_Z_CROSS_17_ADDR      0x211U</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada946ab04e78022755be492e07f1d16c"> 2537</a></span><span class="preprocessor">#define VRX_Z_CROSS_17_DEFAULT   0x11U</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48b2f2c8259ada8583ec4b6537a233a9"> 2539</a></span><span class="preprocessor">#define CROSS17_VRX_Z_CROSS_17_ADDR      0x211U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e3d44d0d534bfc55991c05617696aba"> 2540</a></span><span class="preprocessor">#define CROSS17_VRX_Z_CROSS_17_MASK      0x1FU</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa45f286c207612559c759c22211c7ef4"> 2541</a></span><span class="preprocessor">#define CROSS17_VRX_Z_CROSS_17_POS       0U</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span> </div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeda4a0ded4a0e484dff86439baf28484"> 2543</a></span><span class="preprocessor">#define CROSS17_F_VRX_Z_CROSS_17_ADDR    0x211U </span><span class="comment">// Force outgoing bit 17 to 0. Applied befo... </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79bd0064e6fb74f99575983f6c202585"> 2544</a></span><span class="preprocessor">#define CROSS17_F_VRX_Z_CROSS_17_MASK    0x20U</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77942f49837a595b88227b8dc3c63355"> 2545</a></span><span class="preprocessor">#define CROSS17_F_VRX_Z_CROSS_17_POS     5U</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span> </div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0de8ea93b5af0e4cf7cf798c629e6eb8"> 2547</a></span><span class="preprocessor">#define CROSS17_I_VRX_Z_CROSS_17_ADDR    0x211U </span><span class="comment">// IInvert outgoing bit 17  </span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3df8732bbe58cdb44a617b9654e939a"> 2548</a></span><span class="preprocessor">#define CROSS17_I_VRX_Z_CROSS_17_MASK    0x40U</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0d4cfb203a9c1b374f247047665355a"> 2549</a></span><span class="preprocessor">#define CROSS17_I_VRX_Z_CROSS_17_POS     6U</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span> </div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab442e82751ff321d08d826849eca9013"> 2551</a></span><span class="preprocessor">#define VRX_Z_CROSS_18_ADDR      0x212U</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa707dd1a2e8b1ace68b8298e98e3bb94"> 2552</a></span><span class="preprocessor">#define VRX_Z_CROSS_18_DEFAULT   0x12U</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span> </div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ab9efbcfa8a64c992f8249846f96e31"> 2554</a></span><span class="preprocessor">#define CROSS18_VRX_Z_CROSS_18_ADDR      0x212U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a450aacae57075559bfcbaf01929906a1"> 2555</a></span><span class="preprocessor">#define CROSS18_VRX_Z_CROSS_18_MASK      0x1FU</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c122623b4b07362b0845c9d23f0544c"> 2556</a></span><span class="preprocessor">#define CROSS18_VRX_Z_CROSS_18_POS       0U</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span> </div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad22f7b3cf43d824e2f6cd32f4468f83a"> 2558</a></span><span class="preprocessor">#define CROSS18_F_VRX_Z_CROSS_18_ADDR    0x212U </span><span class="comment">// Force outgoing bit 18 to 0. Applied befo... </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b5896e5058ae87adb825228b4769687"> 2559</a></span><span class="preprocessor">#define CROSS18_F_VRX_Z_CROSS_18_MASK    0x20U</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62251cb50d0cf42813efad2387fa8e48"> 2560</a></span><span class="preprocessor">#define CROSS18_F_VRX_Z_CROSS_18_POS     5U</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span> </div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae02109098597b237943e6c4763a2e77b"> 2562</a></span><span class="preprocessor">#define CROSS18_I_VRX_Z_CROSS_18_ADDR    0x212U </span><span class="comment">// Invert outgoing bit 18  </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49cb5c5c6492af56e7658214dd239035"> 2563</a></span><span class="preprocessor">#define CROSS18_I_VRX_Z_CROSS_18_MASK    0x40U</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cc6fa2c8d0c1b20557f4b2a9ecb7496"> 2564</a></span><span class="preprocessor">#define CROSS18_I_VRX_Z_CROSS_18_POS     6U</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span> </div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1896ba97c7fe3618f47d0fee295bf3e"> 2566</a></span><span class="preprocessor">#define VRX_Z_CROSS_19_ADDR      0x213U</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afeb307d7bde294042e2243113164b30c"> 2567</a></span><span class="preprocessor">#define VRX_Z_CROSS_19_DEFAULT   0x13U</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span> </div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ec1e2642ae02fa144761c7d610a251d"> 2569</a></span><span class="preprocessor">#define CROSS19_VRX_Z_CROSS_19_ADDR      0x213U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7ec395e8283632b67a2bc27d197769d"> 2570</a></span><span class="preprocessor">#define CROSS19_VRX_Z_CROSS_19_MASK      0x1FU</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af90703f608a11eb8dbd873763859a037"> 2571</a></span><span class="preprocessor">#define CROSS19_VRX_Z_CROSS_19_POS       0U</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span> </div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69b56c261f116e59f04969200fd8080d"> 2573</a></span><span class="preprocessor">#define CROSS19_F_VRX_Z_CROSS_19_ADDR    0x213U </span><span class="comment">// Force outgoing bit 19 to 0. Applied befo... </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a816c56cbb21cd74c18e5df9c7ea689"> 2574</a></span><span class="preprocessor">#define CROSS19_F_VRX_Z_CROSS_19_MASK    0x20U</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71aafeafe9f74b53363c79acbaa8e363"> 2575</a></span><span class="preprocessor">#define CROSS19_F_VRX_Z_CROSS_19_POS     5U</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span> </div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a3c8fa31f71f6b6f4fb77432e6a2a5b"> 2577</a></span><span class="preprocessor">#define CROSS19_I_VRX_Z_CROSS_19_ADDR    0x213U </span><span class="comment">// Invert outgoing bit 19  </span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c2c87aba8e27996112902612649d748"> 2578</a></span><span class="preprocessor">#define CROSS19_I_VRX_Z_CROSS_19_MASK    0x40U</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8174165dcf9d6fe892f5e8c306d8cdcf"> 2579</a></span><span class="preprocessor">#define CROSS19_I_VRX_Z_CROSS_19_POS     6U</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span> </div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa36f860e9a8cc3a7490ccee7f6eeaf32"> 2581</a></span><span class="preprocessor">#define VRX_Z_CROSS_20_ADDR      0x214U</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa85c34d89c94e1d1e99843c1b3ec1dca"> 2582</a></span><span class="preprocessor">#define VRX_Z_CROSS_20_DEFAULT   0x14U</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf683033f5c270b892731e48252a522c"> 2584</a></span><span class="preprocessor">#define CROSS20_VRX_Z_CROSS_20_ADDR      0x214U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e669dff3223ae89582b8a7638ba567f"> 2585</a></span><span class="preprocessor">#define CROSS20_VRX_Z_CROSS_20_MASK      0x1FU</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8bdc149f0be25862c4365520505f6de6"> 2586</a></span><span class="preprocessor">#define CROSS20_VRX_Z_CROSS_20_POS       0U</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span> </div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0b2295f480d25fa4fc4b8018602b28a"> 2588</a></span><span class="preprocessor">#define CROSS20_F_VRX_Z_CROSS_20_ADDR    0x214U </span><span class="comment">// Force outgoing bit 20 to 0. Applied befo... </span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc6b8ac02e2898a5736fbbb30f7f395d"> 2589</a></span><span class="preprocessor">#define CROSS20_F_VRX_Z_CROSS_20_MASK    0x20U</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a153aa0ca1c4700dbebe60deb59907960"> 2590</a></span><span class="preprocessor">#define CROSS20_F_VRX_Z_CROSS_20_POS     5U</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span> </div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad95f453ab2ef1400fc0f6eefa7f0926e"> 2592</a></span><span class="preprocessor">#define CROSS20_I_VRX_Z_CROSS_20_ADDR    0x214U </span><span class="comment">// Invert outgoing bit 20  </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55f686cc5e25a6a3cc0324d1bc57b988"> 2593</a></span><span class="preprocessor">#define CROSS20_I_VRX_Z_CROSS_20_MASK    0x40U</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a734749a1f51122b9dd853774faf20a7e"> 2594</a></span><span class="preprocessor">#define CROSS20_I_VRX_Z_CROSS_20_POS     6U</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span> </div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d061891f37488f04c7e427de6f0deef"> 2596</a></span><span class="preprocessor">#define VRX_Z_CROSS_21_ADDR      0x215U</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac82de282ac768ae5483385fa62b45294"> 2597</a></span><span class="preprocessor">#define VRX_Z_CROSS_21_DEFAULT   0x15U</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span> </div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa695fcade0c812bf4e0a5fe8c4ab197d"> 2599</a></span><span class="preprocessor">#define CROSS21_VRX_Z_CROSS_21_ADDR      0x215U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a926cde73854a1bb0b2c052758c8ffbed"> 2600</a></span><span class="preprocessor">#define CROSS21_VRX_Z_CROSS_21_MASK      0x1FU</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad67f787dd54554ae5a9dfdd69a452bf"> 2601</a></span><span class="preprocessor">#define CROSS21_VRX_Z_CROSS_21_POS       0U</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span> </div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a2b18265079bd75552436292b37fca9"> 2603</a></span><span class="preprocessor">#define CROSS21_F_VRX_Z_CROSS_21_ADDR    0x215U </span><span class="comment">// Force outgoing bit 21 to 0. Applied befo... </span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb699773b570b48e17bebc346a4c3b3c"> 2604</a></span><span class="preprocessor">#define CROSS21_F_VRX_Z_CROSS_21_MASK    0x20U</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a003f23027bee3da26e14f00cfc09d6a1"> 2605</a></span><span class="preprocessor">#define CROSS21_F_VRX_Z_CROSS_21_POS     5U</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span> </div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d5f81d4998827af9f8134a391a65406"> 2607</a></span><span class="preprocessor">#define CROSS21_I_VRX_Z_CROSS_21_ADDR    0x215U </span><span class="comment">// Invert outgoing bit 21  </span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3569efab8322fec4f25bc632963f1c2"> 2608</a></span><span class="preprocessor">#define CROSS21_I_VRX_Z_CROSS_21_MASK    0x40U</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ca926e89df72c829c62ff19adfac0b6"> 2609</a></span><span class="preprocessor">#define CROSS21_I_VRX_Z_CROSS_21_POS     6U</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span> </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0d36a99aca7656f8d4a60641d703e88"> 2611</a></span><span class="preprocessor">#define VRX_Z_CROSS_22_ADDR      0x216U</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1d01ecfb981368f63eafc645d323770"> 2612</a></span><span class="preprocessor">#define VRX_Z_CROSS_22_DEFAULT   0x16U</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span> </div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a94e816d770192f0f783385318bf020"> 2614</a></span><span class="preprocessor">#define CROSS22_VRX_Z_CROSS_22_ADDR      0x216U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a238d81dc84edbfed073ed4a462b616a0"> 2615</a></span><span class="preprocessor">#define CROSS22_VRX_Z_CROSS_22_MASK      0x1FU</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03d79c402fde22310e8e7ac8ff4a81d6"> 2616</a></span><span class="preprocessor">#define CROSS22_VRX_Z_CROSS_22_POS       0U</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span> </div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a867784ea1a20379e478ec0a36eca448a"> 2618</a></span><span class="preprocessor">#define CROSS22_F_VRX_Z_CROSS_22_ADDR    0x216U </span><span class="comment">// Force outgoing bit 22 to 0. Applied befo... </span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d44d285c0832ac010843991a663bd49"> 2619</a></span><span class="preprocessor">#define CROSS22_F_VRX_Z_CROSS_22_MASK    0x20U</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76474f0a40e4b69329c73b8970498e05"> 2620</a></span><span class="preprocessor">#define CROSS22_F_VRX_Z_CROSS_22_POS     5U</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span> </div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86418d07b8f93c42609f7567852345e5"> 2622</a></span><span class="preprocessor">#define CROSS22_I_VRX_Z_CROSS_22_ADDR    0x216U </span><span class="comment">// Invert outgoing bit 22  </span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6141da07d19eb362f4c0c9a2e505e51"> 2623</a></span><span class="preprocessor">#define CROSS22_I_VRX_Z_CROSS_22_MASK    0x40U</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6b293e74ca5b9d41352d2e7aecc5478"> 2624</a></span><span class="preprocessor">#define CROSS22_I_VRX_Z_CROSS_22_POS     6U</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span> </div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68ace376e6075b5fb865a44b4d8cb1fa"> 2626</a></span><span class="preprocessor">#define VRX_Z_CROSS_23_ADDR      0x217U</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12ae5a88e60f84d348d510a9aa5165f0"> 2627</a></span><span class="preprocessor">#define VRX_Z_CROSS_23_DEFAULT   0x17U</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span> </div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad038431e1aab418cbfb068262b363ff6"> 2629</a></span><span class="preprocessor">#define CROSS23_VRX_Z_CROSS_23_ADDR      0x217U </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a371921590720944196a42944c15113d0"> 2630</a></span><span class="preprocessor">#define CROSS23_VRX_Z_CROSS_23_MASK      0x1FU</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a178c07eb6e6b2e105789a26a9e4f2c"> 2631</a></span><span class="preprocessor">#define CROSS23_VRX_Z_CROSS_23_POS       0U</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span> </div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2018828e18dab2bda762de9fde829032"> 2633</a></span><span class="preprocessor">#define CROSS23_F_VRX_Z_CROSS_23_ADDR    0x217U </span><span class="comment">// Force outgoing bit 23 to 0. Applied befo... </span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a0b6bace0ba923bcf3c2dd9c555fc1f"> 2634</a></span><span class="preprocessor">#define CROSS23_F_VRX_Z_CROSS_23_MASK    0x20U</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b9c3d1c390b9e483cee7bdc84d1b9af"> 2635</a></span><span class="preprocessor">#define CROSS23_F_VRX_Z_CROSS_23_POS     5U</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac935efdae02b543cb084857b7087e703"> 2637</a></span><span class="preprocessor">#define CROSS23_I_VRX_Z_CROSS_23_ADDR    0x217U </span><span class="comment">// Invert outgoing bit 23  </span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a018c35e0924ab9d47ae42d3cad9f6451"> 2638</a></span><span class="preprocessor">#define CROSS23_I_VRX_Z_CROSS_23_MASK    0x40U</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34608924fc0457bfd42df9304bba7c65"> 2639</a></span><span class="preprocessor">#define CROSS23_I_VRX_Z_CROSS_23_POS     6U</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span> </div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3c156296f8ecbadca0e14c60415ee7a"> 2641</a></span><span class="preprocessor">#define VRX_Z_CROSS_HS_ADDR      0x218U</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45d58058ff78eac1088a6fd75e6555c2"> 2642</a></span><span class="preprocessor">#define VRX_Z_CROSS_HS_DEFAULT   0x18U</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span> </div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0196bf08c50fa788a2db77130fdc1585"> 2644</a></span><span class="preprocessor">#define CROSS_HS_VRX_Z_CROSS_HS_ADDR     0x218U </span><span class="comment">// Map selected internal signal to HS  </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad149546d7a70585f0f98dbb8b2bdfcb5"> 2645</a></span><span class="preprocessor">#define CROSS_HS_VRX_Z_CROSS_HS_MASK     0x1FU</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e7b5c1cf0ddda89484d737af4f61008"> 2646</a></span><span class="preprocessor">#define CROSS_HS_VRX_Z_CROSS_HS_POS      0U</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span> </div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb98f30f7d0f3722192d514c20f04257"> 2648</a></span><span class="preprocessor">#define CROSS_HS_F_VRX_Z_CROSS_HS_ADDR   0x218U </span><span class="comment">// Force CROSS_HS to 0. Applied before inve... </span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac567475f14b61f5d889f87659aadaeeb"> 2649</a></span><span class="preprocessor">#define CROSS_HS_F_VRX_Z_CROSS_HS_MASK   0x20U</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e2a53c85bacedd54a0c9ba97fd7c866"> 2650</a></span><span class="preprocessor">#define CROSS_HS_F_VRX_Z_CROSS_HS_POS    5U</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span> </div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad933af04bb1264ccdb052e280bdf35e0"> 2652</a></span><span class="preprocessor">#define CROSS_HS_I_VRX_Z_CROSS_HS_ADDR   0x218U </span><span class="comment">// Invert CROSS_HS  </span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fad4d9be85391a03200092ed45d8530"> 2653</a></span><span class="preprocessor">#define CROSS_HS_I_VRX_Z_CROSS_HS_MASK   0x40U</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96b534a33256bcdf3e2a561d2990de5d"> 2654</a></span><span class="preprocessor">#define CROSS_HS_I_VRX_Z_CROSS_HS_POS    6U</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span> </div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bc057cc1531d02b79f2ed7afb682d1b"> 2656</a></span><span class="preprocessor">#define VRX_Z_CROSS_VS_ADDR      0x219U</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d011ba654e542ce754372cbd2cdac38"> 2657</a></span><span class="preprocessor">#define VRX_Z_CROSS_VS_DEFAULT   0x19U</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2eca621f4bd9052f708d8532cdf9facb"> 2659</a></span><span class="preprocessor">#define CROSS_VS_VRX_Z_CROSS_VS_ADDR     0x219U </span><span class="comment">// Map selected internal signal to VS  </span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa41905578eee19862eda146295304e6f"> 2660</a></span><span class="preprocessor">#define CROSS_VS_VRX_Z_CROSS_VS_MASK     0x1FU</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab26aa9e807d385133dd2f02251f2df6e"> 2661</a></span><span class="preprocessor">#define CROSS_VS_VRX_Z_CROSS_VS_POS      0U</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span> </div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b61fdb05d326fb79169b1e791182542"> 2663</a></span><span class="preprocessor">#define CROSS_VS_F_VRX_Z_CROSS_VS_ADDR   0x219U </span><span class="comment">// Force CROSS_VS to 0. Applied before inve... </span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad0d16d2e6ec2f3949ed45093da5cbe0"> 2664</a></span><span class="preprocessor">#define CROSS_VS_F_VRX_Z_CROSS_VS_MASK   0x20U</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a548115160f23306c4cd84ce7e74f8f40"> 2665</a></span><span class="preprocessor">#define CROSS_VS_F_VRX_Z_CROSS_VS_POS    5U</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span> </div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae301a117bed8e047e8fc3827d4af7494"> 2667</a></span><span class="preprocessor">#define CROSS_VS_I_VRX_Z_CROSS_VS_ADDR   0x219U </span><span class="comment">// Invert CROSS_VS  </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26539b6958f3503e8cb8fc2636114aaf"> 2668</a></span><span class="preprocessor">#define CROSS_VS_I_VRX_Z_CROSS_VS_MASK   0x40U</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49dbb26fef8dc5e54a0af79d72f0814a"> 2669</a></span><span class="preprocessor">#define CROSS_VS_I_VRX_Z_CROSS_VS_POS    6U</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span> </div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f8577f69921868dd59df9c81708dbe7"> 2671</a></span><span class="preprocessor">#define VRX_Z_CROSS_DE_ADDR      0x21AU</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f4640dd2289ebdb48cf54c4fa586541"> 2672</a></span><span class="preprocessor">#define VRX_Z_CROSS_DE_DEFAULT   0x1AU</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span> </div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4c30e49e56e9333a4e7d725dfb30e17"> 2674</a></span><span class="preprocessor">#define CROSS_DE_VRX_Z_CROSS_DE_ADDR     0x21AU </span><span class="comment">// Map selected internal signal to DE  </span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97a7b8e5bddb3466cac5dbcadd7729d0"> 2675</a></span><span class="preprocessor">#define CROSS_DE_VRX_Z_CROSS_DE_MASK     0x1FU</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe64f2ab72fc8408fcf6a228d585c87c"> 2676</a></span><span class="preprocessor">#define CROSS_DE_VRX_Z_CROSS_DE_POS      0U</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span> </div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f4c9e4d1cae37cb221e0161cd974a2f"> 2678</a></span><span class="preprocessor">#define CROSS_DE_F_VRX_Z_CROSS_DE_ADDR   0x21AU </span><span class="comment">// Force CROSS_DE to 0. Applied before inve... </span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a008fdc222ba2ee8a094179317a694108"> 2679</a></span><span class="preprocessor">#define CROSS_DE_F_VRX_Z_CROSS_DE_MASK   0x20U</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4552a98d18cb35184a79acefc96c89ff"> 2680</a></span><span class="preprocessor">#define CROSS_DE_F_VRX_Z_CROSS_DE_POS    5U</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span> </div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36d7eec5870e2f87f61852b0e594c5dd"> 2682</a></span><span class="preprocessor">#define CROSS_DE_I_VRX_Z_CROSS_DE_ADDR   0x21AU </span><span class="comment">// Invert CROSS_DE  </span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d84ca7103fb397215dca08bbcaad8f3"> 2683</a></span><span class="preprocessor">#define CROSS_DE_I_VRX_Z_CROSS_DE_MASK   0x40U</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c803ef5cfea1a0f29ea62d0a3f22899"> 2684</a></span><span class="preprocessor">#define CROSS_DE_I_VRX_Z_CROSS_DE_POS    6U</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span> </div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfd391e6fed0d6bc41bb31011a8ffe08"> 2686</a></span><span class="preprocessor">#define VRX_Z_PRBS_ERR_ADDR      0x21BU</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f22db8a9c83ab701d181e3d8fe26dd1"> 2687</a></span><span class="preprocessor">#define VRX_Z_PRBS_ERR_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span> </div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f00b5122aa080d0936578751003a306"> 2689</a></span><span class="preprocessor">#define VPRBS_ERR_VRX_Z_PRBS_ERR_ADDR    0x21BU </span><span class="comment">// Video PRBS error counter, clears on read... </span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2edbcab7fb0e478e885d30351e44c75a"> 2690</a></span><span class="preprocessor">#define VPRBS_ERR_VRX_Z_PRBS_ERR_MASK    0xFFU</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72314fa0a5e5cda75c31979c09980fb0"> 2691</a></span><span class="preprocessor">#define VPRBS_ERR_VRX_Z_PRBS_ERR_POS     0U</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span> </div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb5e90125ae8ea5d6a52eaf04b219595"> 2693</a></span><span class="preprocessor">#define VRX_Z_VPRBS_ADDR         0x21CU</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afed9d21701a71ad0944ef4cd777c9d61"> 2694</a></span><span class="preprocessor">#define VRX_Z_VPRBS_DEFAULT      0x80U</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span> </div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae627eaecc43af74112316495533369e9"> 2696</a></span><span class="preprocessor">#define VIDEO_LOCK_VRX_Z_VPRBS_ADDR      0x21CU </span><span class="comment">// Video channel is locked and outputting v... </span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a697574d0d3f80ca313ae6e24438611"> 2697</a></span><span class="preprocessor">#define VIDEO_LOCK_VRX_Z_VPRBS_MASK      0x01U</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68e6e4e6fba61f636e13b245b4875388"> 2698</a></span><span class="preprocessor">#define VIDEO_LOCK_VRX_Z_VPRBS_POS       0U</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span> </div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6f560f8e0d36756b089759b1d066497"> 2700</a></span><span class="preprocessor">#define VPRBS_CHK_EN_VRX_Z_VPRBS_ADDR    0x21CU </span><span class="comment">// Enable video PRBS checker  </span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4807e09a06bb263aa487d48e96d449f8"> 2701</a></span><span class="preprocessor">#define VPRBS_CHK_EN_VRX_Z_VPRBS_MASK    0x10U</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84af26e291151a0f550f76b1d10cb6a9"> 2702</a></span><span class="preprocessor">#define VPRBS_CHK_EN_VRX_Z_VPRBS_POS     4U</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span> </div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9cb35a0e3c49f9c22e6ac72b9af261ae"> 2704</a></span><span class="preprocessor">#define VPRBS_FAIL_VRX_Z_VPRBS_ADDR      0x21CU </span><span class="comment">// Video PRBS check pass/fail  </span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad458c354b72c405768b42869f2d1d048"> 2705</a></span><span class="preprocessor">#define VPRBS_FAIL_VRX_Z_VPRBS_MASK      0x20U</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0fd61d4ab9b279649b01c3a4e8b0f28"> 2706</a></span><span class="preprocessor">#define VPRBS_FAIL_VRX_Z_VPRBS_POS       5U</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span> </div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd4f8898dede085b8e026142b9a168b0"> 2708</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VRX_Z_VPRBS_ADDR      0x21CU </span><span class="comment">// Pattern-generator clock source for video... </span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c82f2de3038dcdbe869fc38eb141fc0"> 2709</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VRX_Z_VPRBS_MASK      0x80U</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35d10b6b13cb2a0e4389980330a6d32e"> 2710</a></span><span class="preprocessor">#define PATGEN_CLK_SRC_VRX_Z_VPRBS_POS       7U</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6e470e17f6e97552ac17ef7134fe6e6"> 2712</a></span><span class="preprocessor">#define VRX_Z_CROSS_27_ADDR      0x21DU</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd113ce230df3af8a00aa4044f8d674a"> 2713</a></span><span class="preprocessor">#define VRX_Z_CROSS_27_DEFAULT   0x1BU</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span> </div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adcbf376152bee3d9bc72e6804ebf46cd"> 2715</a></span><span class="preprocessor">#define CROSS27_VRX_Z_CROSS_27_ADDR      0x21DU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae485e6fb05b4941e78c854329b68a0e4"> 2716</a></span><span class="preprocessor">#define CROSS27_VRX_Z_CROSS_27_MASK      0x1FU</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e7cf91decb54cd19e074b45b0285e94"> 2717</a></span><span class="preprocessor">#define CROSS27_VRX_Z_CROSS_27_POS       0U</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span> </div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad568377903aa514855a3b3a2841f2e6d"> 2719</a></span><span class="preprocessor">#define CROSS27_F_VRX_Z_CROSS_27_ADDR    0x21DU </span><span class="comment">// Force outgoing bit 27 to 0. Applied befo... </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e6fa66a00fb4010cb11db845829ea83"> 2720</a></span><span class="preprocessor">#define CROSS27_F_VRX_Z_CROSS_27_MASK    0x20U</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af855d3ea874c17e16f3abcd8c1b2484d"> 2721</a></span><span class="preprocessor">#define CROSS27_F_VRX_Z_CROSS_27_POS     5U</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a27af0c9c2138c490167de09f0a903f38"> 2723</a></span><span class="preprocessor">#define CROSS27_I_VRX_Z_CROSS_27_ADDR    0x21DU </span><span class="comment">// Invert outgoing bit 27  </span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e8ea3c6fdc2fa180774b245d945e91a"> 2724</a></span><span class="preprocessor">#define CROSS27_I_VRX_Z_CROSS_27_MASK    0x40U</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15831e8d6eb9195a1bb635fb2a3d4efd"> 2725</a></span><span class="preprocessor">#define CROSS27_I_VRX_Z_CROSS_27_POS     6U</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf340b7811fa4a531933016b277813ab"> 2727</a></span><span class="preprocessor">#define ALT_CROSSBAR_VRX_Z_CROSS_27_ADDR     0x21DU </span><span class="comment">// Selects whether to use the crossbar in t... </span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a724853711c28cb46e7f33686a8fa9130"> 2728</a></span><span class="preprocessor">#define ALT_CROSSBAR_VRX_Z_CROSS_27_MASK     0x80U</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37ef4fb2d7154b5d0cba9d72a797e097"> 2729</a></span><span class="preprocessor">#define ALT_CROSSBAR_VRX_Z_CROSS_27_POS      7U</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span> </div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6463fb3aed54110e75a739a423e0ba5b"> 2731</a></span><span class="preprocessor">#define VRX_Z_CROSS_28_ADDR      0x21EU</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5cdf084f616cb6845416cbeb4068e7f"> 2732</a></span><span class="preprocessor">#define VRX_Z_CROSS_28_DEFAULT   0x1CU</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span> </div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e0fc4931a07f1156a6dce1f86f0ffb1"> 2734</a></span><span class="preprocessor">#define CROSS28_VRX_Z_CROSS_28_ADDR      0x21EU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e6aa3126df57ef94a2e885c7a8db443"> 2735</a></span><span class="preprocessor">#define CROSS28_VRX_Z_CROSS_28_MASK      0x1FU</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af509109dcfc0b55d730f4c276d8b8e13"> 2736</a></span><span class="preprocessor">#define CROSS28_VRX_Z_CROSS_28_POS       0U</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span> </div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab010a15d3fe26401b43964c363b3b6e8"> 2738</a></span><span class="preprocessor">#define CROSS28_F_VRX_Z_CROSS_28_ADDR    0x21EU </span><span class="comment">// Force outgoing bit 28 to 0. Applied befo... </span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71266e24d560d143c653e0c1a4485b76"> 2739</a></span><span class="preprocessor">#define CROSS28_F_VRX_Z_CROSS_28_MASK    0x20U</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a119a2eeed096d969d132331dc18cb0ca"> 2740</a></span><span class="preprocessor">#define CROSS28_F_VRX_Z_CROSS_28_POS     5U</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ca12ba2b4583e7f47b678d79660c0fc"> 2742</a></span><span class="preprocessor">#define CROSS28_I_VRX_Z_CROSS_28_ADDR    0x21EU </span><span class="comment">// Invert outgoing bit 28  </span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf45de07059d9f25fa98bb900e07a389"> 2743</a></span><span class="preprocessor">#define CROSS28_I_VRX_Z_CROSS_28_MASK    0x40U</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a4fc5d84a0cae25b468e8fcc47d43bd"> 2744</a></span><span class="preprocessor">#define CROSS28_I_VRX_Z_CROSS_28_POS     6U</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span> </div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16b33ef36d2605211c35ac840494aa8f"> 2746</a></span><span class="preprocessor">#define VRX_Z_CROSS_29_ADDR      0x21FU</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d7b6d90f005c026fa458a34c619c570"> 2747</a></span><span class="preprocessor">#define VRX_Z_CROSS_29_DEFAULT   0x1DU</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span> </div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a324db6b7c10e2d67d74d63f51485997e"> 2749</a></span><span class="preprocessor">#define CROSS29_VRX_Z_CROSS_29_ADDR      0x21FU </span><span class="comment">// Maps incoming bit position set by this f... </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fde96a4dabf5607caabe17b9ed8923b"> 2750</a></span><span class="preprocessor">#define CROSS29_VRX_Z_CROSS_29_MASK      0x1FU</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3aea5c1cc2b56422b82ad3080a3e01ad"> 2751</a></span><span class="preprocessor">#define CROSS29_VRX_Z_CROSS_29_POS       0U</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span> </div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a376028d2816d625a97868bcb6f31196c"> 2753</a></span><span class="preprocessor">#define CROSS29_F_VRX_Z_CROSS_29_ADDR    0x21FU </span><span class="comment">// Force outgoing bit 29 to 0. Applied befo... </span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf4227659cb5e3e42fdf7dee78dc55f5"> 2754</a></span><span class="preprocessor">#define CROSS29_F_VRX_Z_CROSS_29_MASK    0x20U</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ec4508d35b81ce65d2deff18fd1db6c"> 2755</a></span><span class="preprocessor">#define CROSS29_F_VRX_Z_CROSS_29_POS     5U</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span> </div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d0514661a36e59afe95ff6beba5be78"> 2757</a></span><span class="preprocessor">#define CROSS29_I_VRX_Z_CROSS_29_ADDR    0x21FU </span><span class="comment">// Invert outgoing bit 29  </span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31e3553a2149028bcb469b86d049f699"> 2758</a></span><span class="preprocessor">#define CROSS29_I_VRX_Z_CROSS_29_MASK    0x40U</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b4c97fd55acd2de0546ec4e24ae535c"> 2759</a></span><span class="preprocessor">#define CROSS29_I_VRX_Z_CROSS_29_POS     6U</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span> </div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac89e0e76d961fce8b319fde04c64fa1e"> 2761</a></span><span class="preprocessor">#define VRX_PATGEN_0_PATGEN_0_ADDR       0x240U</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5867890b306d687cef908804e31f216"> 2762</a></span><span class="preprocessor">#define VRX_PATGEN_0_PATGEN_0_DEFAULT    0x03U</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span> </div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdf37cf8312577d110f5fc598d0f8b0c"> 2764</a></span><span class="preprocessor">#define VTG_MODE_VRX_PATGEN_0_PATGEN_0_ADDR      0x240U </span><span class="comment">// Video-Timing Generation Mode  </span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa87fe56f7137db3775c5d1e0646b119f"> 2765</a></span><span class="preprocessor">#define VTG_MODE_VRX_PATGEN_0_PATGEN_0_MASK      0x03U</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a163db37e278ba9e7e176887ef94b530b"> 2766</a></span><span class="preprocessor">#define VTG_MODE_VRX_PATGEN_0_PATGEN_0_POS       0U</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span> </div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a679c8ca10666c14fa292466b13153c37"> 2768</a></span><span class="preprocessor">#define DE_INV_VRX_PATGEN_0_PATGEN_0_ADDR    0x240U </span><span class="comment">// Invert DE output of video-timing generat... </span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab70ece3fcf0898d375124d2a4b1ff4a0"> 2769</a></span><span class="preprocessor">#define DE_INV_VRX_PATGEN_0_PATGEN_0_MASK    0x04U</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6874b44df0e80a3d94f68db04bf1ebbd"> 2770</a></span><span class="preprocessor">#define DE_INV_VRX_PATGEN_0_PATGEN_0_POS     2U</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span> </div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a375415a88ff244781afa17a3df33045e"> 2772</a></span><span class="preprocessor">#define HS_INV_VRX_PATGEN_0_PATGEN_0_ADDR    0x240U </span><span class="comment">// Invert HSYNC output of video-timing gene... </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fa4263fc67c6e6df8af7acae797fe78"> 2773</a></span><span class="preprocessor">#define HS_INV_VRX_PATGEN_0_PATGEN_0_MASK    0x08U</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f62af1b884546b18a42807752c09789"> 2774</a></span><span class="preprocessor">#define HS_INV_VRX_PATGEN_0_PATGEN_0_POS     3U</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span> </div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5da2e405810301caa6ab33d140acb3d"> 2776</a></span><span class="preprocessor">#define VS_INV_VRX_PATGEN_0_PATGEN_0_ADDR    0x240U </span><span class="comment">// Invert VSYNC output of video-timing gene... </span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e67df0d0c221ba82736a9fc0c6ae5a9"> 2777</a></span><span class="preprocessor">#define VS_INV_VRX_PATGEN_0_PATGEN_0_MASK    0x10U</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78968e08405eb6f92b8f4ebf777d8d62"> 2778</a></span><span class="preprocessor">#define VS_INV_VRX_PATGEN_0_PATGEN_0_POS     4U</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span> </div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13cb1e5128ca000b35c3b0d96ecf8487"> 2780</a></span><span class="preprocessor">#define GEN_DE_VRX_PATGEN_0_PATGEN_0_ADDR    0x240U </span><span class="comment">// Enable to generate DE output according t... </span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a788a81f5d3c6eb8911ad6c2c9e182f2f"> 2781</a></span><span class="preprocessor">#define GEN_DE_VRX_PATGEN_0_PATGEN_0_MASK    0x20U</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedbcb7c4051198488c27ea83fc234894"> 2782</a></span><span class="preprocessor">#define GEN_DE_VRX_PATGEN_0_PATGEN_0_POS     5U</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span> </div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1af184edceb64ac8c9bdf4245bddc03b"> 2784</a></span><span class="preprocessor">#define GEN_HS_VRX_PATGEN_0_PATGEN_0_ADDR    0x240U </span><span class="comment">// Enable to generate HS output according t... </span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c2996b7a626b550c4e63cb65c6003e8"> 2785</a></span><span class="preprocessor">#define GEN_HS_VRX_PATGEN_0_PATGEN_0_MASK    0x40U</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82aa8cc53c85dbd2597b0bd3caab867c"> 2786</a></span><span class="preprocessor">#define GEN_HS_VRX_PATGEN_0_PATGEN_0_POS     6U</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2edda14c7ec99f7c8d4178dc18247ed9"> 2788</a></span><span class="preprocessor">#define GEN_VS_VRX_PATGEN_0_PATGEN_0_ADDR    0x240U </span><span class="comment">// Enable to generate VS output according t... </span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad07470e329e45784e95c5537e8659755"> 2789</a></span><span class="preprocessor">#define GEN_VS_VRX_PATGEN_0_PATGEN_0_MASK    0x80U</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ed3c40921a6f3b47d421d7d92f6cd46"> 2790</a></span><span class="preprocessor">#define GEN_VS_VRX_PATGEN_0_PATGEN_0_POS     7U</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span> </div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa628588b009225f4b64cdfd511b0e382"> 2792</a></span><span class="preprocessor">#define VRX_PATGEN_0_PATGEN_1_ADDR       0x241U</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e7a7239af78d745b50d901114bafed6"> 2793</a></span><span class="preprocessor">#define VRX_PATGEN_0_PATGEN_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span> </div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fb2f7a8fdc74733076004689ed640b5"> 2795</a></span><span class="preprocessor">#define VS_TRIG_VRX_PATGEN_0_PATGEN_1_ADDR   0x241U </span><span class="comment">// Select VS trigger edge  </span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb90313b5487903e53076bdd9b84e23f"> 2796</a></span><span class="preprocessor">#define VS_TRIG_VRX_PATGEN_0_PATGEN_1_MASK   0x01U</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e630e42c01aa8018dd70b7157a55976"> 2797</a></span><span class="preprocessor">#define VS_TRIG_VRX_PATGEN_0_PATGEN_1_POS    0U</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span> </div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4c83238f3d921fe9bdf2afffa48afcf"> 2799</a></span><span class="preprocessor">#define PATGEN_MODE_VRX_PATGEN_0_PATGEN_1_ADDR   0x241U </span><span class="comment">// Pattern-Generator Mode  </span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98427da2d4553a04cef2d4a40b3cb285"> 2800</a></span><span class="preprocessor">#define PATGEN_MODE_VRX_PATGEN_0_PATGEN_1_MASK   0x30U</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c0c038f1b3df926c21b07a0c0faa096"> 2801</a></span><span class="preprocessor">#define PATGEN_MODE_VRX_PATGEN_0_PATGEN_1_POS    4U</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span> </div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6ad87be203fc874842a0a70a5a3e606"> 2803</a></span><span class="preprocessor">#define GRAD_MODE_VRX_PATGEN_0_PATGEN_1_ADDR     0x241U </span><span class="comment">// Gradient Pattern-Generator Mode  </span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad82f5c03af7b4f6e1878f62a7802a94c"> 2804</a></span><span class="preprocessor">#define GRAD_MODE_VRX_PATGEN_0_PATGEN_1_MASK     0x80U</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacdfdecc8cca4a54eb3bdbefeda16a12"> 2805</a></span><span class="preprocessor">#define GRAD_MODE_VRX_PATGEN_0_PATGEN_1_POS      7U</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span> </div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9d80f1d15ffd5c4ea081b15e265eb11"> 2807</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_DLY_2_ADDR       0x242U</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86dbfd2ddaaff9b37bc8876f4846c5fd"> 2808</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_DLY_2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span> </div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0319dbaba466906c55d6f7274531eb4"> 2810</a></span><span class="preprocessor">#define VS_DLY_2_VRX_PATGEN_0_VS_DLY_2_ADDR      0x242U </span><span class="comment">// VS delay in terms of PCLK cycles  </span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3ff1efb52535c60454e9d2bb2587cee"> 2811</a></span><span class="preprocessor">#define VS_DLY_2_VRX_PATGEN_0_VS_DLY_2_MASK      0xFFU</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16a8d89018be87d2367ad77b22434e64"> 2812</a></span><span class="preprocessor">#define VS_DLY_2_VRX_PATGEN_0_VS_DLY_2_POS       0U</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb0663541a2de709c17907e71959820a"> 2814</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_DLY_1_ADDR       0x243U</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2983595dcbe7a2a1865537916a1c1c9c"> 2815</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_DLY_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0ae4e2882a3e32c7e6957c560ac2afa"> 2817</a></span><span class="preprocessor">#define VS_DLY_1_VRX_PATGEN_0_VS_DLY_1_ADDR      0x243U </span><span class="comment">// VS delay in terms of PCLK cycles  </span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a858eb342ee14080467c3fa0683639d"> 2818</a></span><span class="preprocessor">#define VS_DLY_1_VRX_PATGEN_0_VS_DLY_1_MASK      0xFFU</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedb32b62a33341fab992a9dfd82a7881"> 2819</a></span><span class="preprocessor">#define VS_DLY_1_VRX_PATGEN_0_VS_DLY_1_POS       0U</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span> </div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b4b92e0b44f7f7b918555409526a6ba"> 2821</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_DLY_0_ADDR       0x244U</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d222ec63e00090723fed03ee9a35e3c"> 2822</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_DLY_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span> </div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8ccde40838edfcdef06eb9578048508"> 2824</a></span><span class="preprocessor">#define VS_DLY_0_VRX_PATGEN_0_VS_DLY_0_ADDR      0x244U </span><span class="comment">// VS delay in terms of PCLK cycles  </span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bf24aeed550d0f8c095a2b677dcc55f"> 2825</a></span><span class="preprocessor">#define VS_DLY_0_VRX_PATGEN_0_VS_DLY_0_MASK      0xFFU</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe2114299a4c1ceed191900237ebcdfa"> 2826</a></span><span class="preprocessor">#define VS_DLY_0_VRX_PATGEN_0_VS_DLY_0_POS       0U</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span> </div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b07264d5c4e383747795f14b27d5741"> 2828</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_HIGH_2_ADDR      0x245U</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a463de179dd61b3bcf9ad0cc16da950"> 2829</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_HIGH_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span> </div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab58fd032309e7bdeda0dafc15662fd80"> 2831</a></span><span class="preprocessor">#define VS_HIGH_2_VRX_PATGEN_0_VS_HIGH_2_ADDR    0x245U </span><span class="comment">// VS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29e3a2d942d559e0e7e7c7362a2253d1"> 2832</a></span><span class="preprocessor">#define VS_HIGH_2_VRX_PATGEN_0_VS_HIGH_2_MASK    0xFFU</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d4710efb01f02dc0764095644ddbe7e"> 2833</a></span><span class="preprocessor">#define VS_HIGH_2_VRX_PATGEN_0_VS_HIGH_2_POS     0U</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span> </div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4c80c501957918abd657a608b42158e"> 2835</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_HIGH_1_ADDR      0x246U</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c5a939d0f201eed9e3ac32cb857ad6a"> 2836</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_HIGH_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span> </div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9dbc3276845dc1361f6521d1f16e5f4d"> 2838</a></span><span class="preprocessor">#define VS_HIGH_1_VRX_PATGEN_0_VS_HIGH_1_ADDR    0x246U </span><span class="comment">// VS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f3ae529a3d602399810396f0dee98e5"> 2839</a></span><span class="preprocessor">#define VS_HIGH_1_VRX_PATGEN_0_VS_HIGH_1_MASK    0xFFU</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e0e8511d054a674ec0b6cae6ad8917e"> 2840</a></span><span class="preprocessor">#define VS_HIGH_1_VRX_PATGEN_0_VS_HIGH_1_POS     0U</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span> </div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3aa45c343076efe4984805b60156430e"> 2842</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_HIGH_0_ADDR      0x247U</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07eca3e163301cf4ab44b0c3cc32acb7"> 2843</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_HIGH_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span> </div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a486d1772a50106f101f7f4b4bf6288dc"> 2845</a></span><span class="preprocessor">#define VS_HIGH_0_VRX_PATGEN_0_VS_HIGH_0_ADDR    0x247U </span><span class="comment">// VS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43b854ece0b55ecfeeb7005fc17b25ec"> 2846</a></span><span class="preprocessor">#define VS_HIGH_0_VRX_PATGEN_0_VS_HIGH_0_MASK    0xFFU</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af330089a13079106f301acc611d847d2"> 2847</a></span><span class="preprocessor">#define VS_HIGH_0_VRX_PATGEN_0_VS_HIGH_0_POS     0U</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span> </div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09b1cb79056d1c4b5d07d4073df8aa6c"> 2849</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_LOW_2_ADDR       0x248U</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8be9aee97360f335826220b001ce0ed0"> 2850</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_LOW_2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1383be52bd481c172fee791067634d38"> 2852</a></span><span class="preprocessor">#define VS_LOW_2_VRX_PATGEN_0_VS_LOW_2_ADDR      0x248U </span><span class="comment">// VS low period in terms of PCLK cycles ([... </span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8e26260c78e0475e2e910796f32eb8e"> 2853</a></span><span class="preprocessor">#define VS_LOW_2_VRX_PATGEN_0_VS_LOW_2_MASK      0xFFU</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a829e43c072e26b3fcc19d8797bba7a"> 2854</a></span><span class="preprocessor">#define VS_LOW_2_VRX_PATGEN_0_VS_LOW_2_POS       0U</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span> </div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed5a5b82a1d4f572605dec313fc036b2"> 2856</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_LOW_1_ADDR       0x249U</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6cd43317bd5f0b36a2e7ca3c3c0e8f30"> 2857</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_LOW_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span> </div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1863852351579d34ed600f9a093096e"> 2859</a></span><span class="preprocessor">#define VS_LOW_1_VRX_PATGEN_0_VS_LOW_1_ADDR      0x249U </span><span class="comment">// VS low period in terms of PCLK cycles ([... </span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c59244407e9ff2bc11989a2908a11c1"> 2860</a></span><span class="preprocessor">#define VS_LOW_1_VRX_PATGEN_0_VS_LOW_1_MASK      0xFFU</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ccc28d062f692a1fe87aef34aaebb9c"> 2861</a></span><span class="preprocessor">#define VS_LOW_1_VRX_PATGEN_0_VS_LOW_1_POS       0U</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span> </div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cf77a7fd3fdb53212e5082a4ae0a287"> 2863</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_LOW_0_ADDR       0x24AU</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9578269a55391d1985c807d2994dacf"> 2864</a></span><span class="preprocessor">#define VRX_PATGEN_0_VS_LOW_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span> </div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32e8dd2fdd4cb40afc13d4463682faaa"> 2866</a></span><span class="preprocessor">#define VS_LOW_0_VRX_PATGEN_0_VS_LOW_0_ADDR      0x24AU </span><span class="comment">// VS low period in terms of PCLK cycles ([... </span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a9620fa8276c1fa4e6272a3372accbd"> 2867</a></span><span class="preprocessor">#define VS_LOW_0_VRX_PATGEN_0_VS_LOW_0_MASK      0xFFU</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba8e9be118193c024e0e8ff1a122cc5e"> 2868</a></span><span class="preprocessor">#define VS_LOW_0_VRX_PATGEN_0_VS_LOW_0_POS       0U</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span> </div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04f1ec467affe1502a1f7f84b1b939e1"> 2870</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2H_2_ADDR      0x24BU</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ee449bcee6abbb3bbdbd5db23966c46"> 2871</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2H_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span> </div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bf4320fb07f69213e259006041513dd"> 2873</a></span><span class="preprocessor">#define V2H_2_VRX_PATGEN_0_V2H_2_ADDR    0x24BU </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ec8b30035743a44515831d0cbb2f8c3"> 2874</a></span><span class="preprocessor">#define V2H_2_VRX_PATGEN_0_V2H_2_MASK    0xFFU</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae78ae10de69d8370dbc6ef4583ab7d14"> 2875</a></span><span class="preprocessor">#define V2H_2_VRX_PATGEN_0_V2H_2_POS     0U</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span> </div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aab2c1add8b57d0a92c6d91b503aa5c0d"> 2877</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2H_1_ADDR      0x24CU</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee8eca6d8a4f7372ae45b138cce8cbc7"> 2878</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2H_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span> </div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad09d59bf8bd3a61f4d63db3d29b4992a"> 2880</a></span><span class="preprocessor">#define V2H_1_VRX_PATGEN_0_V2H_1_ADDR    0x24CU </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ca939a5695510f9bf93a7d983c499e9"> 2881</a></span><span class="preprocessor">#define V2H_1_VRX_PATGEN_0_V2H_1_MASK    0xFFU</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46238961c1f716c85050409c6442b2a5"> 2882</a></span><span class="preprocessor">#define V2H_1_VRX_PATGEN_0_V2H_1_POS     0U</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span> </div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7932000ca75a18a408a0401559cd52cf"> 2884</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2H_0_ADDR      0x24DU</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1c3d839e235b62871613324e01fcce0"> 2885</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2H_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span> </div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5123089aa06ee9470735ff11c7a12e0"> 2887</a></span><span class="preprocessor">#define V2H_0_VRX_PATGEN_0_V2H_0_ADDR    0x24DU </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2daf77d8712519be500b833754dd9063"> 2888</a></span><span class="preprocessor">#define V2H_0_VRX_PATGEN_0_V2H_0_MASK    0xFFU</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b295cb0c02b5b3c68c7a990e55147ca"> 2889</a></span><span class="preprocessor">#define V2H_0_VRX_PATGEN_0_V2H_0_POS     0U</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span> </div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a813d052efddf23b27abf0a35d4fd3d"> 2891</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_HIGH_1_ADDR      0x24EU</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea29c8c24975073fe3e875e81483d4ee"> 2892</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_HIGH_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span> </div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c5c0e3486950ba6d1b7a736bcb82b12"> 2894</a></span><span class="preprocessor">#define HS_HIGH_1_VRX_PATGEN_0_HS_HIGH_1_ADDR    0x24EU </span><span class="comment">// HS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41c2e220ed650012de7494cfb7ef9e87"> 2895</a></span><span class="preprocessor">#define HS_HIGH_1_VRX_PATGEN_0_HS_HIGH_1_MASK    0xFFU</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac40e7922690d7dea929c2a8a4b218069"> 2896</a></span><span class="preprocessor">#define HS_HIGH_1_VRX_PATGEN_0_HS_HIGH_1_POS     0U</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span> </div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b01e55440cf824bb189f7119490afff"> 2898</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_HIGH_0_ADDR      0x24FU</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab77ebe58a16b8c82115d749aad847ba8"> 2899</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_HIGH_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span> </div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45b6e9365d98099ee189e0ae18f7eef6"> 2901</a></span><span class="preprocessor">#define HS_HIGH_0_VRX_PATGEN_0_HS_HIGH_0_ADDR    0x24FU </span><span class="comment">// HS high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a734c50cf9836e5f6b7af3acdfb14dddc"> 2902</a></span><span class="preprocessor">#define HS_HIGH_0_VRX_PATGEN_0_HS_HIGH_0_MASK    0xFFU</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7cbf7dded0e62a8a79c13d507fe99eb8"> 2903</a></span><span class="preprocessor">#define HS_HIGH_0_VRX_PATGEN_0_HS_HIGH_0_POS     0U</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span> </div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3019f89db3cc43a54d96ab328d9622d8"> 2905</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_LOW_1_ADDR       0x250U</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a35e8a129b4ea7008b1a36d0e60ce85"> 2906</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_LOW_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span> </div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8a9c6b67f1e5b353c42b803d83a75d8"> 2908</a></span><span class="preprocessor">#define HS_LOW_1_VRX_PATGEN_0_HS_LOW_1_ADDR      0x250U </span><span class="comment">// HS low period in terms of PCLK cycles ([... </span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5f71744ddae123142e6482526f1e7494"> 2909</a></span><span class="preprocessor">#define HS_LOW_1_VRX_PATGEN_0_HS_LOW_1_MASK      0xFFU</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a354d83a9372cc52b63b33bba72d2568c"> 2910</a></span><span class="preprocessor">#define HS_LOW_1_VRX_PATGEN_0_HS_LOW_1_POS       0U</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span> </div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae078a89517b85867aeebd81daaa42910"> 2912</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_LOW_0_ADDR       0x251U</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c826c8f29256fbf6c7f02d48a7be99c"> 2913</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_LOW_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span> </div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6ef5df6422c168f225f84fcddbfc93d"> 2915</a></span><span class="preprocessor">#define HS_LOW_0_VRX_PATGEN_0_HS_LOW_0_ADDR      0x251U </span><span class="comment">// HS low period in terms of PCLK cycles ([... </span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a838d5d9ee765633cf32d743a4b611912"> 2916</a></span><span class="preprocessor">#define HS_LOW_0_VRX_PATGEN_0_HS_LOW_0_MASK      0xFFU</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e52a881e140a924e3fb0c4fefc9bfce"> 2917</a></span><span class="preprocessor">#define HS_LOW_0_VRX_PATGEN_0_HS_LOW_0_POS       0U</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span> </div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adab94223331ec843faebbdc64633fa8c"> 2919</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_CNT_1_ADDR       0x252U</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43a82632f74d742a012ce4722e511456"> 2920</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_CNT_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span> </div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac2f994563a9496439643b866fcfcfa9"> 2922</a></span><span class="preprocessor">#define HS_CNT_1_VRX_PATGEN_0_HS_CNT_1_ADDR      0x252U </span><span class="comment">// HS pulses per frame ([15:8])  </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04de0ede267776527164029cfb374de3"> 2923</a></span><span class="preprocessor">#define HS_CNT_1_VRX_PATGEN_0_HS_CNT_1_MASK      0xFFU</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8cc531fcd1d67303ce014049611e72cb"> 2924</a></span><span class="preprocessor">#define HS_CNT_1_VRX_PATGEN_0_HS_CNT_1_POS       0U</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span> </div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6076394e5f1afea99bbe38b00ec42c52"> 2926</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_CNT_0_ADDR       0x253U</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3210faa9c8bdd7943d7bc976c376ca2"> 2927</a></span><span class="preprocessor">#define VRX_PATGEN_0_HS_CNT_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span> </div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad245d3d8a76cf8a3c8b67bf96b7596f1"> 2929</a></span><span class="preprocessor">#define HS_CNT_0_VRX_PATGEN_0_HS_CNT_0_ADDR      0x253U </span><span class="comment">// HS pulses per frame [7:0])  </span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf1c1dbd1469f951a3a25fd82a4303df"> 2930</a></span><span class="preprocessor">#define HS_CNT_0_VRX_PATGEN_0_HS_CNT_0_MASK      0xFFU</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88a65dcc77ba5502784907d28150e73a"> 2931</a></span><span class="preprocessor">#define HS_CNT_0_VRX_PATGEN_0_HS_CNT_0_POS       0U</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span> </div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bb218a52b04e37c7c6df69f9692a0a5"> 2933</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2D_2_ADDR      0x254U</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade1b7e66f2a67c42222c41f4226b47b2"> 2934</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2D_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93a249086a4acf276e17095683eebad2"> 2936</a></span><span class="preprocessor">#define V2D_2_VRX_PATGEN_0_V2D_2_ADDR    0x254U </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00f93025a925886b4cfb6fb91d266e37"> 2937</a></span><span class="preprocessor">#define V2D_2_VRX_PATGEN_0_V2D_2_MASK    0xFFU</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d9a9dc6c58b0c340379401986c299ff"> 2938</a></span><span class="preprocessor">#define V2D_2_VRX_PATGEN_0_V2D_2_POS     0U</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span> </div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af89ebeab1bd02e31a027350749d72f73"> 2940</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2D_1_ADDR      0x255U</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6e29f5d74982a61d138a0857e07f2b3"> 2941</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2D_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span> </div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81c03353bd265ffb8011c44bbe6bc32c"> 2943</a></span><span class="preprocessor">#define V2D_1_VRX_PATGEN_0_V2D_1_ADDR    0x255U </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace0cd89f8ee6a8f2ddbe3d4891e3dcef"> 2944</a></span><span class="preprocessor">#define V2D_1_VRX_PATGEN_0_V2D_1_MASK    0xFFU</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80d961b8f00e9ebd94d5a8608ffc505d"> 2945</a></span><span class="preprocessor">#define V2D_1_VRX_PATGEN_0_V2D_1_POS     0U</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span> </div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48eaaa015ea28b5b3739de34f9e32d69"> 2947</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2D_0_ADDR      0x256U</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06377e8baa1de159e82f14099ce8d90c"> 2948</a></span><span class="preprocessor">#define VRX_PATGEN_0_V2D_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span> </div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abea1a42fbbe2d565ec9dee3f94fb0f6e"> 2950</a></span><span class="preprocessor">#define V2D_0_VRX_PATGEN_0_V2D_0_ADDR    0x256U </span><span class="comment">// VS edge to the rising edge of the first ... </span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a478fc5f01f7bd3e3247755978d16009c"> 2951</a></span><span class="preprocessor">#define V2D_0_VRX_PATGEN_0_V2D_0_MASK    0xFFU</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adebbe2f9b4c8088fe36880311ea54210"> 2952</a></span><span class="preprocessor">#define V2D_0_VRX_PATGEN_0_V2D_0_POS     0U</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span> </div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f4dfa72db439ad50c646d2dd40a7dc7"> 2954</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_HIGH_1_ADDR      0x257U</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd23d85fe183a2c7df9421a21111f91d"> 2955</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_HIGH_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span> </div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2a0244e3947535231f508d6ed72feb8"> 2957</a></span><span class="preprocessor">#define DE_HIGH_1_VRX_PATGEN_0_DE_HIGH_1_ADDR    0x257U </span><span class="comment">// DE high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a669acec88dde0a5afb2c7b799d17f1b9"> 2958</a></span><span class="preprocessor">#define DE_HIGH_1_VRX_PATGEN_0_DE_HIGH_1_MASK    0xFFU</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc3a1ebb7b9c6cfe29dedd0d1b1db9a5"> 2959</a></span><span class="preprocessor">#define DE_HIGH_1_VRX_PATGEN_0_DE_HIGH_1_POS     0U</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span> </div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea5ade9f6ee0319eaf22297d7ded43e3"> 2961</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_HIGH_0_ADDR      0x258U</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3846df547395c5f9a63b034db2fd658"> 2962</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_HIGH_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span> </div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf01e55ac746709616ef6a006e82a8f8"> 2964</a></span><span class="preprocessor">#define DE_HIGH_0_VRX_PATGEN_0_DE_HIGH_0_ADDR    0x258U </span><span class="comment">// DE high period in terms of PCLK cycles (... </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe5f08cd6d20222d1e32c39e844a5c8d"> 2965</a></span><span class="preprocessor">#define DE_HIGH_0_VRX_PATGEN_0_DE_HIGH_0_MASK    0xFFU</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a869f3f434ae1694625ee402237e741d8"> 2966</a></span><span class="preprocessor">#define DE_HIGH_0_VRX_PATGEN_0_DE_HIGH_0_POS     0U</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span> </div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c974deb3c24a0993eb2b8cdeeafa37a"> 2968</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_LOW_1_ADDR       0x259U</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2c11b9b74dfab270386a2eb39803fe4"> 2969</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_LOW_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span> </div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcb27ae90f0d6d50ab72e9790db08b8e"> 2971</a></span><span class="preprocessor">#define DE_LOW_1_VRX_PATGEN_0_DE_LOW_1_ADDR      0x259U </span><span class="comment">// DE low period in terms of PCLK cycles ([... </span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1a89b87a23db2b0106636a5a36799c4"> 2972</a></span><span class="preprocessor">#define DE_LOW_1_VRX_PATGEN_0_DE_LOW_1_MASK      0xFFU</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a338691bb94a3712d085d8f0708010bd0"> 2973</a></span><span class="preprocessor">#define DE_LOW_1_VRX_PATGEN_0_DE_LOW_1_POS       0U</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span> </div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abaa25ef3af34f5c2c2736bb39d57140f"> 2975</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_LOW_0_ADDR       0x25AU</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee7bf4518d924d6c35ef6287944e1854"> 2976</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_LOW_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae32581a13516923ffe2adc0cdcc3383"> 2978</a></span><span class="preprocessor">#define DE_LOW_0_VRX_PATGEN_0_DE_LOW_0_ADDR      0x25AU </span><span class="comment">// DE low period in terms of PCLK cycles ([... </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acaf299436ad688c05697db9839080fe5"> 2979</a></span><span class="preprocessor">#define DE_LOW_0_VRX_PATGEN_0_DE_LOW_0_MASK      0xFFU</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d50cf2227a25f12c5d8f04f1d110c47"> 2980</a></span><span class="preprocessor">#define DE_LOW_0_VRX_PATGEN_0_DE_LOW_0_POS       0U</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5a220ecacb8027fb95d04bf54d85110"> 2982</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_CNT_1_ADDR       0x25BU</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a005c2256f3ee4bff778919074ae42289"> 2983</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_CNT_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span> </div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b0ea6cc3b346e6d730c601db3d5e58f"> 2985</a></span><span class="preprocessor">#define DE_CNT_1_VRX_PATGEN_0_DE_CNT_1_ADDR      0x25BU </span><span class="comment">// Active lines per frame ([15:8])  </span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92f8cb1859308e31d97817061ad91bba"> 2986</a></span><span class="preprocessor">#define DE_CNT_1_VRX_PATGEN_0_DE_CNT_1_MASK      0xFFU</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcdb8928f1cbc6e9d231f1ae2e8cd2a6"> 2987</a></span><span class="preprocessor">#define DE_CNT_1_VRX_PATGEN_0_DE_CNT_1_POS       0U</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span> </div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a577c85682729fc298a2051ca0730a73e"> 2989</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_CNT_0_ADDR       0x25CU</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28198b40b44e552a303df1ce8b3c63a9"> 2990</a></span><span class="preprocessor">#define VRX_PATGEN_0_DE_CNT_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span> </div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3ff22e6211cb7c7a28beff81f108238"> 2992</a></span><span class="preprocessor">#define DE_CNT_0_VRX_PATGEN_0_DE_CNT_0_ADDR      0x25CU </span><span class="comment">// Active lines per frame ([7:0])  </span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a555bfb4c1ebe7ad89d677fa95508d21d"> 2993</a></span><span class="preprocessor">#define DE_CNT_0_VRX_PATGEN_0_DE_CNT_0_MASK      0xFFU</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cbc9c53a5d57d58c4ae0df89f126040"> 2994</a></span><span class="preprocessor">#define DE_CNT_0_VRX_PATGEN_0_DE_CNT_0_POS       0U</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span> </div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1259323d2428af969e6a526396d02ef5"> 2996</a></span><span class="preprocessor">#define VRX_PATGEN_0_GRAD_INCR_ADDR      0x25DU</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afefac68367a96aaf93aae44684575876"> 2997</a></span><span class="preprocessor">#define VRX_PATGEN_0_GRAD_INCR_DEFAULT   0x00U</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span> </div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac76561bd17388160d6051e543568362c"> 2999</a></span><span class="preprocessor">#define GRAD_INCR_VRX_PATGEN_0_GRAD_INCR_ADDR    0x25DU </span><span class="comment">// Gradient mode increment amount (incremen... </span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a101bef9f647fd55b2cf983d2e9964c7d"> 3000</a></span><span class="preprocessor">#define GRAD_INCR_VRX_PATGEN_0_GRAD_INCR_MASK    0xFFU</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5252a76f481564e1cfe47911ba170846"> 3001</a></span><span class="preprocessor">#define GRAD_INCR_VRX_PATGEN_0_GRAD_INCR_POS     0U</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span> </div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a56ce97dc94379eedf8313a716bf982e6"> 3003</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_A_L_ADDR         0x25EU</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad42394a04bfb2d5b78fc57722cdad29c"> 3004</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_A_L_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span> </div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2ea12094ef5422728056a07087110a2"> 3006</a></span><span class="preprocessor">#define CHKR_COLOR_A_L_VRX_PATGEN_0_CHKR_COLOR_A_L_ADDR      0x25EU </span><span class="comment">// Checkerboard mode Color A low byte  </span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6080b0faa29e3c5b4b2275c8bd688bac"> 3007</a></span><span class="preprocessor">#define CHKR_COLOR_A_L_VRX_PATGEN_0_CHKR_COLOR_A_L_MASK      0xFFU</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60f7429a42df89d94d9bdea87a75d5bf"> 3008</a></span><span class="preprocessor">#define CHKR_COLOR_A_L_VRX_PATGEN_0_CHKR_COLOR_A_L_POS       0U</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span> </div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52f597120eab56f13fd560ee6e48a95d"> 3010</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_A_1_ADDR         0x25FU</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4fd303a4a49d36058b2c27f7aa90da76"> 3011</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_A_1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span> </div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add66a051f94f555892329723ab17c335"> 3013</a></span><span class="preprocessor">#define CHKR_COLOR_A_M_VRX_PATGEN_0_CHKR_COLOR_A_1_ADDR      0x25FU </span><span class="comment">// Checkerboard mode Color A middle byte  </span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d4a6c6821469d3d1f405fd02c8b19df"> 3014</a></span><span class="preprocessor">#define CHKR_COLOR_A_M_VRX_PATGEN_0_CHKR_COLOR_A_1_MASK      0xFFU</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aefa4a9ec281c4714a2ed8dfe7be7355b"> 3015</a></span><span class="preprocessor">#define CHKR_COLOR_A_M_VRX_PATGEN_0_CHKR_COLOR_A_1_POS       0U</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span> </div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4100ba1d782e3140bf22ab5411a9c9b2"> 3017</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_A_H_ADDR         0x260U</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1228acee9e751f22626464c9f30c8b5"> 3018</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_A_H_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span> </div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd6475fbce4dd9ca5edb7dff31c2263c"> 3020</a></span><span class="preprocessor">#define CHKR_COLOR_A_H_VRX_PATGEN_0_CHKR_COLOR_A_H_ADDR      0x260U </span><span class="comment">// Checkerboard mode Color A high byte  </span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e57a8ac6836f6b8a2ff87ddd29f4e38"> 3021</a></span><span class="preprocessor">#define CHKR_COLOR_A_H_VRX_PATGEN_0_CHKR_COLOR_A_H_MASK      0xFFU</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6dfc45a568d8c54ffc367a67559df20f"> 3022</a></span><span class="preprocessor">#define CHKR_COLOR_A_H_VRX_PATGEN_0_CHKR_COLOR_A_H_POS       0U</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span> </div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8dc4971994ef6cfc170b8b35884af7a7"> 3024</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_B_L_ADDR         0x261U</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31d8a5dfa255afabc3ee595ddfe6de7e"> 3025</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_B_L_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span> </div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7e6286237c4afb988f49ba44ec30353"> 3027</a></span><span class="preprocessor">#define CHKR_COLOR_B_L_VRX_PATGEN_0_CHKR_COLOR_B_L_ADDR      0x261U </span><span class="comment">// Checkerboard mode Color B low byte  </span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae195f98cd83d4c15064030e76496000a"> 3028</a></span><span class="preprocessor">#define CHKR_COLOR_B_L_VRX_PATGEN_0_CHKR_COLOR_B_L_MASK      0xFFU</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90e103c4391df18a865b448b79f4aa16"> 3029</a></span><span class="preprocessor">#define CHKR_COLOR_B_L_VRX_PATGEN_0_CHKR_COLOR_B_L_POS       0U</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span> </div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8845bc5225c4642c4bfca7cc731e41d3"> 3031</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_B_M_ADDR         0x262U</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e5f83628ac25b3a339f728e08086b60"> 3032</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_B_M_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span> </div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe4bfb11bb17028035c8e5023921c6dd"> 3034</a></span><span class="preprocessor">#define CHKR_COLOR_B_M_VRX_PATGEN_0_CHKR_COLOR_B_M_ADDR      0x262U </span><span class="comment">// Checkerboard mode Color B middle byte  </span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a651d8b41a76f6329591f7d59daa394d8"> 3035</a></span><span class="preprocessor">#define CHKR_COLOR_B_M_VRX_PATGEN_0_CHKR_COLOR_B_M_MASK      0xFFU</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2314598b190635ecec7d72efd91ea925"> 3036</a></span><span class="preprocessor">#define CHKR_COLOR_B_M_VRX_PATGEN_0_CHKR_COLOR_B_M_POS       0U</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span> </div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeded607ba811934c8a3dcd3cf67207e5"> 3038</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_B_H_ADDR         0x263U</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac68472ce8258a7600d30e4a4e0db48e2"> 3039</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_COLOR_B_H_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span> </div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10a17c6c777204b6d3dc709bb7878136"> 3041</a></span><span class="preprocessor">#define CHKR_COLOR_B_H_VRX_PATGEN_0_CHKR_COLOR_B_H_ADDR      0x263U </span><span class="comment">// Checkerboard mode Color B high byte  </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab29c0ba084c878eefcd3d77f16f68739"> 3042</a></span><span class="preprocessor">#define CHKR_COLOR_B_H_VRX_PATGEN_0_CHKR_COLOR_B_H_MASK      0xFFU</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e9100e5d91aed7065ead005d400af44"> 3043</a></span><span class="preprocessor">#define CHKR_COLOR_B_H_VRX_PATGEN_0_CHKR_COLOR_B_H_POS       0U</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span> </div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10a8744304289a312641accb50ad9d20"> 3045</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_RPT_A_ADDR         0x264U</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3cc6531ab53c6aa4d42b7950b96f6f4"> 3046</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_RPT_A_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span> </div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3eb559831bda6c525b818a2a8e6cb8d4"> 3048</a></span><span class="preprocessor">#define CHKR_RPT_A_VRX_PATGEN_0_CHKR_RPT_A_ADDR      0x264U </span><span class="comment">// Checkerboard mode Color A repeat count  </span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3bb81884d5c090e20957a108d3f7273"> 3049</a></span><span class="preprocessor">#define CHKR_RPT_A_VRX_PATGEN_0_CHKR_RPT_A_MASK      0xFFU</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4076f4f086cc58a000c03457198d543f"> 3050</a></span><span class="preprocessor">#define CHKR_RPT_A_VRX_PATGEN_0_CHKR_RPT_A_POS       0U</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span> </div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a863fdb3c8adf442079a66918eb6a89d1"> 3052</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_RPT_B_ADDR         0x265U</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a940210386179bec1a769cfa3bb06ed"> 3053</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_RPT_B_DEFAULT      0x00U</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span> </div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e9c637d966b58dec6c52b086863fcb4"> 3055</a></span><span class="preprocessor">#define CHKR_RPT_B_VRX_PATGEN_0_CHKR_RPT_B_ADDR      0x265U </span><span class="comment">// Checkerboard mode Color B repeat count  </span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba0f1c1fcc5c690f35112f88e07f85d8"> 3056</a></span><span class="preprocessor">#define CHKR_RPT_B_VRX_PATGEN_0_CHKR_RPT_B_MASK      0xFFU</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1de94008697d45254f6b7985b4971eec"> 3057</a></span><span class="preprocessor">#define CHKR_RPT_B_VRX_PATGEN_0_CHKR_RPT_B_POS       0U</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span> </div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4bf0bb34e4cad7740e6e515b89908e3"> 3059</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_ALT_ADDR       0x266U</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e28fbb39f93bedffa62abd18c6b6c2b"> 3060</a></span><span class="preprocessor">#define VRX_PATGEN_0_CHKR_ALT_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span> </div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac743db57d6b8c686692049921815976"> 3062</a></span><span class="preprocessor">#define CHKR_ALT_VRX_PATGEN_0_CHKR_ALT_ADDR      0x266U </span><span class="comment">// Checkerboard mode alternate line count. ... </span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02447e7b87bb82ec56fabcef79cfba36"> 3063</a></span><span class="preprocessor">#define CHKR_ALT_VRX_PATGEN_0_CHKR_ALT_MASK      0xFFU</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3caa2d7c30830b005af6843f811625a6"> 3064</a></span><span class="preprocessor">#define CHKR_ALT_VRX_PATGEN_0_CHKR_ALT_POS       0U</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span> </div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b50bc1aaef63cfa1e07254ef5422b1a"> 3066</a></span><span class="preprocessor">#define GPIO0_0_GPIO_A_ADDR      0x2B0U</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b227c85cc4ef62a341359e6e0473698"> 3067</a></span><span class="preprocessor">#define GPIO0_0_GPIO_A_DEFAULT   0x83U</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span> </div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6b4c61fce666f20695d257cfdfe29dc"> 3069</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO0_0_GPIO_A_ADDR     0x2B0U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11b38c0a1cd82b0cd7fd1e541ad788b3"> 3070</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO0_0_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55c3579096286a894962533aa2816a5f"> 3071</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO0_0_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span> </div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8795f8e8ce895f9741ab6b5f25c865e"> 3073</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO0_0_GPIO_A_ADDR   0x2B0U </span><span class="comment">// GPIO Tx source control  </span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af012c08962bb44cc30088d6c96e19ebe"> 3074</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO0_0_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acccfc5346e66ad15e99334cc967d587b"> 3075</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO0_0_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span> </div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a124014dcd6045726dd98be308ff13653"> 3077</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO0_0_GPIO_A_ADDR   0x2B0U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26bb7e806fad98790c83878ee9e8f13d"> 3078</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO0_0_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a734b73f5f9b09835a5b59464a16bc3aa"> 3079</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO0_0_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span> </div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74afb3e57304292220114324ca1a5a9f"> 3081</a></span><span class="preprocessor">#define GPIO_IN_GPIO0_0_GPIO_A_ADDR      0x2B0U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a952bd642b751ecc9f7e75725ae99f459"> 3082</a></span><span class="preprocessor">#define GPIO_IN_GPIO0_0_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9cf6131fc7493598b724db6f6922720"> 3083</a></span><span class="preprocessor">#define GPIO_IN_GPIO0_0_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span> </div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa09e4517b351e446396d435c6e061524"> 3085</a></span><span class="preprocessor">#define GPIO_OUT_GPIO0_0_GPIO_A_ADDR     0x2B0U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3663026c97178cb6f511227b8865ff52"> 3086</a></span><span class="preprocessor">#define GPIO_OUT_GPIO0_0_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d9e73a511b5161127f06836c442c3fe"> 3087</a></span><span class="preprocessor">#define GPIO_OUT_GPIO0_0_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span> </div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a381c342149e22da7de016f44803a2392"> 3089</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO0_0_GPIO_A_ADDR   0x2B0U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a13522009d478e21c64a16ae78098fd"> 3090</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO0_0_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac588a2d4c96d9339acf7c12ac89a539c"> 3091</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO0_0_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span> </div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c29f8ab6b2e880a37e7d0929eb71199"> 3093</a></span><span class="preprocessor">#define RES_CFG_GPIO0_0_GPIO_A_ADDR      0x2B0U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae465d2d48ef30a2427f2909ffeb86975"> 3094</a></span><span class="preprocessor">#define RES_CFG_GPIO0_0_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae66368c195ca95953db7454cf16f6761"> 3095</a></span><span class="preprocessor">#define RES_CFG_GPIO0_0_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span> </div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15347b94a3ff974957f68a0a7fe7c3d8"> 3097</a></span><span class="preprocessor">#define GPIO0_0_GPIO_B_ADDR      0x2B1U</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a4372930555b9cd1834ab4cc541055e"> 3098</a></span><span class="preprocessor">#define GPIO0_0_GPIO_B_DEFAULT   0xA0U</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span> </div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ee903e809092fec03b00249e669ecc6"> 3100</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO0_0_GPIO_B_ADDR   0x2B1U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a9c834824c4476c01bb5c689d9f7cd0"> 3101</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO0_0_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ffc8f1fa655f382b52c025380551f6a"> 3102</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO0_0_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span> </div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03dc872ccd7284e735cb7efd9bc7b487"> 3104</a></span><span class="preprocessor">#define OUT_TYPE_GPIO0_0_GPIO_B_ADDR     0x2B1U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f1eb4436f41e62a10abefc2e81da76d"> 3105</a></span><span class="preprocessor">#define OUT_TYPE_GPIO0_0_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3c7282920047202e1a4c08ecd098f80"> 3106</a></span><span class="preprocessor">#define OUT_TYPE_GPIO0_0_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6be0be1c23ee87bb16670ed6bf5ad52c"> 3108</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO0_0_GPIO_B_ADDR    0x2B1U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab29d00f52f4a3f7be8e6c1376008e651"> 3109</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO0_0_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4523c7b89276a0de2b1d40d928f9029"> 3110</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO0_0_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span> </div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8168b6afdd3cc0c72ea0fa801272d4de"> 3112</a></span><span class="preprocessor">#define GPIO0_0_GPIO_C_ADDR      0x2B2U</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad84eee0e05d55d475e238f845e7249a1"> 3113</a></span><span class="preprocessor">#define GPIO0_0_GPIO_C_DEFAULT   0x40U</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span> </div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac702c570c32ba082d8209dceb28ef59c"> 3115</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO0_0_GPIO_C_ADDR   0x2B2U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45d4adc84d84c2e7601547cb73512190"> 3116</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO0_0_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59be2f5af85404e6c68d09bb8a2a88c1"> 3117</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO0_0_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span> </div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2fdd4848ceef92b148b302c3eeefdf0"> 3119</a></span><span class="preprocessor">#define GPIO_RECVED_GPIO0_0_GPIO_C_ADDR      0x2B2U </span><span class="comment">// Received GPIO value from across the GMSL... </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5a135dcfdabdf9d188975ad03b4abc0"> 3120</a></span><span class="preprocessor">#define GPIO_RECVED_GPIO0_0_GPIO_C_MASK      0x40U</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a429ce3f665921f8b3f3795a2a3f92e90"> 3121</a></span><span class="preprocessor">#define GPIO_RECVED_GPIO0_0_GPIO_C_POS       6U</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c823dfa53db2fdd6e2dc43d289a0ac9"> 3123</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO0_0_GPIO_C_ADDR      0x2B2U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5af2df3073f7c54b7d2d96f5bd80f59"> 3124</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO0_0_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99877270fe6d11e434f3b061458c778b"> 3125</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO0_0_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span> </div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90d234ed421140a11efbef8ac145eb15"> 3127</a></span><span class="preprocessor">#define GPIO1_1_GPIO_A_ADDR      0x2B3U</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1469bd5dbae24e9a01eda2a7f949885"> 3128</a></span><span class="preprocessor">#define GPIO1_1_GPIO_A_DEFAULT   0x84U</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span> </div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67f627fbc876b184a6597d0628c57938"> 3130</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO1_1_GPIO_A_ADDR     0x2B3U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a128173e96f9af25a95ab2aa011ace630"> 3131</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO1_1_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98ae66d0f1344f32a6ed64e474f76cb3"> 3132</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO1_1_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span> </div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87369fe572fe57222a73a61772e85a10"> 3134</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO1_1_GPIO_A_ADDR   0x2B3U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21048066001979bb1234f00aebb6996b"> 3135</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO1_1_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedde601155ae2117e6decacdc1491b9e"> 3136</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO1_1_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67d4d73db09c1eca305bc4e4f91d40d1"> 3138</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO1_1_GPIO_A_ADDR   0x2B3U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af57667281a1fa0630c18f329b2d703ef"> 3139</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO1_1_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36544d621522eee26ebe79d66eb9cc42"> 3140</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO1_1_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span> </div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61f72f4e28a1cbd7a66a6ffd386f7590"> 3142</a></span><span class="preprocessor">#define GPIO_IN_GPIO1_1_GPIO_A_ADDR      0x2B3U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a629c95c919778a43c8c2df64c7bf0675"> 3143</a></span><span class="preprocessor">#define GPIO_IN_GPIO1_1_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab64132480d1f38eb0c7e2c931e853615"> 3144</a></span><span class="preprocessor">#define GPIO_IN_GPIO1_1_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span> </div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a451773fda50ecacdbc7addcdc1c14435"> 3146</a></span><span class="preprocessor">#define GPIO_OUT_GPIO1_1_GPIO_A_ADDR     0x2B3U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae3b7a057cf0623500cde0531b7b8631"> 3147</a></span><span class="preprocessor">#define GPIO_OUT_GPIO1_1_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a026b8fe1a60e337cb791a2b0f09d15c2"> 3148</a></span><span class="preprocessor">#define GPIO_OUT_GPIO1_1_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span> </div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46973d4d15a28009cc550bcff1528f52"> 3150</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO1_1_GPIO_A_ADDR   0x2B3U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a808a6c6872e05a32e7194c8773890c7a"> 3151</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO1_1_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d90f74c6cc502257811895f7bcf4188"> 3152</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO1_1_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span> </div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88a2d424db674d0fc679663971aa866a"> 3154</a></span><span class="preprocessor">#define RES_CFG_GPIO1_1_GPIO_A_ADDR      0x2B3U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b25a0f0dfafad12c69088b04e311bcb"> 3155</a></span><span class="preprocessor">#define RES_CFG_GPIO1_1_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b6787f8d31056c4fbb96e6d9b330fe9"> 3156</a></span><span class="preprocessor">#define RES_CFG_GPIO1_1_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span> </div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39bc7085910bfeb40879e98ff6acf7e0"> 3158</a></span><span class="preprocessor">#define GPIO1_1_GPIO_B_ADDR      0x2B4U</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a730220da8d7f9d2b2b8b4a7db8973eb0"> 3159</a></span><span class="preprocessor">#define GPIO1_1_GPIO_B_DEFAULT   0xA1U</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span> </div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af8cb9f56eaa235991f32d7fb8164a8ab"> 3161</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO1_1_GPIO_B_ADDR   0x2B4U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80768c4c98009e9c719bfbc12680a985"> 3162</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO1_1_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64b0d07e461d8a3af1015c4ce96b10db"> 3163</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO1_1_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span> </div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91d67bf49544d49be009acbd1b7a9044"> 3165</a></span><span class="preprocessor">#define OUT_TYPE_GPIO1_1_GPIO_B_ADDR     0x2B4U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbdba55612d4f03e57e947068327022a"> 3166</a></span><span class="preprocessor">#define OUT_TYPE_GPIO1_1_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aecd284bff7741e7aab137f91ff885d99"> 3167</a></span><span class="preprocessor">#define OUT_TYPE_GPIO1_1_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span> </div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e8fc568dd4a90790eac34aa1b5ac039"> 3169</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO1_1_GPIO_B_ADDR    0x2B4U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39bc0ec11ed1ecd6f05cac2040b1de7f"> 3170</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO1_1_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f874730a524ad0ddba0534aded55981"> 3171</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO1_1_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span> </div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedceaf6877282d9eb5fdf4c2048667bd"> 3173</a></span><span class="preprocessor">#define GPIO1_1_GPIO_C_ADDR      0x2B5U</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34097e6f76d7cce8470bc6d768040063"> 3174</a></span><span class="preprocessor">#define GPIO1_1_GPIO_C_DEFAULT   0x41U</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span> </div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7be09dffdab1fc4795fe39aded22e46c"> 3176</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO1_1_GPIO_C_ADDR   0x2B5U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0e84ef488355ac76e848d3866efc4bd"> 3177</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO1_1_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c72c4a867960fb3c86ccf7afb41ec6e"> 3178</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO1_1_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span> </div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add65fb9aef56d09386eeabe6b0453a55"> 3180</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO1_1_GPIO_C_ADDR      0x2B5U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af63a62865563182b133685fa08a17c88"> 3181</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO1_1_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ab559555e510eadc87ea077a718ccf6"> 3182</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO1_1_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span> </div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8942d299ea7ec6f8810eb612b29f97ed"> 3184</a></span><span class="preprocessor">#define GPIO2_2_GPIO_A_ADDR      0x2B6U</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10aa46ff362def127c1d5cb242709614"> 3185</a></span><span class="preprocessor">#define GPIO2_2_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span> </div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7724158fc390914df8e0a8b319324702"> 3187</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO2_2_GPIO_A_ADDR     0x2B6U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7df85e8c5a4d623662b4f492f5a5be06"> 3188</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO2_2_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab52848cfec200dbf4e6f6d4383a1a9fd"> 3189</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO2_2_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span> </div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9580ec1b876883f9164d396a395fb41b"> 3191</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO2_2_GPIO_A_ADDR   0x2B6U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a938b09367546a7371ba73888fb02d041"> 3192</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO2_2_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a350b09b547548dea297fcf1a70b6b5f8"> 3193</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO2_2_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span> </div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b6b814cffcaa8c47848b5975e39e387"> 3195</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO2_2_GPIO_A_ADDR   0x2B6U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3dd2224032a002f7c39e3da63ea72358"> 3196</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO2_2_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5758e989b2af744f362803aed2570f36"> 3197</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO2_2_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span> </div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a621b3efda58cf775f0191dd03bdb66d7"> 3199</a></span><span class="preprocessor">#define GPIO_IN_GPIO2_2_GPIO_A_ADDR      0x2B6U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ca0a70a50539883261ca3c1123280a8"> 3200</a></span><span class="preprocessor">#define GPIO_IN_GPIO2_2_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6d96a347a291148512060f2e5e32dbe"> 3201</a></span><span class="preprocessor">#define GPIO_IN_GPIO2_2_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span> </div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2afb2544c8cb5eb79d76867cede0d049"> 3203</a></span><span class="preprocessor">#define GPIO_OUT_GPIO2_2_GPIO_A_ADDR     0x2B6U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a805775484080f7df301e0f44257b5874"> 3204</a></span><span class="preprocessor">#define GPIO_OUT_GPIO2_2_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50645fd2eba46a91b91a970d551ca519"> 3205</a></span><span class="preprocessor">#define GPIO_OUT_GPIO2_2_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span> </div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26657da416e0aed4f4b4537bd5411fb1"> 3207</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO2_2_GPIO_A_ADDR   0x2B6U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c720bb097e480db926a3d62f11d5f3e"> 3208</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO2_2_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab4431114d6160a5f6a62115a00ebeca1"> 3209</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO2_2_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span> </div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3aba84b6bd0ae60ac310814bcabdb469"> 3211</a></span><span class="preprocessor">#define RES_CFG_GPIO2_2_GPIO_A_ADDR      0x2B6U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50117f9b07c661f1e33477ee432ce301"> 3212</a></span><span class="preprocessor">#define RES_CFG_GPIO2_2_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5dfb1b5cdb415ef28ea421f32eca962"> 3213</a></span><span class="preprocessor">#define RES_CFG_GPIO2_2_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span> </div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c3e2fb42fd20a39e255d43866160c13"> 3215</a></span><span class="preprocessor">#define GPIO2_2_GPIO_B_ADDR      0x2B7U</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48860456163d620cc9f0cfa657f2fafd"> 3216</a></span><span class="preprocessor">#define GPIO2_2_GPIO_B_DEFAULT   0x22U</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span> </div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a75743c0e1c7d33bfc02ca81fccdb880e"> 3218</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO2_2_GPIO_B_ADDR   0x2B7U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b3da30c840fd92e9d42689850c128c5"> 3219</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO2_2_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ca5b3896d1c95ba7bdf068dcebfbe1e"> 3220</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO2_2_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span> </div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4824600bcc8b1200f156c8e537be1862"> 3222</a></span><span class="preprocessor">#define OUT_TYPE_GPIO2_2_GPIO_B_ADDR     0x2B7U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8132b2499ef89394c0fafc921a621eb3"> 3223</a></span><span class="preprocessor">#define OUT_TYPE_GPIO2_2_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01a8c7a696b1e04e93879777a3f71f7e"> 3224</a></span><span class="preprocessor">#define OUT_TYPE_GPIO2_2_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span> </div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afff2de24f8a090c4f989f2f41e7e137b"> 3226</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO2_2_GPIO_B_ADDR    0x2B7U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af27908c2415d997356113459edfae299"> 3227</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO2_2_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bee6c207f3894bcaa8afb7a995d300d"> 3228</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO2_2_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span> </div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fbb6c63459f980ba9070a8d9afbfd6b"> 3230</a></span><span class="preprocessor">#define GPIO2_2_GPIO_C_ADDR      0x2B8U</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf07580de11d619a2342858827e450be"> 3231</a></span><span class="preprocessor">#define GPIO2_2_GPIO_C_DEFAULT   0x42U</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span> </div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a829e632dfafae8fbaf1a572078a4eac4"> 3233</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO2_2_GPIO_C_ADDR   0x2B8U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa107e61b00ef6a5cba7c78d1a6b1a108"> 3234</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO2_2_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b6692592e065cdc4d721be4fe83083c"> 3235</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO2_2_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span> </div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf2b064e7d226178833ab97d9c74e548"> 3237</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO2_2_GPIO_C_ADDR      0x2B8U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7507b32949b02d6224151ef2a18da1a"> 3238</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO2_2_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd76b5c1053123f3d441a5218956112d"> 3239</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO2_2_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span> </div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54720f7e465d91b17545b08adbd5b9e6"> 3241</a></span><span class="preprocessor">#define GPIO3_3_GPIO_A_ADDR      0x2B9U</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea1b4d4c474a8719de543dd9c23a80eb"> 3242</a></span><span class="preprocessor">#define GPIO3_3_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span> </div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44e6b382ab8db127b2c5238014d1bd2b"> 3244</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO3_3_GPIO_A_ADDR     0x2B9U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88fe912a5a630561088cb51fb5eb115c"> 3245</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO3_3_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f34148f1b3bd77d46be2bdba538f3b1"> 3246</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO3_3_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span> </div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1ae22196c5ebd11c07211c04f0e0006"> 3248</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO3_3_GPIO_A_ADDR   0x2B9U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64d004cab83f2c5dfd8a6a7b62a35e8c"> 3249</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO3_3_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1efe665b71ef35f9d944e53935a02807"> 3250</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO3_3_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span> </div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12b585da3c4ea9ae9524207c3c250afa"> 3252</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO3_3_GPIO_A_ADDR   0x2B9U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbc87a9b4617e3fa06d436f3e943fd79"> 3253</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO3_3_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ec8a3340ca01d9b3089fc6577516a17"> 3254</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO3_3_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a361812e52ad3a995df28e137d1bab9e1"> 3256</a></span><span class="preprocessor">#define GPIO_IN_GPIO3_3_GPIO_A_ADDR      0x2B9U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4084052e53a4c7cc4e4e0b66a7c58f7"> 3257</a></span><span class="preprocessor">#define GPIO_IN_GPIO3_3_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d5e9a80ae91eff58ecd303f16f6a603"> 3258</a></span><span class="preprocessor">#define GPIO_IN_GPIO3_3_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span> </div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a66244cc680b4787d64011febcb863a6a"> 3260</a></span><span class="preprocessor">#define GPIO_OUT_GPIO3_3_GPIO_A_ADDR     0x2B9U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31ae54b8db79cbe59b3c0c2887330a24"> 3261</a></span><span class="preprocessor">#define GPIO_OUT_GPIO3_3_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a650af66f95e3052b01989925c4e17a35"> 3262</a></span><span class="preprocessor">#define GPIO_OUT_GPIO3_3_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span> </div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31ee96376f92d67c6147309e0cc6e5e9"> 3264</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO3_3_GPIO_A_ADDR   0x2B9U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ae18cba88c5c5e8c586b5f4fb95df13"> 3265</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO3_3_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a117090cb23748519f069e5ff3c7baa5c"> 3266</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO3_3_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span> </div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa64825337341b2f408960a41dca23759"> 3268</a></span><span class="preprocessor">#define RES_CFG_GPIO3_3_GPIO_A_ADDR      0x2B9U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a219e6a110dd5b3be383f03b8c8429aa5"> 3269</a></span><span class="preprocessor">#define RES_CFG_GPIO3_3_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdbe40f84d2ed09b55c18e6bcdbfa2e3"> 3270</a></span><span class="preprocessor">#define RES_CFG_GPIO3_3_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span> </div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbabffd783e349e7cd71cef398fda79b"> 3272</a></span><span class="preprocessor">#define GPIO3_3_GPIO_B_ADDR      0x2BAU</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7067c8e8c3842f84776f7ebcd8884bcf"> 3273</a></span><span class="preprocessor">#define GPIO3_3_GPIO_B_DEFAULT   0x23U</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span> </div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e0f75942213a7dc1ca14bcae6b0a093"> 3275</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO3_3_GPIO_B_ADDR   0x2BAU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67d5082d12bb3451db436b7960a25827"> 3276</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO3_3_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3bc4a666bbb2c4825a6a001acd8f16e8"> 3277</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO3_3_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span> </div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a612a16d220150e7c569bdca488241377"> 3279</a></span><span class="preprocessor">#define OUT_TYPE_GPIO3_3_GPIO_B_ADDR     0x2BAU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c8f69cabe6481cd90167b4d0d007bd4"> 3280</a></span><span class="preprocessor">#define OUT_TYPE_GPIO3_3_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a691fd27775189d0e0d39f1687b52a8c2"> 3281</a></span><span class="preprocessor">#define OUT_TYPE_GPIO3_3_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span> </div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a262349409fe13dfe265cdea693f03597"> 3283</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO3_3_GPIO_B_ADDR    0x2BAU </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80b804c7db5b9663c1dd9886a7879b10"> 3284</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO3_3_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a371c7fe4f3c2cd924b62be0888550a6e"> 3285</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO3_3_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span> </div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b7f748ad2d758c56cf15bfad9ccdc79"> 3287</a></span><span class="preprocessor">#define GPIO3_3_GPIO_C_ADDR      0x2BBU</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c7cab2beb9a17083b5197e788ef7f6d"> 3288</a></span><span class="preprocessor">#define GPIO3_3_GPIO_C_DEFAULT   0x43U</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span> </div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc8525b3df32a0c5baf1020f20ee99ed"> 3290</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO3_3_GPIO_C_ADDR   0x2BBU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7159e549133c4d0fd62999aff10818b"> 3291</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO3_3_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa401dd394d8c5b666730cc4ea7a9a0b6"> 3292</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO3_3_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span> </div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4404e18477e58728cba548b7daeea4e5"> 3294</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO3_3_GPIO_C_ADDR      0x2BBU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09537c0489d7eee9dd6da9ca84ff591e"> 3295</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO3_3_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd173400a305c60e6b70e1947671f298"> 3296</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO3_3_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span> </div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52016e0ac5d540ef4ccc0fa6d7c38f66"> 3298</a></span><span class="preprocessor">#define GPIO4_4_GPIO_A_ADDR      0x2BCU</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e6634241063be01796ba36df6928e91"> 3299</a></span><span class="preprocessor">#define GPIO4_4_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span> </div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09804cda8f974e0fb512a6c77b4baaa6"> 3301</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO4_4_GPIO_A_ADDR     0x2BCU </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad63018232f4c457244bdc54989cc6110"> 3302</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO4_4_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a679a6fbb08afaeb3f6eb76fdc189b61d"> 3303</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO4_4_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span> </div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab78f380daf39c5b8b52209339810543c"> 3305</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO4_4_GPIO_A_ADDR   0x2BCU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5bd02c1b4ce9b9e3a35139ff7248a59"> 3306</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO4_4_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b19e6a36b31b9f20f43896ba75010b4"> 3307</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO4_4_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span> </div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d37fc61adbcc0a98f3fedeea5b46223"> 3309</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO4_4_GPIO_A_ADDR   0x2BCU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a293f678b7a06a1d8792c545bb8022d9a"> 3310</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO4_4_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f573f7a98026d517140e4b5cadc72f5"> 3311</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO4_4_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span> </div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a759a3356ba2891704ef313a5b8256caa"> 3313</a></span><span class="preprocessor">#define GPIO_IN_GPIO4_4_GPIO_A_ADDR      0x2BCU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2e9d1c9f19993512877981c4f9243a3"> 3314</a></span><span class="preprocessor">#define GPIO_IN_GPIO4_4_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a536067e0e9e274ba3ab5d44d3ccd4f4d"> 3315</a></span><span class="preprocessor">#define GPIO_IN_GPIO4_4_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span> </div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10c47be8b772176d27ac4f485f045df0"> 3317</a></span><span class="preprocessor">#define GPIO_OUT_GPIO4_4_GPIO_A_ADDR     0x2BCU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61f9524444c1ff3d541d5f545f232356"> 3318</a></span><span class="preprocessor">#define GPIO_OUT_GPIO4_4_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b13344dcbcba41644f01847ffa4589e"> 3319</a></span><span class="preprocessor">#define GPIO_OUT_GPIO4_4_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span> </div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae20e42c41a3893a7d3094c47c9242080"> 3321</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO4_4_GPIO_A_ADDR   0x2BCU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f4cf70748f125ab8517f2bbb35de8e4"> 3322</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO4_4_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a010cfd83539ed567be8d6cb106a4cc05"> 3323</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO4_4_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span> </div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3c9c9ebdeb3d4ac72bbf12d79cc49e6"> 3325</a></span><span class="preprocessor">#define RES_CFG_GPIO4_4_GPIO_A_ADDR      0x2BCU </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e53cc7b343363a40e9d1e1ccec38d4f"> 3326</a></span><span class="preprocessor">#define RES_CFG_GPIO4_4_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6410fb766f818a179646f4745657eb5a"> 3327</a></span><span class="preprocessor">#define RES_CFG_GPIO4_4_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span> </div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f661380b5510b5fdab685e89e7ff8ed"> 3329</a></span><span class="preprocessor">#define GPIO4_4_GPIO_B_ADDR      0x2BDU</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4eeebc9d94cbc224da723b57140d077"> 3330</a></span><span class="preprocessor">#define GPIO4_4_GPIO_B_DEFAULT   0xA4U</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span> </div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a107ca0eef0a3a671befa6fd20b250e72"> 3332</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO4_4_GPIO_B_ADDR   0x2BDU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a224dfbfec800e70e2c6d418e3ad77a27"> 3333</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO4_4_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5911a60d7730e952a9cabaae25c1239e"> 3334</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO4_4_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span> </div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec60c155f8128139bc450f8e0b551ec7"> 3336</a></span><span class="preprocessor">#define OUT_TYPE_GPIO4_4_GPIO_B_ADDR     0x2BDU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68d1a44bd4584ef57b67ea483d16367f"> 3337</a></span><span class="preprocessor">#define OUT_TYPE_GPIO4_4_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade60aa4eccd40aa80adf5a4435439ff5"> 3338</a></span><span class="preprocessor">#define OUT_TYPE_GPIO4_4_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span> </div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39820f35a3358c1f97685a59e7786873"> 3340</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO4_4_GPIO_B_ADDR    0x2BDU </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1ec3a33198e78ad65c33360e35c2b44"> 3341</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO4_4_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa73f2c9efbffe9851d6cd5bd56e04360"> 3342</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO4_4_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span> </div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6101960e495c483d896224a32e9d425"> 3344</a></span><span class="preprocessor">#define GPIO4_4_GPIO_C_ADDR      0x2BEU</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76e7572cb9f691f3cc87585fde928543"> 3345</a></span><span class="preprocessor">#define GPIO4_4_GPIO_C_DEFAULT   0x44U</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span> </div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1368b61c8f1a219b01e3aa7bc85546c6"> 3347</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO4_4_GPIO_C_ADDR   0x2BEU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c4579099e3fbb15c6ced70ad73c97bb"> 3348</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO4_4_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cd2a89f85a04191324d9f1de1d7167b"> 3349</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO4_4_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span> </div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ffcfea8bf0c652dc98628f82ce8bed7"> 3351</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO4_4_GPIO_C_ADDR      0x2BEU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7c865b7d62a57868e3738848d8d71be"> 3352</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO4_4_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3bb10e707d4817fc28c1b6b1ce84c3ea"> 3353</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO4_4_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span> </div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77df975047d7b0e601176d138171a4d7"> 3355</a></span><span class="preprocessor">#define GPIO5_5_GPIO_A_ADDR      0x2BFU</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c4f06da9c5acf6fe57f1ae996e7bbc8"> 3356</a></span><span class="preprocessor">#define GPIO5_5_GPIO_A_DEFAULT   0x84U</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span> </div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5177cc15b2f6938e95ac68979e2bfa73"> 3358</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO5_5_GPIO_A_ADDR     0x2BFU </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6a125da47eb1c2e6b44a3ae986e18e1"> 3359</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO5_5_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef147bd82ac2ea802645b1309202d994"> 3360</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO5_5_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span> </div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bb192dbae2142ad08c9a029c8db8afa"> 3362</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO5_5_GPIO_A_ADDR   0x2BFU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46bd27eaa4721e93f391bf59afe5ebf5"> 3363</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO5_5_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a3f78232f25554ac5a85effee03cac4"> 3364</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO5_5_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span> </div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a401ffdcb6ceb6411991ce683174633"> 3366</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO5_5_GPIO_A_ADDR   0x2BFU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b03b4f7055e7c248e7004ab1fe65e1f"> 3367</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO5_5_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2acbe09752992f7c16800006133f52b4"> 3368</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO5_5_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span> </div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add8d84b8cad1583169456893b5291c2d"> 3370</a></span><span class="preprocessor">#define GPIO_IN_GPIO5_5_GPIO_A_ADDR      0x2BFU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a128e1977ed4615b60464d5c1a4f73ca1"> 3371</a></span><span class="preprocessor">#define GPIO_IN_GPIO5_5_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af03397a434d251bf3db5d81438acb819"> 3372</a></span><span class="preprocessor">#define GPIO_IN_GPIO5_5_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span> </div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0e9dbfd16f21b8061382eac1fa7afc1"> 3374</a></span><span class="preprocessor">#define GPIO_OUT_GPIO5_5_GPIO_A_ADDR     0x2BFU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa32afc36f938ac86a45b6b24680a545e"> 3375</a></span><span class="preprocessor">#define GPIO_OUT_GPIO5_5_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeea67ab2715803e36888ede3d8fd4e45"> 3376</a></span><span class="preprocessor">#define GPIO_OUT_GPIO5_5_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span> </div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e15beb3650b8a302d09dd5c74b82666"> 3378</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO5_5_GPIO_A_ADDR   0x2BFU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a351dc4dc932974b501026b1dc6640546"> 3379</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO5_5_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49bdfc8a36b52db651cd02076186c690"> 3380</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO5_5_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span> </div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a249d50d75a6769d9571517ff9de9976d"> 3382</a></span><span class="preprocessor">#define RES_CFG_GPIO5_5_GPIO_A_ADDR      0x2BFU </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19dc2f9d68d6c268e799c28eac900914"> 3383</a></span><span class="preprocessor">#define RES_CFG_GPIO5_5_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c922e261a05a4c901a94f60b7f6eba3"> 3384</a></span><span class="preprocessor">#define RES_CFG_GPIO5_5_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span> </div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a301e6fbc7223fcd2f021c29e643b6009"> 3386</a></span><span class="preprocessor">#define GPIO5_5_GPIO_B_ADDR      0x2C0U</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1b7463d20d16f59365136dc442ef3c4"> 3387</a></span><span class="preprocessor">#define GPIO5_5_GPIO_B_DEFAULT   0xA5U</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span> </div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab81a77319e7bdfba841ae8f9af239615"> 3389</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO5_5_GPIO_B_ADDR   0x2C0U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab995e33058940c66eab631f2247597c8"> 3390</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO5_5_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22f5ce5a37fb3e38dab84a976ffe4747"> 3391</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO5_5_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span> </div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac68d465cffb73ffd775b6ac58803ec75"> 3393</a></span><span class="preprocessor">#define OUT_TYPE_GPIO5_5_GPIO_B_ADDR     0x2C0U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7fb8211948b83cd5258fac2a38fddc1e"> 3394</a></span><span class="preprocessor">#define OUT_TYPE_GPIO5_5_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbdb363cb5e789d4d0caf1963808530a"> 3395</a></span><span class="preprocessor">#define OUT_TYPE_GPIO5_5_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span> </div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add9573b1205467ae371f2737790854bb"> 3397</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO5_5_GPIO_B_ADDR    0x2C0U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48df987532439c5e9a68c2d6639e0c55"> 3398</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO5_5_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e4a8f712b9f3993991e715735c4f4f5"> 3399</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO5_5_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span> </div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6de1ad1dc7f3d2b6db4e0dabc7821679"> 3401</a></span><span class="preprocessor">#define GPIO5_5_GPIO_C_ADDR      0x2C1U</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb2909bff95039f6e10ed4c433582df5"> 3402</a></span><span class="preprocessor">#define GPIO5_5_GPIO_C_DEFAULT   0x45U</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span> </div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adeb1bdefe587e3d99916b362c20ecf24"> 3404</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO5_5_GPIO_C_ADDR   0x2C1U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd9a204d7e6963bd64f1ee1ba792866e"> 3405</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO5_5_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adae3dd97372de52662add5be1f1f48c3"> 3406</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO5_5_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span> </div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a382b59a2ea1561d02a0dac49a320591e"> 3408</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO5_5_GPIO_C_ADDR      0x2C1U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b08b0cd3cd5e7e82baf27a454e9b037"> 3409</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO5_5_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c6cef856d5cd69151c9eafd2c554afa"> 3410</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO5_5_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span> </div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad21cffe3c0747ad7b4b2713f4db6e861"> 3412</a></span><span class="preprocessor">#define GPIO6_6_GPIO_A_ADDR      0x2C2U</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4f1d6962aac2ad32b9bfb6ffdda7956"> 3413</a></span><span class="preprocessor">#define GPIO6_6_GPIO_A_DEFAULT   0x83U</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span> </div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa726b02bad43d967510e10c13ae72209"> 3415</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO6_6_GPIO_A_ADDR     0x2C2U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adcfb961c85d0cd728ab12a156e2d2087"> 3416</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO6_6_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92013cffcccf702c82cfa0ca75c8edfb"> 3417</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO6_6_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span> </div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65c4c389f3b7a508902e2fd118a2887a"> 3419</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO6_6_GPIO_A_ADDR   0x2C2U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a893bc8d6bdaabe54826f45d2b5615ac4"> 3420</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO6_6_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdf5e06fb703b0e0cd1f00ea0887473e"> 3421</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO6_6_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span> </div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2db3d8f7aaf29c508f09d9de2221046"> 3423</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO6_6_GPIO_A_ADDR   0x2C2U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add503e71822178e0d9f4fab40d66163c"> 3424</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO6_6_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5ba68d7c43deadb0ac57a53c6404dc2"> 3425</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO6_6_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span> </div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade13ff453acec74abc6b3e592548b1df"> 3427</a></span><span class="preprocessor">#define GPIO_IN_GPIO6_6_GPIO_A_ADDR      0x2C2U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4959cc5d6493ecdae0191100815b6ac3"> 3428</a></span><span class="preprocessor">#define GPIO_IN_GPIO6_6_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34d15f86e08374bbd0dba48cc3a29e8f"> 3429</a></span><span class="preprocessor">#define GPIO_IN_GPIO6_6_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span> </div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3a3919535f979278938a06b79c0dc04"> 3431</a></span><span class="preprocessor">#define GPIO_OUT_GPIO6_6_GPIO_A_ADDR     0x2C2U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8faaf37e8771743e2036f6c8959854be"> 3432</a></span><span class="preprocessor">#define GPIO_OUT_GPIO6_6_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6969d34d61d957c1b8081fb1fc7153b0"> 3433</a></span><span class="preprocessor">#define GPIO_OUT_GPIO6_6_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span> </div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4865bd8fa0eeca6c1e4fe2bfbde40af8"> 3435</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO6_6_GPIO_A_ADDR   0x2C2U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a094b778ec4ee9ded40e742345a8cfecb"> 3436</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO6_6_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d6880fd08edc047daaa2fcd1c2f958f"> 3437</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO6_6_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span> </div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0bb44e2140f8e35c45aefe47215a15a"> 3439</a></span><span class="preprocessor">#define RES_CFG_GPIO6_6_GPIO_A_ADDR      0x2C2U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bd04e58f48ccf20bd668e51836e1102"> 3440</a></span><span class="preprocessor">#define RES_CFG_GPIO6_6_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af28cdf44b2a0b44a8f531e29603cfd1c"> 3441</a></span><span class="preprocessor">#define RES_CFG_GPIO6_6_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span> </div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e4e0c1c46d727fafefaa5f85096582a"> 3443</a></span><span class="preprocessor">#define GPIO6_6_GPIO_B_ADDR      0x2C3U</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2f0e7d5f2b8f25fa5a160afafd79342"> 3444</a></span><span class="preprocessor">#define GPIO6_6_GPIO_B_DEFAULT   0xA6U</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span> </div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ecbaf47be53e89eb223d489a3792f68"> 3446</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO6_6_GPIO_B_ADDR   0x2C3U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad00e88f92de2fb5af4d61fdbb05bc225"> 3447</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO6_6_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2b2ceec2b64db95a4ffa8ca289ae95f"> 3448</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO6_6_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span> </div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8766171e1b53f92a167b02b2320d3b0"> 3450</a></span><span class="preprocessor">#define OUT_TYPE_GPIO6_6_GPIO_B_ADDR     0x2C3U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46b0f384ee19287159a81d9e66e46c9b"> 3451</a></span><span class="preprocessor">#define OUT_TYPE_GPIO6_6_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46d58a3d52ed2a5952849ad327f28f36"> 3452</a></span><span class="preprocessor">#define OUT_TYPE_GPIO6_6_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span> </div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0fe177f65994fab11d0f01f233712e77"> 3454</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO6_6_GPIO_B_ADDR    0x2C3U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afffd774c7c9edac483c950e7c176b10a"> 3455</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO6_6_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5b4accf0307a248c5a7b64e4c215dae"> 3456</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO6_6_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span> </div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80698183b7ede16b95d3c8fcdb652bca"> 3458</a></span><span class="preprocessor">#define GPIO6_6_GPIO_C_ADDR      0x2C4U</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abce449bb58871545a9ebbdf733390dc7"> 3459</a></span><span class="preprocessor">#define GPIO6_6_GPIO_C_DEFAULT   0x46U</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span> </div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03a23391c31b84fe330a180b088d22b7"> 3461</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO6_6_GPIO_C_ADDR   0x2C4U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a523bf66db6a1e040caa1fad1beb42f74"> 3462</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO6_6_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9755b92e0c91a08134cc160809a731cf"> 3463</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO6_6_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span> </div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa74ee8b730395b542423255c009edaef"> 3465</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO6_6_GPIO_C_ADDR      0x2C4U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a088d8475897d32a3143aaff8de55d708"> 3466</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO6_6_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78670335e1a6514bca85ba297e574dad"> 3467</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO6_6_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span> </div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afdb17e6c2f9e7099f0f56fd10d3f5a22"> 3469</a></span><span class="preprocessor">#define GPIO7_7_GPIO_A_ADDR      0x2C5U</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a527905db90c69bb21740af55624dd257"> 3470</a></span><span class="preprocessor">#define GPIO7_7_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span> </div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa709dd757d41de3106cb9aa7eef06db"> 3472</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO7_7_GPIO_A_ADDR     0x2C5U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb70831c7d63f4293f86880fec67350e"> 3473</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO7_7_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16e1891712fc8c10f6841003c01df2fb"> 3474</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO7_7_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span> </div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcedd19f899c311faec9b125a61c285d"> 3476</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO7_7_GPIO_A_ADDR   0x2C5U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7be5c9b6c8958f62e1e5b8f1a818a6dd"> 3477</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO7_7_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bd548a49f456ef5980878fa03deb3da"> 3478</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO7_7_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span> </div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cb65e58d60c6304c03fa509a394b8a1"> 3480</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO7_7_GPIO_A_ADDR   0x2C5U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00007f30aea0b5516787a377325180d7"> 3481</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO7_7_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8226bbaa168c9b230ffab4022e1aed79"> 3482</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO7_7_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span> </div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0933dcf0bf7acc9af747333b2279fcf2"> 3484</a></span><span class="preprocessor">#define GPIO_IN_GPIO7_7_GPIO_A_ADDR      0x2C5U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa03cfd7f498c63d602aa4e5022cab515"> 3485</a></span><span class="preprocessor">#define GPIO_IN_GPIO7_7_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a66a564306de103374c97f99c0cc192db"> 3486</a></span><span class="preprocessor">#define GPIO_IN_GPIO7_7_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span> </div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdd177ef6ccb0c730dc392f6ea79e4b0"> 3488</a></span><span class="preprocessor">#define GPIO_OUT_GPIO7_7_GPIO_A_ADDR     0x2C5U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa353d950d798398c7bf4280930cac081"> 3489</a></span><span class="preprocessor">#define GPIO_OUT_GPIO7_7_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a817967fb302ebe1d78dce3440e8b5a21"> 3490</a></span><span class="preprocessor">#define GPIO_OUT_GPIO7_7_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span> </div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afeddb5233ff8cab053929b904ceff0cb"> 3492</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO7_7_GPIO_A_ADDR   0x2C5U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc7939840f36b26692693415893be34a"> 3493</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO7_7_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd3d65a9d70706bb7b81ef64ff2b4f91"> 3494</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO7_7_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span> </div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca9106c9875743d2293f3f84e5a3f4f7"> 3496</a></span><span class="preprocessor">#define RES_CFG_GPIO7_7_GPIO_A_ADDR      0x2C5U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4968450f2c8514739287898aa1b6da64"> 3497</a></span><span class="preprocessor">#define RES_CFG_GPIO7_7_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed1beaf726291c5e17690d3265aa241d"> 3498</a></span><span class="preprocessor">#define RES_CFG_GPIO7_7_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span> </div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87d14de828afbf961269b90928a0a4f5"> 3500</a></span><span class="preprocessor">#define GPIO7_7_GPIO_B_ADDR      0x2C6U</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a286e7d79b234402125349074436c8cde"> 3501</a></span><span class="preprocessor">#define GPIO7_7_GPIO_B_DEFAULT   0xA7U</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span> </div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d598f81648c8d57c9778c143d6fdbf2"> 3503</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO7_7_GPIO_B_ADDR   0x2C6U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0f1852026f7f287ef155203b2401990"> 3504</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO7_7_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab645266b849885833127f9a9fe87d619"> 3505</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO7_7_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span> </div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ab6fa63b3da78daf6c4732a8c37839e"> 3507</a></span><span class="preprocessor">#define OUT_TYPE_GPIO7_7_GPIO_B_ADDR     0x2C6U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad924512d776c91df13aeb818e860906a"> 3508</a></span><span class="preprocessor">#define OUT_TYPE_GPIO7_7_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace1a457fc28692c8edb9f7331fb1f257"> 3509</a></span><span class="preprocessor">#define OUT_TYPE_GPIO7_7_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span> </div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7fee733eaa57eae20626dc4a9fe5ee1f"> 3511</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO7_7_GPIO_B_ADDR    0x2C6U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63b1bdcaa3c894933d00ac3b67e85eed"> 3512</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO7_7_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaed73fd3cecaf4741771eff71ccd9d91"> 3513</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO7_7_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span> </div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1471976f6af8c237d00724253fbeacc"> 3515</a></span><span class="preprocessor">#define GPIO7_7_GPIO_C_ADDR      0x2C7U</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2ceff043e84e3d649f7f2e4eb61c4e1"> 3516</a></span><span class="preprocessor">#define GPIO7_7_GPIO_C_DEFAULT   0x47U</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span> </div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47776fabbb9b8d620eebb7fc3be0b68a"> 3518</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO7_7_GPIO_C_ADDR   0x2C7U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1583bf6ca4c1a9f1e8af1c22e4f4b6ef"> 3519</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO7_7_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc8a140ce02dc2e381707cb3770f2a89"> 3520</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO7_7_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span> </div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cd118132546bcd94dbf8072b1f49a24"> 3522</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO7_7_GPIO_C_ADDR      0x2C7U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afc4064fb6d830841a22963bda12a5d23"> 3523</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO7_7_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a076b7a8d476a89444e0991063db23228"> 3524</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO7_7_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span> </div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade2e266a5e0e77591203d73f3c04656e"> 3526</a></span><span class="preprocessor">#define GPIO8_8_GPIO_A_ADDR      0x2C8U</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59e74d8fc0883d4af9cd4e94b69f82e7"> 3527</a></span><span class="preprocessor">#define GPIO8_8_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span> </div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a4b90aa43c4299e97585ab1ee20c685"> 3529</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO8_8_GPIO_A_ADDR     0x2C8U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a963a5e03d1ed1b0c5937194c4829e456"> 3530</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO8_8_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9abf29d2fdc461e958a18b040da4fb79"> 3531</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO8_8_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span> </div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a660a4caba03dd990d1422d3d0f920a"> 3533</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO8_8_GPIO_A_ADDR   0x2C8U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab79055cbef27752b2c5dcd381d673d62"> 3534</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO8_8_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3027e0eb373ca6b76ce1cd6785998b0"> 3535</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO8_8_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span> </div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a349c8308dc0c7cb969f34be68081f590"> 3537</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO8_8_GPIO_A_ADDR   0x2C8U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7836001922dd33337c721b0e5d189d37"> 3538</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO8_8_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae34659e656e1f03cdc4e55d562f10d78"> 3539</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO8_8_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span> </div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a568889bb38ea03bd92d8af002a20114e"> 3541</a></span><span class="preprocessor">#define GPIO_IN_GPIO8_8_GPIO_A_ADDR      0x2C8U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6973936757f225ec06685d4ffbbf494e"> 3542</a></span><span class="preprocessor">#define GPIO_IN_GPIO8_8_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e1e465a776d4b87e3bbbc22c5c7e858"> 3543</a></span><span class="preprocessor">#define GPIO_IN_GPIO8_8_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span> </div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0bf8ef76a905d4f47ba03f127371083"> 3545</a></span><span class="preprocessor">#define GPIO_OUT_GPIO8_8_GPIO_A_ADDR     0x2C8U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9be8b162592cc00283d9f6eb3313870"> 3546</a></span><span class="preprocessor">#define GPIO_OUT_GPIO8_8_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a367244ebeefc86922d30ff91ccc8ad85"> 3547</a></span><span class="preprocessor">#define GPIO_OUT_GPIO8_8_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span> </div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a6dfa8eee2525161373bc97ce37557f"> 3549</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO8_8_GPIO_A_ADDR   0x2C8U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82f67c3d031624d7bfb68ca93160a62c"> 3550</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO8_8_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9481e7f4e7ae33a00f75365032fe1fb7"> 3551</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO8_8_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span> </div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af23bf8a45a3663f81ee8c2bfd0ddec1f"> 3553</a></span><span class="preprocessor">#define RES_CFG_GPIO8_8_GPIO_A_ADDR      0x2C8U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14c353209e35e37249014e653b90432b"> 3554</a></span><span class="preprocessor">#define RES_CFG_GPIO8_8_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a689f3715edc0fbebeacd6ae92114a480"> 3555</a></span><span class="preprocessor">#define RES_CFG_GPIO8_8_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span> </div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79536ac35e73e8796a310ff38e63a418"> 3557</a></span><span class="preprocessor">#define GPIO8_8_GPIO_B_ADDR      0x2C9U</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee2e93164c70c139b6b5507e20371904"> 3558</a></span><span class="preprocessor">#define GPIO8_8_GPIO_B_DEFAULT   0xA8U</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span> </div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73414d92e33f84450a383a85b3f68495"> 3560</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO8_8_GPIO_B_ADDR   0x2C9U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2346d1e6dc443c6e290751891279d497"> 3561</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO8_8_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d9724a5556cde0afde266a908706a18"> 3562</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO8_8_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span> </div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11e95a09b067e635981f27f491f553bf"> 3564</a></span><span class="preprocessor">#define OUT_TYPE_GPIO8_8_GPIO_B_ADDR     0x2C9U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac7e424803ef19482c215d24aba865c0"> 3565</a></span><span class="preprocessor">#define OUT_TYPE_GPIO8_8_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b3f68801a01ed97d77bc87f78ab6f2d"> 3566</a></span><span class="preprocessor">#define OUT_TYPE_GPIO8_8_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span> </div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8bfda52fa95bc0b9b4a0dea3d872bc0c"> 3568</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO8_8_GPIO_B_ADDR    0x2C9U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d2c97cf848c569d24aee5159795aff3"> 3569</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO8_8_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f9a00c2542c1300673bb51e25b9fafd"> 3570</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO8_8_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span> </div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a081293b13f81a3bda770c0e9c239ebc0"> 3572</a></span><span class="preprocessor">#define GPIO8_8_GPIO_C_ADDR      0x2CAU</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab32df0b75b48ecee4fef8f87f208077b"> 3573</a></span><span class="preprocessor">#define GPIO8_8_GPIO_C_DEFAULT   0x48U</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span> </div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a384c429e90bcfa256eb5c69c009fdb47"> 3575</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO8_8_GPIO_C_ADDR   0x2CAU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d85f4db1efab63cf32f42136bda0e2f"> 3576</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO8_8_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a586b0158b0e5e117be3aa6b4fb3c4135"> 3577</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO8_8_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span> </div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b8db6c0dc3d644c37d8330d6c25dced"> 3579</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO8_8_GPIO_C_ADDR      0x2CAU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24144f1c0a166d5592922eb397afadc8"> 3580</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO8_8_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00c293a125382bc3f86356799323af2a"> 3581</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO8_8_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span> </div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adaa9a081905edd1d6eb766d5e02635a1"> 3583</a></span><span class="preprocessor">#define GPIO9_9_GPIO_A_ADDR      0x2CBU</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4786a5a69ce3200e5b854702d4ba3975"> 3584</a></span><span class="preprocessor">#define GPIO9_9_GPIO_A_DEFAULT   0x81U</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span> </div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e88b2972385dd773676b92566ae9019"> 3586</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO9_9_GPIO_A_ADDR     0x2CBU </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbf9872e95993ff918a559f16e1989e5"> 3587</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO9_9_GPIO_A_MASK     0x01U</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaae34a416edc79ecc8c00a1aaa5201a7"> 3588</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO9_9_GPIO_A_POS      0U</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span> </div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37c443b3211ad243f5483b80272800c4"> 3590</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO9_9_GPIO_A_ADDR   0x2CBU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f20c98565ab5886c878bd8230a9faeb"> 3591</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO9_9_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a429d721b7e93b0f290772bbb30ac4601"> 3592</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO9_9_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span> </div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a343a0febe015c22d69a55d72a68ec8"> 3594</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO9_9_GPIO_A_ADDR   0x2CBU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ec62c1e42713a9c778d20a841d87538"> 3595</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO9_9_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58a1fbec069ee45041da41c98bddb876"> 3596</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO9_9_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span> </div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a382e8919542f0a20b13528e6ad9b492a"> 3598</a></span><span class="preprocessor">#define GPIO_IN_GPIO9_9_GPIO_A_ADDR      0x2CBU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2371717257e72068f89369faa33f2be0"> 3599</a></span><span class="preprocessor">#define GPIO_IN_GPIO9_9_GPIO_A_MASK      0x08U</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab66c8762ddd36ef0a314884dd9b1203f"> 3600</a></span><span class="preprocessor">#define GPIO_IN_GPIO9_9_GPIO_A_POS       3U</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span> </div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a713ce585bfcc55b542a959c399e366f0"> 3602</a></span><span class="preprocessor">#define GPIO_OUT_GPIO9_9_GPIO_A_ADDR     0x2CBU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81c0bf862224b0a6c02034f7c44d34dc"> 3603</a></span><span class="preprocessor">#define GPIO_OUT_GPIO9_9_GPIO_A_MASK     0x10U</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acddbe904ce1f56d460f755dd3c5b08be"> 3604</a></span><span class="preprocessor">#define GPIO_OUT_GPIO9_9_GPIO_A_POS      4U</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span> </div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54296db0bcedf8bce1d24d7d16b13980"> 3606</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO9_9_GPIO_A_ADDR   0x2CBU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2c172720b90c1f5ef506ae827534ccf"> 3607</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO9_9_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8d66f32d61481cd6da097f700b11583"> 3608</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO9_9_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span> </div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea5b244d67d08a3980c47a39248ece59"> 3610</a></span><span class="preprocessor">#define RES_CFG_GPIO9_9_GPIO_A_ADDR      0x2CBU </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1be40057f146f8adc2edcefe547bdb64"> 3611</a></span><span class="preprocessor">#define RES_CFG_GPIO9_9_GPIO_A_MASK      0x80U</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6b17c9f60a7dfee46eeea185767138b"> 3612</a></span><span class="preprocessor">#define RES_CFG_GPIO9_9_GPIO_A_POS       7U</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span> </div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bf6170ac1f44a0cc724670eede60dfa"> 3614</a></span><span class="preprocessor">#define GPIO9_9_GPIO_B_ADDR      0x2CCU</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52a2f4d09edc0e4277a07e81f441023f"> 3615</a></span><span class="preprocessor">#define GPIO9_9_GPIO_B_DEFAULT   0xA9U</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span> </div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a27821a8d3af1b69758f19faef8c1d6f1"> 3617</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO9_9_GPIO_B_ADDR   0x2CCU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a385f22be4338584d7669b87b6f8f1d8a"> 3618</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO9_9_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b7034944ae831fa345bc54e156c8cfb"> 3619</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO9_9_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span> </div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd9dc1fa8dc9724eda6b95e3851cfc35"> 3621</a></span><span class="preprocessor">#define OUT_TYPE_GPIO9_9_GPIO_B_ADDR     0x2CCU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac599ef61718bb68f70bb7ebf607c27d8"> 3622</a></span><span class="preprocessor">#define OUT_TYPE_GPIO9_9_GPIO_B_MASK     0x20U</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76b7c6e52d3489e761beac07b1e86b69"> 3623</a></span><span class="preprocessor">#define OUT_TYPE_GPIO9_9_GPIO_B_POS      5U</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span> </div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fc2f9702af20412f3bb3accfd5c446a"> 3625</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO9_9_GPIO_B_ADDR    0x2CCU </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9aebc23536cca305e04b03ad62805944"> 3626</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO9_9_GPIO_B_MASK    0xC0U</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e9184c97ff2949c2b666c12c6fa8229"> 3627</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO9_9_GPIO_B_POS     6U</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span> </div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2615eeb5ab4dd8df212de0f785ad339"> 3629</a></span><span class="preprocessor">#define GPIO9_9_GPIO_C_ADDR      0x2CDU</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4645ce7784cc8119bf5a517d2e908ee0"> 3630</a></span><span class="preprocessor">#define GPIO9_9_GPIO_C_DEFAULT   0x49U</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span> </div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa33e57c9cea3e19e1a9628eb21186577"> 3632</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO9_9_GPIO_C_ADDR   0x2CDU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa374d1c8427f9d78df1777f05d1576a0"> 3633</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO9_9_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90ff48cc428e4f69704b2c6fcbe7de74"> 3634</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO9_9_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span> </div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af862142fc4121e8af1c7ae674c76c680"> 3636</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO9_9_GPIO_C_ADDR      0x2CDU </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeecb2eaa22403de49bbe5aa846a9604c"> 3637</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO9_9_GPIO_C_MASK      0x80U</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a339903e0b7fe77a836e7da7dbcc8f487"> 3638</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO9_9_GPIO_C_POS       7U</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span> </div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58ac073a0313c71a76b204fcb8af0b99"> 3640</a></span><span class="preprocessor">#define GPIO10_10_GPIO_A_ADDR        0x2CEU</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a844970ac5e20178610f33575703928e8"> 3641</a></span><span class="preprocessor">#define GPIO10_10_GPIO_A_DEFAULT     0x81U</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span> </div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b199318a53172d6af6716b168abb767"> 3643</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO10_10_GPIO_A_ADDR   0x2CEU </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af95fd7830e0c62acfe32dc7c1a578b2c"> 3644</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO10_10_GPIO_A_MASK   0x01U</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a713454f4fe458046c1f4d65a120a4c13"> 3645</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO10_10_GPIO_A_POS    0U</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span> </div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa857143aa8d90fb4a049d998bc3225ba"> 3647</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO10_10_GPIO_A_ADDR     0x2CEU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7138ce70a2fbed7226affcd0ec0afb88"> 3648</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO10_10_GPIO_A_MASK     0x02U</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4dc4c2a5adfaccbe1c58b8d68f7eff84"> 3649</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO10_10_GPIO_A_POS      1U</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span> </div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9344f2e350a84da28a479cbd9db4f90a"> 3651</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO10_10_GPIO_A_ADDR     0x2CEU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e8c975b174f2f0d34bc80a056d443ef"> 3652</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO10_10_GPIO_A_MASK     0x04U</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89540c2e81cd3bdd262d1f7ed1be8570"> 3653</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO10_10_GPIO_A_POS      2U</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span> </div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80e2cbbf9cc8394f4e7feedde20210e1"> 3655</a></span><span class="preprocessor">#define GPIO_IN_GPIO10_10_GPIO_A_ADDR    0x2CEU </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa8fc58f91382e72dc39c64095bb67de3"> 3656</a></span><span class="preprocessor">#define GPIO_IN_GPIO10_10_GPIO_A_MASK    0x08U</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36679d5175806029a39f027e214a3c79"> 3657</a></span><span class="preprocessor">#define GPIO_IN_GPIO10_10_GPIO_A_POS     3U</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span> </div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9c2dae82ad1fae807c0bdf1f50649af"> 3659</a></span><span class="preprocessor">#define GPIO_OUT_GPIO10_10_GPIO_A_ADDR   0x2CEU </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1b0545cba4f57cfb51226607f6eaf7d"> 3660</a></span><span class="preprocessor">#define GPIO_OUT_GPIO10_10_GPIO_A_MASK   0x10U</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab371f7b3f185ac39d3c9481ea079816c"> 3661</a></span><span class="preprocessor">#define GPIO_OUT_GPIO10_10_GPIO_A_POS    4U</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span> </div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa8ad5350db0ff08e0d8499d5d7575edb"> 3663</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO10_10_GPIO_A_ADDR     0x2CEU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d6d4cf3101b16a16954940a87a26f0c"> 3664</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO10_10_GPIO_A_MASK     0x20U</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94ede06112c9a18528fefd8f9ea647ba"> 3665</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO10_10_GPIO_A_POS      5U</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span> </div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a123c56b54a612f6d7b7139e6ecce26dc"> 3667</a></span><span class="preprocessor">#define RES_CFG_GPIO10_10_GPIO_A_ADDR    0x2CEU </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a339ad5e03804acb70d66d80ae9e762ef"> 3668</a></span><span class="preprocessor">#define RES_CFG_GPIO10_10_GPIO_A_MASK    0x80U</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a262031343808af660071067f3ef7b480"> 3669</a></span><span class="preprocessor">#define RES_CFG_GPIO10_10_GPIO_A_POS     7U</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span> </div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8042f393ed406210977c46f8f17e19d7"> 3671</a></span><span class="preprocessor">#define GPIO10_10_GPIO_B_ADDR        0x2CFU</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a713fb3da7163016f82fb11815864d098"> 3672</a></span><span class="preprocessor">#define GPIO10_10_GPIO_B_DEFAULT     0xAAU</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span> </div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa920bea6a86f546c0af871b16ec8b98a"> 3674</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO10_10_GPIO_B_ADDR     0x2CFU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5f357ebf3dc86292e4391cdbb14f11e"> 3675</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO10_10_GPIO_B_MASK     0x1FU</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3655b134a1b967239e85edb48144f8a"> 3676</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO10_10_GPIO_B_POS      0U</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span> </div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f2576df805bba0c69956b0a1ff77471"> 3678</a></span><span class="preprocessor">#define OUT_TYPE_GPIO10_10_GPIO_B_ADDR   0x2CFU </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a103b817bff48a9097ffe85d9f2096bbc"> 3679</a></span><span class="preprocessor">#define OUT_TYPE_GPIO10_10_GPIO_B_MASK   0x20U</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cb20d33d053b303e21546bb4e6a6647"> 3680</a></span><span class="preprocessor">#define OUT_TYPE_GPIO10_10_GPIO_B_POS    5U</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span> </div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a888093368deeadeb909436f6b5ab2af4"> 3682</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO10_10_GPIO_B_ADDR      0x2CFU </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6f4ccdd2a016c638080c334016a16b1"> 3683</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO10_10_GPIO_B_MASK      0xC0U</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af70baf25836fa9b23db4da601b0937c9"> 3684</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO10_10_GPIO_B_POS       6U</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span> </div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab461adf45b336315caa3bde8a7bae329"> 3686</a></span><span class="preprocessor">#define GPIO10_10_GPIO_C_ADDR        0x2D0U</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af73d3d2507e3324cc8dd3de3dcfc89e1"> 3687</a></span><span class="preprocessor">#define GPIO10_10_GPIO_C_DEFAULT     0x4AU</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span> </div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8fb163fa73549eb25b82d2b9fcd6a66"> 3689</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO10_10_GPIO_C_ADDR     0x2D0U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48af81e5fffd21c0d43dd6e927a698fe"> 3690</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO10_10_GPIO_C_MASK     0x1FU</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05a05913549be3a1591a0fd6e0208e10"> 3691</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO10_10_GPIO_C_POS      0U</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span> </div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad539f457322ebbed9b4678cc5aa588a"> 3693</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO10_10_GPIO_C_ADDR    0x2D0U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4707e962da6ded95e2842869c76a4ca7"> 3694</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO10_10_GPIO_C_MASK    0x80U</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9b85078400ff7fc4bb2e3ac0505e93d"> 3695</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO10_10_GPIO_C_POS     7U</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span> </div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d38563f906f7d3b270ae8f0f8830d68"> 3697</a></span><span class="preprocessor">#define GPIO11_11_GPIO_A_ADDR        0x2D1U</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92b51f5602ce6fa9c3faad7650f696a3"> 3698</a></span><span class="preprocessor">#define GPIO11_11_GPIO_A_DEFAULT     0x81U</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span> </div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a598b2bd1409967e0eb436c7885f9714e"> 3700</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO11_11_GPIO_A_ADDR   0x2D1U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0fb42e0b5153abe636cea55cf911c7e"> 3701</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO11_11_GPIO_A_MASK   0x01U</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abec3f4a3c0df7605e961152abfbfee4b"> 3702</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO11_11_GPIO_A_POS    0U</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33cc574d984dc1a3627a811e4f49097d"> 3704</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO11_11_GPIO_A_ADDR     0x2D1U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b868023d741e9ac78c1f1051562399b"> 3705</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO11_11_GPIO_A_MASK     0x02U</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a3692a613f23309ebcf4eb54d729c96"> 3706</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO11_11_GPIO_A_POS      1U</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span> </div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c2ae402e3bfd38fb9efef55a4b1f834"> 3708</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO11_11_GPIO_A_ADDR     0x2D1U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25581cffa300fcb63c7f6172c725ab17"> 3709</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO11_11_GPIO_A_MASK     0x04U</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47b798941c4e8b7447dcc45ac75381f5"> 3710</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO11_11_GPIO_A_POS      2U</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span> </div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac775569895530e61f24f28649b329d4e"> 3712</a></span><span class="preprocessor">#define GPIO_IN_GPIO11_11_GPIO_A_ADDR    0x2D1U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3301884450591214968e22de0282f581"> 3713</a></span><span class="preprocessor">#define GPIO_IN_GPIO11_11_GPIO_A_MASK    0x08U</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cefa35cc3d9bbdc8e1c7a5b358073e7"> 3714</a></span><span class="preprocessor">#define GPIO_IN_GPIO11_11_GPIO_A_POS     3U</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span> </div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f2c16ca48cd617e591f4942c8676037"> 3716</a></span><span class="preprocessor">#define GPIO_OUT_GPIO11_11_GPIO_A_ADDR   0x2D1U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e9ba6111f363d76bfd84d638667e9a3"> 3717</a></span><span class="preprocessor">#define GPIO_OUT_GPIO11_11_GPIO_A_MASK   0x10U</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33a5a7990955183a5e00551e88c7da82"> 3718</a></span><span class="preprocessor">#define GPIO_OUT_GPIO11_11_GPIO_A_POS    4U</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span> </div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a338a9caf81cad6273614a9a5045868fb"> 3720</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO11_11_GPIO_A_ADDR     0x2D1U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad90cbc70995e7e5dfa29e3df842608b"> 3721</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO11_11_GPIO_A_MASK     0x20U</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5ffbd4916239f695df7a0be7872a1c6"> 3722</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO11_11_GPIO_A_POS      5U</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span> </div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2ed8b75e2451a7126c2fbfc03d92acf"> 3724</a></span><span class="preprocessor">#define RES_CFG_GPIO11_11_GPIO_A_ADDR    0x2D1U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a402cb295462ece8a63952f035630dedd"> 3725</a></span><span class="preprocessor">#define RES_CFG_GPIO11_11_GPIO_A_MASK    0x80U</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a2681d2e258474d0d67b458ba9ffc45"> 3726</a></span><span class="preprocessor">#define RES_CFG_GPIO11_11_GPIO_A_POS     7U</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span> </div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bad16ea16e14b2cba6cf567d41495c8"> 3728</a></span><span class="preprocessor">#define GPIO11_11_GPIO_B_ADDR        0x2D2U</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0767f1b5aa2d38cb0e9b0f953931bfda"> 3729</a></span><span class="preprocessor">#define GPIO11_11_GPIO_B_DEFAULT     0xABU</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span> </div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a776b060f4624c9b3dda98510ae9ed4b9"> 3731</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO11_11_GPIO_B_ADDR     0x2D2U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a856a13985a48765087ab138e2aa9f282"> 3732</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO11_11_GPIO_B_MASK     0x1FU</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d0c8c06064b87826b75b67c01f9d59b"> 3733</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO11_11_GPIO_B_POS      0U</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span> </div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af07a6800949e9fe00e29f12b36299475"> 3735</a></span><span class="preprocessor">#define OUT_TYPE_GPIO11_11_GPIO_B_ADDR   0x2D2U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9820fd8c5fd85cf720e9bcfbd93275d"> 3736</a></span><span class="preprocessor">#define OUT_TYPE_GPIO11_11_GPIO_B_MASK   0x20U</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5daefc3dcab14521666a1cd0e233df1"> 3737</a></span><span class="preprocessor">#define OUT_TYPE_GPIO11_11_GPIO_B_POS    5U</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span> </div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac43b5666c77f0fb89182b221725ccf05"> 3739</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO11_11_GPIO_B_ADDR      0x2D2U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2889b91f9b9cd61ddb19ccb1c4bb5dc6"> 3740</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO11_11_GPIO_B_MASK      0xC0U</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1a49aed802920d404af8f320ec4dfcc"> 3741</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO11_11_GPIO_B_POS       6U</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span> </div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac15e5f31ecfa625f2033a42cc76640f8"> 3743</a></span><span class="preprocessor">#define GPIO11_11_GPIO_C_ADDR        0x2D3U</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a181ccde8610c508b501523bcd4aa041f"> 3744</a></span><span class="preprocessor">#define GPIO11_11_GPIO_C_DEFAULT     0x4BU</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span> </div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1e0a8e32f5b8fcae83372de117e10bb"> 3746</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO11_11_GPIO_C_ADDR     0x2D3U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab29c7142e8ead355dd81eeaaec67a5f6"> 3747</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO11_11_GPIO_C_MASK     0x1FU</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d0574f86785b6da12b6ec4a0a08f865"> 3748</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO11_11_GPIO_C_POS      0U</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span> </div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d450ba514322f68e7d4ab8bbe9b96fb"> 3750</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO11_11_GPIO_C_ADDR    0x2D3U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5305741b9b58ab7b48899834c7457292"> 3751</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO11_11_GPIO_C_MASK    0x80U</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a346649448120ea6f8f022c6a9ee16217"> 3752</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO11_11_GPIO_C_POS     7U</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span> </div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18106924842b04b156321efd9caee431"> 3754</a></span><span class="preprocessor">#define GPIO12_12_GPIO_A_ADDR        0x2D4U</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7005c6a6a20a3a6ec2195a4027e396a"> 3755</a></span><span class="preprocessor">#define GPIO12_12_GPIO_A_DEFAULT     0x81U</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span> </div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a684ed6196b90cf3fcda74c3c8870d774"> 3757</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO12_12_GPIO_A_ADDR   0x2D4U </span><span class="comment">// Disables GPIO output driver  </span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c484a7518b6e77e9fe28a0de942f05b"> 3758</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO12_12_GPIO_A_MASK   0x01U</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13a1c6c24f7f1127b7d83d3f9ad63e52"> 3759</a></span><span class="preprocessor">#define GPIO_OUT_DIS_GPIO12_12_GPIO_A_POS    0U</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span> </div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4f6b6d3aea5a85035c54410dd99ca51"> 3761</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO12_12_GPIO_A_ADDR     0x2D4U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09538bc80f828c8113c9946bbaeac693"> 3762</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO12_12_GPIO_A_MASK     0x02U</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4dbf08ef4ede20375595f33fec00ee80"> 3763</a></span><span class="preprocessor">#define GPIO_TX_EN_GPIO12_12_GPIO_A_POS      1U</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span> </div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b71f2a4ccb75e9131d30fb75b41a429"> 3765</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO12_12_GPIO_A_ADDR     0x2D4U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd187f0c09c4c188705c7fe07cb42a8b"> 3766</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO12_12_GPIO_A_MASK     0x04U</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73bf1f48fd006aa704529adde15d5b5d"> 3767</a></span><span class="preprocessor">#define GPIO_RX_EN_GPIO12_12_GPIO_A_POS      2U</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span> </div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28c3232b184f5e5d2f79d98125d49e72"> 3769</a></span><span class="preprocessor">#define GPIO_IN_GPIO12_12_GPIO_A_ADDR    0x2D4U </span><span class="comment">// GPIO pin local MFP input level  </span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace912d0ba07ac5e38221b8f9e30dcce8"> 3770</a></span><span class="preprocessor">#define GPIO_IN_GPIO12_12_GPIO_A_MASK    0x08U</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9dfb92c942bc75ade6a606e282e11b49"> 3771</a></span><span class="preprocessor">#define GPIO_IN_GPIO12_12_GPIO_A_POS     3U</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span> </div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb9c5caf88a19c349cd6045558189405"> 3773</a></span><span class="preprocessor">#define GPIO_OUT_GPIO12_12_GPIO_A_ADDR   0x2D4U </span><span class="comment">// GPIO pin output drive value when GPIO_RX... </span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0393c45b314e0b2b5d613396a975e32"> 3774</a></span><span class="preprocessor">#define GPIO_OUT_GPIO12_12_GPIO_A_MASK   0x10U</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c9fb55f12cbff47453634aaeec29917"> 3775</a></span><span class="preprocessor">#define GPIO_OUT_GPIO12_12_GPIO_A_POS    4U</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span> </div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acac135aaa2ebca5953fe49c4c803e09a"> 3777</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO12_12_GPIO_A_ADDR     0x2D4U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add1a358c5fee84a8d8e163a0a85ba45f"> 3778</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO12_12_GPIO_A_MASK     0x20U</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9915a4aa6743e8deb9451f5090e337f"> 3779</a></span><span class="preprocessor">#define TX_COMP_EN_GPIO12_12_GPIO_A_POS      5U</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span> </div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a819eb4ee53bcb3688dfe628d8e48e41d"> 3781</a></span><span class="preprocessor">#define RES_CFG_GPIO12_12_GPIO_A_ADDR    0x2D4U </span><span class="comment">// Pull-Up/Pull-Down Resistor Strength  </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5eb6a1528c5d02ece3f7cde07374e0d7"> 3782</a></span><span class="preprocessor">#define RES_CFG_GPIO12_12_GPIO_A_MASK    0x80U</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaadbb2188f56b84a5e23892fe2379ec4"> 3783</a></span><span class="preprocessor">#define RES_CFG_GPIO12_12_GPIO_A_POS     7U</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span> </div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20fc07ff636e01cb52688aa780ac98b7"> 3785</a></span><span class="preprocessor">#define GPIO12_12_GPIO_B_ADDR        0x2D5U</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a415992d13baabbcbe05189f6977951cb"> 3786</a></span><span class="preprocessor">#define GPIO12_12_GPIO_B_DEFAULT     0xACU</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span> </div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa612d092ed698c40bb3fe8c06a4d5880"> 3788</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO12_12_GPIO_B_ADDR     0x2D5U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e99bd25013240fb192777e07c8fdb5f"> 3789</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO12_12_GPIO_B_MASK     0x1FU</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0ce1a5cd3e3403bb0e163bb3161f1ac"> 3790</a></span><span class="preprocessor">#define GPIO_TX_ID_GPIO12_12_GPIO_B_POS      0U</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span> </div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f98483762cf4956d13f1356bf661d4f"> 3792</a></span><span class="preprocessor">#define OUT_TYPE_GPIO12_12_GPIO_B_ADDR   0x2D5U </span><span class="comment">// Driver type selection  </span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abca7473c4e9b85de738a7fdb38d17a79"> 3793</a></span><span class="preprocessor">#define OUT_TYPE_GPIO12_12_GPIO_B_MASK   0x20U</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fddd61f0ee8887f461c0a2bbd82e641"> 3794</a></span><span class="preprocessor">#define OUT_TYPE_GPIO12_12_GPIO_B_POS    5U</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span> </div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77beebae36f6a139ae96589fecc77d07"> 3796</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO12_12_GPIO_B_ADDR      0x2D5U </span><span class="comment">// Buffer Pull-Up/Pull-Down Configuration  </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad734c36e72b6069eeaa38971fb78d765"> 3797</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO12_12_GPIO_B_MASK      0xC0U</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abee049cc8331d0e7d0f0910bae9e5f3f"> 3798</a></span><span class="preprocessor">#define PULL_UPDN_SEL_GPIO12_12_GPIO_B_POS       6U</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span> </div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af625ebe8a7035dc3227ed325630cdbd7"> 3800</a></span><span class="preprocessor">#define GPIO12_12_GPIO_C_ADDR        0x2D6U</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a491f5d82bca7964d4076f3cc485f275a"> 3801</a></span><span class="preprocessor">#define GPIO12_12_GPIO_C_DEFAULT     0x4CU</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span> </div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c6b6aac7695533154ee345bc54ff1b3"> 3803</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO12_12_GPIO_C_ADDR     0x2D6U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1af0e34ea5d825b7ec6eca77240e362"> 3804</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO12_12_GPIO_C_MASK     0x1FU</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a172e5b805995eafa6bb15a9e078798d8"> 3805</a></span><span class="preprocessor">#define GPIO_RX_ID_GPIO12_12_GPIO_C_POS      0U</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span> </div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2ec78346ecbcd981ae285ae54481f31"> 3807</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO12_12_GPIO_C_ADDR    0x2D6U </span><span class="comment">// Override non-GPIO port function IO setti... </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a050918697ce79f71c830f532bb5de191"> 3808</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO12_12_GPIO_C_MASK    0x80U</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ae1a4364079dbac9bb96bb78dca3d68"> 3809</a></span><span class="preprocessor">#define OVR_RES_CFG_GPIO12_12_GPIO_C_POS     7U</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span> </div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95e35595897eaa56fa1c515575d4b894"> 3811</a></span><span class="preprocessor">#define CMU_CMU2_ADDR        0x302U</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a436132d032bda34474dd456fc45de6c9"> 3812</a></span><span class="preprocessor">#define CMU_CMU2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span> </div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac496d7083059e6b4379ed76da1740f1f"> 3814</a></span><span class="preprocessor">#define PFDDIV_RSHORT_CMU_CMU2_ADDR      0x302U </span><span class="comment">// PFDDIV regulator voltage control. Contro... </span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10bef6a58df08fca927554f040fd376e"> 3815</a></span><span class="preprocessor">#define PFDDIV_RSHORT_CMU_CMU2_MASK      0x70U</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3ff1b4474165e9225806ccceea7679a"> 3816</a></span><span class="preprocessor">#define PFDDIV_RSHORT_CMU_CMU2_POS       4U</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span> </div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a586b61ffc837780703ed2b998822c1b6"> 3818</a></span><span class="preprocessor">#define BACKTOP_BACKTOP1_ADDR        0x308U</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0e5fbb617b40e0b5e560d51706937d3"> 3819</a></span><span class="preprocessor">#define BACKTOP_BACKTOP1_DEFAULT     0x01U</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span> </div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c7423c460e7d142143620ffe69c7e39"> 3821</a></span><span class="preprocessor">#define BACKTOP_EN_BACKTOP_BACKTOP1_ADDR     0x308U </span><span class="comment">// Backtop (line-buffer memory) write logic... </span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f7062a216521052a7f4986c7529840e"> 3822</a></span><span class="preprocessor">#define BACKTOP_EN_BACKTOP_BACKTOP1_MASK     0x01U</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8da5b962fd50754f113b21519ab9de1"> 3823</a></span><span class="preprocessor">#define BACKTOP_EN_BACKTOP_BACKTOP1_POS      0U</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span> </div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a473545d87bb317c5b144407229e78d4a"> 3825</a></span><span class="preprocessor">#define LINE_SPL2_BACKTOP_BACKTOP1_ADDR      0x308U </span><span class="comment">// Line based distribution to line memories... </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac27effeafe41c82cb4a578336e810693"> 3826</a></span><span class="preprocessor">#define LINE_SPL2_BACKTOP_BACKTOP1_MASK      0x08U</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a138d45b0fdb8b89427b669f2b4b7e730"> 3827</a></span><span class="preprocessor">#define LINE_SPL2_BACKTOP_BACKTOP1_POS       3U</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span> </div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8bd77751af29437382763a1090f5a145"> 3829</a></span><span class="preprocessor">#define CSIPLLX_LOCK_BACKTOP_BACKTOP1_ADDR   0x308U </span><span class="comment">// CSI MIPI TX PLL 0 locked (PLL for MIPI P... </span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae5745ed3861e9705ac7a396c622a94c"> 3830</a></span><span class="preprocessor">#define CSIPLLX_LOCK_BACKTOP_BACKTOP1_MASK   0x10U</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b49866962c586c20b456d66ff8ff05b"> 3831</a></span><span class="preprocessor">#define CSIPLLX_LOCK_BACKTOP_BACKTOP1_POS    4U</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span> </div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad70f1398aa21daaa6a338d6e129e767e"> 3833</a></span><span class="preprocessor">#define CSIPLLY_LOCK_BACKTOP_BACKTOP1_ADDR   0x308U </span><span class="comment">// CSI MIPI TX PLL 1 locked (PLL for MIPI P... </span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88421d48593cea093eab36a58e152686"> 3834</a></span><span class="preprocessor">#define CSIPLLY_LOCK_BACKTOP_BACKTOP1_MASK   0x20U</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99836e5967a1fc9f9ed0b7441c406c1d"> 3835</a></span><span class="preprocessor">#define CSIPLLY_LOCK_BACKTOP_BACKTOP1_POS    5U</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span> </div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7fdc5392708eda5efe9592c692514030"> 3837</a></span><span class="preprocessor">#define CSIPLLZ_LOCK_BACKTOP_BACKTOP1_ADDR   0x308U </span><span class="comment">// CSI MIPI TX PLL 2 locked (PLL for MIPI P... </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c962ee27676423f57fbee7c17e13824"> 3838</a></span><span class="preprocessor">#define CSIPLLZ_LOCK_BACKTOP_BACKTOP1_MASK   0x40U</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7586782ab0d5f4a665d192f49ad78e55"> 3839</a></span><span class="preprocessor">#define CSIPLLZ_LOCK_BACKTOP_BACKTOP1_POS    6U</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span> </div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31d53512f9f623e9efeeb81b095587d4"> 3841</a></span><span class="preprocessor">#define CSIPLLU_LOCK_BACKTOP_BACKTOP1_ADDR   0x308U </span><span class="comment">// CSI MIPI TX PLL 3 locked (PLL for MIPI P... </span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b64eed467c5fb914991660f91662c90"> 3842</a></span><span class="preprocessor">#define CSIPLLU_LOCK_BACKTOP_BACKTOP1_MASK   0x80U</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26ea23405324e7a7835f51b20b6e192c"> 3843</a></span><span class="preprocessor">#define CSIPLLU_LOCK_BACKTOP_BACKTOP1_POS    7U</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span> </div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16a641160d8a29cc19129a1cabe59c83"> 3845</a></span><span class="preprocessor">#define BACKTOP_BACKTOP4_ADDR        0x30BU</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5038e93ff26b7e02b3561a1ca906947c"> 3846</a></span><span class="preprocessor">#define BACKTOP_BACKTOP4_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span> </div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af05b5d5ea86336a1bb20f6d49e7d3aba"> 3848</a></span><span class="preprocessor">#define VS_VC2_L_BACKTOP_BACKTOP4_ADDR   0x30BU </span><span class="comment">// For each video frame, override whether F... </span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34d732ed7db87607f41e35343fec82f9"> 3849</a></span><span class="preprocessor">#define VS_VC2_L_BACKTOP_BACKTOP4_MASK   0xFFU</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8862d2566601b1a2325f9f2c6ba11d51"> 3850</a></span><span class="preprocessor">#define VS_VC2_L_BACKTOP_BACKTOP4_POS    0U</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span> </div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa5fe1b95dd77f12f35de4bb329d7d9d"> 3852</a></span><span class="preprocessor">#define BACKTOP_BACKTOP5_ADDR        0x30CU</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a920bb1811791ec8dc49c3e6d7fc304d5"> 3853</a></span><span class="preprocessor">#define BACKTOP_BACKTOP5_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span> </div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7892312ae2263afeb54f31e951f4645"> 3855</a></span><span class="preprocessor">#define VS_VC2_H_BACKTOP_BACKTOP5_ADDR   0x30CU </span><span class="comment">// For each video frame, override whether F... </span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cf082bd753aadd9245c8ec859f5f4b7"> 3856</a></span><span class="preprocessor">#define VS_VC2_H_BACKTOP_BACKTOP5_MASK   0xFFU</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71cfadf1f13917507f1fd22f3e3660c4"> 3857</a></span><span class="preprocessor">#define VS_VC2_H_BACKTOP_BACKTOP5_POS    0U</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span> </div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ff7410d145ac2bee177ce8c5e17b9a6"> 3859</a></span><span class="preprocessor">#define BACKTOP_BACKTOP6_ADDR        0x30DU</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeadec231f383950eb514d26d2eb8a79f"> 3860</a></span><span class="preprocessor">#define BACKTOP_BACKTOP6_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span> </div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae069497046ba5a230faea6f1177baf96"> 3862</a></span><span class="preprocessor">#define VS_VC3_L_BACKTOP_BACKTOP6_ADDR   0x30DU </span><span class="comment">// For each video frame, override whether F... </span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a654a77eacaa034cdd587b187d0c16791"> 3863</a></span><span class="preprocessor">#define VS_VC3_L_BACKTOP_BACKTOP6_MASK   0xFFU</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3491c06e699679ecc9d8fd05086a9736"> 3864</a></span><span class="preprocessor">#define VS_VC3_L_BACKTOP_BACKTOP6_POS    0U</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span> </div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0ec0e5b484050db4ea61d2167957c4e"> 3866</a></span><span class="preprocessor">#define BACKTOP_BACKTOP7_ADDR        0x30EU</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a406432f79370a0f704b823d6bdc3a5e0"> 3867</a></span><span class="preprocessor">#define BACKTOP_BACKTOP7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span> </div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af542403d209966aeb631cd4ee3569a99"> 3869</a></span><span class="preprocessor">#define VS_VC3_H_BACKTOP_BACKTOP7_ADDR   0x30EU </span><span class="comment">// For each video frame, override whether F... </span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f8420db8226a5eb22a673b39f540ec1"> 3870</a></span><span class="preprocessor">#define VS_VC3_H_BACKTOP_BACKTOP7_MASK   0xFFU</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15d7940ade40d81396f374d1dbb4a15f"> 3871</a></span><span class="preprocessor">#define VS_VC3_H_BACKTOP_BACKTOP7_POS    0U</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span> </div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03d50a1e3c6b5ac4020c5ff652fa10d6"> 3873</a></span><span class="preprocessor">#define BACKTOP_BACKTOP11_ADDR       0x312U</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c6ac912d53089ecf5cf9290693df7ae"> 3874</a></span><span class="preprocessor">#define BACKTOP_BACKTOP11_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span> </div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec1b1bb138194872e2b251754cce9e98"> 3876</a></span><span class="preprocessor">#define LMO_Y_BACKTOP_BACKTOP11_ADDR     0x312U </span><span class="comment">// Pipeline Y line memory overflow sticky r... </span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef6d5aa185e173efbbd77c7d787b5e39"> 3877</a></span><span class="preprocessor">#define LMO_Y_BACKTOP_BACKTOP11_MASK     0x02U</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac42b083da31e4cb15460157d35d7d0be"> 3878</a></span><span class="preprocessor">#define LMO_Y_BACKTOP_BACKTOP11_POS      1U</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span> </div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea884f798f7436110bdb5b4ed8707779"> 3880</a></span><span class="preprocessor">#define LMO_Z_BACKTOP_BACKTOP11_ADDR     0x312U </span><span class="comment">// Pipeline Z line memory overflow sticky r... </span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c617f23f215ad7ec3ae0b4645c56c46"> 3881</a></span><span class="preprocessor">#define LMO_Z_BACKTOP_BACKTOP11_MASK     0x04U</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1daed6404db6fb287155ee4463ecabce"> 3882</a></span><span class="preprocessor">#define LMO_Z_BACKTOP_BACKTOP11_POS      2U</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span> </div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0c22583ed7645acdb7b3695aa155ddc"> 3884</a></span><span class="preprocessor">#define CMD_OVERFLOW2_BACKTOP_BACKTOP11_ADDR     0x312U </span><span class="comment">// Pipeline Y line memory command FIFO over... </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a90f868ab37b41891cc809e02f131a6"> 3885</a></span><span class="preprocessor">#define CMD_OVERFLOW2_BACKTOP_BACKTOP11_MASK     0x20U</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac03c853054d58b7892c52297fe3202bc"> 3886</a></span><span class="preprocessor">#define CMD_OVERFLOW2_BACKTOP_BACKTOP11_POS      5U</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span> </div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a99ce525e0b49a75894fdd33ff2f6c9"> 3888</a></span><span class="preprocessor">#define CMD_OVERFLOW3_BACKTOP_BACKTOP11_ADDR     0x312U </span><span class="comment">// Pipeline Z line memory command FIFO over... </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0177960f675a1e24d4272971536820e"> 3889</a></span><span class="preprocessor">#define CMD_OVERFLOW3_BACKTOP_BACKTOP11_MASK     0x40U</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28ffadd33735a808c148d0f362bdead1"> 3890</a></span><span class="preprocessor">#define CMD_OVERFLOW3_BACKTOP_BACKTOP11_POS      6U</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span> </div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2241fef14bba56184f7f6502ec3b4717"> 3892</a></span><span class="preprocessor">#define BACKTOP_BACKTOP12_ADDR       0x313U</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07b3a35ae8bbeb11d750056a60c5778a"> 3893</a></span><span class="preprocessor">#define BACKTOP_BACKTOP12_DEFAULT    0x02U</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span> </div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add7f54c9b29007d40ed3e00633b22f59"> 3895</a></span><span class="preprocessor">#define CSI_OUT_EN_BACKTOP_BACKTOP12_ADDR    0x313U </span><span class="comment">// Enable CSI output  </span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70064d3b81e2c47f251ea017e61c32af"> 3896</a></span><span class="preprocessor">#define CSI_OUT_EN_BACKTOP_BACKTOP12_MASK    0x02U</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdd7fc2a32a84e98a14a0998348c52b8"> 3897</a></span><span class="preprocessor">#define CSI_OUT_EN_BACKTOP_BACKTOP12_POS     1U</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span> </div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14a889907787e15dadb0b2c96da9b7ae"> 3899</a></span><span class="preprocessor">#define BACKTOP_BACKTOP13_ADDR       0x314U</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d8b7da102f84f329b464e0e94f7a698"> 3900</a></span><span class="preprocessor">#define BACKTOP_BACKTOP13_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span> </div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1726d5e676cb808c1efc76bae3b392cf"> 3902</a></span><span class="preprocessor">#define SOFT_VC_Y_BACKTOP_BACKTOP13_ADDR     0x314U </span><span class="comment">// Software-defined virtual channel number ... </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c5df02252d902b25ff5b893d4dd8482"> 3903</a></span><span class="preprocessor">#define SOFT_VC_Y_BACKTOP_BACKTOP13_MASK     0xF0U</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a38e18c25adc59fcc773df8e96bb4282c"> 3904</a></span><span class="preprocessor">#define SOFT_VC_Y_BACKTOP_BACKTOP13_POS      4U</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span> </div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c8e5bd724e42cbb7f8e73c958d15611"> 3906</a></span><span class="preprocessor">#define BACKTOP_BACKTOP14_ADDR       0x315U</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bd723f685e203b3b5a0090004f45b9d"> 3907</a></span><span class="preprocessor">#define BACKTOP_BACKTOP14_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span> </div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6927e6ce57b4360a1c2bb5f97a44c7f4"> 3909</a></span><span class="preprocessor">#define SOFT_VC_Z_BACKTOP_BACKTOP14_ADDR     0x315U </span><span class="comment">// Software-defined virtual channel number ... </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64c93e5e7b44fd61cbb6b4c953db4ed1"> 3910</a></span><span class="preprocessor">#define SOFT_VC_Z_BACKTOP_BACKTOP14_MASK     0x0FU</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a378ab3cd4133a0913364b39debbc8581"> 3911</a></span><span class="preprocessor">#define SOFT_VC_Z_BACKTOP_BACKTOP14_POS      0U</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span> </div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87193601c1dd3422eb50db1ce4ab0694"> 3913</a></span><span class="preprocessor">#define BACKTOP_BACKTOP15_ADDR       0x316U</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a540edcaf79791f8589f7ae26764aafde"> 3914</a></span><span class="preprocessor">#define BACKTOP_BACKTOP15_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span> </div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0973348e249f3517f4fe55947a125724"> 3916</a></span><span class="preprocessor">#define SOFT_DT_Y_H_BACKTOP_BACKTOP15_ADDR   0x316U </span><span class="comment">// High bits of software-defined data type ... </span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adaf3700b957929fdf1f3be328dcb7d61"> 3917</a></span><span class="preprocessor">#define SOFT_DT_Y_H_BACKTOP_BACKTOP15_MASK   0xC0U</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa88d896e63ee494627c0402cb7e74346"> 3918</a></span><span class="preprocessor">#define SOFT_DT_Y_H_BACKTOP_BACKTOP15_POS    6U</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span> </div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad948dc874bf732e3dddfac823d37dab0"> 3920</a></span><span class="preprocessor">#define BACKTOP_BACKTOP16_ADDR       0x317U</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac997541bed8519f55bc50772494b80eb"> 3921</a></span><span class="preprocessor">#define BACKTOP_BACKTOP16_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span> </div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93d16e05328857ef649de9718c506610"> 3923</a></span><span class="preprocessor">#define SOFT_DT_Y_L_BACKTOP_BACKTOP16_ADDR   0x317U </span><span class="comment">// Low bits of software-defined data type f... </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0796a00bfed3537021723c1dfbb2823"> 3924</a></span><span class="preprocessor">#define SOFT_DT_Y_L_BACKTOP_BACKTOP16_MASK   0x0FU</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71cf97be87f51a69095970265c56fbcf"> 3925</a></span><span class="preprocessor">#define SOFT_DT_Y_L_BACKTOP_BACKTOP16_POS    0U</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span> </div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a681981521db2e44d1222ff03c17f194b"> 3927</a></span><span class="preprocessor">#define SOFT_DT_Z_H_BACKTOP_BACKTOP16_ADDR   0x317U </span><span class="comment">// High bits of software-defined data type ... </span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f386d971bf47ff36f6eee840177c66c"> 3928</a></span><span class="preprocessor">#define SOFT_DT_Z_H_BACKTOP_BACKTOP16_MASK   0xF0U</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad05fdca3657b4605115955a60a6d2646"> 3929</a></span><span class="preprocessor">#define SOFT_DT_Z_H_BACKTOP_BACKTOP16_POS    4U</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span> </div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63f8db149e8fe93a009ee77782936d26"> 3931</a></span><span class="preprocessor">#define BACKTOP_BACKTOP17_ADDR       0x318U</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06237e38f57302f7c0af5178ef4e41be"> 3932</a></span><span class="preprocessor">#define BACKTOP_BACKTOP17_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span> </div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7b5cce52200f070b8a577b04cf48993"> 3934</a></span><span class="preprocessor">#define SOFT_DT_Z_L_BACKTOP_BACKTOP17_ADDR   0x318U </span><span class="comment">// Low bits of software-defined data type f... </span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fb83b6823138b9d89b7727e14df1f58"> 3935</a></span><span class="preprocessor">#define SOFT_DT_Z_L_BACKTOP_BACKTOP17_MASK   0x03U</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae68740e0c60e0ef63ca620318779e384"> 3936</a></span><span class="preprocessor">#define SOFT_DT_Z_L_BACKTOP_BACKTOP17_POS    0U</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span> </div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac522a5f709aeb825804f4b0ba817c08c"> 3938</a></span><span class="preprocessor">#define BACKTOP_BACKTOP18_ADDR       0x319U</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab70c75b4afd1d6636da177868113e631"> 3939</a></span><span class="preprocessor">#define BACKTOP_BACKTOP18_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span> </div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3007e3b28cd819152953c19f37ca9f3"> 3941</a></span><span class="preprocessor">#define SOFT_BPP_Y_BACKTOP_BACKTOP18_ADDR    0x319U </span><span class="comment">// Software-defined bpp for Pipeline Y  </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a899693bb9195b33e1c87ae8e40ae1d"> 3942</a></span><span class="preprocessor">#define SOFT_BPP_Y_BACKTOP_BACKTOP18_MASK    0x1FU</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7ddfd4d2bb7894bbcce81cf3b2c922a"> 3943</a></span><span class="preprocessor">#define SOFT_BPP_Y_BACKTOP_BACKTOP18_POS     0U</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span> </div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2251e87ec94d17774c8733c3b227cf7"> 3945</a></span><span class="preprocessor">#define SOFT_BPP_Z_H_BACKTOP_BACKTOP18_ADDR      0x319U </span><span class="comment">// High bits of software-defined bpp for Pi... </span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a98a0de9e9ac68f62e3c96854635b11"> 3946</a></span><span class="preprocessor">#define SOFT_BPP_Z_H_BACKTOP_BACKTOP18_MASK      0xE0U</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeeb9cd4c9ca1e2e5ed79bef5a41b7c74"> 3947</a></span><span class="preprocessor">#define SOFT_BPP_Z_H_BACKTOP_BACKTOP18_POS       5U</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span> </div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd8b9c7b9566277485f7c04b31ed00ee"> 3949</a></span><span class="preprocessor">#define BACKTOP_BACKTOP19_ADDR       0x31AU</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22912c2d39d0fbb3541169af0cbde13b"> 3950</a></span><span class="preprocessor">#define BACKTOP_BACKTOP19_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span> </div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a988abbf063c9e52f570f0479e966261c"> 3952</a></span><span class="preprocessor">#define SOFT_BPP_Z_L_BACKTOP_BACKTOP19_ADDR      0x31AU </span><span class="comment">// Low bits of software-defined bpp for Pip... </span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1925aa8c232f10480c122caf3840b1eb"> 3953</a></span><span class="preprocessor">#define SOFT_BPP_Z_L_BACKTOP_BACKTOP19_MASK      0x03U</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4ad6f05119dfd06370d4ff697d581fd"> 3954</a></span><span class="preprocessor">#define SOFT_BPP_Z_L_BACKTOP_BACKTOP19_POS       0U</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span> </div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7f879c55e5093c9dbb5400dc57189fd"> 3956</a></span><span class="preprocessor">#define BACKTOP_BACKTOP20_ADDR       0x31BU</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae74615823bf83f7bc56df5adc4cf4372"> 3957</a></span><span class="preprocessor">#define BACKTOP_BACKTOP20_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span> </div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac889a14f62d9dbda0c775c34a24764c"> 3959</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP20_ADDR     0x31BU </span><span class="comment">// Low byte of software-override value for ... </span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e68c900463cf7a4f5fcfc6aeda00856"> 3960</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP20_MASK     0xFFU</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afef2070e03433c99dcea18af5e00c6ae"> 3961</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP20_POS      0U</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span> </div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6bcc549e60c27a4c39353eeb8609dae"> 3963</a></span><span class="preprocessor">#define BACKTOP_BACKTOP21_ADDR       0x31CU</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a013d83e7ca42f6951ed5c410466a6e36"> 3964</a></span><span class="preprocessor">#define BACKTOP_BACKTOP21_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span> </div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afacf61bc709a7ce437c5185b7b666537"> 3966</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP21_ADDR     0x31CU </span><span class="comment">// High nibble of software-override value f... </span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae00dc34d34f7735c9664b911f5b129ee"> 3967</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP21_MASK     0x0FU</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a17110a58b076921aeaea9ade335b1a72"> 3968</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP21_POS      0U</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span> </div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0980b901fa97d12fa1495c5c066cf98d"> 3970</a></span><span class="preprocessor">#define BPP8DBLY_BACKTOP_BACKTOP21_ADDR      0x31CU </span><span class="comment">// bpp = 8 processed as 16-bit color enable... </span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4461ed73a42c6d30cd8c724ecae449d9"> 3971</a></span><span class="preprocessor">#define BPP8DBLY_BACKTOP_BACKTOP21_MASK      0x20U</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16c3b92b4d18579a627182bd31c74f0f"> 3972</a></span><span class="preprocessor">#define BPP8DBLY_BACKTOP_BACKTOP21_POS       5U</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span> </div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d3296dfc5442ea46b4a2aa5554fa7e2"> 3974</a></span><span class="preprocessor">#define BPP8DBLZ_BACKTOP_BACKTOP21_ADDR      0x31CU </span><span class="comment">// bpp = 8 processed as 16-bit color enable... </span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4989b951ec1f64054c7b018339faf3e2"> 3975</a></span><span class="preprocessor">#define BPP8DBLZ_BACKTOP_BACKTOP21_MASK      0x40U</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa785aea9c7ef4f1e469b508d28b1acce"> 3976</a></span><span class="preprocessor">#define BPP8DBLZ_BACKTOP_BACKTOP21_POS       6U</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span> </div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22de6fe5307bfed28425d2e9d223a637"> 3978</a></span><span class="preprocessor">#define BACKTOP_BACKTOP22_ADDR       0x31DU</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16ae6b665cf5d67caa0c51a364ae10d5"> 3979</a></span><span class="preprocessor">#define BACKTOP_BACKTOP22_DEFAULT    0x2FU</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span> </div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7819727585a4986ab6fd842316ba8813"> 3981</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP22_ADDR      0x31DU </span><span class="comment">// Determines CSI PHY0 output frequency in ... </span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25348e7ea6385c5efcf0789a6188b26d"> 3982</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP22_MASK      0x1FU</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a4201b91aa615a4bdc4b16d7d531ac8"> 3983</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP22_POS       0U</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span> </div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c51fd24bc26c27834d13cf235d6539a"> 3985</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP22_ADDR    0x31DU </span><span class="comment">// CSI PHY0 software-override disable for f... </span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af8bc64b7d7431801cbfb79667fb323f5"> 3986</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP22_MASK    0x20U</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18d919a09d2e3d3db5b8c49be68c4435"> 3987</a></span><span class="preprocessor">#define PHY0_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP22_POS     5U</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span> </div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2366165d127ae67db751928ad4fe834d"> 3989</a></span><span class="preprocessor">#define OVERRIDE_BPP_VC_DTY_BACKTOP_BACKTOP22_ADDR   0x31DU </span><span class="comment">// Software-override enable for BPP, VC, an... </span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09bc3f69693f8cd164b99311431abbac"> 3990</a></span><span class="preprocessor">#define OVERRIDE_BPP_VC_DTY_BACKTOP_BACKTOP22_MASK   0x80U</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab40c11b2323da56b30bbcf9c89552633"> 3991</a></span><span class="preprocessor">#define OVERRIDE_BPP_VC_DTY_BACKTOP_BACKTOP22_POS    7U</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span> </div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae488bb204d922a0044fb807badf9344"> 3993</a></span><span class="preprocessor">#define BACKTOP_BACKTOP23_ADDR       0x31EU</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee8725f880798c8f5869bcc77fc9c7b2"> 3994</a></span><span class="preprocessor">#define BACKTOP_BACKTOP23_DEFAULT    0x00U</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span> </div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3fbb1d5275333a4811a618060e85f310"> 3996</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP23_ADDR     0x31EU </span><span class="comment">// Low byte of software-override value for ... </span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8386439a7a6fd1b8786bb330f2a43662"> 3997</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP23_MASK     0xFFU</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4db47211325153ba8ad982b2f7b7bea9"> 3998</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP23_POS      0U</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span> </div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49694f74dff1882a41420826d1e2ee49"> 4000</a></span><span class="preprocessor">#define BACKTOP_BACKTOP24_ADDR       0x31FU</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31abfdfb1300c666e53583f6c76b1a19"> 4001</a></span><span class="preprocessor">#define BACKTOP_BACKTOP24_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span> </div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37c2260e45561b3229d0f532140400b0"> 4003</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP24_ADDR     0x31FU </span><span class="comment">// High nibble of software-override value f... </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31694244e1a29b8795b587f99a948d95"> 4004</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP24_MASK     0x0FU</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ae0de7f71eaee1e8f821580934b41fc"> 4005</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP24_POS      0U</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span> </div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada4b5f62757aa206cf2e17e6e7054477"> 4007</a></span><span class="preprocessor">#define BPP8DBLY_MODE_BACKTOP_BACKTOP24_ADDR     0x31FU </span><span class="comment">// Enable 8-bit write alternate map to RAMs... </span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a333aa2a66d5c652f869ffc17d14718d8"> 4008</a></span><span class="preprocessor">#define BPP8DBLY_MODE_BACKTOP_BACKTOP24_MASK     0x20U</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d4583010b6efbdd93183f79ed02200a"> 4009</a></span><span class="preprocessor">#define BPP8DBLY_MODE_BACKTOP_BACKTOP24_POS      5U</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span> </div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1213661d43434e015ebfc5739b71c7c1"> 4011</a></span><span class="preprocessor">#define BPP8DBLZ_MODE_BACKTOP_BACKTOP24_ADDR     0x31FU </span><span class="comment">// Enable 8-bit write alternate map to RAMs... </span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad76ecbd7ad368099c40b91ea66db249d"> 4012</a></span><span class="preprocessor">#define BPP8DBLZ_MODE_BACKTOP_BACKTOP24_MASK     0x40U</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a500cd2c1d69cc94acfecb1da3b134c6e"> 4013</a></span><span class="preprocessor">#define BPP8DBLZ_MODE_BACKTOP_BACKTOP24_POS      6U</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span> </div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35d4be61221cc1ad0befcba069ea7865"> 4015</a></span><span class="preprocessor">#define BACKTOP_BACKTOP25_ADDR       0x320U</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7c57396d7e64fc35af3511d5718dc08"> 4016</a></span><span class="preprocessor">#define BACKTOP_BACKTOP25_DEFAULT    0x2FU</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span> </div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad10e5bcc82a09d13dc43012a92f3001f"> 4018</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP25_ADDR      0x320U </span><span class="comment">// Determines CSI PHY1 output frequency in ... </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e90446f01c4319d63baabeef3225cae"> 4019</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP25_MASK      0x1FU</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6154124c2fd8073a0292fe81d95fa1a"> 4020</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP25_POS       0U</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span> </div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3fa32700e6a9c6229a49c69f649e101"> 4022</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP25_ADDR    0x320U </span><span class="comment">// CSI PHY1 software-override disable for f... </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62d5e43c46e0ca703d86cf1f867c199e"> 4023</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP25_MASK    0x20U</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86cbac00d43c89088fb87b9a185ae84f"> 4024</a></span><span class="preprocessor">#define PHY1_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP25_POS     5U</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span> </div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e95d80b2e15237cdfef1ed4bd907a42"> 4026</a></span><span class="preprocessor">#define OVERRIDE_BPP_VC_DTZ_BACKTOP_BACKTOP25_ADDR   0x320U </span><span class="comment">// Software-override enable for BPP, VC, an... </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1954dd127057a5b5555403aeea87ba74"> 4027</a></span><span class="preprocessor">#define OVERRIDE_BPP_VC_DTZ_BACKTOP_BACKTOP25_MASK   0x40U</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8ee9098a644dff4f979725e34ca00b0"> 4028</a></span><span class="preprocessor">#define OVERRIDE_BPP_VC_DTZ_BACKTOP_BACKTOP25_POS    6U</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span> </div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7699dd9a31d9be22b130a526b7dab1eb"> 4030</a></span><span class="preprocessor">#define BACKTOP_BACKTOP26_ADDR       0x321U</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2369c07483b9bc261a64cbe9b94f0ece"> 4031</a></span><span class="preprocessor">#define BACKTOP_BACKTOP26_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span> </div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a932a0cab957a524b89e6d7346aef006f"> 4033</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP26_ADDR     0x321U </span><span class="comment">// Low byte of software-override value for ... </span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a786777cda42d7f3abe80b066193fbdf3"> 4034</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP26_MASK     0xFFU</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a431929e38a01a7bbd921d26b925bd5bd"> 4035</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP26_POS      0U</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span> </div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad562623678b69181573669acb2447876"> 4037</a></span><span class="preprocessor">#define BACKTOP_BACKTOP27_ADDR       0x322U</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a873e82f056ba6585766262ae06082a26"> 4038</a></span><span class="preprocessor">#define BACKTOP_BACKTOP27_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span> </div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a20d542781a0e1902dd2db411723890"> 4040</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP27_ADDR     0x322U </span><span class="comment">// High nibble of software-override value f... </span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af86fbedcceaaad81074d18aae8b2cdf5"> 4041</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP27_MASK     0x0FU</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae783d5c5f2936d17186f643e1364d9d8"> 4042</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP27_POS      0U</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span> </div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa10759bd249121d275b99f9f326bd5cc"> 4044</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE1_BACKTOP_BACKTOP27_ADDR    0x322U </span><span class="comment">// Enable YUV422 8-/10-bit muxed mode suppo... </span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15d992d9def0767dc59e15dee6c5c2ca"> 4045</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE1_BACKTOP_BACKTOP27_MASK    0x10U</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29817c203dc8c29b8caf14af2f821e5a"> 4046</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE1_BACKTOP_BACKTOP27_POS     4U</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span> </div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a775f76bfdb0a35c7520f406f4f515da2"> 4048</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE2_BACKTOP_BACKTOP27_ADDR    0x322U </span><span class="comment">// Enable YUV422 8-/10-bit muxed mode suppo... </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a0d9530cc368fe9fa84c67de4b8b4ea"> 4049</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE2_BACKTOP_BACKTOP27_MASK    0x20U</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32aa94de34517302827e6233048be44f"> 4050</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE2_BACKTOP_BACKTOP27_POS     5U</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span> </div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa89750b5094032844677bcee4225b1d1"> 4052</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE3_BACKTOP_BACKTOP27_ADDR    0x322U </span><span class="comment">// Enable YUV422 8-/10-bit muxed mode suppo... </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adab91f7eb56ada337581dbceaf0390b4"> 4053</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE3_BACKTOP_BACKTOP27_MASK    0x40U</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a985c870ab9cc811f39f6889e1fe5a56f"> 4054</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE3_BACKTOP_BACKTOP27_POS     6U</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span> </div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7aa67e0866202af4c14aa3c6bdd24735"> 4056</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE4_BACKTOP_BACKTOP27_ADDR    0x322U </span><span class="comment">// Enable YUV422 8-/10-bit muxed mode suppo... </span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62ac5b3e7418b74f0384ffc8833f5d49"> 4057</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE4_BACKTOP_BACKTOP27_MASK    0x80U</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45298bb4a977402eab44103c33033ace"> 4058</a></span><span class="preprocessor">#define YUV_8_10_MUX_MODE4_BACKTOP_BACKTOP27_POS     7U</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span> </div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35d809e70cbc211eabee6f2b9a4aed4b"> 4060</a></span><span class="preprocessor">#define BACKTOP_BACKTOP28_ADDR       0x323U</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c69f0b4f219b50a26f353af4ba08943"> 4061</a></span><span class="preprocessor">#define BACKTOP_BACKTOP28_DEFAULT    0x2FU</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span> </div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0eb1bbfe2efceb10ea8c1b4fa0547999"> 4063</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP28_ADDR      0x323U </span><span class="comment">// Determines CSI PHY2 output frequency in ... </span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa957e267d8cde979cbb78e643049794a"> 4064</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP28_MASK      0x1FU</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bcf919acdef87f53d05cd6eccb07721"> 4065</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP28_POS       0U</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span> </div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9decd7f4c939cf5502f0c372a276b496"> 4067</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP28_ADDR    0x323U </span><span class="comment">// CSI PHY2 software-override disable for f... </span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a913dbf45ac9b8e90e9bc27f5cb70a939"> 4068</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP28_MASK    0x20U</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee5a1bb2b989f61514528261a39d3a6b"> 4069</a></span><span class="preprocessor">#define PHY2_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP28_POS     5U</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span> </div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d8c78c65f769d057096f666a202e707"> 4071</a></span><span class="preprocessor">#define BACKTOP_BACKTOP29_ADDR       0x324U</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85ee84ee5c2fe038dbab99186e3e8a9d"> 4072</a></span><span class="preprocessor">#define BACKTOP_BACKTOP29_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span> </div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d3f6d8a0743e40b67b861a87494ad39"> 4074</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP29_ADDR     0x324U </span><span class="comment">// Low byte of software-override value for ... </span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78aa4e1f9fd6e565819668a2073d6798"> 4075</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP29_MASK     0xFFU</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad0f57e2b39324943530924c70d87982"> 4076</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_IN_L_BACKTOP_BACKTOP29_POS      0U</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span> </div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcd8f6a02a6b44e3350fe86e79478813"> 4078</a></span><span class="preprocessor">#define BACKTOP_BACKTOP30_ADDR       0x325U</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76e1b2d77c8ab4feb7e6644331406b39"> 4079</a></span><span class="preprocessor">#define BACKTOP_BACKTOP30_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span> </div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1011683bf68c0cfb3cb6719fe97e2528"> 4081</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP30_ADDR     0x325U </span><span class="comment">// High nibble of software-override value f... </span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a822cd8830ca8db176d4e6ec97c1f1dd6"> 4082</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP30_MASK     0x0FU</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebf00a5d5aabf921f4826bf0ef486629"> 4083</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_IN_H_BACKTOP_BACKTOP30_POS      0U</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span> </div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b7c9092cda15a5427a0df33c219275f"> 4085</a></span><span class="preprocessor">#define BACKTOP_W_FRAME_BACKTOP_BACKTOP30_ADDR   0x325U </span><span class="comment">// When this register is set, BACKTOP (line... </span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c535b24c261e5f25b2d9e445a1c497d"> 4086</a></span><span class="preprocessor">#define BACKTOP_W_FRAME_BACKTOP_BACKTOP30_MASK   0x80U</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2082d037d6e8ce971838b1b04f149f8"> 4087</a></span><span class="preprocessor">#define BACKTOP_W_FRAME_BACKTOP_BACKTOP30_POS    7U</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span> </div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf2bafaae195528e98fee1141126d600"> 4089</a></span><span class="preprocessor">#define BACKTOP_BACKTOP31_ADDR       0x326U</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d446bde5a6b4c367dd6f9efafc7e0f1"> 4090</a></span><span class="preprocessor">#define BACKTOP_BACKTOP31_DEFAULT    0x2FU</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span> </div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ae3318526466799312c7ebd418b1660"> 4092</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP31_ADDR      0x326U </span><span class="comment">// Determines CSI PHY3 output frequency in ... </span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3af72a191958fb8339d68d1c763b5bd4"> 4093</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP31_MASK      0x1FU</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f1b3757491044078abdbf901e2f7fb1"> 4094</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_PREDEF_FREQ_BACKTOP_BACKTOP31_POS       0U</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span> </div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8614ce021a657338ff4e794190f2f91"> 4096</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP31_ADDR    0x326U </span><span class="comment">// CSI PHY3 software-override disable for f... </span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a673b8c155cdc27c8812e9813f07dd0df"> 4097</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP31_MASK    0x20U</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf5d5be8baaa3a1ac57b76d6a241f312"> 4098</a></span><span class="preprocessor">#define PHY3_CSI_TX_DPLL_FB_FRACTION_PREDEF_EN_BACKTOP_BACKTOP31_POS     5U</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span> </div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ba56deaeba2c666ed7e9550ec5e1186"> 4100</a></span><span class="preprocessor">#define BACKTOP_BACKTOP32_ADDR       0x327U</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87f8feb21e30204bb109ac4eb89a74c4"> 4101</a></span><span class="preprocessor">#define BACKTOP_BACKTOP32_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span> </div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e7725796596e8b6a5386702389836d6"> 4103</a></span><span class="preprocessor">#define BPP10DBLY_BACKTOP_BACKTOP32_ADDR     0x327U </span><span class="comment">// bpp = 8 processed as 16-bit color enable... </span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c6cf5575cae559317431b56b7785c1d"> 4104</a></span><span class="preprocessor">#define BPP10DBLY_BACKTOP_BACKTOP32_MASK     0x02U</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78c897d6ba1e05f36342dd443fa6d5c1"> 4105</a></span><span class="preprocessor">#define BPP10DBLY_BACKTOP_BACKTOP32_POS      1U</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span> </div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a046996d987893f2c034236b03b55cd33"> 4107</a></span><span class="preprocessor">#define BPP10DBLZ_BACKTOP_BACKTOP32_ADDR     0x327U </span><span class="comment">// bpp = 8 processed as 16-bit color enable... </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ae7a1a86ddbd10c875839c81b39944f"> 4108</a></span><span class="preprocessor">#define BPP10DBLZ_BACKTOP_BACKTOP32_MASK     0x04U</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2034a0015ca11181beae32c3c9e1dcad"> 4109</a></span><span class="preprocessor">#define BPP10DBLZ_BACKTOP_BACKTOP32_POS      2U</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span> </div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c5ae1e04715c217b69b9005c5d5d0a6"> 4111</a></span><span class="preprocessor">#define BPP10DBLY_MODE_BACKTOP_BACKTOP32_ADDR    0x327U </span><span class="comment">// Enable 8-bit write alternate map to RAMs... </span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5dfb19c2ccfcae7cf1c5c930554c450f"> 4112</a></span><span class="preprocessor">#define BPP10DBLY_MODE_BACKTOP_BACKTOP32_MASK    0x20U</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f74168e280868157669f72ef9f82d22"> 4113</a></span><span class="preprocessor">#define BPP10DBLY_MODE_BACKTOP_BACKTOP32_POS     5U</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span> </div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cfd84a6865bd2ad19140e1d6c633ac8"> 4115</a></span><span class="preprocessor">#define BPP10DBLZ_MODE_BACKTOP_BACKTOP32_ADDR    0x327U </span><span class="comment">// Enable 8-bit write alternate map to RAMs... </span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4ee11f932c48f585412f055342a3a90"> 4116</a></span><span class="preprocessor">#define BPP10DBLZ_MODE_BACKTOP_BACKTOP32_MASK    0x40U</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#accc1756daaaf7eaeb65bceda450764ed"> 4117</a></span><span class="preprocessor">#define BPP10DBLZ_MODE_BACKTOP_BACKTOP32_POS     6U</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span> </div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1193391ad38d551fb65d0323b982d235"> 4119</a></span><span class="preprocessor">#define BACKTOP_BACKTOP33_ADDR       0x328U</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e5e646fad254c1b0dc77462df871a58"> 4120</a></span><span class="preprocessor">#define BACKTOP_BACKTOP33_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span> </div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb0a59ce4d891fd2a1dc869d8fba96af"> 4122</a></span><span class="preprocessor">#define BPP12DBLY_BACKTOP_BACKTOP33_ADDR     0x328U </span><span class="comment">// bpp = 8 processed as 16-bit color enable... </span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8655ad2d909202b01c1d2cff59f48a6"> 4123</a></span><span class="preprocessor">#define BPP12DBLY_BACKTOP_BACKTOP33_MASK     0x02U</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cf93a931b1c2f1a23f19c109cf5819a"> 4124</a></span><span class="preprocessor">#define BPP12DBLY_BACKTOP_BACKTOP33_POS      1U</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span> </div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a069d7b5354884d690bd502fd19537765"> 4126</a></span><span class="preprocessor">#define BPP12DBLZ_BACKTOP_BACKTOP33_ADDR     0x328U </span><span class="comment">// bpp = 8 processed as 16-bit color enable... </span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03ac6f917a3c45a991babb283b7f6871"> 4127</a></span><span class="preprocessor">#define BPP12DBLZ_BACKTOP_BACKTOP33_MASK     0x04U</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11e9611b3c2b1e93cc708d3844d57759"> 4128</a></span><span class="preprocessor">#define BPP12DBLZ_BACKTOP_BACKTOP33_POS      2U</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span> </div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad65ea98e2ab487c89c9be338e9b8bfd3"> 4130</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY0_ADDR      0x330U</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a907a1ec6e853f9f67ea20a26abd52bd0"> 4131</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY0_DEFAULT   0x04U</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span> </div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ead4bc1290d26e826739ab6a6b57e8e"> 4133</a></span><span class="preprocessor">#define PHY_4X2_MIPI_PHY_MIPI_PHY0_ADDR      0x330U </span><span class="comment">// MIPI output configured as 4x2.  </span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0de17314d775b1274ddbfe207b5aa12"> 4134</a></span><span class="preprocessor">#define PHY_4X2_MIPI_PHY_MIPI_PHY0_MASK      0x01U</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b9d329bb5f627aa4b91ded1edb56b99"> 4135</a></span><span class="preprocessor">#define PHY_4X2_MIPI_PHY_MIPI_PHY0_POS       0U</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span> </div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7475b4ad7b2513b92cb3954faec5e9e6"> 4137</a></span><span class="preprocessor">#define PHY_2X4_MIPI_PHY_MIPI_PHY0_ADDR      0x330U </span><span class="comment">// MIPI output configured as 2x4.  </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa116258b0d3f0ab44c605ba74b1793f8"> 4138</a></span><span class="preprocessor">#define PHY_2X4_MIPI_PHY_MIPI_PHY0_MASK      0x04U</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71c9d8380e244a66f87ff7a4a0b2b64c"> 4139</a></span><span class="preprocessor">#define PHY_2X4_MIPI_PHY_MIPI_PHY0_POS       2U</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span> </div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd2f51ad78c158b5b782ee18d9004c08"> 4141</a></span><span class="preprocessor">#define PHY_1X4A_22_MIPI_PHY_MIPI_PHY0_ADDR      0x330U </span><span class="comment">// MIPI output configured as 1x4 and 2x2.  </span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89c59ceb48c73b547459071899df2836"> 4142</a></span><span class="preprocessor">#define PHY_1X4A_22_MIPI_PHY_MIPI_PHY0_MASK      0x08U</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa5e1b0c8b334ccc665618fef5e4a3e3"> 4143</a></span><span class="preprocessor">#define PHY_1X4A_22_MIPI_PHY_MIPI_PHY0_POS       3U</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span> </div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a017cbd942d515189b2768ef30cd2b6a2"> 4145</a></span><span class="preprocessor">#define PHY_1X4B_22_MIPI_PHY_MIPI_PHY0_ADDR      0x330U </span><span class="comment">// MIPI output configured as 2x2 and 1x4.  </span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dfe21cf83cf4a1bd2e5fc35ca016785"> 4146</a></span><span class="preprocessor">#define PHY_1X4B_22_MIPI_PHY_MIPI_PHY0_MASK      0x10U</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b32997084dd99d251130a50ae817727"> 4147</a></span><span class="preprocessor">#define PHY_1X4B_22_MIPI_PHY_MIPI_PHY0_POS       4U</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span> </div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed958f7e9fd61df88c7988980dbbbd2e"> 4149</a></span><span class="preprocessor">#define FORCE_CSI_OUT_EN_MIPI_PHY_MIPI_PHY0_ADDR     0x330U </span><span class="comment">// Force CSI output clock for use in MIPI l... </span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bb03cc3df17ad24d47d35a2a5e9987d"> 4150</a></span><span class="preprocessor">#define FORCE_CSI_OUT_EN_MIPI_PHY_MIPI_PHY0_MASK     0x80U</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33e24697dea9996dc2a7b0a46511da31"> 4151</a></span><span class="preprocessor">#define FORCE_CSI_OUT_EN_MIPI_PHY_MIPI_PHY0_POS      7U</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span> </div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e069dd132a49f67eb836e7cbc6989e9"> 4153</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY1_ADDR      0x331U</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0e0565d4a90bda165946e97ebac6ecb"> 4154</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span> </div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a663238394104497044d2e6ffa709ddc9"> 4156</a></span><span class="preprocessor">#define T_CLK_PRZERO_MIPI_PHY_MIPI_PHY1_ADDR     0x331U </span><span class="comment">// Typical DPHY clock lane HS_prepare + HS_... </span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0055708c597445f54813aef5bbd1a87"> 4157</a></span><span class="preprocessor">#define T_CLK_PRZERO_MIPI_PHY_MIPI_PHY1_MASK     0x03U</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a734a6e7c1d7fdbcceaf6b50b54c3adc6"> 4158</a></span><span class="preprocessor">#define T_CLK_PRZERO_MIPI_PHY_MIPI_PHY1_POS      0U</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span> </div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60d183a4f7968c5f79b6d999d18aa1db"> 4160</a></span><span class="preprocessor">#define T_HS_PREP_MIPI_PHY_MIPI_PHY1_ADDR    0x331U </span><span class="comment">// Typical DPHY data lane HS_prepare timing... </span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa44fcd5ac2444ea54f653d6b430361e7"> 4161</a></span><span class="preprocessor">#define T_HS_PREP_MIPI_PHY_MIPI_PHY1_MASK    0x30U</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abde274306b2c37e3b100786ba53da920"> 4162</a></span><span class="preprocessor">#define T_HS_PREP_MIPI_PHY_MIPI_PHY1_POS     4U</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span> </div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa48b6870b873ed93713b58de3ac499f0"> 4164</a></span><span class="preprocessor">#define T_HS_PRZERO_MIPI_PHY_MIPI_PHY1_ADDR      0x331U </span><span class="comment">// Typical DPHY data lane HS_prep + HS_zero... </span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88c15ba9cd07d8ae1eaeee624661d1a9"> 4165</a></span><span class="preprocessor">#define T_HS_PRZERO_MIPI_PHY_MIPI_PHY1_MASK      0xC0U</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abed41cc16297bf9914054cc91aa810bd"> 4166</a></span><span class="preprocessor">#define T_HS_PRZERO_MIPI_PHY_MIPI_PHY1_POS       6U</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span> </div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8d2630f377a05aa9b64439d8633f995"> 4168</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY2_ADDR      0x332U</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe2b4b18a3f20cf5163182e59f07e0ab"> 4169</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY2_DEFAULT   0xF4U</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span> </div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15e1f03c868f9f1571c2c7ce0740e426"> 4171</a></span><span class="preprocessor">#define T_HS_TRAIL_MIPI_PHY_MIPI_PHY2_ADDR   0x332U </span><span class="comment">// Typical DPHY data lane HS_trail timing  </span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2250460e54f1963c5d3335f0b456e5c0"> 4172</a></span><span class="preprocessor">#define T_HS_TRAIL_MIPI_PHY_MIPI_PHY2_MASK   0x03U</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa943f3dda571aea9fd89f8e24820fe95"> 4173</a></span><span class="preprocessor">#define T_HS_TRAIL_MIPI_PHY_MIPI_PHY2_POS    0U</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span> </div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab49e0768ca38c6788f39c3ec528f4674"> 4175</a></span><span class="preprocessor">#define T_LPX_MIPI_PHY_MIPI_PHY2_ADDR    0x332U </span><span class="comment">// Typical DPHY TLPX timing  </span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab03ae3900ad030b051c90a7d21809c17"> 4176</a></span><span class="preprocessor">#define T_LPX_MIPI_PHY_MIPI_PHY2_MASK    0x0CU</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a025f7f361cc78e4358e7b79c108bab70"> 4177</a></span><span class="preprocessor">#define T_LPX_MIPI_PHY_MIPI_PHY2_POS     2U</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span> </div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02a98bb6ef5e3d2c135916084f364c66"> 4179</a></span><span class="preprocessor">#define PHY_STDBY_N_MIPI_PHY_MIPI_PHY2_ADDR      0x332U </span><span class="comment">// Put MIPI PHY into standby mode if not us... </span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aefa0d7cb03014ed17f416f71aef7535e"> 4180</a></span><span class="preprocessor">#define PHY_STDBY_N_MIPI_PHY_MIPI_PHY2_MASK      0xF0U</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ae49546e9e2fce335683464e71102e3"> 4181</a></span><span class="preprocessor">#define PHY_STDBY_N_MIPI_PHY_MIPI_PHY2_POS       4U</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span> </div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1920b14b36cfb573324a2e41cab42e11"> 4183</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY3_ADDR      0x333U</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c645e9d99ae1275292be79654e70060"> 4184</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY3_DEFAULT   0x4EU</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span> </div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42469503afabed570b58579e7d8afeab"> 4186</a></span><span class="preprocessor">#define PHY0_LANE_MAP_MIPI_PHY_MIPI_PHY3_ADDR    0x333U </span><span class="comment">// MIPI PHY0 to Port A {{phyx_lane_map_des}... </span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa99f05a2f27e3ec1e7a1fdb7df9abe51"> 4187</a></span><span class="preprocessor">#define PHY0_LANE_MAP_MIPI_PHY_MIPI_PHY3_MASK    0x0FU</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0723570c534832800849e9ab5a2e82db"> 4188</a></span><span class="preprocessor">#define PHY0_LANE_MAP_MIPI_PHY_MIPI_PHY3_POS     0U</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span> </div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac077270deddd0724aab7ef247ad2bfc"> 4190</a></span><span class="preprocessor">#define PHY1_LANE_MAP_MIPI_PHY_MIPI_PHY3_ADDR    0x333U </span><span class="comment">// MIPI PHY1 to Port A {{phyx_lane_map_des}... </span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abba6b50ad3bf40183f3a6cb6f9f73124"> 4191</a></span><span class="preprocessor">#define PHY1_LANE_MAP_MIPI_PHY_MIPI_PHY3_MASK    0xF0U</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af80bca7f6a4de1eef7502cd05dc27587"> 4192</a></span><span class="preprocessor">#define PHY1_LANE_MAP_MIPI_PHY_MIPI_PHY3_POS     4U</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span> </div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a187a4147895377e7ff17777459ffc55b"> 4194</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY4_ADDR      0x334U</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41c376a145c8393ee6c54682ca56c11c"> 4195</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY4_DEFAULT   0xE4U</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span> </div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae556f48a5b55427c86dce0de2ad5fc26"> 4197</a></span><span class="preprocessor">#define PHY2_LANE_MAP_MIPI_PHY_MIPI_PHY4_ADDR    0x334U </span><span class="comment">// MIPI PHY2 to Port B {{phyx_lane_map_des}... </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d75b567d1377545b3d5693d82964496"> 4198</a></span><span class="preprocessor">#define PHY2_LANE_MAP_MIPI_PHY_MIPI_PHY4_MASK    0x0FU</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50519fddf565f43c7a8c4d1bbf06ec12"> 4199</a></span><span class="preprocessor">#define PHY2_LANE_MAP_MIPI_PHY_MIPI_PHY4_POS     0U</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span> </div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace19277bba836ffc33ecc271b526b850"> 4201</a></span><span class="preprocessor">#define PHY3_LANE_MAP_MIPI_PHY_MIPI_PHY4_ADDR    0x334U </span><span class="comment">// MIPI PHY3 to Port B {{phyx_lane_map_des}... </span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad140bb8bb8b42263f3929d4758432e80"> 4202</a></span><span class="preprocessor">#define PHY3_LANE_MAP_MIPI_PHY_MIPI_PHY4_MASK    0xF0U</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaebb597e6e7b88f792953af866412742"> 4203</a></span><span class="preprocessor">#define PHY3_LANE_MAP_MIPI_PHY_MIPI_PHY4_POS     4U</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span> </div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6ea38d0945f40dd892a5ff3ede49b4e"> 4205</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY5_ADDR      0x335U</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10781a2a2cc47fa0efc1a69ca6232b39"> 4206</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY5_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span> </div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdf604b39dbbce25dbbca1420f9f9066"> 4208</a></span><span class="preprocessor">#define PHY0_POL_MAP_MIPI_PHY_MIPI_PHY5_ADDR     0x335U </span><span class="comment">// MIPI PHY0 lane polarity.  </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e9f6b9015fae58aea22e01d457bb6f7"> 4209</a></span><span class="preprocessor">#define PHY0_POL_MAP_MIPI_PHY_MIPI_PHY5_MASK     0x07U</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ac1b9be374c6f59ccd5aaec112c941b"> 4210</a></span><span class="preprocessor">#define PHY0_POL_MAP_MIPI_PHY_MIPI_PHY5_POS      0U</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span> </div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4bec8e94af0b0355547944080f42e89b"> 4212</a></span><span class="preprocessor">#define PHY1_POL_MAP_MIPI_PHY_MIPI_PHY5_ADDR     0x335U </span><span class="comment">// MIPI PHY1 lane polarity.  </span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f34be35146e58c5a29388f0b602dba1"> 4213</a></span><span class="preprocessor">#define PHY1_POL_MAP_MIPI_PHY_MIPI_PHY5_MASK     0x38U</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa958fc150989ff800271b48a604b65b"> 4214</a></span><span class="preprocessor">#define PHY1_POL_MAP_MIPI_PHY_MIPI_PHY5_POS      3U</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span> </div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a336181af6389bea95a6388d94404e0f9"> 4216</a></span><span class="preprocessor">#define T_CLK_PREP_MIPI_PHY_MIPI_PHY5_ADDR   0x335U </span><span class="comment">// Typical DPHY clock lane HS_prepare timin... </span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad67f8b1380897d3bd96f9b04feffcc71"> 4217</a></span><span class="preprocessor">#define T_CLK_PREP_MIPI_PHY_MIPI_PHY5_MASK   0xC0U</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0399f3f4cb4147f8ef3494de2a303d2c"> 4218</a></span><span class="preprocessor">#define T_CLK_PREP_MIPI_PHY_MIPI_PHY5_POS    6U</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span> </div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e672b0b4c7c4e8794567ccf72d92f16"> 4220</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY6_ADDR      0x336U</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0678501233b00ed784649ec1b6a55798"> 4221</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY6_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span> </div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1db8f1b011d7c9127b5032360237bd39"> 4223</a></span><span class="preprocessor">#define PHY2_POL_MAP_MIPI_PHY_MIPI_PHY6_ADDR     0x336U </span><span class="comment">// MIPI PHY2 lane polarity.  </span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64cd3d0d3b48d1467cb560d8bb2ca50e"> 4224</a></span><span class="preprocessor">#define PHY2_POL_MAP_MIPI_PHY_MIPI_PHY6_MASK     0x07U</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a684db467f009d6b39790982a924e9e56"> 4225</a></span><span class="preprocessor">#define PHY2_POL_MAP_MIPI_PHY_MIPI_PHY6_POS      0U</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span> </div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00d2c7cf039d8d29a00820b227e48924"> 4227</a></span><span class="preprocessor">#define PHY3_POL_MAP_MIPI_PHY_MIPI_PHY6_ADDR     0x336U </span><span class="comment">// MIPI PHY3 lane polarity.  </span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a32fd2b96b0834d7b0ab4c633a78d71"> 4228</a></span><span class="preprocessor">#define PHY3_POL_MAP_MIPI_PHY_MIPI_PHY6_MASK     0x38U</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aabe6d1086eed80bea6c19d010ee0a181"> 4229</a></span><span class="preprocessor">#define PHY3_POL_MAP_MIPI_PHY_MIPI_PHY6_POS      3U</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span> </div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abfc840c9902397b34e870a12d322bfc6"> 4231</a></span><span class="preprocessor">#define PHY_CP0_MIPI_PHY_MIPI_PHY6_ADDR      0x336U </span><span class="comment">// MIPI PHY port copy enable 0.  </span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72e570e90c1c8a5432eaee9c96e05e65"> 4232</a></span><span class="preprocessor">#define PHY_CP0_MIPI_PHY_MIPI_PHY6_MASK      0x40U</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ad407e14f6e055d7ea0827eb9d405f7"> 4233</a></span><span class="preprocessor">#define PHY_CP0_MIPI_PHY_MIPI_PHY6_POS       6U</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span> </div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c11ac1f4208a0567af90e5d0bceb89a"> 4235</a></span><span class="preprocessor">#define PHY_CP1_MIPI_PHY_MIPI_PHY6_ADDR      0x336U </span><span class="comment">// MIPI PHY port copy enable 1.  </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf416fa78cbb0f9db31d52b842661f12"> 4236</a></span><span class="preprocessor">#define PHY_CP1_MIPI_PHY_MIPI_PHY6_MASK      0x80U</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92679a22e781ea3213e8ba6150a7b08c"> 4237</a></span><span class="preprocessor">#define PHY_CP1_MIPI_PHY_MIPI_PHY6_POS       7U</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span> </div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1528287a2f30363ffb1ceaa2114c9dc1"> 4239</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY9_ADDR      0x339U</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5e32124ae2d18abbb3ee4263048dcca"> 4240</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY9_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span> </div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f7ffcfc751adea4a5442ced6f3672c6"> 4242</a></span><span class="preprocessor">#define PHY_CP0_OVERFLOW_MIPI_PHY_MIPI_PHY9_ADDR     0x339U </span><span class="comment">// PHY copy 0 FIFO overflow flag (sticky)  </span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a369c3a7e146eaf524e1f00dce8dd41d9"> 4243</a></span><span class="preprocessor">#define PHY_CP0_OVERFLOW_MIPI_PHY_MIPI_PHY9_MASK     0x01U</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1811a9f77721fc4a0105fc235fc144d"> 4244</a></span><span class="preprocessor">#define PHY_CP0_OVERFLOW_MIPI_PHY_MIPI_PHY9_POS      0U</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span> </div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a822c1cc172c8c6030f7708610fc497af"> 4246</a></span><span class="preprocessor">#define PHY_CP0_DST_MIPI_PHY_MIPI_PHY9_ADDR      0x339U </span><span class="comment">// MIPI PHY copy 0 destination. See phy_cp0... </span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6150ebd8efe66b7088725fd737df5f9"> 4247</a></span><span class="preprocessor">#define PHY_CP0_DST_MIPI_PHY_MIPI_PHY9_MASK      0xC0U</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbe36e839ec7f3271c825311047a0b8c"> 4248</a></span><span class="preprocessor">#define PHY_CP0_DST_MIPI_PHY_MIPI_PHY9_POS       6U</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span> </div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2a2a641240d3d9d637a3041ff55789b"> 4250</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY10_ADDR         0x33AU</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3287b80623a24bb1c5dcb0057c966cfa"> 4251</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY10_DEFAULT      0x02U</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span> </div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7cf30886ea410e837fac0e030c5965d3"> 4253</a></span><span class="preprocessor">#define PHY_CP0_UNDERFLOW_MIPI_PHY_MIPI_PHY10_ADDR   0x33AU </span><span class="comment">// PHY copy 0 FIFO underflow flag (sticky)  </span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08581b62c4d2df38e454715991a353b8"> 4254</a></span><span class="preprocessor">#define PHY_CP0_UNDERFLOW_MIPI_PHY_MIPI_PHY10_MASK   0x01U</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6ca6f5a75f027737c4b4013223a5e8c"> 4255</a></span><span class="preprocessor">#define PHY_CP0_UNDERFLOW_MIPI_PHY_MIPI_PHY10_POS    0U</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span> </div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ae71fed513f116dd906db5501d293ba"> 4257</a></span><span class="preprocessor">#define PHY_CP0_SRC_MIPI_PHY_MIPI_PHY10_ADDR     0x33AU </span><span class="comment">// MIPI PHY copy 0 source. See phy_cp0 for ... </span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abcb3465ae3612da7fdd69cfe4f6b033f"> 4258</a></span><span class="preprocessor">#define PHY_CP0_SRC_MIPI_PHY_MIPI_PHY10_MASK     0xC0U</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d643130e012c2fab7d87fe97cd73cf4"> 4259</a></span><span class="preprocessor">#define PHY_CP0_SRC_MIPI_PHY_MIPI_PHY10_POS      6U</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span> </div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e5cacc1cb98e45538196a7bb499646f"> 4261</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY11_ADDR         0x33BU</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad02bd7e4bd6767869dbd9babddd4c74f"> 4262</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY11_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span> </div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3643c36381313701a68cb5729ceb9b89"> 4264</a></span><span class="preprocessor">#define PHY_CP1_OVERFLOW_MIPI_PHY_MIPI_PHY11_ADDR    0x33BU </span><span class="comment">// PHY copy 1 FIFO overflow flag (sticky)  </span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a180e4069f3692bffb5162e6f4f228aea"> 4265</a></span><span class="preprocessor">#define PHY_CP1_OVERFLOW_MIPI_PHY_MIPI_PHY11_MASK    0x01U</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a27564c4f0bb8587e4b37e53048f7cb"> 4266</a></span><span class="preprocessor">#define PHY_CP1_OVERFLOW_MIPI_PHY_MIPI_PHY11_POS     0U</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span> </div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ba8e68b9e6a4727b188a8cdcb07d24b"> 4268</a></span><span class="preprocessor">#define PHY_CP1_DST_MIPI_PHY_MIPI_PHY11_ADDR     0x33BU </span><span class="comment">// MIPI PHY copy 1 destination. See phy_cp1... </span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af89c3d0e9795b31d15aa0cc2a29448df"> 4269</a></span><span class="preprocessor">#define PHY_CP1_DST_MIPI_PHY_MIPI_PHY11_MASK     0xC0U</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a805bc83f4279c126e1267a954a4a36"> 4270</a></span><span class="preprocessor">#define PHY_CP1_DST_MIPI_PHY_MIPI_PHY11_POS      6U</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span> </div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3ab864f5de504e8c5f30ab059b3f57f"> 4272</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY12_ADDR         0x33CU</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1961e6c524fac83d007bc1bd2880b140"> 4273</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY12_DEFAULT      0x02U</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span> </div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85224ee01696a1b921f45a2a8df3f9e5"> 4275</a></span><span class="preprocessor">#define PHY_CP1_UNDERFLOW_MIPI_PHY_MIPI_PHY12_ADDR   0x33CU </span><span class="comment">// PHY copy 1 FIFO underflow flag (sticky)  </span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79a52c8a44b28f9a9e36196c17faaf13"> 4276</a></span><span class="preprocessor">#define PHY_CP1_UNDERFLOW_MIPI_PHY_MIPI_PHY12_MASK   0x01U</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a921b530bd78bf09a32fb000052411286"> 4277</a></span><span class="preprocessor">#define PHY_CP1_UNDERFLOW_MIPI_PHY_MIPI_PHY12_POS    0U</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span> </div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa14895f7dd77d3e5681074016722073f"> 4279</a></span><span class="preprocessor">#define PHY_CP1_SRC_MIPI_PHY_MIPI_PHY12_ADDR     0x33CU </span><span class="comment">// MIPI PHY copy 1 source. See phy_cp1 for ... </span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51c6158b0e72bea3d7d99c3abf6b2d47"> 4280</a></span><span class="preprocessor">#define PHY_CP1_SRC_MIPI_PHY_MIPI_PHY12_MASK     0xC0U</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a000c4652eaec1e2e66b9ab7b3b9ef96e"> 4281</a></span><span class="preprocessor">#define PHY_CP1_SRC_MIPI_PHY_MIPI_PHY12_POS      6U</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span> </div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41c2e1a254e1a3fa51747ee631617487"> 4283</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY13_ADDR         0x33DU</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99e8b9ec4322ba1cc13ac4255f8d76d2"> 4284</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span> </div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2cf11e6093531e8b274cf674482432b"> 4286</a></span><span class="preprocessor">#define T_T3_PREBEGIN_MIPI_PHY_MIPI_PHY13_ADDR   0x33DU </span><span class="comment">// CPHY prebegin phase of the preamble (t3_... </span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d6eeae359675ae8ca6b0e0ba0033d3d"> 4287</a></span><span class="preprocessor">#define T_T3_PREBEGIN_MIPI_PHY_MIPI_PHY13_MASK   0x3FU</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af036e0baad74022b18c128874f555d71"> 4288</a></span><span class="preprocessor">#define T_T3_PREBEGIN_MIPI_PHY_MIPI_PHY13_POS    0U</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span> </div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e84d03826f62e02f4ba7a8503103ad1"> 4290</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY14_ADDR         0x33EU</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9471e7cc5931545c81ca52bb7169e6b"> 4291</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY14_DEFAULT      0x11U</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span> </div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe0fa4c03301b3b64269924e894295c3"> 4293</a></span><span class="preprocessor">#define T_T3_PREP_MIPI_PHY_MIPI_PHY14_ADDR   0x33EU </span><span class="comment">// CPHY Ths_prepare timing  </span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bf16c5c3bbff26b3c8d97aeacb500c0"> 4294</a></span><span class="preprocessor">#define T_T3_PREP_MIPI_PHY_MIPI_PHY14_MASK   0x03U</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9dc2dacf4fe585882f5b538c6a3613c6"> 4295</a></span><span class="preprocessor">#define T_T3_PREP_MIPI_PHY_MIPI_PHY14_POS    0U</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span> </div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afae130fc9728b1abd2073127a88522cc"> 4297</a></span><span class="preprocessor">#define T_T3_POST_MIPI_PHY_MIPI_PHY14_ADDR   0x33EU </span><span class="comment">// CPHY post length after HS data = (t3_pos... </span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6adcb83d94018902473370bd6c6cfdd0"> 4298</a></span><span class="preprocessor">#define T_T3_POST_MIPI_PHY_MIPI_PHY14_MASK   0x7CU</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32a73ced79ed4a4b29a7785052e62100"> 4299</a></span><span class="preprocessor">#define T_T3_POST_MIPI_PHY_MIPI_PHY14_POS    2U</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span> </div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bc4ac896ecf74e69b67f3e2799658ed"> 4301</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY15_ADDR         0x33FU</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d25412b94bfa7410f0d3cac848d3130"> 4302</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY15_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span> </div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aace469319a55ba9e0d6a536f3e4b3c2f"> 4304</a></span><span class="preprocessor">#define RST_MIPITX_LOC_MIPI_PHY_MIPI_PHY15_ADDR      0x33FU </span><span class="comment">// Active high reset to MIPI controller  </span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3e63f4d3ab779ac595c892f933952bf"> 4305</a></span><span class="preprocessor">#define RST_MIPITX_LOC_MIPI_PHY_MIPI_PHY15_MASK      0x0FU</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48fb4c4dade46e47c244f47c827ca8c5"> 4306</a></span><span class="preprocessor">#define RST_MIPITX_LOC_MIPI_PHY_MIPI_PHY15_POS       0U</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span> </div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4bb0b0bd4aa17abf11fcec85f7e39a9"> 4308</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY16_ADDR         0x340U</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99133a81ff06969c0c2518e97aa51fa8"> 4309</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY16_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span> </div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63cfe47062f92d860155ac442f1f17c1"> 4311</a></span><span class="preprocessor">#define VID_OVERFLOW_OEN_MIPI_PHY_MIPI_PHY16_ADDR    0x340U </span><span class="comment">// Enable reporting of video pipe overflow ... </span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b0a326b68f7f6c0a109163875f16d32"> 4312</a></span><span class="preprocessor">#define VID_OVERFLOW_OEN_MIPI_PHY_MIPI_PHY16_MASK    0x01U</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90307aa23af3fc072bcab83da84e8da7"> 4313</a></span><span class="preprocessor">#define VID_OVERFLOW_OEN_MIPI_PHY_MIPI_PHY16_POS     0U</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span> </div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aefc3474723a9deac04e1f4b4f462eef7"> 4315</a></span><span class="preprocessor">#define TUN_ECC_CORR_ERR_OEN_MIPI_PHY_MIPI_PHY16_ADDR    0x340U </span><span class="comment">// For tunneling mode, enable reporting at ... </span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add4e1a9cd8b3f6bd2bd7919a9ed39f4c"> 4316</a></span><span class="preprocessor">#define TUN_ECC_CORR_ERR_OEN_MIPI_PHY_MIPI_PHY16_MASK    0x08U</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab079136fe975ebfbc32496f160506c93"> 4317</a></span><span class="preprocessor">#define TUN_ECC_CORR_ERR_OEN_MIPI_PHY_MIPI_PHY16_POS     3U</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span> </div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab821b52ee68f1e40b3bea63fcf3d73fa"> 4319</a></span><span class="preprocessor">#define TUN_ECC_UNCORR_ERR_OEN_MIPI_PHY_MIPI_PHY16_ADDR      0x340U </span><span class="comment">// For tunneling mode, enable reporting at ... </span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3f33a69f37980fc3fd98f4aa2ec34bc"> 4320</a></span><span class="preprocessor">#define TUN_ECC_UNCORR_ERR_OEN_MIPI_PHY_MIPI_PHY16_MASK      0x10U</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33046da872767879e30f77b8e657ed5b"> 4321</a></span><span class="preprocessor">#define TUN_ECC_UNCORR_ERR_OEN_MIPI_PHY_MIPI_PHY16_POS       4U</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span> </div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70747fd829a8b3f0e039dba078b604bd"> 4323</a></span><span class="preprocessor">#define TUN_DATA_CRC_ERR_OEN_MIPI_PHY_MIPI_PHY16_ADDR    0x340U </span><span class="comment">// For tunneling mode, enable reporting at ... </span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cc47e6fcc5cb2269768d2f4945220f9"> 4324</a></span><span class="preprocessor">#define TUN_DATA_CRC_ERR_OEN_MIPI_PHY_MIPI_PHY16_MASK    0x20U</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ad84ea21ce292503f560b73da5670e6"> 4325</a></span><span class="preprocessor">#define TUN_DATA_CRC_ERR_OEN_MIPI_PHY_MIPI_PHY16_POS     5U</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span> </div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09682bb03ddfeb1d8763bf2c547d5da9"> 4327</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY17_ADDR         0x341U</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa420b19c7b9d77a6e2f9914bb944e925"> 4328</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY17_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span> </div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff0c86fd9258a4cae9089675fa6213e3"> 4330</a></span><span class="preprocessor">#define VID_OVERFLOW_FLAG_MIPI_PHY_MIPI_PHY17_ADDR   0x341U </span><span class="comment">// Combined error status of all video pipe ... </span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb458439fc258b4bf1530dd651b23875"> 4331</a></span><span class="preprocessor">#define VID_OVERFLOW_FLAG_MIPI_PHY_MIPI_PHY17_MASK   0x01U</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6178b91e096f87014637a1a3f54e45c6"> 4332</a></span><span class="preprocessor">#define VID_OVERFLOW_FLAG_MIPI_PHY_MIPI_PHY17_POS    0U</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span> </div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd12e487c043437d783cfd807a9d844e"> 4334</a></span><span class="preprocessor">#define TUN_ECC_CORR_ERR_MIPI_PHY_MIPI_PHY17_ADDR    0x341U </span><span class="comment">// For tunneling mode, correctable errors o... </span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6689b82a3a544feee3cfe53d55a595d"> 4335</a></span><span class="preprocessor">#define TUN_ECC_CORR_ERR_MIPI_PHY_MIPI_PHY17_MASK    0x08U</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9688c509a7962455c85f430819a75b6"> 4336</a></span><span class="preprocessor">#define TUN_ECC_CORR_ERR_MIPI_PHY_MIPI_PHY17_POS     3U</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span> </div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ca0d64699b66ab8f1da8ce9341e623c"> 4338</a></span><span class="preprocessor">#define TUN_ECC_UNCORR_ERR_MIPI_PHY_MIPI_PHY17_ADDR      0x341U </span><span class="comment">// For tunneling mode, uncorrectable errors... </span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cdfc5a11c668cd589f54548d99d3c29"> 4339</a></span><span class="preprocessor">#define TUN_ECC_UNCORR_ERR_MIPI_PHY_MIPI_PHY17_MASK      0x10U</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2083529ea4d0752bd593d4d33c44584"> 4340</a></span><span class="preprocessor">#define TUN_ECC_UNCORR_ERR_MIPI_PHY_MIPI_PHY17_POS       4U</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span> </div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a642eaaf906ede23781b00af4850a15a5"> 4342</a></span><span class="preprocessor">#define TUN_DATA_CRC_ERR_MIPI_PHY_MIPI_PHY17_ADDR    0x341U </span><span class="comment">// For tunneling mode, DPHY/CPHY data CRC e... </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb67fffe2686c08afbb06a15a4dd75a1"> 4343</a></span><span class="preprocessor">#define TUN_DATA_CRC_ERR_MIPI_PHY_MIPI_PHY17_MASK    0x20U</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d8552ac1102ae655830c144267f7bf6"> 4344</a></span><span class="preprocessor">#define TUN_DATA_CRC_ERR_MIPI_PHY_MIPI_PHY17_POS     5U</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span> </div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a093707211dbef4ad023e69348e31ca30"> 4346</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY18_ADDR         0x342U</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b9e90c462b145f96dff4d0f854b6f69"> 4347</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY18_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span> </div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e6fffc22de1f4c198c4aa0d78d90724"> 4349</a></span><span class="preprocessor">#define CSI2_TX1_PKT_CNT_MIPI_PHY_MIPI_PHY18_ADDR    0x342U </span><span class="comment">// Packet Count of CSI2 Controller 1.  </span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c853704cd93db2cda650424d93bbbd3"> 4350</a></span><span class="preprocessor">#define CSI2_TX1_PKT_CNT_MIPI_PHY_MIPI_PHY18_MASK    0x0FU</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae9d20f0c4d1497b61d6c438aabd0284"> 4351</a></span><span class="preprocessor">#define CSI2_TX1_PKT_CNT_MIPI_PHY_MIPI_PHY18_POS     0U</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span> </div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12a588679292744562dde1652e04d4d0"> 4353</a></span><span class="preprocessor">#define CSI2_TX2_PKT_CNT_MIPI_PHY_MIPI_PHY18_ADDR    0x342U </span><span class="comment">// Packet Count of CSI2 Controller 2.  </span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88ecdf873b7cd6c07836396e0342fac6"> 4354</a></span><span class="preprocessor">#define CSI2_TX2_PKT_CNT_MIPI_PHY_MIPI_PHY18_MASK    0xF0U</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ecfa73146120cb9cdfb4b30882abf9e"> 4355</a></span><span class="preprocessor">#define CSI2_TX2_PKT_CNT_MIPI_PHY_MIPI_PHY18_POS     4U</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span> </div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48f5868be957b64bd7da537574ab408e"> 4357</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY19_ADDR         0x343U</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a829533211c7e5b0ebc8720ea7f10cf0c"> 4358</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY19_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span> </div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72911cad79edce202632b7130b7bf9e3"> 4360</a></span><span class="preprocessor">#define CSI2_DUP1_PKT_CNT_MIPI_PHY_MIPI_PHY19_ADDR   0x343U </span><span class="comment">// Packet Count of CSI2 Duplication 1.  </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af8e708145099d3e458065813ccc16e26"> 4361</a></span><span class="preprocessor">#define CSI2_DUP1_PKT_CNT_MIPI_PHY_MIPI_PHY19_MASK   0x0FU</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34ae547f0dddf4f2e043d285d0c4dc6a"> 4362</a></span><span class="preprocessor">#define CSI2_DUP1_PKT_CNT_MIPI_PHY_MIPI_PHY19_POS    0U</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span> </div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1676bd4fe1aa0c061aae8def027e3ef7"> 4364</a></span><span class="preprocessor">#define CSI2_DUP2_PKT_CNT_MIPI_PHY_MIPI_PHY19_ADDR   0x343U </span><span class="comment">// Packet Count of CSI2 Duplication 2.  </span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2af0c88b53499f92703884430d8b9c5"> 4365</a></span><span class="preprocessor">#define CSI2_DUP2_PKT_CNT_MIPI_PHY_MIPI_PHY19_MASK   0xF0U</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78d4aff6bd616dbbe85751d501024d01"> 4366</a></span><span class="preprocessor">#define CSI2_DUP2_PKT_CNT_MIPI_PHY_MIPI_PHY19_POS    4U</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span> </div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a059a35e144c022e83c8803056d498261"> 4368</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY20_ADDR         0x344U</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2aea905e0e0b7d42354d2eb2abcc1f50"> 4369</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY20_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span> </div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e9180c0846d592fcecfa77b4cc7b1c9"> 4371</a></span><span class="preprocessor">#define PHY0_PKT_CNT_MIPI_PHY_MIPI_PHY20_ADDR    0x344U </span><span class="comment">// Packet Count of MIPI PHY0.  </span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a863d3d6d5dc7428daa17d7d87437bda1"> 4372</a></span><span class="preprocessor">#define PHY0_PKT_CNT_MIPI_PHY_MIPI_PHY20_MASK    0x0FU</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add4b6e502179938d4d46a7a7ad68b805"> 4373</a></span><span class="preprocessor">#define PHY0_PKT_CNT_MIPI_PHY_MIPI_PHY20_POS     0U</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span> </div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f27173b45429c6ecd4bec2c69253c78"> 4375</a></span><span class="preprocessor">#define PHY1_PKT_CNT_MIPI_PHY_MIPI_PHY20_ADDR    0x344U </span><span class="comment">// Packet Count of MIPI PHY1.  </span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba10e3d065baa22ff88a754af7cad589"> 4376</a></span><span class="preprocessor">#define PHY1_PKT_CNT_MIPI_PHY_MIPI_PHY20_MASK    0xF0U</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62784c6e96ac391466e41dddca99b92f"> 4377</a></span><span class="preprocessor">#define PHY1_PKT_CNT_MIPI_PHY_MIPI_PHY20_POS     4U</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span> </div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36d373cb74552a6a49767053eda096dc"> 4379</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY21_ADDR         0x345U</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7044c939ca45fc3cddfcc35222bc0ef3"> 4380</a></span><span class="preprocessor">#define MIPI_PHY_MIPI_PHY21_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span> </div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a425f54d805b5afff77d7bf6087ee2968"> 4382</a></span><span class="preprocessor">#define PHY2_PKT_CNT_MIPI_PHY_MIPI_PHY21_ADDR    0x345U </span><span class="comment">// Packet Count of MIPI PHY2.  </span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a150031ae309abc465a9bdd070de66f68"> 4383</a></span><span class="preprocessor">#define PHY2_PKT_CNT_MIPI_PHY_MIPI_PHY21_MASK    0x0FU</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2c4ce51de7fd785a46e64c8dd0f2c97"> 4384</a></span><span class="preprocessor">#define PHY2_PKT_CNT_MIPI_PHY_MIPI_PHY21_POS     0U</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span> </div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b80b48c768925b27086deed58d4f00b"> 4386</a></span><span class="preprocessor">#define PHY3_PKT_CNT_MIPI_PHY_MIPI_PHY21_ADDR    0x345U </span><span class="comment">// Packet Count of MIPI PHY3.  </span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a543ae76c0fb8522abc10a74e9a8ebd1b"> 4387</a></span><span class="preprocessor">#define PHY3_PKT_CNT_MIPI_PHY_MIPI_PHY21_MASK    0xF0U</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79ae89b8ef10e83dce2fdf8fc0442afa"> 4388</a></span><span class="preprocessor">#define PHY3_PKT_CNT_MIPI_PHY_MIPI_PHY21_POS     4U</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span> </div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aab406b45d72c2f48e6039177774320c0"> 4390</a></span><span class="preprocessor">#define FSYNC_FSYNC_0_ADDR       0x3E0U</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad97d92d755abbea698262e03b44ee899"> 4391</a></span><span class="preprocessor">#define FSYNC_FSYNC_0_DEFAULT    0x0EU</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span> </div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f53ece4d0f5451c9e9602f313e36fbe"> 4393</a></span><span class="preprocessor">#define FSYNC_METH_FSYNC_FSYNC_0_ADDR    0x3E0U </span><span class="comment">// Frame Synchronization Method  </span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82da385777a178835175683dd3da5cd7"> 4394</a></span><span class="preprocessor">#define FSYNC_METH_FSYNC_FSYNC_0_MASK    0x03U</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6508a22cdc8ac398e2517ca44b82cb51"> 4395</a></span><span class="preprocessor">#define FSYNC_METH_FSYNC_FSYNC_0_POS     0U</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span> </div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a094553e1ca7901d9c9dd93dc32276042"> 4397</a></span><span class="preprocessor">#define FSYNC_MODE_FSYNC_FSYNC_0_ADDR    0x3E0U </span><span class="comment">// Frame Synchronization Mode  </span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9d901ba97c55a85fd82a4d7c5882908"> 4398</a></span><span class="preprocessor">#define FSYNC_MODE_FSYNC_FSYNC_0_MASK    0x0CU</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a568a4e4f5e92eb819934195c26358e3b"> 4399</a></span><span class="preprocessor">#define FSYNC_MODE_FSYNC_FSYNC_0_POS     2U</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span> </div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ab1d29aa546876ea0c70c070bf03c3c"> 4401</a></span><span class="preprocessor">#define EN_VS_GEN_FSYNC_FSYNC_0_ADDR     0x3E0U </span><span class="comment">// When enabled, VS is generated internally... </span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aafa3f586bee024a85d03fd8b2aeb54ff"> 4402</a></span><span class="preprocessor">#define EN_VS_GEN_FSYNC_FSYNC_0_MASK     0x10U</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1def6e9e35735336ba47b2902a78805"> 4403</a></span><span class="preprocessor">#define EN_VS_GEN_FSYNC_FSYNC_0_POS      4U</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span> </div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ba29c7e31b1b6de0b48097396d956ad"> 4405</a></span><span class="preprocessor">#define FSYNC_OUT_PIN_FSYNC_FSYNC_0_ADDR     0x3E0U </span><span class="comment">// Select pin to output frame sync signal  </span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf3bf32245b291de147c7b53b8a74a32"> 4406</a></span><span class="preprocessor">#define FSYNC_OUT_PIN_FSYNC_FSYNC_0_MASK     0x20U</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96e244b028a687429978de47f37f1dc4"> 4407</a></span><span class="preprocessor">#define FSYNC_OUT_PIN_FSYNC_FSYNC_0_POS      5U</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span> </div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb8cc49b7cd9f861e22e16273c5e70cb"> 4409</a></span><span class="preprocessor">#define EN_OFLOW_RST_FS_FSYNC_FSYNC_0_ADDR   0x3E0U </span><span class="comment">// When enabled, memory overflow resets fra... </span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79d734624e58c4eb20a073836bdd4ad1"> 4410</a></span><span class="preprocessor">#define EN_OFLOW_RST_FS_FSYNC_FSYNC_0_MASK   0x80U</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af367be00d13c78bd4577c72a6ba6c5a5"> 4411</a></span><span class="preprocessor">#define EN_OFLOW_RST_FS_FSYNC_FSYNC_0_POS    7U</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span> </div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b6514a094a90a37e973c00378bdee8e"> 4413</a></span><span class="preprocessor">#define FSYNC_FSYNC_1_ADDR       0x3E1U</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3935bb163de0f163b56514247ee8b93e"> 4414</a></span><span class="preprocessor">#define FSYNC_FSYNC_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span> </div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a887a610a44b2347968cd59780fe0802d"> 4416</a></span><span class="preprocessor">#define FSYNC_PER_DIV_FSYNC_FSYNC_1_ADDR     0x3E1U </span><span class="comment">// Frame sync transmission period in terms ... </span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07ba91b52e0b503ea2c2e0d5aacc9fad"> 4417</a></span><span class="preprocessor">#define FSYNC_PER_DIV_FSYNC_FSYNC_1_MASK     0x0FU</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaecf1cdbbe515837dc86a83315375947"> 4418</a></span><span class="preprocessor">#define FSYNC_PER_DIV_FSYNC_FSYNC_1_POS      0U</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span> </div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d189bc43ace0a1418531506d67f69cb"> 4420</a></span><span class="preprocessor">#define FSYNC_FSYNC_2_ADDR       0x3E2U</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31c0d1ae20aeb7bf9194c579ad48df7b"> 4421</a></span><span class="preprocessor">#define FSYNC_FSYNC_2_DEFAULT    0x81U</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span> </div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26d7bfbeca88988ec51d957b291b3b84"> 4423</a></span><span class="preprocessor">#define K_VAL_FSYNC_FSYNC_2_ADDR     0x3E2U </span><span class="comment">// Desired frame sync margin (microseconds,... </span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad5d7784ffda5567084a045a38dcc4b0"> 4424</a></span><span class="preprocessor">#define K_VAL_FSYNC_FSYNC_2_MASK     0x0FU</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add76e9e4bc34726c33d2c3a54c6f3116"> 4425</a></span><span class="preprocessor">#define K_VAL_FSYNC_FSYNC_2_POS      0U</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span> </div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a56b4aa409e8a2575052827d91d538fb9"> 4427</a></span><span class="preprocessor">#define K_VAL_SIGN_FSYNC_FSYNC_2_ADDR    0x3E2U </span><span class="comment">// Sign bit of K_VAL  </span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f486459405953f80ba42aa0fd153b9a"> 4428</a></span><span class="preprocessor">#define K_VAL_SIGN_FSYNC_FSYNC_2_MASK    0x10U</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65e09da1fda2897b82c1a2c4ac2fdee9"> 4429</a></span><span class="preprocessor">#define K_VAL_SIGN_FSYNC_FSYNC_2_POS     4U</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span> </div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8cc8c183fa495d474b9a1f0fd8292686"> 4431</a></span><span class="preprocessor">#define MST_LINK_SEL_FSYNC_FSYNC_2_ADDR      0x3E2U </span><span class="comment">// Main link select for frame sync generati... </span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9186c244fffafd9d65bd4ef036f5d04f"> 4432</a></span><span class="preprocessor">#define MST_LINK_SEL_FSYNC_FSYNC_2_MASK      0xE0U</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba55e2839c879748a8f3945052714fc5"> 4433</a></span><span class="preprocessor">#define MST_LINK_SEL_FSYNC_FSYNC_2_POS       5U</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span> </div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaa0e67b4ac06c0d7c4a96f744a01fc5"> 4435</a></span><span class="preprocessor">#define FSYNC_FSYNC_3_ADDR       0x3E3U</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f202732579a6b14a3a8221b54df5bef"> 4436</a></span><span class="preprocessor">#define FSYNC_FSYNC_3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span> </div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee43398694314e158496b4701b6ca4f2"> 4438</a></span><span class="preprocessor">#define P_VAL_L_FSYNC_FSYNC_3_ADDR   0x3E3U </span><span class="comment">// Low byte of desired frame sync margin in... </span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89f59012fc173521f3d5047dd6b87f06"> 4439</a></span><span class="preprocessor">#define P_VAL_L_FSYNC_FSYNC_3_MASK   0xFFU</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa45831e4ffbd37ccf07712b4b5303d7"> 4440</a></span><span class="preprocessor">#define P_VAL_L_FSYNC_FSYNC_3_POS    0U</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span> </div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82d27a9d090ae41b9c684c73629a7a43"> 4442</a></span><span class="preprocessor">#define FSYNC_FSYNC_4_ADDR       0x3E4U</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9ba705ef245c4fd169fa093db4c8eee"> 4443</a></span><span class="preprocessor">#define FSYNC_FSYNC_4_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span> </div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6879399ab64f17448bd775980dafad93"> 4445</a></span><span class="preprocessor">#define P_VAL_H_FSYNC_FSYNC_4_ADDR   0x3E4U </span><span class="comment">// High bits of desired frame sync margin i... </span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb251bb5943954b8ab63855138327cb8"> 4446</a></span><span class="preprocessor">#define P_VAL_H_FSYNC_FSYNC_4_MASK   0x1FU</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af86986d97d9b409a8703627ba7bdb97d"> 4447</a></span><span class="preprocessor">#define P_VAL_H_FSYNC_FSYNC_4_POS    0U</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span> </div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f7bf13c3eeb4418c4a1ce6a73f05f49"> 4449</a></span><span class="preprocessor">#define P_VAL_SIGN_FSYNC_FSYNC_4_ADDR    0x3E4U </span><span class="comment">// Sign bit of P_VAL  </span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9967daee1e435ead64b5f5a748cec96"> 4450</a></span><span class="preprocessor">#define P_VAL_SIGN_FSYNC_FSYNC_4_MASK    0x20U</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab897f02e1f223482814d95705e72c1f9"> 4451</a></span><span class="preprocessor">#define P_VAL_SIGN_FSYNC_FSYNC_4_POS     5U</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span> </div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a589051cd34a028bb3f25e82b7a6d4b03"> 4453</a></span><span class="preprocessor">#define FSYNC_FSYNC_5_ADDR       0x3E5U</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a948bf2c0b8a7f22b8469462c659a2fe0"> 4454</a></span><span class="preprocessor">#define FSYNC_FSYNC_5_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span> </div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a4b4114a0a3a76b361570df50e61cf2"> 4456</a></span><span class="preprocessor">#define FSYNC_PERIOD_L_FSYNC_FSYNC_5_ADDR    0x3E5U </span><span class="comment">// Low byte of frame sync period in terms o... </span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49d57781fbd0bc3f1556dcf8d2af0008"> 4457</a></span><span class="preprocessor">#define FSYNC_PERIOD_L_FSYNC_FSYNC_5_MASK    0xFFU</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72ea6ea1520c1a1a494f5dc69db26269"> 4458</a></span><span class="preprocessor">#define FSYNC_PERIOD_L_FSYNC_FSYNC_5_POS     0U</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span> </div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3003f193107e58fb197cfbe1c79c649e"> 4460</a></span><span class="preprocessor">#define FSYNC_FSYNC_6_ADDR       0x3E6U</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a702078dca72595eadf39fa00801d37ec"> 4461</a></span><span class="preprocessor">#define FSYNC_FSYNC_6_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span> </div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a445dfc659052d05d25535217de5480a9"> 4463</a></span><span class="preprocessor">#define FSYNC_PERIOD_M_FSYNC_FSYNC_6_ADDR    0x3E6U </span><span class="comment">// Middle byte of frame sync period in term... </span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afffe4be84033520621987c16c86383d0"> 4464</a></span><span class="preprocessor">#define FSYNC_PERIOD_M_FSYNC_FSYNC_6_MASK    0xFFU</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3065aed164e62074ebf67d414999880e"> 4465</a></span><span class="preprocessor">#define FSYNC_PERIOD_M_FSYNC_FSYNC_6_POS     0U</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span> </div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b53148bf441a73aa58e7672eda8c8ae"> 4467</a></span><span class="preprocessor">#define FSYNC_FSYNC_7_ADDR       0x3E7U</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2df8ad350be8e0f9b8917c455165bc25"> 4468</a></span><span class="preprocessor">#define FSYNC_FSYNC_7_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span> </div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54e3eeda0a418812aa79a9ab88c32f6b"> 4470</a></span><span class="preprocessor">#define FSYNC_PERIOD_H_FSYNC_FSYNC_7_ADDR    0x3E7U </span><span class="comment">// High byte of frame sync period in terms ... </span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b686052321ce62fb2faebbc327a07f2"> 4471</a></span><span class="preprocessor">#define FSYNC_PERIOD_H_FSYNC_FSYNC_7_MASK    0xFFU</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bddd5e3b6dadab0b2a762b56b2cb192"> 4472</a></span><span class="preprocessor">#define FSYNC_PERIOD_H_FSYNC_FSYNC_7_POS     0U</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span> </div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a082615b5dbcae77aa5af14b48c49d15f"> 4474</a></span><span class="preprocessor">#define FSYNC_FSYNC_8_ADDR       0x3E8U</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affdf673a8d73f91bffd6191292f7066a"> 4475</a></span><span class="preprocessor">#define FSYNC_FSYNC_8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span> </div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afec1434f1a4263392ced940652781987"> 4477</a></span><span class="preprocessor">#define FRM_DIFF_ERR_THR_L_FSYNC_FSYNC_8_ADDR    0x3E8U </span><span class="comment">// Low byte of the error threshold for diff... </span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7f152f4bf591fff58bf484b95705d43"> 4478</a></span><span class="preprocessor">#define FRM_DIFF_ERR_THR_L_FSYNC_FSYNC_8_MASK    0xFFU</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade7d9d5cc7aee90bc450d1aa11f68ba8"> 4479</a></span><span class="preprocessor">#define FRM_DIFF_ERR_THR_L_FSYNC_FSYNC_8_POS     0U</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span> </div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7780fa8b3c6e72e3832f6f5fbed075cb"> 4481</a></span><span class="preprocessor">#define FSYNC_FSYNC_9_ADDR       0x3E9U</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad345bb869056bbaa38b995f560c98962"> 4482</a></span><span class="preprocessor">#define FSYNC_FSYNC_9_DEFAULT    0x0FU</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span> </div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a883b8e013c73876b4a1b6b1be1ce0ddd"> 4484</a></span><span class="preprocessor">#define FRM_DIFF_ERR_THR_H_FSYNC_FSYNC_9_ADDR    0x3E9U </span><span class="comment">// High bits of the error threshold for dif... </span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ea02d8f20db553416a875a7d138ee8c"> 4485</a></span><span class="preprocessor">#define FRM_DIFF_ERR_THR_H_FSYNC_FSYNC_9_MASK    0x1FU</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6082b7a15f2e04a837130cab2773558"> 4486</a></span><span class="preprocessor">#define FRM_DIFF_ERR_THR_H_FSYNC_FSYNC_9_POS     0U</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span> </div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a75cc232a51f23789892079c43614ab"> 4488</a></span><span class="preprocessor">#define FSYNC_FSYNC_10_ADDR      0x3EAU</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0c7bed8870b73cf31fe13c19d5a9c32"> 4489</a></span><span class="preprocessor">#define FSYNC_FSYNC_10_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span> </div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bfa7af9b3f59d938f7858aa5f8b8a5b"> 4491</a></span><span class="preprocessor">#define OVLP_WINDOW_L_FSYNC_FSYNC_10_ADDR    0x3EAU </span><span class="comment">// Low byte of the overlap window value in ... </span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae665492fe4b928b68715a479826397af"> 4492</a></span><span class="preprocessor">#define OVLP_WINDOW_L_FSYNC_FSYNC_10_MASK    0xFFU</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a344cbd58b4e12255c21ff8dcf3399f43"> 4493</a></span><span class="preprocessor">#define OVLP_WINDOW_L_FSYNC_FSYNC_10_POS     0U</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span> </div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1157085a4fe20b5b8073d48ea3297817"> 4495</a></span><span class="preprocessor">#define FSYNC_FSYNC_11_ADDR      0x3EBU</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeba296749450e2e5a2b114f1b016302b"> 4496</a></span><span class="preprocessor">#define FSYNC_FSYNC_11_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span> </div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fca7dbf14cb81232cb1b6ef9d22d44b"> 4498</a></span><span class="preprocessor">#define OVLP_WINDOW_H_FSYNC_FSYNC_11_ADDR    0x3EBU </span><span class="comment">// Low byte of the overlap window value in ... </span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a226b6139b56fecef71ba578b34899b"> 4499</a></span><span class="preprocessor">#define OVLP_WINDOW_H_FSYNC_FSYNC_11_MASK    0x1FU</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a435260717dcf7da5b30a9a0df0fc4b4d"> 4500</a></span><span class="preprocessor">#define OVLP_WINDOW_H_FSYNC_FSYNC_11_POS     0U</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span> </div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca6fab372e4da0747f644df2819eb9a2"> 4502</a></span><span class="preprocessor">#define EN_FSIN_LAST_FSYNC_FSYNC_11_ADDR     0x3EBU </span><span class="comment">// FSIN position  </span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2723cd66f219df2653b4fc503e0c7a8"> 4503</a></span><span class="preprocessor">#define EN_FSIN_LAST_FSYNC_FSYNC_11_MASK     0x80U</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d4cd22867d962afe7a2ce8577fff399"> 4504</a></span><span class="preprocessor">#define EN_FSIN_LAST_FSYNC_FSYNC_11_POS      7U</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span> </div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a637b2dbcd1b60ce9f9e898f241f9cc4b"> 4506</a></span><span class="preprocessor">#define FSYNC_FSYNC_15_ADDR      0x3EFU</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a834409e58617d97528213fc6f99ae037"> 4507</a></span><span class="preprocessor">#define FSYNC_FSYNC_15_DEFAULT   0x96U</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span> </div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a831cacfc9f835513d01d0b7c61f90681"> 4509</a></span><span class="preprocessor">#define FS_EN_Y_FSYNC_FSYNC_15_ADDR      0x3EFU </span><span class="comment">// Include Video Pipe Y in frame-sync gener... </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a3b23c82db999b300e7c6faf737855a"> 4510</a></span><span class="preprocessor">#define FS_EN_Y_FSYNC_FSYNC_15_MASK      0x02U</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68a813e5de9cbe967474edb5d02d9b0a"> 4511</a></span><span class="preprocessor">#define FS_EN_Y_FSYNC_FSYNC_15_POS       1U</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span> </div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89b4bb900ca418d4b50cb4f06a0f958e"> 4513</a></span><span class="preprocessor">#define FS_EN_Z_FSYNC_FSYNC_15_ADDR      0x3EFU </span><span class="comment">// Include Video Pipe Z in frame-sync gener... </span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8770c87a603cd9c4aa7fddc9bbb7f374"> 4514</a></span><span class="preprocessor">#define FS_EN_Z_FSYNC_FSYNC_15_MASK      0x04U</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02e602e7cee545b00128d7c65f669f48"> 4515</a></span><span class="preprocessor">#define FS_EN_Z_FSYNC_FSYNC_15_POS       2U</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span> </div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0640cbe544c445d773f46fb53bf1da6f"> 4517</a></span><span class="preprocessor">#define AUTO_FS_LINKS_FSYNC_FSYNC_15_ADDR    0x3EFU </span><span class="comment">// Select how links are selected for frame ... </span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a2cc7ef89669bd40f3d0c9f54117fe2"> 4518</a></span><span class="preprocessor">#define AUTO_FS_LINKS_FSYNC_FSYNC_15_MASK    0x10U</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab972c529006d2052deec05f03556d718"> 4519</a></span><span class="preprocessor">#define AUTO_FS_LINKS_FSYNC_FSYNC_15_POS     4U</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span> </div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a461c3740f36fa996d1bdae81ef3a4d57"> 4521</a></span><span class="preprocessor">#define FS_USE_XTAL_FSYNC_FSYNC_15_ADDR      0x3EFU </span><span class="comment">// Use crystal oscillator clock for generat... </span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d5c5531fb39c3d82480e6a2c3b68783"> 4522</a></span><span class="preprocessor">#define FS_USE_XTAL_FSYNC_FSYNC_15_MASK      0x40U</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a518e86208762ab1b4bee62ffff26250f"> 4523</a></span><span class="preprocessor">#define FS_USE_XTAL_FSYNC_FSYNC_15_POS       6U</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span> </div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63fb7b7c567c90501c7df8e3391f8c27"> 4525</a></span><span class="preprocessor">#define FS_GPIO_TYPE_FSYNC_FSYNC_15_ADDR     0x3EFU </span><span class="comment">// Select the type of FSYNC signal to outpu... </span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a220e2ae94299bf12d923dfe5ddda1a3a"> 4526</a></span><span class="preprocessor">#define FS_GPIO_TYPE_FSYNC_FSYNC_15_MASK     0x80U</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2bcbbd5d7696242eae7fc7dde3ca123"> 4527</a></span><span class="preprocessor">#define FS_GPIO_TYPE_FSYNC_FSYNC_15_POS      7U</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span> </div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a973e6feecd4acc0cb323c8145da422"> 4529</a></span><span class="preprocessor">#define FSYNC_FSYNC_16_ADDR      0x3F0U</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab66ebf8980b0acaf494402b6bc122a0d"> 4530</a></span><span class="preprocessor">#define FSYNC_FSYNC_16_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span> </div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cdd07cf47761c5a11ead8b6ee7a168a"> 4532</a></span><span class="preprocessor">#define FSYNC_ERR_CNT_FSYNC_FSYNC_16_ADDR    0x3F0U </span><span class="comment">// Frame Sync Error Counter  </span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c022ad357ea57a70ba1849976490758"> 4533</a></span><span class="preprocessor">#define FSYNC_ERR_CNT_FSYNC_FSYNC_16_MASK    0xFFU</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40cfdb0727b7df763832c4ff1917eade"> 4534</a></span><span class="preprocessor">#define FSYNC_ERR_CNT_FSYNC_FSYNC_16_POS     0U</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span> </div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7cc34ca974ee879375b570eab705c91"> 4536</a></span><span class="preprocessor">#define FSYNC_FSYNC_17_ADDR      0x3F1U</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3d6bc25f79886d794830c4086c4b349"> 4537</a></span><span class="preprocessor">#define FSYNC_FSYNC_17_DEFAULT   0xF0U</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span> </div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae046403c6e29f69ed87dd6601666e24c"> 4539</a></span><span class="preprocessor">#define FSYNC_ERR_THR_FSYNC_FSYNC_17_ADDR    0x3F1U </span><span class="comment">// Frame Sync Error Threshold Reporting  </span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0368c49e1c34f11e874fe1ba92fb8824"> 4540</a></span><span class="preprocessor">#define FSYNC_ERR_THR_FSYNC_FSYNC_17_MASK    0x07U</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#accaefffe3968bb8d8fe9ae1c6457eb9c"> 4541</a></span><span class="preprocessor">#define FSYNC_ERR_THR_FSYNC_FSYNC_17_POS     0U</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span> </div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11c760a7a1e701a9c91a19d39f5251ba"> 4543</a></span><span class="preprocessor">#define FSYNC_TX_ID_FSYNC_FSYNC_17_ADDR      0x3F1U </span><span class="comment">// GPIO ID used for transmitting FSYNC sign... </span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5e42f5d7bd0dae47bd58d9f1d3e52d9"> 4544</a></span><span class="preprocessor">#define FSYNC_TX_ID_FSYNC_FSYNC_17_MASK      0xF8U</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7ff78656012b9099fd5420246b4e9ba"> 4545</a></span><span class="preprocessor">#define FSYNC_TX_ID_FSYNC_FSYNC_17_POS       3U</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span> </div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a6c0b4aaee216c2fa724b474f2dbb7d"> 4547</a></span><span class="preprocessor">#define FSYNC_FSYNC_18_ADDR      0x3F2U</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf6c6de3a9038405a9736237cf15bddf"> 4548</a></span><span class="preprocessor">#define FSYNC_FSYNC_18_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span> </div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5f5ee38fde456e794aa3355d0d282f88"> 4550</a></span><span class="preprocessor">#define CALC_FRM_LEN_L_FSYNC_FSYNC_18_ADDR   0x3F2U </span><span class="comment">// Low byte of calculated VS period (number... </span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a186939defe9bcedd128fbec7a6fbcbc8"> 4551</a></span><span class="preprocessor">#define CALC_FRM_LEN_L_FSYNC_FSYNC_18_MASK   0xFFU</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16048299a23be1d94d9da0f848fae823"> 4552</a></span><span class="preprocessor">#define CALC_FRM_LEN_L_FSYNC_FSYNC_18_POS    0U</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span> </div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3b9275d21fa24208740cb1f976079db"> 4554</a></span><span class="preprocessor">#define FSYNC_FSYNC_19_ADDR      0x3F3U</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26d28138dd620a9f4e1d33df7683a01d"> 4555</a></span><span class="preprocessor">#define FSYNC_FSYNC_19_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span> </div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a82a5272d4c35c4a267023f2d1f6543"> 4557</a></span><span class="preprocessor">#define CALC_FRM_LEN_M_FSYNC_FSYNC_19_ADDR   0x3F3U </span><span class="comment">// Middle byte of calculated VS period (num... </span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43650506b60cdfa3414dc7768a3d9138"> 4558</a></span><span class="preprocessor">#define CALC_FRM_LEN_M_FSYNC_FSYNC_19_MASK   0xFFU</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadd336a0fe0038f52c427925f034cc54"> 4559</a></span><span class="preprocessor">#define CALC_FRM_LEN_M_FSYNC_FSYNC_19_POS    0U</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span> </div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfd0e8cd651d87e2edd799bbb679aa37"> 4561</a></span><span class="preprocessor">#define FSYNC_FSYNC_20_ADDR      0x3F4U</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a456c41725738634220206b32801a0b73"> 4562</a></span><span class="preprocessor">#define FSYNC_FSYNC_20_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span> </div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee5ceab7f0ac919702752adc7d74ac0c"> 4564</a></span><span class="preprocessor">#define CALC_FRM_LEN_H_FSYNC_FSYNC_20_ADDR   0x3F4U </span><span class="comment">// High byte of calculated VS period (numbe... </span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25a1b6e009c358c81f919028fa54f6d3"> 4565</a></span><span class="preprocessor">#define CALC_FRM_LEN_H_FSYNC_FSYNC_20_MASK   0xFFU</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41c9659982a600f2f242f69d5594924b"> 4566</a></span><span class="preprocessor">#define CALC_FRM_LEN_H_FSYNC_FSYNC_20_POS    0U</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span> </div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8a70a480342e37217963759d0fccd68"> 4568</a></span><span class="preprocessor">#define FSYNC_FSYNC_21_ADDR      0x3F5U</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c84f9bae425755e005752d0d80ae870"> 4569</a></span><span class="preprocessor">#define FSYNC_FSYNC_21_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span> </div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54b2bf1685aab64121c51e88058cbbad"> 4571</a></span><span class="preprocessor">#define FRM_DIFF_L_FSYNC_FSYNC_21_ADDR   0x3F5U </span><span class="comment">// Low byte of the difference between the f... </span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00cea76a1ef5dfc4097ce7658dabcb9b"> 4572</a></span><span class="preprocessor">#define FRM_DIFF_L_FSYNC_FSYNC_21_MASK   0xFFU</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf22eb84ea0551a882f670db19a28b45"> 4573</a></span><span class="preprocessor">#define FRM_DIFF_L_FSYNC_FSYNC_21_POS    0U</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span> </div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3701cd0cc541f8451814fb13e1c89c9b"> 4575</a></span><span class="preprocessor">#define FSYNC_FSYNC_22_ADDR      0x3F6U</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23c5de9f3af009cf29c822d775f3bf9d"> 4576</a></span><span class="preprocessor">#define FSYNC_FSYNC_22_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span> </div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a882e581b9173afdaea7fc74dd547fb00"> 4578</a></span><span class="preprocessor">#define FRM_DIFF_H_FSYNC_FSYNC_22_ADDR   0x3F6U </span><span class="comment">// High bits of the difference between the ... </span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5900f7f1f365c400a53b11de1c8fc10e"> 4579</a></span><span class="preprocessor">#define FRM_DIFF_H_FSYNC_FSYNC_22_MASK   0x3FU</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3447b182c2fc91dbfeb8801dc3b487a9"> 4580</a></span><span class="preprocessor">#define FRM_DIFF_H_FSYNC_FSYNC_22_POS    0U</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span> </div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad619da4772dcce9818154459e25546a7"> 4582</a></span><span class="preprocessor">#define FSYNC_LOCKED_FSYNC_FSYNC_22_ADDR     0x3F6U </span><span class="comment">// Frame Synchronization Lock Flag  </span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0836485fccc45bf0d2e84b66c0674606"> 4583</a></span><span class="preprocessor">#define FSYNC_LOCKED_FSYNC_FSYNC_22_MASK     0x40U</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3338e9be25933708c56b8bd78f73367"> 4584</a></span><span class="preprocessor">#define FSYNC_LOCKED_FSYNC_FSYNC_22_POS      6U</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span> </div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e2c0bdc0c0f5c2c7065eb54fea0f685"> 4586</a></span><span class="preprocessor">#define FSYNC_LOSS_OF_LOCK_FSYNC_FSYNC_22_ADDR   0x3F6U </span><span class="comment">// Frame Synchronization Lost Lock Flag  </span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21a32ef416e611a12a20bed1cdf284f6"> 4587</a></span><span class="preprocessor">#define FSYNC_LOSS_OF_LOCK_FSYNC_FSYNC_22_MASK   0x80U</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0780130ebd25eaf764b3f110d271e02d"> 4588</a></span><span class="preprocessor">#define FSYNC_LOSS_OF_LOCK_FSYNC_FSYNC_22_POS    7U</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span> </div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58c6a6ebecb2569bec40a1b1d2f0784f"> 4590</a></span><span class="preprocessor">#define FSYNC_FSYNC_23_ADDR      0x3F7U</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdf7c9ad77fde717a2a126cb00eb8410"> 4591</a></span><span class="preprocessor">#define FSYNC_FSYNC_23_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span> </div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09568236f43c4ced01efe7868dc034ee"> 4593</a></span><span class="preprocessor">#define FSYNC_OVR_Y_FSYNC_FSYNC_23_ADDR      0x3F7U </span><span class="comment">// Override of video_lock_1 during internal... </span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdf05872d7d83a12690e583f55315cd3"> 4594</a></span><span class="preprocessor">#define FSYNC_OVR_Y_FSYNC_FSYNC_23_MASK      0x02U</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acafa363ee38df04c0aa916394384a8ec"> 4595</a></span><span class="preprocessor">#define FSYNC_OVR_Y_FSYNC_FSYNC_23_POS       1U</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span> </div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19a278bb5471b490815bf77010607e79"> 4597</a></span><span class="preprocessor">#define FSYNC_OVR_Z_FSYNC_FSYNC_23_ADDR      0x3F7U </span><span class="comment">// Override of video_lock_1 during internal... </span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46f9b6cfeae40f3f56921920e26dbb6d"> 4598</a></span><span class="preprocessor">#define FSYNC_OVR_Z_FSYNC_FSYNC_23_MASK      0x04U</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94dfe9a781e4602cbcc975d0e0e991a4"> 4599</a></span><span class="preprocessor">#define FSYNC_OVR_Z_FSYNC_FSYNC_23_POS       2U</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span> </div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa46fa8fcb4fa0e7eb2c755ec8a4c1420"> 4601</a></span><span class="preprocessor">#define EN_LINK_RESET_FSYNC_FSYNC_23_ADDR    0x3F7U </span><span class="comment">// Internal Frame Sync Reset Link Enable  </span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5a7ad550e7b60e02630210489e7e707"> 4602</a></span><span class="preprocessor">#define EN_LINK_RESET_FSYNC_FSYNC_23_MASK    0x40U</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10be6810129baa289a05e7cb482e25df"> 4603</a></span><span class="preprocessor">#define EN_LINK_RESET_FSYNC_FSYNC_23_POS     6U</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span> </div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28a5094e6f4ecb6e4051cc9d1ad0a9b3"> 4605</a></span><span class="preprocessor">#define EN_SYNC_COMP_FSYNC_FSYNC_23_ADDR     0x3F7U </span><span class="comment">// Bypass FSYNC sync complete term in CSI_O... </span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee5798b499b815dceb264a217bc1ceca"> 4606</a></span><span class="preprocessor">#define EN_SYNC_COMP_FSYNC_FSYNC_23_MASK     0x80U</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ef525245e6c4a78b3733336736d1aae"> 4607</a></span><span class="preprocessor">#define EN_SYNC_COMP_FSYNC_FSYNC_23_POS      7U</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span> </div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a343f97df660dfe8aa59dfe86da46512b"> 4609</a></span><span class="preprocessor">#define MIPI_TX_0_MIPI_TX10_ADDR         0x40AU</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e5058855cf43c0330ba350c1a6f5953"> 4610</a></span><span class="preprocessor">#define MIPI_TX_0_MIPI_TX10_DEFAULT      0xD0U</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span> </div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d2cadc98d4f6bf823ad6424ecd883a7"> 4612</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_0_MIPI_TX10_ADDR    0x40AU </span><span class="comment">// Enable CPHY  </span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d8a576df006fd5f6b42a7081860b35c"> 4613</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_0_MIPI_TX10_MASK    0x20U</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed701edfa271de28f9893df94fe09210"> 4614</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_0_MIPI_TX10_POS     5U</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span> </div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b4386bdd1c392de102ddbeddaea1f11"> 4616</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_0_MIPI_TX10_ADDR   0x40AU </span><span class="comment">// Set number of MIPI data lanes  </span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6058ab5ececebdcd131d33b052542e97"> 4617</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_0_MIPI_TX10_MASK   0xC0U</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e3a7d46881620bbe8abb7edd3d6faa8"> 4618</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_0_MIPI_TX10_POS    6U</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span> </div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a480206fa486844752612de404404570d"> 4620</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX1_ADDR      0x441U</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7e3483839eef05d447ec1947d960c59"> 4621</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span> </div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ae3ca5134a15f37699ed8f0440b474a"> 4623</a></span><span class="preprocessor">#define MODE_MIPI_TX_1_MIPI_TX1_ADDR     0x441U </span><span class="comment">// MIPI Tx Mode  </span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a079ad057b2919f23118d9ffe2370f75d"> 4624</a></span><span class="preprocessor">#define MODE_MIPI_TX_1_MIPI_TX1_MASK     0xFFU</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e95d5eb50a8debd6d98d9ca271da305"> 4625</a></span><span class="preprocessor">#define MODE_MIPI_TX_1_MIPI_TX1_POS      0U</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span> </div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76839ac688feddd4f2c3ff7619b3e839"> 4627</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX2_ADDR      0x442U</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2278771aa668d506f912ef1ca502d4ea"> 4628</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span> </div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2810eaf0f35a9dd3e3eda692c6780f3e"> 4630</a></span><span class="preprocessor">#define STATUS_MIPI_TX_1_MIPI_TX2_ADDR   0x442U </span><span class="comment">// MIPI Tx Status  </span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35e384f5e6f82080ab29c0020dcfd00d"> 4631</a></span><span class="preprocessor">#define STATUS_MIPI_TX_1_MIPI_TX2_MASK   0xFFU</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a608f71cea93cfceb6e8523b84507f046"> 4632</a></span><span class="preprocessor">#define STATUS_MIPI_TX_1_MIPI_TX2_POS    0U</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span> </div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36bbc44453b2e5f81a555c815a0d3fee"> 4634</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX3_ADDR      0x443U</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afdcce1ffd4d013593ef393cbc9c5ceaf"> 4635</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX3_DEFAULT   0x01U</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span> </div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedae7f0dfff147ecba9c8f38cfe0516c"> 4637</a></span><span class="preprocessor">#define DESKEW_INIT_MIPI_TX_1_MIPI_TX3_ADDR      0x443U </span><span class="comment">// DPHY Deskew Initial Calibration Control  </span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aecee6086a3566754e9f88cff810c32f7"> 4638</a></span><span class="preprocessor">#define DESKEW_INIT_MIPI_TX_1_MIPI_TX3_MASK      0xFFU</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe096d846a65be7c60b3f5b61f5fe7fa"> 4639</a></span><span class="preprocessor">#define DESKEW_INIT_MIPI_TX_1_MIPI_TX3_POS       0U</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span> </div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0bf875ad834727f2329e968524bb442"> 4641</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX4_ADDR      0x444U</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb02e698e58cbed688609de859d8b709"> 4642</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX4_DEFAULT   0x01U</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span> </div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2d53de824ce8809451562505008afea"> 4644</a></span><span class="preprocessor">#define DESKEW_PER_MIPI_TX_1_MIPI_TX4_ADDR   0x444U </span><span class="comment">// DPHY Periodic Deskew Calibration Control... </span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6586eac2e6fb6023476f0b108a3f76ef"> 4645</a></span><span class="preprocessor">#define DESKEW_PER_MIPI_TX_1_MIPI_TX4_MASK   0xFFU</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87d87158647955a6cacd12b1e1bdb315"> 4646</a></span><span class="preprocessor">#define DESKEW_PER_MIPI_TX_1_MIPI_TX4_POS    0U</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span> </div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad856cb9827e83bdaee0bd31a9beb5826"> 4648</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX7_ADDR      0x447U</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f17ae82fd2f29bb3b28bcd89be35f38"> 4649</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX7_DEFAULT   0x1CU</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span> </div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b8017eb4690636265263be96df601dc"> 4651</a></span><span class="preprocessor">#define CSI2_TX_GAP_MIPI_TX_1_MIPI_TX7_ADDR      0x447U </span><span class="comment">// Number of MIPI byte clocks to wait after... </span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad15d81ae7b2101a5853e497e10305832"> 4652</a></span><span class="preprocessor">#define CSI2_TX_GAP_MIPI_TX_1_MIPI_TX7_MASK      0xFFU</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5689a63b47a97a73ccb99fc07a746e16"> 4653</a></span><span class="preprocessor">#define CSI2_TX_GAP_MIPI_TX_1_MIPI_TX7_POS       0U</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span> </div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b3f806c6b1f50c24719004142f505f3"> 4655</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX10_ADDR         0x44AU</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03861ac4a356db88ba2413276ef831ce"> 4656</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX10_DEFAULT      0xD0U</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span> </div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e5fbc23bd58fd9529d58b5fa80031e8"> 4658</a></span><span class="preprocessor">#define CSI_VCX_EN_MIPI_TX_1_MIPI_TX10_ADDR      0x44AU </span><span class="comment">// Enable VC Extension  </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4059773e411892db28fcb2ee339493f3"> 4659</a></span><span class="preprocessor">#define CSI_VCX_EN_MIPI_TX_1_MIPI_TX10_MASK      0x08U</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada59f5ba7929bc0e17e0252e5f6d9fb3"> 4660</a></span><span class="preprocessor">#define CSI_VCX_EN_MIPI_TX_1_MIPI_TX10_POS       3U</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span> </div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6269105d2c89efc74ac5c681239fc8cd"> 4662</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_1_MIPI_TX10_ADDR    0x44AU </span><span class="comment">// Enable CPHY  </span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59a632b5bc43d324ce2cd167254ef09f"> 4663</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_1_MIPI_TX10_MASK    0x20U</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5904e9e3e9f17f82c20f2fa7237b6514"> 4664</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_1_MIPI_TX10_POS     5U</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span> </div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a064f615f1507c467ecaa76819dc28526"> 4666</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_1_MIPI_TX10_ADDR   0x44AU </span><span class="comment">// Set number of MIPI data lanes  </span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5e721302b8a06b203f390178fe09b46"> 4667</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_1_MIPI_TX10_MASK   0xC0U</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0c3bb922f6bc8950f765448670a6ba3"> 4668</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_1_MIPI_TX10_POS    6U</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span> </div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d7fe4d6a2bdd35fbcf93f8a81f7b9c7"> 4670</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX11_ADDR         0x44BU</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c805a4bed443c1efe32a626f09aef01"> 4671</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX11_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span> </div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af53ba690a4fa6999e8fd684a9fb0fce3"> 4673</a></span><span class="preprocessor">#define MAP_EN_L_MIPI_TX_1_MIPI_TX11_ADDR    0x44BU </span><span class="comment">// Mapping Enable Low Byte [7:0]  </span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e915b1bb307057fe08c479aaa327eef"> 4674</a></span><span class="preprocessor">#define MAP_EN_L_MIPI_TX_1_MIPI_TX11_MASK    0xFFU</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28d5fe6c9f6e0c7f9454e5957942759f"> 4675</a></span><span class="preprocessor">#define MAP_EN_L_MIPI_TX_1_MIPI_TX11_POS     0U</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span> </div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab4fc129576e19df7c82689a0deb02ff2"> 4677</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX12_ADDR         0x44CU</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9844146f4e37efceb2c2631b4b0c0e68"> 4678</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX12_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span> </div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a921a0f34ee4a85f140c3c0bc247c0be4"> 4680</a></span><span class="preprocessor">#define MAP_EN_H_MIPI_TX_1_MIPI_TX12_ADDR    0x44CU </span><span class="comment">// Mapping Enable High Byte [15:8]  </span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae802df3ade2a83572b2b716c7a2cbf2b"> 4681</a></span><span class="preprocessor">#define MAP_EN_H_MIPI_TX_1_MIPI_TX12_MASK    0xFFU</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4f601b6994b8cce829ee5c46b172658"> 4682</a></span><span class="preprocessor">#define MAP_EN_H_MIPI_TX_1_MIPI_TX12_POS     0U</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span> </div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10b8a2a8e87dfdb01ec7a2c3f2807cbc"> 4684</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX13_ADDR         0x44DU</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb1e3a7165f200272fcd894cf0f230cd"> 4685</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span> </div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6de48a211d1a79368548b9d3fa2d9ad0"> 4687</a></span><span class="preprocessor">#define MAP_SRC_0_MIPI_TX_1_MIPI_TX13_ADDR   0x44DU </span><span class="comment">// Mapping Source Register 0  </span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6550b5f80eee672584d0bb4d66136490"> 4688</a></span><span class="preprocessor">#define MAP_SRC_0_MIPI_TX_1_MIPI_TX13_MASK   0xFFU</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9dac7e1c0782a4a829cc82272c316a7a"> 4689</a></span><span class="preprocessor">#define MAP_SRC_0_MIPI_TX_1_MIPI_TX13_POS    0U</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span> </div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49669f0961dc3984f70013ae2df70b99"> 4691</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX14_ADDR         0x44EU</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5af31a1b92de2884e506b2b84096873"> 4692</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX14_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span> </div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adcdfd5552a849db3ea3e282704ffa1ac"> 4694</a></span><span class="preprocessor">#define MAP_DST_0_MIPI_TX_1_MIPI_TX14_ADDR   0x44EU </span><span class="comment">// Mapping Destination Register 0  </span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade341ff46b574385cd9e7754f0e5639c"> 4695</a></span><span class="preprocessor">#define MAP_DST_0_MIPI_TX_1_MIPI_TX14_MASK   0xFFU</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d4763e90e0c1ecf60691c426c1bdda1"> 4696</a></span><span class="preprocessor">#define MAP_DST_0_MIPI_TX_1_MIPI_TX14_POS    0U</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span> </div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a310680657a68079cb092879113c02940"> 4698</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX15_ADDR         0x44FU</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa71ce260bb72648dd87f1992296ea430"> 4699</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX15_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span> </div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a289ad51851d8448a94ee6aceed05cb43"> 4701</a></span><span class="preprocessor">#define MAP_SRC_1_MIPI_TX_1_MIPI_TX15_ADDR   0x44FU </span><span class="comment">// Mapping Source Register 1  </span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca6f4fdae7c66a6b12f61e131c498cf3"> 4702</a></span><span class="preprocessor">#define MAP_SRC_1_MIPI_TX_1_MIPI_TX15_MASK   0xFFU</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a856b5af1a3dbaa5db96ba9c190bc22c4"> 4703</a></span><span class="preprocessor">#define MAP_SRC_1_MIPI_TX_1_MIPI_TX15_POS    0U</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span> </div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa99a81fecf5716fd2cfac64578852d9a"> 4705</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX16_ADDR         0x450U</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39b8048cdd37899427cc92f57749ff42"> 4706</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX16_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span> </div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9c5a1bfe97de2d83667de159f1be6e7"> 4708</a></span><span class="preprocessor">#define MAP_DST_1_MIPI_TX_1_MIPI_TX16_ADDR   0x450U </span><span class="comment">// Mapping Destination Register 1  </span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0edf6b4ce6631b990b0b5ee9a683089e"> 4709</a></span><span class="preprocessor">#define MAP_DST_1_MIPI_TX_1_MIPI_TX16_MASK   0xFFU</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afdbe77093df9630a59a05d3d30bf84a5"> 4710</a></span><span class="preprocessor">#define MAP_DST_1_MIPI_TX_1_MIPI_TX16_POS    0U</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span> </div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad71e3c620dcd5fe0c8972e36d380ae6b"> 4712</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX17_ADDR         0x451U</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa52275c9acace42640d172eea69e8b73"> 4713</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX17_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span> </div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89b4aa760cddea9b0691be5691603c46"> 4715</a></span><span class="preprocessor">#define MAP_SRC_2_MIPI_TX_1_MIPI_TX17_ADDR   0x451U </span><span class="comment">// Mapping Source Register 2  </span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6781f23df054aca524beab5f11e7affc"> 4716</a></span><span class="preprocessor">#define MAP_SRC_2_MIPI_TX_1_MIPI_TX17_MASK   0xFFU</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a888eb34eb00bb2d6b1c169607d41256c"> 4717</a></span><span class="preprocessor">#define MAP_SRC_2_MIPI_TX_1_MIPI_TX17_POS    0U</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span> </div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad96cb7533b9c29377f8278026f496368"> 4719</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX18_ADDR         0x452U</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a17513b93718a0b9261eeddba1659820a"> 4720</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX18_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span> </div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf706a604248ddd1b0ac24c25e22397f"> 4722</a></span><span class="preprocessor">#define MAP_DST_2_MIPI_TX_1_MIPI_TX18_ADDR   0x452U </span><span class="comment">// Mapping Destination Register 2  </span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a801f63384efe2485c609741e7fba0837"> 4723</a></span><span class="preprocessor">#define MAP_DST_2_MIPI_TX_1_MIPI_TX18_MASK   0xFFU</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55f5436ee18d0ce54342848a9e7ef4c6"> 4724</a></span><span class="preprocessor">#define MAP_DST_2_MIPI_TX_1_MIPI_TX18_POS    0U</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span> </div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88898f52cc22142b71eb5a26d9c35344"> 4726</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX19_ADDR         0x453U</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae456a48207149fe32b93ae50e6601996"> 4727</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX19_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span> </div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acddd12fef14c97620dc76b2196cbf3ad"> 4729</a></span><span class="preprocessor">#define MAP_SRC_3_MIPI_TX_1_MIPI_TX19_ADDR   0x453U </span><span class="comment">// Mapping Source Register 3  </span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88e1475257da039b5ba54253bb0edfc7"> 4730</a></span><span class="preprocessor">#define MAP_SRC_3_MIPI_TX_1_MIPI_TX19_MASK   0xFFU</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae377c4df8cbf6507d9fee02c447ec3e5"> 4731</a></span><span class="preprocessor">#define MAP_SRC_3_MIPI_TX_1_MIPI_TX19_POS    0U</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span> </div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8909d8c8f72cf0893f8fa1465f36b40b"> 4733</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX20_ADDR         0x454U</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1c932c7a17bb43be36f29c9255aab41"> 4734</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX20_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span> </div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba1d8d53fe19f2f36e1e731275d59520"> 4736</a></span><span class="preprocessor">#define MAP_DST_3_MIPI_TX_1_MIPI_TX20_ADDR   0x454U </span><span class="comment">// Mapping Destination Register 3  </span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf8b5baa7b66588655eb790976ec768a"> 4737</a></span><span class="preprocessor">#define MAP_DST_3_MIPI_TX_1_MIPI_TX20_MASK   0xFFU</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92539ceb05e1f53462feff952ea2979a"> 4738</a></span><span class="preprocessor">#define MAP_DST_3_MIPI_TX_1_MIPI_TX20_POS    0U</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span> </div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd73b0448dce0ef6c3bceb97778788fd"> 4740</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX21_ADDR         0x455U</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb2f3871d62daa64903e5bd481844ca2"> 4741</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX21_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span> </div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace0d59f77ff8494b7743d77d0db07d0f"> 4743</a></span><span class="preprocessor">#define MAP_SRC_4_MIPI_TX_1_MIPI_TX21_ADDR   0x455U </span><span class="comment">// Mapping Source Register 4  </span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af482027f16b4837bf1f94eeed94a129d"> 4744</a></span><span class="preprocessor">#define MAP_SRC_4_MIPI_TX_1_MIPI_TX21_MASK   0xFFU</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaea66ed14b8a10928ed131b25c3fc0a"> 4745</a></span><span class="preprocessor">#define MAP_SRC_4_MIPI_TX_1_MIPI_TX21_POS    0U</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span> </div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a099451be8a1ec2b36ca057268aa58d18"> 4747</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX22_ADDR         0x456U</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7787d6a7099ad037d4467a0253a56569"> 4748</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX22_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span> </div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6c93ce6cba0f034f3213c4b7c886933"> 4750</a></span><span class="preprocessor">#define MAP_DST_4_MIPI_TX_1_MIPI_TX22_ADDR   0x456U </span><span class="comment">// Mapping Destination Register 4  </span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a144ba77f21106bbb657cc77730016b00"> 4751</a></span><span class="preprocessor">#define MAP_DST_4_MIPI_TX_1_MIPI_TX22_MASK   0xFFU</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32cc7addb4aceedb1f5365dd821a3891"> 4752</a></span><span class="preprocessor">#define MAP_DST_4_MIPI_TX_1_MIPI_TX22_POS    0U</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span> </div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5431d02a4de0047aa6cfa1377d9b82f8"> 4754</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX23_ADDR         0x457U</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7419dc0de03b556fef22622e05b7bb4a"> 4755</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX23_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span> </div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7d7ae99507ec816f894740ec3ba7ade"> 4757</a></span><span class="preprocessor">#define MAP_SRC_5_MIPI_TX_1_MIPI_TX23_ADDR   0x457U </span><span class="comment">// Mapping Source Register 5  </span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89736ebdb80115256dc0f8443ce8a95f"> 4758</a></span><span class="preprocessor">#define MAP_SRC_5_MIPI_TX_1_MIPI_TX23_MASK   0xFFU</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06e25734345af269cd529322bb9818a9"> 4759</a></span><span class="preprocessor">#define MAP_SRC_5_MIPI_TX_1_MIPI_TX23_POS    0U</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span> </div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7d79b14512180df28f6b6223dec6347"> 4761</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX24_ADDR         0x458U</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bdb9f17aa93c398d9ab5970c6edb81a"> 4762</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX24_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span> </div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aede505c5e165dcc62be935d7484ede54"> 4764</a></span><span class="preprocessor">#define MAP_DST_5_MIPI_TX_1_MIPI_TX24_ADDR   0x458U </span><span class="comment">// Mapping Destination Register 5  </span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a66234b55d6b06fa656d2d5257c9ac929"> 4765</a></span><span class="preprocessor">#define MAP_DST_5_MIPI_TX_1_MIPI_TX24_MASK   0xFFU</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1447be8ce0182a6632b063dd74ef9f96"> 4766</a></span><span class="preprocessor">#define MAP_DST_5_MIPI_TX_1_MIPI_TX24_POS    0U</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span> </div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24566f9349f55fda65739394ce2afa85"> 4768</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX25_ADDR         0x459U</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b3dc34bd4ce3cd7bd0b471c57551f0a"> 4769</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX25_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span> </div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba1f99894c49c04acd6a910fab6bc1b1"> 4771</a></span><span class="preprocessor">#define MAP_SRC_6_MIPI_TX_1_MIPI_TX25_ADDR   0x459U </span><span class="comment">// Mapping Source Register 6  </span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f4da6d5b25ef5656680f23299b855c7"> 4772</a></span><span class="preprocessor">#define MAP_SRC_6_MIPI_TX_1_MIPI_TX25_MASK   0xFFU</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89953837f1d7c1718db87a530eab0ad9"> 4773</a></span><span class="preprocessor">#define MAP_SRC_6_MIPI_TX_1_MIPI_TX25_POS    0U</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span> </div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a109d5e8b6390dbf90ae6ba63a2aa1667"> 4775</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX26_ADDR         0x45AU</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5abfcfc0c807f6f61c8bb07f5bf8676"> 4776</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX26_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span> </div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a319954e6f459e788970a952e4dbab4a0"> 4778</a></span><span class="preprocessor">#define MAP_DST_6_MIPI_TX_1_MIPI_TX26_ADDR   0x45AU </span><span class="comment">// Mapping Destination Register 6  </span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e854fa5de45f5481620c99bf5be6f42"> 4779</a></span><span class="preprocessor">#define MAP_DST_6_MIPI_TX_1_MIPI_TX26_MASK   0xFFU</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9dd12ff611419d1df6053db69f04c4d"> 4780</a></span><span class="preprocessor">#define MAP_DST_6_MIPI_TX_1_MIPI_TX26_POS    0U</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span> </div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f3a60f69451a83e514324baaeb457ef"> 4782</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX27_ADDR         0x45BU</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a417d07357e8d8303288ca3630c795ac1"> 4783</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX27_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span> </div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ae4743ba7c6a604881c1787f9e7c687"> 4785</a></span><span class="preprocessor">#define MAP_SRC_7_MIPI_TX_1_MIPI_TX27_ADDR   0x45BU </span><span class="comment">// Mapping Source Register 7  </span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab12b4fc81cf62d2aff5bd9fc53dfae9f"> 4786</a></span><span class="preprocessor">#define MAP_SRC_7_MIPI_TX_1_MIPI_TX27_MASK   0xFFU</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61144bd229592f3e7c310c71c4016c11"> 4787</a></span><span class="preprocessor">#define MAP_SRC_7_MIPI_TX_1_MIPI_TX27_POS    0U</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span> </div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeda90fac1d6bd181b7faa4fe951da794"> 4789</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX28_ADDR         0x45CU</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45f5491fe35a27ef545c7c9b50a056ac"> 4790</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX28_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span> </div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2294483cdda407c232a2514cf637db44"> 4792</a></span><span class="preprocessor">#define MAP_DST_7_MIPI_TX_1_MIPI_TX28_ADDR   0x45CU </span><span class="comment">// Mapping Destination Register 7  </span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae78f1c66b23b5a6b0ec228f4665b4f6e"> 4793</a></span><span class="preprocessor">#define MAP_DST_7_MIPI_TX_1_MIPI_TX28_MASK   0xFFU</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b2f64401a58d11ecd7e8569f96197b7"> 4794</a></span><span class="preprocessor">#define MAP_DST_7_MIPI_TX_1_MIPI_TX28_POS    0U</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span> </div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9c4e9e6dc97ed8d6312d1b76fd3788c"> 4796</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX29_ADDR         0x45DU</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a708e437b1bd2218f939787c96db1993d"> 4797</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX29_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span> </div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa69d573bd0a9394e85b34c05e081c351"> 4799</a></span><span class="preprocessor">#define MAP_SRC_8_MIPI_TX_1_MIPI_TX29_ADDR   0x45DU </span><span class="comment">// Mapping Source Register 8  </span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab15fb494dbc5e9384312518ef03d2e19"> 4800</a></span><span class="preprocessor">#define MAP_SRC_8_MIPI_TX_1_MIPI_TX29_MASK   0xFFU</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a271213e5a3a47b6abc550896946740af"> 4801</a></span><span class="preprocessor">#define MAP_SRC_8_MIPI_TX_1_MIPI_TX29_POS    0U</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span> </div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affd978f2235e38f8d1c40989cd673429"> 4803</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX30_ADDR         0x45EU</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1edc8ec160cb4922140959168b137af1"> 4804</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX30_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span> </div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d81e197b9a1b0fea341cd4da855e29c"> 4806</a></span><span class="preprocessor">#define MAP_DST_8_MIPI_TX_1_MIPI_TX30_ADDR   0x45EU </span><span class="comment">// Mapping Destination Register 8  </span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11b9b2685e04dd59a98fc1c69f16523d"> 4807</a></span><span class="preprocessor">#define MAP_DST_8_MIPI_TX_1_MIPI_TX30_MASK   0xFFU</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9150d8148c35cda47f9ed89255bc61c"> 4808</a></span><span class="preprocessor">#define MAP_DST_8_MIPI_TX_1_MIPI_TX30_POS    0U</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span> </div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac946438ddbeee8d207e3bd0ec235eb8f"> 4810</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX31_ADDR         0x45FU</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbd78929f64e46c1b2ce2c5fc995bec1"> 4811</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX31_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span> </div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aab70bfa2037184046f7fdc89a57cb822"> 4813</a></span><span class="preprocessor">#define MAP_SRC_9_MIPI_TX_1_MIPI_TX31_ADDR   0x45FU </span><span class="comment">// Mapping Source Register 9  </span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58fed6f7ea32d8629c264af660d74112"> 4814</a></span><span class="preprocessor">#define MAP_SRC_9_MIPI_TX_1_MIPI_TX31_MASK   0xFFU</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afbeec26905a57c74e69875ceb98260a5"> 4815</a></span><span class="preprocessor">#define MAP_SRC_9_MIPI_TX_1_MIPI_TX31_POS    0U</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span> </div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c00e1d30f9998b6f30a26bfb2da6e69"> 4817</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX32_ADDR         0x460U</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89049ed5b527c2b0c86635d29c71db74"> 4818</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX32_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span> </div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e265f3b24dbebda973d42e82f0da179"> 4820</a></span><span class="preprocessor">#define MAP_DST_9_MIPI_TX_1_MIPI_TX32_ADDR   0x460U </span><span class="comment">// Mapping Destination Register 9  </span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bd013ee954e883c242576683d13912d"> 4821</a></span><span class="preprocessor">#define MAP_DST_9_MIPI_TX_1_MIPI_TX32_MASK   0xFFU</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd72d283ef312ec99f2092bf751b4db1"> 4822</a></span><span class="preprocessor">#define MAP_DST_9_MIPI_TX_1_MIPI_TX32_POS    0U</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span> </div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e4201872a0bc4c5d69ac621fb527df0"> 4824</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX33_ADDR         0x461U</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d971130134182ecfa9bca8352dd19dd"> 4825</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX33_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span> </div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af97c584272e2b87b4d8d1d3c4be5ba5a"> 4827</a></span><span class="preprocessor">#define MAP_SRC_10_MIPI_TX_1_MIPI_TX33_ADDR      0x461U </span><span class="comment">// Mapping Source Register 10  </span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71174b3b096d320578e988c4839ef37a"> 4828</a></span><span class="preprocessor">#define MAP_SRC_10_MIPI_TX_1_MIPI_TX33_MASK      0xFFU</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf58f22073c493c653f3f4383a003619"> 4829</a></span><span class="preprocessor">#define MAP_SRC_10_MIPI_TX_1_MIPI_TX33_POS       0U</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span> </div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#addd45a45964a063c77ac3caa938d6aac"> 4831</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX34_ADDR         0x462U</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac89e5f7ff354b7cd46d50e082c43ca77"> 4832</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX34_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span> </div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69ca2828c6c9ce050bf72e6499154005"> 4834</a></span><span class="preprocessor">#define MAP_DST_10_MIPI_TX_1_MIPI_TX34_ADDR      0x462U </span><span class="comment">// Mapping Destination Register 10  </span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8868f4e212e01f340dbce75223a88ea7"> 4835</a></span><span class="preprocessor">#define MAP_DST_10_MIPI_TX_1_MIPI_TX34_MASK      0xFFU</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa69b5d9d77b2890f0f0eca4dbe5dd393"> 4836</a></span><span class="preprocessor">#define MAP_DST_10_MIPI_TX_1_MIPI_TX34_POS       0U</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span> </div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9a97ee02d8f2bb6e77df508cf41002e"> 4838</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX35_ADDR         0x463U</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf20e88ab0c7bb0dee29747b1c83f932"> 4839</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX35_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span> </div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28d7a4031a9929ac6f9e7abee345fe69"> 4841</a></span><span class="preprocessor">#define MAP_SRC_11_MIPI_TX_1_MIPI_TX35_ADDR      0x463U </span><span class="comment">// Mapping Source Register 11  </span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02479ab35fac0f3a6f5b178d89416f3c"> 4842</a></span><span class="preprocessor">#define MAP_SRC_11_MIPI_TX_1_MIPI_TX35_MASK      0xFFU</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae673acda98815087f6a87360d4d2fb40"> 4843</a></span><span class="preprocessor">#define MAP_SRC_11_MIPI_TX_1_MIPI_TX35_POS       0U</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span> </div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afc0fb1823f6becfa3f3e01fb681a2e02"> 4845</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX36_ADDR         0x464U</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac894e09937cfbf1f5ae08c357dc16f19"> 4846</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX36_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span> </div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac92f22785c3ed26b789c5800510621bc"> 4848</a></span><span class="preprocessor">#define MAP_DST_11_MIPI_TX_1_MIPI_TX36_ADDR      0x464U </span><span class="comment">// Mapping Destination Register 11  </span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a4a91ae2dc739a2040a79d414bdecd1"> 4849</a></span><span class="preprocessor">#define MAP_DST_11_MIPI_TX_1_MIPI_TX36_MASK      0xFFU</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cc658fe7c70aab703ae15c4fc8eef72"> 4850</a></span><span class="preprocessor">#define MAP_DST_11_MIPI_TX_1_MIPI_TX36_POS       0U</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span> </div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab87c9f4acec4850c053928e4073dd611"> 4852</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX37_ADDR         0x465U</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb2c07d2066999bc811ce5e37470231f"> 4853</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX37_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span> </div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78d41bec5dde0a3b385ca73eeca39d5c"> 4855</a></span><span class="preprocessor">#define MAP_SRC_12_MIPI_TX_1_MIPI_TX37_ADDR      0x465U </span><span class="comment">// Mapping Source Register 12  </span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad53e9a8210e04e9a896c4933e7f1557d"> 4856</a></span><span class="preprocessor">#define MAP_SRC_12_MIPI_TX_1_MIPI_TX37_MASK      0xFFU</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c2d409645e6477cf0f262ccf64e57eb"> 4857</a></span><span class="preprocessor">#define MAP_SRC_12_MIPI_TX_1_MIPI_TX37_POS       0U</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span> </div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a457d71fba1f26544a7e0ff98abeb43d5"> 4859</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX38_ADDR         0x466U</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1dde8412be6eb3fef8c8e52748c17f72"> 4860</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX38_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span> </div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a433d6ac9a3241f72cc50e20f34571c2f"> 4862</a></span><span class="preprocessor">#define MAP_DST_12_MIPI_TX_1_MIPI_TX38_ADDR      0x466U </span><span class="comment">// Mapping Destination Register 12  </span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c72ca4738b9a898992da5b4d20f7e3b"> 4863</a></span><span class="preprocessor">#define MAP_DST_12_MIPI_TX_1_MIPI_TX38_MASK      0xFFU</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a56a58232cd68c2fc6e110bc9f13e6e8f"> 4864</a></span><span class="preprocessor">#define MAP_DST_12_MIPI_TX_1_MIPI_TX38_POS       0U</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span> </div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0eaecc6a8f6df8e11df54f8e3e8449c1"> 4866</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX39_ADDR         0x467U</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac566bea5e851fd09ffc6362039bb5f64"> 4867</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX39_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span> </div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a111ceb2ad96fdedc01ffa23874b8b07c"> 4869</a></span><span class="preprocessor">#define MAP_SRC_13_MIPI_TX_1_MIPI_TX39_ADDR      0x467U </span><span class="comment">// Mapping Source Register 13  </span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a064ac2570ab8060b694152054bee4712"> 4870</a></span><span class="preprocessor">#define MAP_SRC_13_MIPI_TX_1_MIPI_TX39_MASK      0xFFU</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29b8a39c35b8f457953722c4fb79bf97"> 4871</a></span><span class="preprocessor">#define MAP_SRC_13_MIPI_TX_1_MIPI_TX39_POS       0U</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span> </div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacfc3d95b661ea9b64402e18d7888db4"> 4873</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX40_ADDR         0x468U</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af55cf578a58cee208a10c255be7ba719"> 4874</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX40_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span> </div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b7100b06853a99dce7305ecc100c0a2"> 4876</a></span><span class="preprocessor">#define MAP_DST_13_MIPI_TX_1_MIPI_TX40_ADDR      0x468U </span><span class="comment">// Mapping Destination Register 13  </span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d49d567ba67d9450de9c82807a4bc33"> 4877</a></span><span class="preprocessor">#define MAP_DST_13_MIPI_TX_1_MIPI_TX40_MASK      0xFFU</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a824490ba3137aad20f674fefa291a44f"> 4878</a></span><span class="preprocessor">#define MAP_DST_13_MIPI_TX_1_MIPI_TX40_POS       0U</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span> </div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae0f5ca7df3709251f517f3b41d21215"> 4880</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX41_ADDR         0x469U</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b660bf3026cceecabe2e42b1d956c43"> 4881</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX41_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span> </div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5694c5164047a354697802ed95589fdd"> 4883</a></span><span class="preprocessor">#define MAP_SRC_14_MIPI_TX_1_MIPI_TX41_ADDR      0x469U </span><span class="comment">// Mapping Source Register 14  </span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23a60676dded119692bb17385e8ec70f"> 4884</a></span><span class="preprocessor">#define MAP_SRC_14_MIPI_TX_1_MIPI_TX41_MASK      0xFFU</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7580495ab25577e7727d7d67ee7a57b"> 4885</a></span><span class="preprocessor">#define MAP_SRC_14_MIPI_TX_1_MIPI_TX41_POS       0U</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span> </div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacc7d2f7d4505e699d5d28660d3f79ce"> 4887</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX42_ADDR         0x46AU</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09cc299954dba868c22a410657242318"> 4888</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX42_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span> </div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62fed1e3cf3b6e0d9923c3438137bf53"> 4890</a></span><span class="preprocessor">#define MAP_DST_14_MIPI_TX_1_MIPI_TX42_ADDR      0x46AU </span><span class="comment">// Mapping Destination Register 14  </span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad970adc8b0323259142cdccd382850b6"> 4891</a></span><span class="preprocessor">#define MAP_DST_14_MIPI_TX_1_MIPI_TX42_MASK      0xFFU</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab737b273b2788ab558212bda3d7eff27"> 4892</a></span><span class="preprocessor">#define MAP_DST_14_MIPI_TX_1_MIPI_TX42_POS       0U</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span> </div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6cc3ca0c72d68ec4fff5c6ec6c4c2bf7"> 4894</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX43_ADDR         0x46BU</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4738977c93f4b3121350e7e9764ed5b8"> 4895</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX43_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span> </div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a390454410beb0632f784eef796953295"> 4897</a></span><span class="preprocessor">#define MAP_SRC_15_MIPI_TX_1_MIPI_TX43_ADDR      0x46BU </span><span class="comment">// Mapping Source Register 15  </span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a325e41dcaed22b7ee047b34b911f9e65"> 4898</a></span><span class="preprocessor">#define MAP_SRC_15_MIPI_TX_1_MIPI_TX43_MASK      0xFFU</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0873aa108d8e0d7fd3523fec8a660e9"> 4899</a></span><span class="preprocessor">#define MAP_SRC_15_MIPI_TX_1_MIPI_TX43_POS       0U</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span> </div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a626fde56318f2178eae0171b225559f7"> 4901</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX44_ADDR         0x46CU</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1733ee649e29654b00db72856d9f6f11"> 4902</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX44_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span> </div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c7cba85596f11b88e1fea50528c95f4"> 4904</a></span><span class="preprocessor">#define MAP_DST_15_MIPI_TX_1_MIPI_TX44_ADDR      0x46CU </span><span class="comment">// Mapping Destination Register 15  </span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63d51734717c2d47a4bc94c70159b119"> 4905</a></span><span class="preprocessor">#define MAP_DST_15_MIPI_TX_1_MIPI_TX44_MASK      0xFFU</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f25544ba3ed392cf0a2d59b5b468822"> 4906</a></span><span class="preprocessor">#define MAP_DST_15_MIPI_TX_1_MIPI_TX44_POS       0U</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span> </div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3a21365bbb426c8ba11dc3e2b9ac112"> 4908</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX45_ADDR         0x46DU</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21f884a6b40c0c907c462bac983d8322"> 4909</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX45_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span> </div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e09ad8adfcadd26abc333298b2158c7"> 4911</a></span><span class="preprocessor">#define MAP_DPHY_DEST_0_MIPI_TX_1_MIPI_TX45_ADDR     0x46DU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9586bf65fd5fb23f8bd1c32fc67c004e"> 4912</a></span><span class="preprocessor">#define MAP_DPHY_DEST_0_MIPI_TX_1_MIPI_TX45_MASK     0x03U</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d5fd44b739c9d3c5539a94d9ced509b"> 4913</a></span><span class="preprocessor">#define MAP_DPHY_DEST_0_MIPI_TX_1_MIPI_TX45_POS      0U</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span> </div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed0db8dd25f1cb3fb16bd1eb207722b2"> 4915</a></span><span class="preprocessor">#define MAP_DPHY_DEST_1_MIPI_TX_1_MIPI_TX45_ADDR     0x46DU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69d924549199cd6b2d454132f36d185c"> 4916</a></span><span class="preprocessor">#define MAP_DPHY_DEST_1_MIPI_TX_1_MIPI_TX45_MASK     0x0CU</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad16d7130c615be177f153d5ce2924d76"> 4917</a></span><span class="preprocessor">#define MAP_DPHY_DEST_1_MIPI_TX_1_MIPI_TX45_POS      2U</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span> </div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d4979c8a4247c8be25158a89166f164"> 4919</a></span><span class="preprocessor">#define MAP_DPHY_DEST_2_MIPI_TX_1_MIPI_TX45_ADDR     0x46DU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2195a4f45410e3460184bfb9a69b232"> 4920</a></span><span class="preprocessor">#define MAP_DPHY_DEST_2_MIPI_TX_1_MIPI_TX45_MASK     0x30U</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afbc7750f201e19906dfd92193716ff29"> 4921</a></span><span class="preprocessor">#define MAP_DPHY_DEST_2_MIPI_TX_1_MIPI_TX45_POS      4U</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span> </div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8449c709169bc27058f75657a5d0b32"> 4923</a></span><span class="preprocessor">#define MAP_DPHY_DEST_3_MIPI_TX_1_MIPI_TX45_ADDR     0x46DU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a343b098fd1309fcb7cb014b02cb1355f"> 4924</a></span><span class="preprocessor">#define MAP_DPHY_DEST_3_MIPI_TX_1_MIPI_TX45_MASK     0xC0U</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69a116fcc40bc645bd0597071e72951d"> 4925</a></span><span class="preprocessor">#define MAP_DPHY_DEST_3_MIPI_TX_1_MIPI_TX45_POS      6U</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span> </div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b74d083459556c28d570d019a8d65e1"> 4927</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX46_ADDR         0x46EU</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80270af75d745957442d5854c814663e"> 4928</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX46_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span> </div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5796abf8cd52b8fece8cbbc101f375d"> 4930</a></span><span class="preprocessor">#define MAP_DPHY_DEST_4_MIPI_TX_1_MIPI_TX46_ADDR     0x46EU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acae77af4d36115f8b6525bebee5f0aa4"> 4931</a></span><span class="preprocessor">#define MAP_DPHY_DEST_4_MIPI_TX_1_MIPI_TX46_MASK     0x03U</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b57b7bac02d708979aed4a47e3ecc1c"> 4932</a></span><span class="preprocessor">#define MAP_DPHY_DEST_4_MIPI_TX_1_MIPI_TX46_POS      0U</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span> </div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b7b62562000997e9efc6e5f4dfe73b6"> 4934</a></span><span class="preprocessor">#define MAP_DPHY_DEST_5_MIPI_TX_1_MIPI_TX46_ADDR     0x46EU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae48a4a5fd5c7635a760fffe426a1cf94"> 4935</a></span><span class="preprocessor">#define MAP_DPHY_DEST_5_MIPI_TX_1_MIPI_TX46_MASK     0x0CU</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39436f20236bbe20304c1d2d9762e704"> 4936</a></span><span class="preprocessor">#define MAP_DPHY_DEST_5_MIPI_TX_1_MIPI_TX46_POS      2U</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span> </div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adab55aaf7ee8b7c238ce613a73bbd4e1"> 4938</a></span><span class="preprocessor">#define MAP_DPHY_DEST_6_MIPI_TX_1_MIPI_TX46_ADDR     0x46EU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51b44c89c60df8672c8acf62d6e20f1b"> 4939</a></span><span class="preprocessor">#define MAP_DPHY_DEST_6_MIPI_TX_1_MIPI_TX46_MASK     0x30U</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cf9d5b9d2a59df39b733557b5e91167"> 4940</a></span><span class="preprocessor">#define MAP_DPHY_DEST_6_MIPI_TX_1_MIPI_TX46_POS      4U</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span> </div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03e7ceb50821f179c8f44f72557a9488"> 4942</a></span><span class="preprocessor">#define MAP_DPHY_DEST_7_MIPI_TX_1_MIPI_TX46_ADDR     0x46EU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9014fab2d1125095a089d93ef39f4672"> 4943</a></span><span class="preprocessor">#define MAP_DPHY_DEST_7_MIPI_TX_1_MIPI_TX46_MASK     0xC0U</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af55d07710363faddc1adac6b628cff73"> 4944</a></span><span class="preprocessor">#define MAP_DPHY_DEST_7_MIPI_TX_1_MIPI_TX46_POS      6U</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span> </div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2fcc19155fefee0f24a255790da66bc"> 4946</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX47_ADDR         0x46FU</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e2a3165b833e5b9098ad97d32ae0dce"> 4947</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX47_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span> </div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc9fe37f5987afb50bf0fe64bee38d7f"> 4949</a></span><span class="preprocessor">#define MAP_DPHY_DEST_8_MIPI_TX_1_MIPI_TX47_ADDR     0x46FU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abab26449e70d870eb5b9382e4bcdd00d"> 4950</a></span><span class="preprocessor">#define MAP_DPHY_DEST_8_MIPI_TX_1_MIPI_TX47_MASK     0x03U</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4eea4f3e4756093580eb102ad3d4832b"> 4951</a></span><span class="preprocessor">#define MAP_DPHY_DEST_8_MIPI_TX_1_MIPI_TX47_POS      0U</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span> </div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad97fe8c8d3f1cd50ed6f3b713ef90fea"> 4953</a></span><span class="preprocessor">#define MAP_DPHY_DEST_9_MIPI_TX_1_MIPI_TX47_ADDR     0x46FU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a1fe2686a2d71f74410b85bf56f8615"> 4954</a></span><span class="preprocessor">#define MAP_DPHY_DEST_9_MIPI_TX_1_MIPI_TX47_MASK     0x0CU</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a628188887c445b0081822c02a3ec7c56"> 4955</a></span><span class="preprocessor">#define MAP_DPHY_DEST_9_MIPI_TX_1_MIPI_TX47_POS      2U</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span> </div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33e665c065b9e46bd2c8290d3e4f1f3c"> 4957</a></span><span class="preprocessor">#define MAP_DPHY_DEST_10_MIPI_TX_1_MIPI_TX47_ADDR    0x46FU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cda14feda4f2b0454edcd012746a93c"> 4958</a></span><span class="preprocessor">#define MAP_DPHY_DEST_10_MIPI_TX_1_MIPI_TX47_MASK    0x30U</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94739bbf89c85e20f18b2276a651ad37"> 4959</a></span><span class="preprocessor">#define MAP_DPHY_DEST_10_MIPI_TX_1_MIPI_TX47_POS     4U</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span> </div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2eb63b8b3f8a7902847a4fb784fb8f01"> 4961</a></span><span class="preprocessor">#define MAP_DPHY_DEST_11_MIPI_TX_1_MIPI_TX47_ADDR    0x46FU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7cfe5a0ae920d569d28b9219264b4f9e"> 4962</a></span><span class="preprocessor">#define MAP_DPHY_DEST_11_MIPI_TX_1_MIPI_TX47_MASK    0xC0U</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a920c6684712c7b815affab7b068e8c6a"> 4963</a></span><span class="preprocessor">#define MAP_DPHY_DEST_11_MIPI_TX_1_MIPI_TX47_POS     6U</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span> </div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfb3cb41b286acb1a47128719b8e7d23"> 4965</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX48_ADDR         0x470U</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a742fa76e3c49f451cd6d89f01c5c9f7c"> 4966</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX48_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span> </div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace1c1ae5675aea9b87cb23a63354f507"> 4968</a></span><span class="preprocessor">#define MAP_DPHY_DEST_12_MIPI_TX_1_MIPI_TX48_ADDR    0x470U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95f80deb5759d5a3d1bdf4b56e0d6997"> 4969</a></span><span class="preprocessor">#define MAP_DPHY_DEST_12_MIPI_TX_1_MIPI_TX48_MASK    0x03U</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6380c7619f839df2244bdb739cd633d"> 4970</a></span><span class="preprocessor">#define MAP_DPHY_DEST_12_MIPI_TX_1_MIPI_TX48_POS     0U</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span> </div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79cd31c4e16c261f97a5ed1e9f84cb1e"> 4972</a></span><span class="preprocessor">#define MAP_DPHY_DEST_13_MIPI_TX_1_MIPI_TX48_ADDR    0x470U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d87788100743839954e5ee3a1b57a3d"> 4973</a></span><span class="preprocessor">#define MAP_DPHY_DEST_13_MIPI_TX_1_MIPI_TX48_MASK    0x0CU</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e0ca7f31977fa61f1b713f6ac99c1d6"> 4974</a></span><span class="preprocessor">#define MAP_DPHY_DEST_13_MIPI_TX_1_MIPI_TX48_POS     2U</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span> </div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02c37d2e88cf3b7828d53602687457fb"> 4976</a></span><span class="preprocessor">#define MAP_DPHY_DEST_14_MIPI_TX_1_MIPI_TX48_ADDR    0x470U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84107e47351204d7010f4a1146e79603"> 4977</a></span><span class="preprocessor">#define MAP_DPHY_DEST_14_MIPI_TX_1_MIPI_TX48_MASK    0x30U</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8f333d5c5bdf9289d58666954f30ca9"> 4978</a></span><span class="preprocessor">#define MAP_DPHY_DEST_14_MIPI_TX_1_MIPI_TX48_POS     4U</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span> </div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abec945363fef50c2e6357b22a0f7a308"> 4980</a></span><span class="preprocessor">#define MAP_DPHY_DEST_15_MIPI_TX_1_MIPI_TX48_ADDR    0x470U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7df3034d0e58ec3ce382f95c6effe46"> 4981</a></span><span class="preprocessor">#define MAP_DPHY_DEST_15_MIPI_TX_1_MIPI_TX48_MASK    0xC0U</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac512a356beb8cd778f32df53b8ddb581"> 4982</a></span><span class="preprocessor">#define MAP_DPHY_DEST_15_MIPI_TX_1_MIPI_TX48_POS     6U</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span> </div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#addf63fec44a5859ae526883325aaf0b7"> 4984</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX50_ADDR         0x472U</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1593b1cdbf3c6da1f7b3582ab0fc17d"> 4985</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX50_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span> </div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adce6d584d91e94262b39717c9174ddb1"> 4987</a></span><span class="preprocessor">#define SKEW_PER_SEL_MIPI_TX_1_MIPI_TX50_ADDR    0x472U </span><span class="comment">// Periodic Deskew Select Register  </span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a044dfbfd60d116c56dd49c2f37bcb18f"> 4988</a></span><span class="preprocessor">#define SKEW_PER_SEL_MIPI_TX_1_MIPI_TX50_MASK    0xFFU</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6c8d71e6014f166f9158b4ad5b64cba"> 4989</a></span><span class="preprocessor">#define SKEW_PER_SEL_MIPI_TX_1_MIPI_TX50_POS     0U</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span> </div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad52783acf3f930fb7c3402ea52b73f4d"> 4991</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX51_ADDR         0x473U</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a996b8e333ed48a8b9cb9132e3619b8a7"> 4992</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX51_DEFAULT      0x00U</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span> </div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aab3737a681646b766a9129f9c32c4210"> 4994</a></span><span class="preprocessor">#define ALT_MEM_MAP12_MIPI_TX_1_MIPI_TX51_ADDR   0x473U </span><span class="comment">// Alternative memory map enable for 12-bit... </span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a3cb1de4c2dbcf65f4f5b9358dda99a"> 4995</a></span><span class="preprocessor">#define ALT_MEM_MAP12_MIPI_TX_1_MIPI_TX51_MASK   0x01U</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a585cc80927edade88ac7c21ed21a3603"> 4996</a></span><span class="preprocessor">#define ALT_MEM_MAP12_MIPI_TX_1_MIPI_TX51_POS    0U</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span> </div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affa87241a36d7b612cb3fa3b6c87e90d"> 4998</a></span><span class="preprocessor">#define ALT_MEM_MAP8_MIPI_TX_1_MIPI_TX51_ADDR    0x473U </span><span class="comment">// Alternative memory map enable for 8-bit ... </span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b2d1b7ec360b854a8b917b650bbc257"> 4999</a></span><span class="preprocessor">#define ALT_MEM_MAP8_MIPI_TX_1_MIPI_TX51_MASK    0x02U</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c746269aab96238a8fcce0eea8c946d"> 5000</a></span><span class="preprocessor">#define ALT_MEM_MAP8_MIPI_TX_1_MIPI_TX51_POS     1U</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span> </div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4da536405997bac6f58511d9b560e556"> 5002</a></span><span class="preprocessor">#define ALT_MEM_MAP10_MIPI_TX_1_MIPI_TX51_ADDR   0x473U </span><span class="comment">// Alternative memory map enable for 10-bit... </span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af92a47dc631757b34bc83fdfc827aec6"> 5003</a></span><span class="preprocessor">#define ALT_MEM_MAP10_MIPI_TX_1_MIPI_TX51_MASK   0x04U</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0a983be685590471c22d8d3d04b3d36"> 5004</a></span><span class="preprocessor">#define ALT_MEM_MAP10_MIPI_TX_1_MIPI_TX51_POS    2U</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span> </div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63ba5ad6a91a296e522c3edef34527f0"> 5006</a></span><span class="preprocessor">#define MODE_DT_MIPI_TX_1_MIPI_TX51_ADDR     0x473U </span><span class="comment">// MIPI Tx enable 24-bit packing of 8-bit M... </span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0848b6eea2f6c132689aa3440d21f90"> 5007</a></span><span class="preprocessor">#define MODE_DT_MIPI_TX_1_MIPI_TX51_MASK     0x08U</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3fb606dc131f9c16656312a8a1cf56d"> 5008</a></span><span class="preprocessor">#define MODE_DT_MIPI_TX_1_MIPI_TX51_POS      3U</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span> </div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab43b80e36de3cd3be4cefd9096d8000e"> 5010</a></span><span class="preprocessor">#define ALT2_MEM_MAP8_MIPI_TX_1_MIPI_TX51_ADDR   0x473U </span><span class="comment">// Alternative memory map enable for 8-bit ... </span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a971a502250e586f32910b804c296efa3"> 5011</a></span><span class="preprocessor">#define ALT2_MEM_MAP8_MIPI_TX_1_MIPI_TX51_MASK   0x10U</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51456bd80eb763a7e14ed1753795c280"> 5012</a></span><span class="preprocessor">#define ALT2_MEM_MAP8_MIPI_TX_1_MIPI_TX51_POS    4U</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span> </div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2de616d78619bb42304f2771c08340b"> 5014</a></span><span class="preprocessor">#define TUN_WAIT_VS_START_MIPI_TX_1_MIPI_TX51_ADDR   0x473U </span><span class="comment">// Number of VS frames to wait before sendi... </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abcf6a58822aab386b64d958f26715c5e"> 5015</a></span><span class="preprocessor">#define TUN_WAIT_VS_START_MIPI_TX_1_MIPI_TX51_MASK   0xE0U</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e06e3dd5307f4c0c7206dcca193a66e"> 5016</a></span><span class="preprocessor">#define TUN_WAIT_VS_START_MIPI_TX_1_MIPI_TX51_POS    5U</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span> </div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a5f705614f7a954078463d39617790b"> 5018</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX52_ADDR         0x474U</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab13c3ab808363094c32ee44e735f67f5"> 5019</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX52_DEFAULT      0x08U</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span> </div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a466b00b80c2641e39e647e9ae9a8c008"> 5021</a></span><span class="preprocessor">#define TUN_EN_MIPI_TX_1_MIPI_TX52_ADDR      0x474U </span><span class="comment">// Tunneling Enable  </span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb19ec2b25ab9d071b6662e959659e67"> 5022</a></span><span class="preprocessor">#define TUN_EN_MIPI_TX_1_MIPI_TX52_MASK      0x01U</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a067e096cbfcc2291c89a01d66752127a"> 5023</a></span><span class="preprocessor">#define TUN_EN_MIPI_TX_1_MIPI_TX52_POS       0U</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span> </div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca51aa2a3d8cb8ae54da2f20a5f27ce2"> 5025</a></span><span class="preprocessor">#define TUN_DEST_MIPI_TX_1_MIPI_TX52_ADDR    0x474U </span><span class="comment">// Tunneling Pipe Destination  </span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89f1c82f30e57543a5cc5874147d7a79"> 5026</a></span><span class="preprocessor">#define TUN_DEST_MIPI_TX_1_MIPI_TX52_MASK    0x02U</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a195cdb4d792e2dd3bf735808f5373e98"> 5027</a></span><span class="preprocessor">#define TUN_DEST_MIPI_TX_1_MIPI_TX52_POS     1U</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span> </div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ec125f857d49561e742590e3d058ace"> 5029</a></span><span class="preprocessor">#define DESKEW_TUN_SRC_MIPI_TX_1_MIPI_TX52_ADDR      0x474U </span><span class="comment">// Tunneling Deskew Source Select  </span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d84dae8aa53688261eef42926195f21"> 5030</a></span><span class="preprocessor">#define DESKEW_TUN_SRC_MIPI_TX_1_MIPI_TX52_MASK      0x04U</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c76f5462f13d451507ac45254c0a31f"> 5031</a></span><span class="preprocessor">#define DESKEW_TUN_SRC_MIPI_TX_1_MIPI_TX52_POS       2U</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span> </div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd6009f61c8ccece7ca71b6b7b674553"> 5033</a></span><span class="preprocessor">#define TUN_SER_LANE_NUM_MIPI_TX_1_MIPI_TX52_ADDR    0x474U </span><span class="comment">// Number of lanes in the serializer. Appli... </span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4234f51367c64f4aed17a673561b5eb6"> 5034</a></span><span class="preprocessor">#define TUN_SER_LANE_NUM_MIPI_TX_1_MIPI_TX52_MASK    0x18U</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad84f925402dfbe7a2e7ad5d2b7e61a4c"> 5035</a></span><span class="preprocessor">#define TUN_SER_LANE_NUM_MIPI_TX_1_MIPI_TX52_POS     3U</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span> </div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf6810140171e63f573c52b2c0a554e4"> 5037</a></span><span class="preprocessor">#define DESKEW_TUN_MIPI_TX_1_MIPI_TX52_ADDR      0x474U </span><span class="comment">// Deskew Mode for CSI2 Tunneling  </span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1987be2df75b1bd4891b558813c3983"> 5038</a></span><span class="preprocessor">#define DESKEW_TUN_MIPI_TX_1_MIPI_TX52_MASK      0x60U</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a872062ba2dc040622482a34f26d39a"> 5039</a></span><span class="preprocessor">#define DESKEW_TUN_MIPI_TX_1_MIPI_TX52_POS       5U</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span> </div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f5ace1f6b367cd3df29cc6d22c5339b"> 5041</a></span><span class="preprocessor">#define TUN_NO_CORR_MIPI_TX_1_MIPI_TX52_ADDR     0x474U </span><span class="comment">// Do not enable header error correction in... </span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef471f2a12c17023d4a140c115c559d1"> 5042</a></span><span class="preprocessor">#define TUN_NO_CORR_MIPI_TX_1_MIPI_TX52_MASK     0x80U</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e80c874ab4a8a6eb59464d8a9807764"> 5043</a></span><span class="preprocessor">#define TUN_NO_CORR_MIPI_TX_1_MIPI_TX52_POS      7U</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span> </div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f253c550852bcb4491eeadc88cf7383"> 5045</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX53_ADDR         0x475U</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f41e70f01f93ad1016cdd27c0bc99fd"> 5046</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX53_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span> </div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74142f3ac91dab7d78d0f1260013f973"> 5048</a></span><span class="preprocessor">#define DESKEW_TUN_OFFSET_MIPI_TX_1_MIPI_TX53_ADDR   0x475U </span><span class="comment">// Tunneling Deskew Width Offset  </span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bebdc2a1ada401b4be274e79005588b"> 5049</a></span><span class="preprocessor">#define DESKEW_TUN_OFFSET_MIPI_TX_1_MIPI_TX53_MASK   0xFFU</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20e9c358ed971531bc5f110257e3944b"> 5050</a></span><span class="preprocessor">#define DESKEW_TUN_OFFSET_MIPI_TX_1_MIPI_TX53_POS    0U</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span> </div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2fb2803daa56fdc71c09f6d03b1eccd"> 5052</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX54_ADDR         0x476U</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff321dd8d0c63def355484b79f5f0881"> 5053</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX54_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span> </div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0f41b7c7a0856864e6e255994f6058a"> 5055</a></span><span class="preprocessor">#define TUN_PKT_START_ADDR_MIPI_TX_1_MIPI_TX54_ADDR      0x476U </span><span class="comment">// Specifies the start address of the long ... </span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a9d618dffaac6a2635046510cae168d"> 5056</a></span><span class="preprocessor">#define TUN_PKT_START_ADDR_MIPI_TX_1_MIPI_TX54_MASK      0xFFU</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac49f42d146edd618faffa77fe5398c97"> 5057</a></span><span class="preprocessor">#define TUN_PKT_START_ADDR_MIPI_TX_1_MIPI_TX54_POS       0U</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span> </div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23affd20eb868c533f3027ff51f9088d"> 5059</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX55_ADDR         0x477U</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a449eace5c017f8ddfb1e3860bcfbb9f1"> 5060</a></span><span class="preprocessor">#define MIPI_TX_1_MIPI_TX55_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span> </div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a274e9b4879d9e24233c76680d6c00503"> 5062</a></span><span class="preprocessor">#define TUN_NO_CORR_LENGTH_MIPI_TX_1_MIPI_TX55_ADDR      0x477U </span><span class="comment">// Do not enable header error packet length... </span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29db1f403bad574e34544e3c7fd9a25a"> 5063</a></span><span class="preprocessor">#define TUN_NO_CORR_LENGTH_MIPI_TX_1_MIPI_TX55_MASK      0x01U</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a530d6ff166bcc14192d0f5803cd07e33"> 5064</a></span><span class="preprocessor">#define TUN_NO_CORR_LENGTH_MIPI_TX_1_MIPI_TX55_POS       0U</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span> </div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac815008245a3d37ec6dae38d40795fd7"> 5066</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX1_ADDR      0x481U</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0efec734a2ddc33ac7877df4e21f1b43"> 5067</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span> </div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b4c3c1177036b50a1c0eb4cd526f4e2"> 5069</a></span><span class="preprocessor">#define MODE_MIPI_TX_2_MIPI_TX1_ADDR     0x481U </span><span class="comment">// MIPI Tx Mode  </span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a704bd32336e2caa9d6332d4a017e52c5"> 5070</a></span><span class="preprocessor">#define MODE_MIPI_TX_2_MIPI_TX1_MASK     0xFFU</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1920f9d86ab702801751111190e9072"> 5071</a></span><span class="preprocessor">#define MODE_MIPI_TX_2_MIPI_TX1_POS      0U</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span> </div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8958e984c82bd9dae1f70a2ba3699958"> 5073</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX2_ADDR      0x482U</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae331da8fb536b81911a04d9de0ae06dc"> 5074</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span> </div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e5c5c8dd60c518bd2f2d42c6903e1b7"> 5076</a></span><span class="preprocessor">#define STATUS_MIPI_TX_2_MIPI_TX2_ADDR   0x482U </span><span class="comment">// MIPI Tx Status  </span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac804450ab11027d05243abe48bbc786e"> 5077</a></span><span class="preprocessor">#define STATUS_MIPI_TX_2_MIPI_TX2_MASK   0xFFU</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec1c8324d815511513db5f249ba52c46"> 5078</a></span><span class="preprocessor">#define STATUS_MIPI_TX_2_MIPI_TX2_POS    0U</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span> </div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad78ada4c6778cf75c54dc1e4eff90bd"> 5080</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX3_ADDR      0x483U</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d36668013bfb10e2f6d6fbc7ee4159b"> 5081</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX3_DEFAULT   0x01U</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span> </div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c8151692377667f9f72d4d07c2693f9"> 5083</a></span><span class="preprocessor">#define DESKEW_INIT_MIPI_TX_2_MIPI_TX3_ADDR      0x483U </span><span class="comment">// DPHY Deskew Initial Calibration Control  </span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a054a1d927a73d2b3d4f4cedc25fa667c"> 5084</a></span><span class="preprocessor">#define DESKEW_INIT_MIPI_TX_2_MIPI_TX3_MASK      0xFFU</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa73d9a38702cf444549ee42a5fe31ebf"> 5085</a></span><span class="preprocessor">#define DESKEW_INIT_MIPI_TX_2_MIPI_TX3_POS       0U</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span> </div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60c1ae74ce2814c136d7f86ed90b6f07"> 5087</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX4_ADDR      0x484U</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a497a92d60391c69ce43c67e8c64edcac"> 5088</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX4_DEFAULT   0x01U</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span> </div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4a6346f1ecaf18309a9e216001a6407"> 5090</a></span><span class="preprocessor">#define DESKEW_PER_MIPI_TX_2_MIPI_TX4_ADDR   0x484U </span><span class="comment">// DPHY Periodic Deskew Calibration Control... </span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d86ce1129a63cd68fda844d1f45510b"> 5091</a></span><span class="preprocessor">#define DESKEW_PER_MIPI_TX_2_MIPI_TX4_MASK   0xFFU</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af634263a460fce46dd906f34bb894670"> 5092</a></span><span class="preprocessor">#define DESKEW_PER_MIPI_TX_2_MIPI_TX4_POS    0U</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span> </div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ad0f4aded13d36d9983eb03c4488459"> 5094</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX7_ADDR      0x487U</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd493d0855c61e8b293c377ca877a8a7"> 5095</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX7_DEFAULT   0x1CU</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span> </div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab628804a990881ba5f1c9343f310c754"> 5097</a></span><span class="preprocessor">#define CSI2_TX_GAP_MIPI_TX_2_MIPI_TX7_ADDR      0x487U </span><span class="comment">// Number of MIPI byte clocks to wait after... </span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc75b1f661e027bafd5e677b09b3af45"> 5098</a></span><span class="preprocessor">#define CSI2_TX_GAP_MIPI_TX_2_MIPI_TX7_MASK      0xFFU</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a464884a482d09bec064e8f075d27e494"> 5099</a></span><span class="preprocessor">#define CSI2_TX_GAP_MIPI_TX_2_MIPI_TX7_POS       0U</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span> </div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ba58a84e75a1998b020c3d55d2f7b02"> 5101</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX10_ADDR         0x48AU</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9cfa863d7cdffcd9f827dc882f8dfc32"> 5102</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX10_DEFAULT      0xD0U</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span> </div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1ac81de022a825109cbc9ee2a86f5ab"> 5104</a></span><span class="preprocessor">#define CSI_VCX_EN_MIPI_TX_2_MIPI_TX10_ADDR      0x48AU </span><span class="comment">// Enable VC Extension  </span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52fd80bdfe2798486235006eeff09eef"> 5105</a></span><span class="preprocessor">#define CSI_VCX_EN_MIPI_TX_2_MIPI_TX10_MASK      0x08U</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb2b2a7e570ef776375b8719ce44e351"> 5106</a></span><span class="preprocessor">#define CSI_VCX_EN_MIPI_TX_2_MIPI_TX10_POS       3U</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span> </div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0994663825770054ec918d8084f90640"> 5108</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_2_MIPI_TX10_ADDR    0x48AU </span><span class="comment">// Enable CPHY  </span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b5eaf7ebd26a0a1a0bd0fafdbe95a3b"> 5109</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_2_MIPI_TX10_MASK    0x20U</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3dd669201a40c85172e70d450ee6cc47"> 5110</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_2_MIPI_TX10_POS     5U</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span> </div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1d30623265cd6427f37a6f853015f59"> 5112</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_2_MIPI_TX10_ADDR   0x48AU </span><span class="comment">// Set number of MIPI data lanes  </span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae76eae0f279dfeeed17dddf7b31be6b7"> 5113</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_2_MIPI_TX10_MASK   0xC0U</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4083f13f9e25676ea958284c66b68d8"> 5114</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_2_MIPI_TX10_POS    6U</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span> </div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91c375e2fded231d0cb228a3dd2b69b2"> 5116</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX11_ADDR         0x48BU</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08f7f578205468f387fcf819044ebbfd"> 5117</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX11_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span> </div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a320f2a51e166b450b02d5b3342ecaa4c"> 5119</a></span><span class="preprocessor">#define MAP_EN_L_MIPI_TX_2_MIPI_TX11_ADDR    0x48BU </span><span class="comment">// Mapping Enable Low Byte [7:0]  </span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78dddbc46c848fc6749577a1a1986097"> 5120</a></span><span class="preprocessor">#define MAP_EN_L_MIPI_TX_2_MIPI_TX11_MASK    0xFFU</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a258fe531c3b8500085305df4e7d316f5"> 5121</a></span><span class="preprocessor">#define MAP_EN_L_MIPI_TX_2_MIPI_TX11_POS     0U</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span> </div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16bb58356c4331133512fad90fce620b"> 5123</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX12_ADDR         0x48CU</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f2c42ba2ff69cca804057fd9027742d"> 5124</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX12_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span> </div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad46813c3c62729d36a19ee7a3fd6fac6"> 5126</a></span><span class="preprocessor">#define MAP_EN_H_MIPI_TX_2_MIPI_TX12_ADDR    0x48CU </span><span class="comment">// Mapping Enable High Byte [15:8]  </span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a067e316c5a823416f15fabade2c189a9"> 5127</a></span><span class="preprocessor">#define MAP_EN_H_MIPI_TX_2_MIPI_TX12_MASK    0xFFU</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e793aa2db1876a1bf24a2dc2ee54188"> 5128</a></span><span class="preprocessor">#define MAP_EN_H_MIPI_TX_2_MIPI_TX12_POS     0U</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span> </div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9642de11626347500c22ad4ef3e741e1"> 5130</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX13_ADDR         0x48DU</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1f12a0a288e73ce380cf3b8a12d5d31"> 5131</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span> </div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a823531c8e7ca16dfc968c5572c8f9523"> 5133</a></span><span class="preprocessor">#define MAP_SRC_0_MIPI_TX_2_MIPI_TX13_ADDR   0x48DU </span><span class="comment">// Mapping Source Register 0  </span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c523d7dbe7d4a19ea5221feffe66ee5"> 5134</a></span><span class="preprocessor">#define MAP_SRC_0_MIPI_TX_2_MIPI_TX13_MASK   0xFFU</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86a813d8f95ec4fccd3e008195c9dd79"> 5135</a></span><span class="preprocessor">#define MAP_SRC_0_MIPI_TX_2_MIPI_TX13_POS    0U</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span> </div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ee39aeac7e163765125e9cc3c7551b1"> 5137</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX14_ADDR         0x48EU</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ccbbe2effec1778ac00d2d2fc4ff2ae"> 5138</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX14_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span> </div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a654cae39ae130b9c6a67968805229bb7"> 5140</a></span><span class="preprocessor">#define MAP_DST_0_MIPI_TX_2_MIPI_TX14_ADDR   0x48EU </span><span class="comment">// Mapping Destination Register 0  </span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44a0135c2be6e7506e38082fedd49008"> 5141</a></span><span class="preprocessor">#define MAP_DST_0_MIPI_TX_2_MIPI_TX14_MASK   0xFFU</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46bfbe11993083ae4548aac5015bc61c"> 5142</a></span><span class="preprocessor">#define MAP_DST_0_MIPI_TX_2_MIPI_TX14_POS    0U</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span> </div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0517ddc45ad47ea6f765cadfc7604bd"> 5144</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX15_ADDR         0x48FU</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46fcc9ac8e46e67669959fb8b40fe773"> 5145</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX15_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span> </div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13c697439a7eae955ba17c75261c32f2"> 5147</a></span><span class="preprocessor">#define MAP_SRC_1_MIPI_TX_2_MIPI_TX15_ADDR   0x48FU </span><span class="comment">// Mapping Source Register 1  </span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba7b3c333d6553a898e6bf248f6bf54b"> 5148</a></span><span class="preprocessor">#define MAP_SRC_1_MIPI_TX_2_MIPI_TX15_MASK   0xFFU</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79b767c60acbfaa4d1fe495784c623ce"> 5149</a></span><span class="preprocessor">#define MAP_SRC_1_MIPI_TX_2_MIPI_TX15_POS    0U</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span> </div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf84ec8ea69d68168ebc585094adf792"> 5151</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX16_ADDR         0x490U</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a992bbf24b30a842002c5e70edd590b78"> 5152</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX16_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span> </div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e6774bb3a99eb019dfce5ac7dfe9d64"> 5154</a></span><span class="preprocessor">#define MAP_DST_1_MIPI_TX_2_MIPI_TX16_ADDR   0x490U </span><span class="comment">// Mapping Destination Register 1  </span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ce163831fa750e152d2bce6e308c0db"> 5155</a></span><span class="preprocessor">#define MAP_DST_1_MIPI_TX_2_MIPI_TX16_MASK   0xFFU</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad82e395b6ddbc7ff46720ef0a648d044"> 5156</a></span><span class="preprocessor">#define MAP_DST_1_MIPI_TX_2_MIPI_TX16_POS    0U</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span> </div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a995e48b2ddf4e08920867c8d51e6e741"> 5158</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX17_ADDR         0x491U</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaaba99b9f4720695541d262deb1c04f0"> 5159</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX17_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span> </div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1f911fac00b7cc2c57a021ce827100c"> 5161</a></span><span class="preprocessor">#define MAP_SRC_2_MIPI_TX_2_MIPI_TX17_ADDR   0x491U </span><span class="comment">// Mapping Source Register 2  </span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0eb72f0b75b3452d842f3da2344ef670"> 5162</a></span><span class="preprocessor">#define MAP_SRC_2_MIPI_TX_2_MIPI_TX17_MASK   0xFFU</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add2ec176afeb097d123a80c69a566c4f"> 5163</a></span><span class="preprocessor">#define MAP_SRC_2_MIPI_TX_2_MIPI_TX17_POS    0U</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span> </div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acec45deb3f667156e87ae17ac4971f48"> 5165</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX18_ADDR         0x492U</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30c0ba37f0af5bb031f26629062dc5a4"> 5166</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX18_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span> </div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5eff304739c0914a0d185a6afbabde79"> 5168</a></span><span class="preprocessor">#define MAP_DST_2_MIPI_TX_2_MIPI_TX18_ADDR   0x492U </span><span class="comment">// Mapping Destination Register 2  </span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ed05bee5204cf728b23e4185d16fffb"> 5169</a></span><span class="preprocessor">#define MAP_DST_2_MIPI_TX_2_MIPI_TX18_MASK   0xFFU</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6212db59e6d086a085a85661dd545567"> 5170</a></span><span class="preprocessor">#define MAP_DST_2_MIPI_TX_2_MIPI_TX18_POS    0U</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span> </div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21c6c02677af30db8d1bc5aa67f84f9c"> 5172</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX19_ADDR         0x493U</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71c682244fd8bb0bfe09e7f61fd631db"> 5173</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX19_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span> </div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a128d7b0bfaf4d777a5bc69b3da34bd47"> 5175</a></span><span class="preprocessor">#define MAP_SRC_3_MIPI_TX_2_MIPI_TX19_ADDR   0x493U </span><span class="comment">// Mapping Source Register 3  </span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6bb3371066b6c36a117f1b8d4cb3589"> 5176</a></span><span class="preprocessor">#define MAP_SRC_3_MIPI_TX_2_MIPI_TX19_MASK   0xFFU</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a512f41e4d06500b0c58135715f8b64"> 5177</a></span><span class="preprocessor">#define MAP_SRC_3_MIPI_TX_2_MIPI_TX19_POS    0U</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span> </div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac02c9cb66ef199027eecf2176fb6f05d"> 5179</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX20_ADDR         0x494U</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5613c4bac18e8e97734b393aa7904b61"> 5180</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX20_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span> </div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa320788ad0a840288e5c59d30bd9c394"> 5182</a></span><span class="preprocessor">#define MAP_DST_3_MIPI_TX_2_MIPI_TX20_ADDR   0x494U </span><span class="comment">// Mapping Destination Register 3  </span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94d6f76b8a5dd082f96b321b35aef75c"> 5183</a></span><span class="preprocessor">#define MAP_DST_3_MIPI_TX_2_MIPI_TX20_MASK   0xFFU</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a215fbb287e410b3faa61569edd73242d"> 5184</a></span><span class="preprocessor">#define MAP_DST_3_MIPI_TX_2_MIPI_TX20_POS    0U</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span> </div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfded3ab7c6bf7f4a1e965f1d327e286"> 5186</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX21_ADDR         0x495U</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40d5fb8c92397878a89ba0e5d453f334"> 5187</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX21_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span> </div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b9c68fc62d780eeb7e1141c42269507"> 5189</a></span><span class="preprocessor">#define MAP_SRC_4_MIPI_TX_2_MIPI_TX21_ADDR   0x495U </span><span class="comment">// Mapping Source Register 4  </span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96a21325fcd48abd04498c23a570ad18"> 5190</a></span><span class="preprocessor">#define MAP_SRC_4_MIPI_TX_2_MIPI_TX21_MASK   0xFFU</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7919d7381b72d94e24418ad648fdbe0f"> 5191</a></span><span class="preprocessor">#define MAP_SRC_4_MIPI_TX_2_MIPI_TX21_POS    0U</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span> </div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab86b427afd8285047d5857898f13ddb3"> 5193</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX22_ADDR         0x496U</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9eae3f4f5be4ea445380c7a8d29fc12c"> 5194</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX22_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span> </div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd54eca4fdec7b1985f2cd7618d53931"> 5196</a></span><span class="preprocessor">#define MAP_DST_4_MIPI_TX_2_MIPI_TX22_ADDR   0x496U </span><span class="comment">// Mapping Destination Register 4  </span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8bf2cfc34bdc7628fd207df068bd71ca"> 5197</a></span><span class="preprocessor">#define MAP_DST_4_MIPI_TX_2_MIPI_TX22_MASK   0xFFU</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec7b30e1fcbaf2b9104220357c889c86"> 5198</a></span><span class="preprocessor">#define MAP_DST_4_MIPI_TX_2_MIPI_TX22_POS    0U</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span> </div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06abc366ad8731b92a83c7b68cc0c7da"> 5200</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX23_ADDR         0x497U</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e250e85b05d118899fd14c7e1815cc4"> 5201</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX23_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span> </div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ae7f32ae1dfbc3ee494727831f91f5c"> 5203</a></span><span class="preprocessor">#define MAP_SRC_5_MIPI_TX_2_MIPI_TX23_ADDR   0x497U </span><span class="comment">// Mapping Source Register 5  </span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a449fd428965e6ea0b5a04f6bd339b6ee"> 5204</a></span><span class="preprocessor">#define MAP_SRC_5_MIPI_TX_2_MIPI_TX23_MASK   0xFFU</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9aee364e8526a0fab3cf5083a7bd3a17"> 5205</a></span><span class="preprocessor">#define MAP_SRC_5_MIPI_TX_2_MIPI_TX23_POS    0U</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span> </div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d495453385e950ce727be95d1062aa8"> 5207</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX24_ADDR         0x498U</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a844e7a6095080a08d9f7106f80b1a163"> 5208</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX24_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span> </div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae53c1df05b526b5915d9e060590ca37a"> 5210</a></span><span class="preprocessor">#define MAP_DST_5_MIPI_TX_2_MIPI_TX24_ADDR   0x498U </span><span class="comment">// Mapping Destination Register 5  </span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a727aa04ef838fb0c80b7ab7b161ba3bf"> 5211</a></span><span class="preprocessor">#define MAP_DST_5_MIPI_TX_2_MIPI_TX24_MASK   0xFFU</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e7a348c855e8ab975ca9eda1a5ac7d8"> 5212</a></span><span class="preprocessor">#define MAP_DST_5_MIPI_TX_2_MIPI_TX24_POS    0U</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span> </div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a224ffe7d577e758b23c16485741e19a1"> 5214</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX25_ADDR         0x499U</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92c8d7968a4b21dd9a6a167c83cc0d90"> 5215</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX25_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span> </div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5f92ca5494f7a833e56fa38bb12d5b9"> 5217</a></span><span class="preprocessor">#define MAP_SRC_6_MIPI_TX_2_MIPI_TX25_ADDR   0x499U </span><span class="comment">// Mapping Source Register 6  </span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3bfa321d0f6d3ff085eb4f409ed7471c"> 5218</a></span><span class="preprocessor">#define MAP_SRC_6_MIPI_TX_2_MIPI_TX25_MASK   0xFFU</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a638193c656337467108fba49c2ec8f50"> 5219</a></span><span class="preprocessor">#define MAP_SRC_6_MIPI_TX_2_MIPI_TX25_POS    0U</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span> </div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a6a4012868cee952425368616609336"> 5221</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX26_ADDR         0x49AU</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3538e167f8d94ee5eff3b9336cc1040"> 5222</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX26_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span> </div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bc65e4106b7585c9420bc8bce2d24d6"> 5224</a></span><span class="preprocessor">#define MAP_DST_6_MIPI_TX_2_MIPI_TX26_ADDR   0x49AU </span><span class="comment">// Mapping Destination Register 6  </span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a733e8b5baf8ac5d7718a64de9c0fada6"> 5225</a></span><span class="preprocessor">#define MAP_DST_6_MIPI_TX_2_MIPI_TX26_MASK   0xFFU</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcb38d3704c5f99719e555d53c9605aa"> 5226</a></span><span class="preprocessor">#define MAP_DST_6_MIPI_TX_2_MIPI_TX26_POS    0U</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span> </div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a567456d7d32e057af60f1cfbf156e70c"> 5228</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX27_ADDR         0x49BU</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae98c4f6348683f99af07a3f6fc9ff9f0"> 5229</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX27_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span> </div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51ef589408517c400f501819c2474c26"> 5231</a></span><span class="preprocessor">#define MAP_SRC_7_MIPI_TX_2_MIPI_TX27_ADDR   0x49BU </span><span class="comment">// Mapping Source Register 7  </span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f2405dc19a7f6660d623c4b3820bd6a"> 5232</a></span><span class="preprocessor">#define MAP_SRC_7_MIPI_TX_2_MIPI_TX27_MASK   0xFFU</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67feb68d76a247169dc67bd2cd9392cd"> 5233</a></span><span class="preprocessor">#define MAP_SRC_7_MIPI_TX_2_MIPI_TX27_POS    0U</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span> </div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e7e0408f1bd8271cda0ad789a5b7673"> 5235</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX28_ADDR         0x49CU</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e52c0b5be90202d6c653057003298a6"> 5236</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX28_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span> </div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88281b503e53131a1c13d9633d664db4"> 5238</a></span><span class="preprocessor">#define MAP_DST_7_MIPI_TX_2_MIPI_TX28_ADDR   0x49CU </span><span class="comment">// Mapping Destination Register 7  </span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6fd1b2ab5edc4589e28222da60655b2"> 5239</a></span><span class="preprocessor">#define MAP_DST_7_MIPI_TX_2_MIPI_TX28_MASK   0xFFU</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b318cbe5dc810d811e9f23dc9cdcc40"> 5240</a></span><span class="preprocessor">#define MAP_DST_7_MIPI_TX_2_MIPI_TX28_POS    0U</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span> </div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73fafbdc19651ca0aeb64bccf484f887"> 5242</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX29_ADDR         0x49DU</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed10480304e5db36ecbca90d7da4e1d2"> 5243</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX29_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span> </div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33010a3c7cc6978383bcee9663083c8a"> 5245</a></span><span class="preprocessor">#define MAP_SRC_8_MIPI_TX_2_MIPI_TX29_ADDR   0x49DU </span><span class="comment">// Mapping Source Register 8  </span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e26029219272ade2f68faffde3dd7f9"> 5246</a></span><span class="preprocessor">#define MAP_SRC_8_MIPI_TX_2_MIPI_TX29_MASK   0xFFU</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a738643f7d91c06a0e4e19e39fecb0399"> 5247</a></span><span class="preprocessor">#define MAP_SRC_8_MIPI_TX_2_MIPI_TX29_POS    0U</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span> </div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bb55c4dc1c628153ef92ba576a675a3"> 5249</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX30_ADDR         0x49EU</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1681f9865c1f4418930e60a7b94145ab"> 5250</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX30_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span> </div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2c8fee02d8b462c8c43ae398549e7a9"> 5252</a></span><span class="preprocessor">#define MAP_DST_8_MIPI_TX_2_MIPI_TX30_ADDR   0x49EU </span><span class="comment">// Mapping Destination Register 8  </span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a424b12861dfcd8fafa5f6fd541f9ccbc"> 5253</a></span><span class="preprocessor">#define MAP_DST_8_MIPI_TX_2_MIPI_TX30_MASK   0xFFU</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4159a7e19b3f41378db9654c9ec75024"> 5254</a></span><span class="preprocessor">#define MAP_DST_8_MIPI_TX_2_MIPI_TX30_POS    0U</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span> </div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71731a4c2fcff54a3dce7e0ed2cb6e14"> 5256</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX31_ADDR         0x49FU</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa586c9b1174e969c67ab0aba2340b81c"> 5257</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX31_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span> </div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a775b9af663dd92cc0919e8d0105af1f8"> 5259</a></span><span class="preprocessor">#define MAP_SRC_9_MIPI_TX_2_MIPI_TX31_ADDR   0x49FU </span><span class="comment">// Mapping Source Register 9  </span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b9d716b9fce3591d6903f140a9fe44b"> 5260</a></span><span class="preprocessor">#define MAP_SRC_9_MIPI_TX_2_MIPI_TX31_MASK   0xFFU</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadc90c9bb026a276016ba08bc53df89a"> 5261</a></span><span class="preprocessor">#define MAP_SRC_9_MIPI_TX_2_MIPI_TX31_POS    0U</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span> </div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f9055e390a3fd445ef9b7b5195742b7"> 5263</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX32_ADDR         0x4A0U</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08100166d30f8f42a9423f271ece82e3"> 5264</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX32_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span> </div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3175d0a2675cbb17e6c318adc3ccdae"> 5266</a></span><span class="preprocessor">#define MAP_DST_9_MIPI_TX_2_MIPI_TX32_ADDR   0x4A0U </span><span class="comment">// Mapping Destination Register 9  </span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6476d16969dfe6e2ec6bbaac08a4ffa3"> 5267</a></span><span class="preprocessor">#define MAP_DST_9_MIPI_TX_2_MIPI_TX32_MASK   0xFFU</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af276bd3f1eb37866e56b0edf9ac4f79d"> 5268</a></span><span class="preprocessor">#define MAP_DST_9_MIPI_TX_2_MIPI_TX32_POS    0U</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span> </div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4538e60599d11255cf30bc8e0ecb9c49"> 5270</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX33_ADDR         0x4A1U</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa12edf19afed1dade40bbe068753994b"> 5271</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX33_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span> </div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8eb8fc77bfb2ee916046d3d51e2f7ca8"> 5273</a></span><span class="preprocessor">#define MAP_SRC_10_MIPI_TX_2_MIPI_TX33_ADDR      0x4A1U </span><span class="comment">// Mapping Source Register 10  </span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e5f809a804abee21e9b59fa13ebaa1b"> 5274</a></span><span class="preprocessor">#define MAP_SRC_10_MIPI_TX_2_MIPI_TX33_MASK      0xFFU</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb29781b6a731b25441ef96b83115415"> 5275</a></span><span class="preprocessor">#define MAP_SRC_10_MIPI_TX_2_MIPI_TX33_POS       0U</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span> </div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e0e64be056d06772263c3697fd4228f"> 5277</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX34_ADDR         0x4A2U</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a547cebc56728817f2c55873bc3639cc1"> 5278</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX34_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span> </div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae741b1b8a30563c427b1c5746dee1234"> 5280</a></span><span class="preprocessor">#define MAP_DST_10_MIPI_TX_2_MIPI_TX34_ADDR      0x4A2U </span><span class="comment">// Mapping Destination Register 10  </span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d52b73a952cf418adc770c74b06effd"> 5281</a></span><span class="preprocessor">#define MAP_DST_10_MIPI_TX_2_MIPI_TX34_MASK      0xFFU</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81fdb50d298d57dc237bbb9ceae316a9"> 5282</a></span><span class="preprocessor">#define MAP_DST_10_MIPI_TX_2_MIPI_TX34_POS       0U</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span> </div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e8620bbdec42617f2a63c42568c057d"> 5284</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX35_ADDR         0x4A3U</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf22893e0eba3ae0246efc2ac463829c"> 5285</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX35_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span> </div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa061e1925410cb56e0c530c2a69a4277"> 5287</a></span><span class="preprocessor">#define MAP_SRC_11_MIPI_TX_2_MIPI_TX35_ADDR      0x4A3U </span><span class="comment">// Mapping Source Register 11  </span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3e0c44223fc3dede9ac22aee944e68a"> 5288</a></span><span class="preprocessor">#define MAP_SRC_11_MIPI_TX_2_MIPI_TX35_MASK      0xFFU</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af46afdcceafa6c2ecbe8b9e4d6883888"> 5289</a></span><span class="preprocessor">#define MAP_SRC_11_MIPI_TX_2_MIPI_TX35_POS       0U</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span> </div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70baf22242a5d81036ad24240a462e80"> 5291</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX36_ADDR         0x4A4U</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa65fd4f53825ccd6cc6a6006260ee71f"> 5292</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX36_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span> </div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a025ae693d69eb4673b2aa31dedf38783"> 5294</a></span><span class="preprocessor">#define MAP_DST_11_MIPI_TX_2_MIPI_TX36_ADDR      0x4A4U </span><span class="comment">// Mapping Destination Register 11  </span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a458e019ff7dc10340e48966b37c478d3"> 5295</a></span><span class="preprocessor">#define MAP_DST_11_MIPI_TX_2_MIPI_TX36_MASK      0xFFU</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae670668808e6018ddf0beda5b29a8fdf"> 5296</a></span><span class="preprocessor">#define MAP_DST_11_MIPI_TX_2_MIPI_TX36_POS       0U</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span> </div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2f78f9de103adfeba2171d8ee0905a8"> 5298</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX37_ADDR         0x4A5U</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b330ffbd6010076674fc6bf1c4f2a26"> 5299</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX37_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span> </div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86e4517ec56d57faa7031a2f46e2209c"> 5301</a></span><span class="preprocessor">#define MAP_SRC_12_MIPI_TX_2_MIPI_TX37_ADDR      0x4A5U </span><span class="comment">// Mapping Source Register 12  </span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3274082509e56d60d63f6642cf00937b"> 5302</a></span><span class="preprocessor">#define MAP_SRC_12_MIPI_TX_2_MIPI_TX37_MASK      0xFFU</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f315f81b162b9b8b7d294132850e738"> 5303</a></span><span class="preprocessor">#define MAP_SRC_12_MIPI_TX_2_MIPI_TX37_POS       0U</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span> </div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af96da06d3a46897dd3b886db2e715378"> 5305</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX38_ADDR         0x4A6U</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b10322e6912d31e4bf6ef2cd007c85b"> 5306</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX38_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span> </div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92a2ec856bc801ac256f785d89103a3d"> 5308</a></span><span class="preprocessor">#define MAP_DST_12_MIPI_TX_2_MIPI_TX38_ADDR      0x4A6U </span><span class="comment">// Mapping Destination Register 12  </span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a7685bc81d8911ffa5106e58eb372d6"> 5309</a></span><span class="preprocessor">#define MAP_DST_12_MIPI_TX_2_MIPI_TX38_MASK      0xFFU</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a807610630fe520370a56b4d2dbdde688"> 5310</a></span><span class="preprocessor">#define MAP_DST_12_MIPI_TX_2_MIPI_TX38_POS       0U</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span> </div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b588a563ac7f45660b2ac6119ee0ce0"> 5312</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX39_ADDR         0x4A7U</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a283263636a4f4c75a995038740f47b36"> 5313</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX39_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span> </div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af770d5e7f8276d4f5c7c809250ed29f5"> 5315</a></span><span class="preprocessor">#define MAP_SRC_13_MIPI_TX_2_MIPI_TX39_ADDR      0x4A7U </span><span class="comment">// Mapping Source Register 13  </span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dff45f32ac3219f6dd6fd727c7ff7a9"> 5316</a></span><span class="preprocessor">#define MAP_SRC_13_MIPI_TX_2_MIPI_TX39_MASK      0xFFU</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d67d1ff08de5290a30dfc89f75a55d1"> 5317</a></span><span class="preprocessor">#define MAP_SRC_13_MIPI_TX_2_MIPI_TX39_POS       0U</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span> </div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a60f4a876b44822d33f4b5636972a7c"> 5319</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX40_ADDR         0x4A8U</span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac28639dfac3a1c453bb8a7299a9e3cf9"> 5320</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX40_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span> </div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae75c236c91755e484db4f9d8f9f704af"> 5322</a></span><span class="preprocessor">#define MAP_DST_13_MIPI_TX_2_MIPI_TX40_ADDR      0x4A8U </span><span class="comment">// Mapping Destination Register 13  </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89a3cf7776d4d5748ba638688327d86b"> 5323</a></span><span class="preprocessor">#define MAP_DST_13_MIPI_TX_2_MIPI_TX40_MASK      0xFFU</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae66f1c5566754f7692dc2fffd7b54aa4"> 5324</a></span><span class="preprocessor">#define MAP_DST_13_MIPI_TX_2_MIPI_TX40_POS       0U</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span> </div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9616ea5d5ad2406ccd9828931d6ed8e8"> 5326</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX41_ADDR         0x4A9U</span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1421246150c6b30abb4064e436a408a"> 5327</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX41_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span> </div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d92b7493cb6a525e79b68023cb364e0"> 5329</a></span><span class="preprocessor">#define MAP_SRC_14_MIPI_TX_2_MIPI_TX41_ADDR      0x4A9U </span><span class="comment">// Mapping Source Register 14  </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6cbcf51e569d64869bf6fa67c00eb59b"> 5330</a></span><span class="preprocessor">#define MAP_SRC_14_MIPI_TX_2_MIPI_TX41_MASK      0xFFU</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b279e72cb0ff8963e811e299be08739"> 5331</a></span><span class="preprocessor">#define MAP_SRC_14_MIPI_TX_2_MIPI_TX41_POS       0U</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span> </div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a828d04017731d7f3f65fe120452e81db"> 5333</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX42_ADDR         0x4AAU</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeac360a4c61ed571e901ca1966104b1d"> 5334</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX42_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span> </div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd01333702fd5e8b0c3f29ced02bd1f5"> 5336</a></span><span class="preprocessor">#define MAP_DST_14_MIPI_TX_2_MIPI_TX42_ADDR      0x4AAU </span><span class="comment">// Mapping Destination Register 14  </span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a183ee8f1b1cda1810ddb38eba0e45356"> 5337</a></span><span class="preprocessor">#define MAP_DST_14_MIPI_TX_2_MIPI_TX42_MASK      0xFFU</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a983322610929ed42d45608cb6d6eec7c"> 5338</a></span><span class="preprocessor">#define MAP_DST_14_MIPI_TX_2_MIPI_TX42_POS       0U</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span> </div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97f2534c165fabfeffd4962d94ec2db6"> 5340</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX43_ADDR         0x4ABU</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d7dae43dc6e849117f5dd2000cf2ca7"> 5341</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX43_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span> </div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aabc92f35c2c763c42441d8a0b30e2f4a"> 5343</a></span><span class="preprocessor">#define MAP_SRC_15_MIPI_TX_2_MIPI_TX43_ADDR      0x4ABU </span><span class="comment">// Mapping Source Register 15  </span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94d1e3c1e702f8f979c14f1549efbaef"> 5344</a></span><span class="preprocessor">#define MAP_SRC_15_MIPI_TX_2_MIPI_TX43_MASK      0xFFU</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add48ef42b9e3520806e14c6c145e4bb5"> 5345</a></span><span class="preprocessor">#define MAP_SRC_15_MIPI_TX_2_MIPI_TX43_POS       0U</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span> </div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7440a7e5e533ad23c277c63b9c49a27b"> 5347</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX44_ADDR         0x4ACU</span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cdc18aa261643b2447b1a41446e09a2"> 5348</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX44_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span> </div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33276d89b7cd2303f0c92809155d9b28"> 5350</a></span><span class="preprocessor">#define MAP_DST_15_MIPI_TX_2_MIPI_TX44_ADDR      0x4ACU </span><span class="comment">// Mapping Destination Register 15  </span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae41f736f74a80f1564a50534895d4083"> 5351</a></span><span class="preprocessor">#define MAP_DST_15_MIPI_TX_2_MIPI_TX44_MASK      0xFFU</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae259bd250bba080bf98818e86b29c7a7"> 5352</a></span><span class="preprocessor">#define MAP_DST_15_MIPI_TX_2_MIPI_TX44_POS       0U</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span> </div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acbc32b6f5d76af3f1743117652c7dd9a"> 5354</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX45_ADDR         0x4ADU</span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2820ffb9ea00895317bfdb87aaae33c"> 5355</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX45_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span> </div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a897a8a8a43a20a73e04e599a076ad9f8"> 5357</a></span><span class="preprocessor">#define MAP_DPHY_DEST_0_MIPI_TX_2_MIPI_TX45_ADDR     0x4ADU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14e5c72c559e484523536dedb2da9faf"> 5358</a></span><span class="preprocessor">#define MAP_DPHY_DEST_0_MIPI_TX_2_MIPI_TX45_MASK     0x03U</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5f7b3c00269fa663123b85f8149545f"> 5359</a></span><span class="preprocessor">#define MAP_DPHY_DEST_0_MIPI_TX_2_MIPI_TX45_POS      0U</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span> </div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72dcc7e2e18e526ef0eae21066a6344f"> 5361</a></span><span class="preprocessor">#define MAP_DPHY_DEST_1_MIPI_TX_2_MIPI_TX45_ADDR     0x4ADU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a6ee07a5317a8afa2653c7192812dfb"> 5362</a></span><span class="preprocessor">#define MAP_DPHY_DEST_1_MIPI_TX_2_MIPI_TX45_MASK     0x0CU</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a305b515df41531d8e73be265ad4343ab"> 5363</a></span><span class="preprocessor">#define MAP_DPHY_DEST_1_MIPI_TX_2_MIPI_TX45_POS      2U</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span> </div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa646c620ed8d020b63ed771aa15d5ab2"> 5365</a></span><span class="preprocessor">#define MAP_DPHY_DEST_2_MIPI_TX_2_MIPI_TX45_ADDR     0x4ADU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac22049958c7b831407849fc27e9128e"> 5366</a></span><span class="preprocessor">#define MAP_DPHY_DEST_2_MIPI_TX_2_MIPI_TX45_MASK     0x30U</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8f0e9c93bbc02308008db3dc82b7e98"> 5367</a></span><span class="preprocessor">#define MAP_DPHY_DEST_2_MIPI_TX_2_MIPI_TX45_POS      4U</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span> </div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae045e20cbaea2201d701d215bf6ea9ca"> 5369</a></span><span class="preprocessor">#define MAP_DPHY_DEST_3_MIPI_TX_2_MIPI_TX45_ADDR     0x4ADU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a557b12fc7be0105d6025c0f6bf95c1eb"> 5370</a></span><span class="preprocessor">#define MAP_DPHY_DEST_3_MIPI_TX_2_MIPI_TX45_MASK     0xC0U</span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac63ce6a805913bbf750a5836b40b4d08"> 5371</a></span><span class="preprocessor">#define MAP_DPHY_DEST_3_MIPI_TX_2_MIPI_TX45_POS      6U</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span> </div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a919fbb8714ff841a812b12e610ab8a3d"> 5373</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX46_ADDR         0x4AEU</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b47a721295789de27584a65f65f5db5"> 5374</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX46_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span> </div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af60378c6eb4676f1f44a7d84a69ffb5c"> 5376</a></span><span class="preprocessor">#define MAP_DPHY_DEST_4_MIPI_TX_2_MIPI_TX46_ADDR     0x4AEU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e6f397b680580dcd62c0d030bee3ea7"> 5377</a></span><span class="preprocessor">#define MAP_DPHY_DEST_4_MIPI_TX_2_MIPI_TX46_MASK     0x03U</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adcb669765d969807fcfecd90213e411b"> 5378</a></span><span class="preprocessor">#define MAP_DPHY_DEST_4_MIPI_TX_2_MIPI_TX46_POS      0U</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span> </div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1088c507952d5ab4876a87f83defd3ba"> 5380</a></span><span class="preprocessor">#define MAP_DPHY_DEST_5_MIPI_TX_2_MIPI_TX46_ADDR     0x4AEU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a637b4bcdc20faaa8cef3cbaa0e1747de"> 5381</a></span><span class="preprocessor">#define MAP_DPHY_DEST_5_MIPI_TX_2_MIPI_TX46_MASK     0x0CU</span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a162e4e8fc792760d3eabbc0cde0f81cd"> 5382</a></span><span class="preprocessor">#define MAP_DPHY_DEST_5_MIPI_TX_2_MIPI_TX46_POS      2U</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span> </div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4540421e507c21773e2606340e95e5b8"> 5384</a></span><span class="preprocessor">#define MAP_DPHY_DEST_6_MIPI_TX_2_MIPI_TX46_ADDR     0x4AEU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10257410b4753be01033f09a154786b5"> 5385</a></span><span class="preprocessor">#define MAP_DPHY_DEST_6_MIPI_TX_2_MIPI_TX46_MASK     0x30U</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7d10c16cf2ab71c52b872ced942c963"> 5386</a></span><span class="preprocessor">#define MAP_DPHY_DEST_6_MIPI_TX_2_MIPI_TX46_POS      4U</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span> </div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a890b7c6f78be3ee7a3a33b4ebdbf0fa0"> 5388</a></span><span class="preprocessor">#define MAP_DPHY_DEST_7_MIPI_TX_2_MIPI_TX46_ADDR     0x4AEU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7a0d48d3fd515cd7c6f8102706ae566"> 5389</a></span><span class="preprocessor">#define MAP_DPHY_DEST_7_MIPI_TX_2_MIPI_TX46_MASK     0xC0U</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a918516f018204c6eaa604bbf3a0f1724"> 5390</a></span><span class="preprocessor">#define MAP_DPHY_DEST_7_MIPI_TX_2_MIPI_TX46_POS      6U</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span> </div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b044c79d7fbdd085024f14ec6b87f25"> 5392</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX47_ADDR         0x4AFU</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a704695dd0e92a99425ae270c4949935a"> 5393</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX47_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span> </div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d9d735c0880d41a13774d878d7383ee"> 5395</a></span><span class="preprocessor">#define MAP_DPHY_DEST_8_MIPI_TX_2_MIPI_TX47_ADDR     0x4AFU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff2e48a419cc035394d39121e79b3510"> 5396</a></span><span class="preprocessor">#define MAP_DPHY_DEST_8_MIPI_TX_2_MIPI_TX47_MASK     0x03U</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c821140cbbc1b234b85d53ccf19414e"> 5397</a></span><span class="preprocessor">#define MAP_DPHY_DEST_8_MIPI_TX_2_MIPI_TX47_POS      0U</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span> </div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4aa50306ad38fc60d92a1bbd089ae921"> 5399</a></span><span class="preprocessor">#define MAP_DPHY_DEST_9_MIPI_TX_2_MIPI_TX47_ADDR     0x4AFU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa09a8bc323a6e2f6ed97e4211751c8da"> 5400</a></span><span class="preprocessor">#define MAP_DPHY_DEST_9_MIPI_TX_2_MIPI_TX47_MASK     0x0CU</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af83c9765ff4f2efe6248fbc177b6df81"> 5401</a></span><span class="preprocessor">#define MAP_DPHY_DEST_9_MIPI_TX_2_MIPI_TX47_POS      2U</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span> </div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a328cd00e9950a6eb790fa7e95eb81bf9"> 5403</a></span><span class="preprocessor">#define MAP_DPHY_DEST_10_MIPI_TX_2_MIPI_TX47_ADDR    0x4AFU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a789049a8ee4c4ca47ec68f96d1300d8f"> 5404</a></span><span class="preprocessor">#define MAP_DPHY_DEST_10_MIPI_TX_2_MIPI_TX47_MASK    0x30U</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c2d7dfdb02a73fa4f6fc6778c125421"> 5405</a></span><span class="preprocessor">#define MAP_DPHY_DEST_10_MIPI_TX_2_MIPI_TX47_POS     4U</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span> </div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac38c9048df663eae4fc8a1030e6b9ca1"> 5407</a></span><span class="preprocessor">#define MAP_DPHY_DEST_11_MIPI_TX_2_MIPI_TX47_ADDR    0x4AFU </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae29f48811991121577e739e5d78f487b"> 5408</a></span><span class="preprocessor">#define MAP_DPHY_DEST_11_MIPI_TX_2_MIPI_TX47_MASK    0xC0U</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb23a58b359cc1b0ed378b9f83eb7a56"> 5409</a></span><span class="preprocessor">#define MAP_DPHY_DEST_11_MIPI_TX_2_MIPI_TX47_POS     6U</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span> </div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a339ec72271e0126eede87229c4c2e0b4"> 5411</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX48_ADDR         0x4B0U</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0dc53b423ccbe671c9b16705dfd7fcc"> 5412</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX48_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span> </div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31bdd914b3b0ed6154b3c9e1158a184e"> 5414</a></span><span class="preprocessor">#define MAP_DPHY_DEST_12_MIPI_TX_2_MIPI_TX48_ADDR    0x4B0U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa393a558e2514f2aa30fbb8ce54f8751"> 5415</a></span><span class="preprocessor">#define MAP_DPHY_DEST_12_MIPI_TX_2_MIPI_TX48_MASK    0x03U</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac7d370ab356c02bb04c6dfbd90feb2a"> 5416</a></span><span class="preprocessor">#define MAP_DPHY_DEST_12_MIPI_TX_2_MIPI_TX48_POS     0U</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span> </div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a339f917225db734e4732e9aa85bcc3a3"> 5418</a></span><span class="preprocessor">#define MAP_DPHY_DEST_13_MIPI_TX_2_MIPI_TX48_ADDR    0x4B0U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa907b317052acea8cd70f21f49e460b7"> 5419</a></span><span class="preprocessor">#define MAP_DPHY_DEST_13_MIPI_TX_2_MIPI_TX48_MASK    0x0CU</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad99fa58201c6827ec1babd8fab85d5c1"> 5420</a></span><span class="preprocessor">#define MAP_DPHY_DEST_13_MIPI_TX_2_MIPI_TX48_POS     2U</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span> </div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33be7c6bbc4c3251841d46b19827118c"> 5422</a></span><span class="preprocessor">#define MAP_DPHY_DEST_14_MIPI_TX_2_MIPI_TX48_ADDR    0x4B0U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a422c8e08fee101895dc616aeb6edf3e2"> 5423</a></span><span class="preprocessor">#define MAP_DPHY_DEST_14_MIPI_TX_2_MIPI_TX48_MASK    0x30U</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e35060bae8cf5b6c6fe36b1c7f89b76"> 5424</a></span><span class="preprocessor">#define MAP_DPHY_DEST_14_MIPI_TX_2_MIPI_TX48_POS     4U</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span> </div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b5914037ede724923d734d38f360135"> 5426</a></span><span class="preprocessor">#define MAP_DPHY_DEST_15_MIPI_TX_2_MIPI_TX48_ADDR    0x4B0U </span><span class="comment">// CSI2 controller destination for MAP_SRC_... </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace6b30a0e54932234b0206991919fe3b"> 5427</a></span><span class="preprocessor">#define MAP_DPHY_DEST_15_MIPI_TX_2_MIPI_TX48_MASK    0xC0U</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81e93bfae388cabd41ffe007d85b1d00"> 5428</a></span><span class="preprocessor">#define MAP_DPHY_DEST_15_MIPI_TX_2_MIPI_TX48_POS     6U</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span> </div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fe6aa7398d4acc5ecaa6016164ec96a"> 5430</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX50_ADDR         0x4B2U</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa26e597849a1602cf8dddb509bd50249"> 5431</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX50_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span> </div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14cda742a8357e0ff7f46386f2d27bbe"> 5433</a></span><span class="preprocessor">#define SKEW_PER_SEL_MIPI_TX_2_MIPI_TX50_ADDR    0x4B2U </span><span class="comment">// Periodic Deskew Select Register  </span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a383a962cf34511a58e891506ee8412f8"> 5434</a></span><span class="preprocessor">#define SKEW_PER_SEL_MIPI_TX_2_MIPI_TX50_MASK    0xFFU</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74814d9c5c21ca66fe345ce7c756eb4b"> 5435</a></span><span class="preprocessor">#define SKEW_PER_SEL_MIPI_TX_2_MIPI_TX50_POS     0U</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span> </div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfc3b89b8490d8a8828bd9f17e80b8d7"> 5437</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX51_ADDR         0x4B3U</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#addaf18bce6bc087995ee485ced614719"> 5438</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX51_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span> </div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc902f9908cbf8f52caed8897fee2ed9"> 5440</a></span><span class="preprocessor">#define ALT_MEM_MAP12_MIPI_TX_2_MIPI_TX51_ADDR   0x4B3U </span><span class="comment">// Alternative memory map enable for 12-bit... </span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a728963cba74f8112e90d75a66ca36ef0"> 5441</a></span><span class="preprocessor">#define ALT_MEM_MAP12_MIPI_TX_2_MIPI_TX51_MASK   0x01U</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7a194f65570f6c0d6fd3e7bcecd9827"> 5442</a></span><span class="preprocessor">#define ALT_MEM_MAP12_MIPI_TX_2_MIPI_TX51_POS    0U</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span> </div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72a16017d50ad14fa5cb617013495f1d"> 5444</a></span><span class="preprocessor">#define ALT_MEM_MAP8_MIPI_TX_2_MIPI_TX51_ADDR    0x4B3U </span><span class="comment">// Alternative memory map enable for 8-bit ... </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa5aa0d6ff963d01307f4bf0142fab8a"> 5445</a></span><span class="preprocessor">#define ALT_MEM_MAP8_MIPI_TX_2_MIPI_TX51_MASK    0x02U</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a166b3bacf1ad323a28e4e14ee95779d3"> 5446</a></span><span class="preprocessor">#define ALT_MEM_MAP8_MIPI_TX_2_MIPI_TX51_POS     1U</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span> </div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba3f15c2c0d82393a8f09d295cf2fb16"> 5448</a></span><span class="preprocessor">#define ALT_MEM_MAP10_MIPI_TX_2_MIPI_TX51_ADDR   0x4B3U </span><span class="comment">// Alternative memory map enable for 10-bit... </span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad11dec66d47505b7c28064dddeb3d0b7"> 5449</a></span><span class="preprocessor">#define ALT_MEM_MAP10_MIPI_TX_2_MIPI_TX51_MASK   0x04U</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa200271c22268be7041c326f0c713831"> 5450</a></span><span class="preprocessor">#define ALT_MEM_MAP10_MIPI_TX_2_MIPI_TX51_POS    2U</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span> </div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4650658af4f593a34e316236fa8f8345"> 5452</a></span><span class="preprocessor">#define MODE_DT_MIPI_TX_2_MIPI_TX51_ADDR     0x4B3U </span><span class="comment">// MIPI Tx enable 24-bit packing of 8-bit M... </span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b79bfd0e6bde1370386cf4ce2cc5540"> 5453</a></span><span class="preprocessor">#define MODE_DT_MIPI_TX_2_MIPI_TX51_MASK     0x08U</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd8ee1c22a1e4b7f0f4c69d5ec1c063f"> 5454</a></span><span class="preprocessor">#define MODE_DT_MIPI_TX_2_MIPI_TX51_POS      3U</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span> </div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a091eefcdfe8b9ac7afe83f369ce11868"> 5456</a></span><span class="preprocessor">#define ALT2_MEM_MAP8_MIPI_TX_2_MIPI_TX51_ADDR   0x4B3U </span><span class="comment">// Alternative memory map enable for 8-bit ... </span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ddb832660f20e8322752c2215178c4b"> 5457</a></span><span class="preprocessor">#define ALT2_MEM_MAP8_MIPI_TX_2_MIPI_TX51_MASK   0x10U</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afee20ad56f3014dc15ba4a03734fffc3"> 5458</a></span><span class="preprocessor">#define ALT2_MEM_MAP8_MIPI_TX_2_MIPI_TX51_POS    4U</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span> </div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad15370f224c5f3129957ff7214346e97"> 5460</a></span><span class="preprocessor">#define TUN_WAIT_VS_START_MIPI_TX_2_MIPI_TX51_ADDR   0x4B3U </span><span class="comment">// Number of VS frames to wait before sendi... </span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d0f25346f3277031b6ead9541eb66e9"> 5461</a></span><span class="preprocessor">#define TUN_WAIT_VS_START_MIPI_TX_2_MIPI_TX51_MASK   0xE0U</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52876d3360d09cb0335ca31ef405998e"> 5462</a></span><span class="preprocessor">#define TUN_WAIT_VS_START_MIPI_TX_2_MIPI_TX51_POS    5U</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span> </div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a970c1fa54a313c1611fb30f7d09fc2fb"> 5464</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX52_ADDR         0x4B4U</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af42409e25ba7dd1e07c4c91698278402"> 5465</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX52_DEFAULT      0x0EU</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span> </div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc82f9825def1a213eeb59ec96554910"> 5467</a></span><span class="preprocessor">#define TUN_EN_MIPI_TX_2_MIPI_TX52_ADDR      0x4B4U </span><span class="comment">// Tunneling Enabled  </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1dacb0b65a494840434de8f66c64ac5"> 5468</a></span><span class="preprocessor">#define TUN_EN_MIPI_TX_2_MIPI_TX52_MASK      0x01U</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12f451c1ffcda3730966f310b9649d60"> 5469</a></span><span class="preprocessor">#define TUN_EN_MIPI_TX_2_MIPI_TX52_POS       0U</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span> </div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0af7560bf65b2b2f93f3203cddc90264"> 5471</a></span><span class="preprocessor">#define TUN_DEST_MIPI_TX_2_MIPI_TX52_ADDR    0x4B4U </span><span class="comment">// Tunneling Pipe Destination  </span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06f70be1eb9a1adc58c4436841fccfce"> 5472</a></span><span class="preprocessor">#define TUN_DEST_MIPI_TX_2_MIPI_TX52_MASK    0x02U</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdfe3a5c87a849266642344979621fe0"> 5473</a></span><span class="preprocessor">#define TUN_DEST_MIPI_TX_2_MIPI_TX52_POS     1U</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span> </div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9645e3979dd44f377fcac0fc9f97c6ef"> 5475</a></span><span class="preprocessor">#define DESKEW_TUN_SRC_MIPI_TX_2_MIPI_TX52_ADDR      0x4B4U </span><span class="comment">// Tunneling Deskew Source Select  </span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6dcdee07eea1ff90b9eaf5437f29404"> 5476</a></span><span class="preprocessor">#define DESKEW_TUN_SRC_MIPI_TX_2_MIPI_TX52_MASK      0x04U</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3cc55d14081a45f449620e009dd75a0"> 5477</a></span><span class="preprocessor">#define DESKEW_TUN_SRC_MIPI_TX_2_MIPI_TX52_POS       2U</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span> </div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72af8c2a906e026d9a239959870bd6d3"> 5479</a></span><span class="preprocessor">#define TUN_SER_LANE_NUM_MIPI_TX_2_MIPI_TX52_ADDR    0x4B4U </span><span class="comment">// Number of lanes in the serializer. Appli... </span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1920e527f1c875a0d1047623c975887d"> 5480</a></span><span class="preprocessor">#define TUN_SER_LANE_NUM_MIPI_TX_2_MIPI_TX52_MASK    0x18U</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9466e33df9988f2321bd8e912e4be6f2"> 5481</a></span><span class="preprocessor">#define TUN_SER_LANE_NUM_MIPI_TX_2_MIPI_TX52_POS     3U</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span> </div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1be799f23bd5da8e0729f8ce50fcd08e"> 5483</a></span><span class="preprocessor">#define DESKEW_TUN_MIPI_TX_2_MIPI_TX52_ADDR      0x4B4U </span><span class="comment">// Deskew Mode for CSI2 Tunneling  </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a112b56a2c9cad3cf5b22fb60e5775bad"> 5484</a></span><span class="preprocessor">#define DESKEW_TUN_MIPI_TX_2_MIPI_TX52_MASK      0x60U</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1b9dc45d5f70cc111fb818c96323c72"> 5485</a></span><span class="preprocessor">#define DESKEW_TUN_MIPI_TX_2_MIPI_TX52_POS       5U</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span> </div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ce61eb95078cdb10a1138e5a6c96c93"> 5487</a></span><span class="preprocessor">#define TUN_NO_CORR_MIPI_TX_2_MIPI_TX52_ADDR     0x4B4U </span><span class="comment">// Do not enable header error correction in... </span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af82255550102b04c14971e4722c92ee8"> 5488</a></span><span class="preprocessor">#define TUN_NO_CORR_MIPI_TX_2_MIPI_TX52_MASK     0x80U</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61754d00ee507709e0346396a802ae96"> 5489</a></span><span class="preprocessor">#define TUN_NO_CORR_MIPI_TX_2_MIPI_TX52_POS      7U</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span> </div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef9b721eaef3c803bd17a49f05f84cbd"> 5491</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX53_ADDR         0x4B5U</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15fa518e310100515b8792efc6f5da68"> 5492</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX53_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span> </div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af75906a58c70922c5d59bcb49a16b8cf"> 5494</a></span><span class="preprocessor">#define DESKEW_TUN_OFFSET_MIPI_TX_2_MIPI_TX53_ADDR   0x4B5U </span><span class="comment">// Tunneling Deskew Width Offset  </span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e91bf62e8c569ef6a3b6f62d53c4573"> 5495</a></span><span class="preprocessor">#define DESKEW_TUN_OFFSET_MIPI_TX_2_MIPI_TX53_MASK   0xFFU</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa73b9c4b5dee38e92736b8e58bbe1cf2"> 5496</a></span><span class="preprocessor">#define DESKEW_TUN_OFFSET_MIPI_TX_2_MIPI_TX53_POS    0U</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span> </div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a171135deacd49b6937a2bb3d31139fda"> 5498</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX54_ADDR         0x4B6U</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b7649fe81c9d5f7b7b74033e16273f2"> 5499</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX54_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span> </div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb9fdfbb053128da0a1f71ae615add3c"> 5501</a></span><span class="preprocessor">#define TUN_PKT_START_ADDR_MIPI_TX_2_MIPI_TX54_ADDR      0x4B6U </span><span class="comment">// Specifies the start address of the long ... </span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affb4a8c240b44c52bdc21cfd90991faa"> 5502</a></span><span class="preprocessor">#define TUN_PKT_START_ADDR_MIPI_TX_2_MIPI_TX54_MASK      0xFFU</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a49a180bc1c4e287f50d0c22e7ef59468"> 5503</a></span><span class="preprocessor">#define TUN_PKT_START_ADDR_MIPI_TX_2_MIPI_TX54_POS       0U</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span> </div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6cbf6975382574e213dede304df118f"> 5505</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX55_ADDR         0x4B7U</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af62bc557f56d35e8f67cc0366aa944f7"> 5506</a></span><span class="preprocessor">#define MIPI_TX_2_MIPI_TX55_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span> </div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b951ba43f5fcd1a26d72182831f6d91"> 5508</a></span><span class="preprocessor">#define TUN_NO_CORR_LENGTH_MIPI_TX_2_MIPI_TX55_ADDR      0x4B7U </span><span class="comment">// Do not enable header error packet length... </span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54aaa8fc805eb1083fc9032c6e285039"> 5509</a></span><span class="preprocessor">#define TUN_NO_CORR_LENGTH_MIPI_TX_2_MIPI_TX55_MASK      0x01U</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d2e59a6ccd7630daaa63082831bb312"> 5510</a></span><span class="preprocessor">#define TUN_NO_CORR_LENGTH_MIPI_TX_2_MIPI_TX55_POS       0U</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span> </div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed2a5cf56217c56a4c5f86701306d3ab"> 5512</a></span><span class="preprocessor">#define MIPI_TX_3_MIPI_TX10_ADDR         0x4CAU</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a239b404e3c918e719153d978f679bc7d"> 5513</a></span><span class="preprocessor">#define MIPI_TX_3_MIPI_TX10_DEFAULT      0xD0U</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span> </div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac15174a023261442ecf3724fb1aef2a2"> 5515</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_3_MIPI_TX10_ADDR    0x4CAU </span><span class="comment">// Enable CPHY  </span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62d878361dd741b8c533bd3810614cd0"> 5516</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_3_MIPI_TX10_MASK    0x20U</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37c889f6283a755b8dba3597d20687b9"> 5517</a></span><span class="preprocessor">#define CSI2_CPHY_EN_MIPI_TX_3_MIPI_TX10_POS     5U</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span> </div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af42350231671f284de82d5fb0ceddc18"> 5519</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_3_MIPI_TX10_ADDR   0x4CAU </span><span class="comment">// Set number of MIPI data lanes  </span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9409f4915193e4ca0cbbf108697a9bf4"> 5520</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_3_MIPI_TX10_MASK   0xC0U</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3d6459fd1421be0ad6a4436705906d1"> 5521</a></span><span class="preprocessor">#define CSI2_LANE_CNT_MIPI_TX_3_MIPI_TX10_POS    6U</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span> </div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa552d466d394f8aae5ae907b044ca383"> 5523</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT0_ADDR      0x510U</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51cafac6b17560f9bf714b4c3483e0ec"> 5524</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span> </div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a972fb9a1067212b1fb24c540c9c64191"> 5526</a></span><span class="preprocessor">#define MAP_DST_0_H_MIPI_TX_EXT_1_MIPI_TX_EXT0_ADDR      0x510U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a378f611222c69c40cf25c0aae6f53bfd"> 5527</a></span><span class="preprocessor">#define MAP_DST_0_H_MIPI_TX_EXT_1_MIPI_TX_EXT0_MASK      0x1CU</span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6890da47d3b7b0b3e84f9f0da31780e9"> 5528</a></span><span class="preprocessor">#define MAP_DST_0_H_MIPI_TX_EXT_1_MIPI_TX_EXT0_POS       2U</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span> </div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad26b7c41c37728d1a8765658e327e7e2"> 5530</a></span><span class="preprocessor">#define MAP_SRC_0_H_MIPI_TX_EXT_1_MIPI_TX_EXT0_ADDR      0x510U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a510028b5fc27e0f0d21c9bc2302abc"> 5531</a></span><span class="preprocessor">#define MAP_SRC_0_H_MIPI_TX_EXT_1_MIPI_TX_EXT0_MASK      0xE0U</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54bce95947e4a29cedf16704a35a839a"> 5532</a></span><span class="preprocessor">#define MAP_SRC_0_H_MIPI_TX_EXT_1_MIPI_TX_EXT0_POS       5U</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span> </div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58ac8d0921b3b0d2f67ef2d4d97a7679"> 5534</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT1_ADDR      0x511U</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9c1c05ea5b2a1f7eae4f873052e9e7f"> 5535</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span> </div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3fed4be04d02b90a2eb54b78c925b12"> 5537</a></span><span class="preprocessor">#define MAP_DST_1_H_MIPI_TX_EXT_1_MIPI_TX_EXT1_ADDR      0x511U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80254095bebba91e7b04f261f7b5f94f"> 5538</a></span><span class="preprocessor">#define MAP_DST_1_H_MIPI_TX_EXT_1_MIPI_TX_EXT1_MASK      0x1CU</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21da3c925552e412305085b615acd4ab"> 5539</a></span><span class="preprocessor">#define MAP_DST_1_H_MIPI_TX_EXT_1_MIPI_TX_EXT1_POS       2U</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span> </div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef5a2135443acfb275cbea9f85c9c091"> 5541</a></span><span class="preprocessor">#define MAP_SRC_1_H_MIPI_TX_EXT_1_MIPI_TX_EXT1_ADDR      0x511U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5907d8721ae701aa9d88d6f9ed23a71"> 5542</a></span><span class="preprocessor">#define MAP_SRC_1_H_MIPI_TX_EXT_1_MIPI_TX_EXT1_MASK      0xE0U</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba7e7038f855fa768d0376a60945d128"> 5543</a></span><span class="preprocessor">#define MAP_SRC_1_H_MIPI_TX_EXT_1_MIPI_TX_EXT1_POS       5U</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span> </div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4888c7aecb18353763a4043cd949bc1"> 5545</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT2_ADDR      0x512U</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8801d3adb9f965401f5a1a94eddcd760"> 5546</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span> </div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23ae6c564017a6a4a95f69fa5519f823"> 5548</a></span><span class="preprocessor">#define MAP_DST_2_H_MIPI_TX_EXT_1_MIPI_TX_EXT2_ADDR      0x512U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6a31e973863894cabfb61005d91c041"> 5549</a></span><span class="preprocessor">#define MAP_DST_2_H_MIPI_TX_EXT_1_MIPI_TX_EXT2_MASK      0x1CU</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1b6416aba08900404e90476f0147abe"> 5550</a></span><span class="preprocessor">#define MAP_DST_2_H_MIPI_TX_EXT_1_MIPI_TX_EXT2_POS       2U</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span> </div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00d55ceba8335d26e2e361f8adcb8a32"> 5552</a></span><span class="preprocessor">#define MAP_SRC_2_H_MIPI_TX_EXT_1_MIPI_TX_EXT2_ADDR      0x512U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afabe13b8319f9ec1133b17545fcdc0ae"> 5553</a></span><span class="preprocessor">#define MAP_SRC_2_H_MIPI_TX_EXT_1_MIPI_TX_EXT2_MASK      0xE0U</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a57ee4d9eba4e6302462bf67ea4e862f3"> 5554</a></span><span class="preprocessor">#define MAP_SRC_2_H_MIPI_TX_EXT_1_MIPI_TX_EXT2_POS       5U</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span> </div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8333fddf80a8850ce4ce27573eaedba1"> 5556</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT3_ADDR      0x513U</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af791264cd6501c630f9bbd34d57016b4"> 5557</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span> </div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad30e2b2c0ebd710994c885fb84cbb4f1"> 5559</a></span><span class="preprocessor">#define MAP_DST_3_H_MIPI_TX_EXT_1_MIPI_TX_EXT3_ADDR      0x513U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8de92000fe804fc21a607c9804e1d71b"> 5560</a></span><span class="preprocessor">#define MAP_DST_3_H_MIPI_TX_EXT_1_MIPI_TX_EXT3_MASK      0x1CU</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6ab7c0aca357ed0849442274163c8107"> 5561</a></span><span class="preprocessor">#define MAP_DST_3_H_MIPI_TX_EXT_1_MIPI_TX_EXT3_POS       2U</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span> </div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac77908007615f007aaad11f97f80323c"> 5563</a></span><span class="preprocessor">#define MAP_SRC_3_H_MIPI_TX_EXT_1_MIPI_TX_EXT3_ADDR      0x513U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5393c4fac26a5259aa2d2f57690bc90b"> 5564</a></span><span class="preprocessor">#define MAP_SRC_3_H_MIPI_TX_EXT_1_MIPI_TX_EXT3_MASK      0xE0U</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abcd39ed189b4a2bf7ac5f110155845bd"> 5565</a></span><span class="preprocessor">#define MAP_SRC_3_H_MIPI_TX_EXT_1_MIPI_TX_EXT3_POS       5U</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span> </div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab47a17b892ea6d242297b7aa88b32078"> 5567</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT4_ADDR      0x514U</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa963ac6a8604c8152306ef312622d82f"> 5568</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT4_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span> </div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b0505db3ae7d60049870b9c57c280ca"> 5570</a></span><span class="preprocessor">#define MAP_DST_4_H_MIPI_TX_EXT_1_MIPI_TX_EXT4_ADDR      0x514U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad95b21bd28f899e1cfd1c7feca95da6f"> 5571</a></span><span class="preprocessor">#define MAP_DST_4_H_MIPI_TX_EXT_1_MIPI_TX_EXT4_MASK      0x1CU</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30539f8cf38c227f8ff31e7837dc6a31"> 5572</a></span><span class="preprocessor">#define MAP_DST_4_H_MIPI_TX_EXT_1_MIPI_TX_EXT4_POS       2U</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span> </div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af337306a639f12cad65bf3f46026d4c5"> 5574</a></span><span class="preprocessor">#define MAP_SRC_4_H_MIPI_TX_EXT_1_MIPI_TX_EXT4_ADDR      0x514U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a660bc0fd2dd7a40449ad66937e75fa2d"> 5575</a></span><span class="preprocessor">#define MAP_SRC_4_H_MIPI_TX_EXT_1_MIPI_TX_EXT4_MASK      0xE0U</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39c1ac2881f258ca21923bfb6e5505b3"> 5576</a></span><span class="preprocessor">#define MAP_SRC_4_H_MIPI_TX_EXT_1_MIPI_TX_EXT4_POS       5U</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"> 5577</span> </div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3d82537058de9fb9c676883db62564d"> 5578</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT5_ADDR      0x515U</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10d1747a93415cda19ebb7399fe709f9"> 5579</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT5_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span> </div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaee86410d5b492940ea83706e912f6f5"> 5581</a></span><span class="preprocessor">#define MAP_DST_5_H_MIPI_TX_EXT_1_MIPI_TX_EXT5_ADDR      0x515U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f1e5e04bcb6af6a55ba5b0d8d41ba5f"> 5582</a></span><span class="preprocessor">#define MAP_DST_5_H_MIPI_TX_EXT_1_MIPI_TX_EXT5_MASK      0x1CU</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e08503a275a9a7a8f7cdf08331d25d3"> 5583</a></span><span class="preprocessor">#define MAP_DST_5_H_MIPI_TX_EXT_1_MIPI_TX_EXT5_POS       2U</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span> </div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a978cc0d5dbdc6384464dfa3ff768c6ce"> 5585</a></span><span class="preprocessor">#define MAP_SRC_5_H_MIPI_TX_EXT_1_MIPI_TX_EXT5_ADDR      0x515U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a57cc7c675627748d7a5d42c596f440a0"> 5586</a></span><span class="preprocessor">#define MAP_SRC_5_H_MIPI_TX_EXT_1_MIPI_TX_EXT5_MASK      0xE0U</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79ddb2a7493095dc2e87836f024b52dc"> 5587</a></span><span class="preprocessor">#define MAP_SRC_5_H_MIPI_TX_EXT_1_MIPI_TX_EXT5_POS       5U</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span> </div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ed8f098406a29f1e261fe28b3048e88"> 5589</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT6_ADDR      0x516U</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a435f5e4df3abaa5734ec9ec9bd07f6e0"> 5590</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT6_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span> </div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebaca4df13aae9799b9154e84e718085"> 5592</a></span><span class="preprocessor">#define MAP_DST_6_H_MIPI_TX_EXT_1_MIPI_TX_EXT6_ADDR      0x516U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedac8d7e6b2bca26740942da31448f2d"> 5593</a></span><span class="preprocessor">#define MAP_DST_6_H_MIPI_TX_EXT_1_MIPI_TX_EXT6_MASK      0x1CU</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4ad018ebe6c77fbf7f6625bcbfe5121"> 5594</a></span><span class="preprocessor">#define MAP_DST_6_H_MIPI_TX_EXT_1_MIPI_TX_EXT6_POS       2U</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span> </div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1cd4ba52b69ff84c6bd0bec504b7294a"> 5596</a></span><span class="preprocessor">#define MAP_SRC_6_H_MIPI_TX_EXT_1_MIPI_TX_EXT6_ADDR      0x516U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad23bfa2c92233c3f6441ce76ada90f81"> 5597</a></span><span class="preprocessor">#define MAP_SRC_6_H_MIPI_TX_EXT_1_MIPI_TX_EXT6_MASK      0xE0U</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a065654d48fc72822d4b017ffba8dc2b0"> 5598</a></span><span class="preprocessor">#define MAP_SRC_6_H_MIPI_TX_EXT_1_MIPI_TX_EXT6_POS       5U</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span> </div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9439e999e98aedc9ac51c2774ecd921d"> 5600</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT7_ADDR      0x517U</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb07ace6289dae9cfffc9a4b73ed9d56"> 5601</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT7_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span> </div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb1d6e4f00250e6d471057da2c8c1d39"> 5603</a></span><span class="preprocessor">#define MAP_DST_7_H_MIPI_TX_EXT_1_MIPI_TX_EXT7_ADDR      0x517U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaf901712c7ed32ca3de7b2871ba2f3b"> 5604</a></span><span class="preprocessor">#define MAP_DST_7_H_MIPI_TX_EXT_1_MIPI_TX_EXT7_MASK      0x1CU</span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a318bb80f604eb259842f776298227e1e"> 5605</a></span><span class="preprocessor">#define MAP_DST_7_H_MIPI_TX_EXT_1_MIPI_TX_EXT7_POS       2U</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span> </div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff0f8b33af6b6e8cee3c1ce609e8dac3"> 5607</a></span><span class="preprocessor">#define MAP_SRC_7_H_MIPI_TX_EXT_1_MIPI_TX_EXT7_ADDR      0x517U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ab7fad35a28ef4ca8c2ccf49211373a"> 5608</a></span><span class="preprocessor">#define MAP_SRC_7_H_MIPI_TX_EXT_1_MIPI_TX_EXT7_MASK      0xE0U</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6967cd78198732252d03c8a89db69b8"> 5609</a></span><span class="preprocessor">#define MAP_SRC_7_H_MIPI_TX_EXT_1_MIPI_TX_EXT7_POS       5U</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span> </div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2d6207831cf69dbb4ff187455615240"> 5611</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT8_ADDR      0x518U</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a494626a2b5282488661338da06132a6f"> 5612</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT8_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span> </div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0195eacab262d56753aca2ac17c1e221"> 5614</a></span><span class="preprocessor">#define MAP_DST_8_H_MIPI_TX_EXT_1_MIPI_TX_EXT8_ADDR      0x518U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6bbea5b29c01c1f3c3ee8309225d472d"> 5615</a></span><span class="preprocessor">#define MAP_DST_8_H_MIPI_TX_EXT_1_MIPI_TX_EXT8_MASK      0x1CU</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76dbe2392f6fa91593b34a64c04d5e2a"> 5616</a></span><span class="preprocessor">#define MAP_DST_8_H_MIPI_TX_EXT_1_MIPI_TX_EXT8_POS       2U</span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span> </div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab42558b692ce1f359c2ccf3d3188bff2"> 5618</a></span><span class="preprocessor">#define MAP_SRC_8_H_MIPI_TX_EXT_1_MIPI_TX_EXT8_ADDR      0x518U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63bb22f5bc870cb40d009d6947cdf72c"> 5619</a></span><span class="preprocessor">#define MAP_SRC_8_H_MIPI_TX_EXT_1_MIPI_TX_EXT8_MASK      0xE0U</span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f85d0ba79e3a951da8447c1f7b1f459"> 5620</a></span><span class="preprocessor">#define MAP_SRC_8_H_MIPI_TX_EXT_1_MIPI_TX_EXT8_POS       5U</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span> </div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d68e131eb035939dc49227daa2fcd7e"> 5622</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT9_ADDR      0x519U</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f2ca20bc412dc8835f933df866cc6c2"> 5623</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT9_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span> </div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a41769a4c4d503caba17a7f11924abf"> 5625</a></span><span class="preprocessor">#define MAP_DST_9_H_MIPI_TX_EXT_1_MIPI_TX_EXT9_ADDR      0x519U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af45543f582c594ef2d36dbfdf60d8719"> 5626</a></span><span class="preprocessor">#define MAP_DST_9_H_MIPI_TX_EXT_1_MIPI_TX_EXT9_MASK      0x1CU</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afecd5ac87a48b7736f01f4695d7a387a"> 5627</a></span><span class="preprocessor">#define MAP_DST_9_H_MIPI_TX_EXT_1_MIPI_TX_EXT9_POS       2U</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span> </div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f58dc73568d81b74abb3798fcfe8cc3"> 5629</a></span><span class="preprocessor">#define MAP_SRC_9_H_MIPI_TX_EXT_1_MIPI_TX_EXT9_ADDR      0x519U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee19fd2f89f53c461afbe5906e9c1417"> 5630</a></span><span class="preprocessor">#define MAP_SRC_9_H_MIPI_TX_EXT_1_MIPI_TX_EXT9_MASK      0xE0U</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8720d261b93ff4072552901c0c7b6c6c"> 5631</a></span><span class="preprocessor">#define MAP_SRC_9_H_MIPI_TX_EXT_1_MIPI_TX_EXT9_POS       5U</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span> </div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93715ce6a2aed0a1ad78cc9ca5bc627a"> 5633</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT10_ADDR         0x51AU</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab45e88472e5559323ad0425608fb6a8e"> 5634</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT10_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span> </div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe7354dbb1f18b5190a501c0acc46ec9"> 5636</a></span><span class="preprocessor">#define MAP_DST_10_H_MIPI_TX_EXT_1_MIPI_TX_EXT10_ADDR    0x51AU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab01847d9fe87c6777092095dd7e71f55"> 5637</a></span><span class="preprocessor">#define MAP_DST_10_H_MIPI_TX_EXT_1_MIPI_TX_EXT10_MASK    0x1CU</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b06db70c7ec32710efbc9a7f3d3f363"> 5638</a></span><span class="preprocessor">#define MAP_DST_10_H_MIPI_TX_EXT_1_MIPI_TX_EXT10_POS     2U</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span> </div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ea8f23ee22832f9f671aaff8d121d5d"> 5640</a></span><span class="preprocessor">#define MAP_SRC_10_H_MIPI_TX_EXT_1_MIPI_TX_EXT10_ADDR    0x51AU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4796eace055c62246c4009f31728113"> 5641</a></span><span class="preprocessor">#define MAP_SRC_10_H_MIPI_TX_EXT_1_MIPI_TX_EXT10_MASK    0xE0U</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f4fa45b8cf843845703fe1835da5308"> 5642</a></span><span class="preprocessor">#define MAP_SRC_10_H_MIPI_TX_EXT_1_MIPI_TX_EXT10_POS     5U</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span> </div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87f36102b34cec8131608e28f4f95c2d"> 5644</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT11_ADDR         0x51BU</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8039bb5d624ec13a84c8a4b2dbd0c0aa"> 5645</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT11_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span> </div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b6e6a0b94a919b5d7342526708d5df6"> 5647</a></span><span class="preprocessor">#define MAP_DST_11_H_MIPI_TX_EXT_1_MIPI_TX_EXT11_ADDR    0x51BU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa8ecbce933240cf17147c8b6d3e8269e"> 5648</a></span><span class="preprocessor">#define MAP_DST_11_H_MIPI_TX_EXT_1_MIPI_TX_EXT11_MASK    0x1CU</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96adad55a6dca3c3174109ed0451b6ae"> 5649</a></span><span class="preprocessor">#define MAP_DST_11_H_MIPI_TX_EXT_1_MIPI_TX_EXT11_POS     2U</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span> </div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a244de0c78065e951a686d2b3cece86ed"> 5651</a></span><span class="preprocessor">#define MAP_SRC_11_H_MIPI_TX_EXT_1_MIPI_TX_EXT11_ADDR    0x51BU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4fc88595c8f2c0f1b7890eb80c8550e6"> 5652</a></span><span class="preprocessor">#define MAP_SRC_11_H_MIPI_TX_EXT_1_MIPI_TX_EXT11_MASK    0xE0U</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14ee7d43637e21fedb863e829c82b02e"> 5653</a></span><span class="preprocessor">#define MAP_SRC_11_H_MIPI_TX_EXT_1_MIPI_TX_EXT11_POS     5U</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span> </div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab75238cd7c1d0bb90a4080d26c54ff7c"> 5655</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT12_ADDR         0x51CU</span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd47427a7c4cf700e62fbe49e7b59e6a"> 5656</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT12_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span> </div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a61a4d30274d91fd78d77001eaf29c6"> 5658</a></span><span class="preprocessor">#define MAP_DST_12_H_MIPI_TX_EXT_1_MIPI_TX_EXT12_ADDR    0x51CU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58319e5766a30fdd64e1dbccd7bd04cf"> 5659</a></span><span class="preprocessor">#define MAP_DST_12_H_MIPI_TX_EXT_1_MIPI_TX_EXT12_MASK    0x1CU</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf768263f68e0944ab38d8c371656164"> 5660</a></span><span class="preprocessor">#define MAP_DST_12_H_MIPI_TX_EXT_1_MIPI_TX_EXT12_POS     2U</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span> </div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a506591c2d72ba4b6c6fd7f07dde3886a"> 5662</a></span><span class="preprocessor">#define MAP_SRC_12_H_MIPI_TX_EXT_1_MIPI_TX_EXT12_ADDR    0x51CU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d73ab756fea3560d5242700a8627155"> 5663</a></span><span class="preprocessor">#define MAP_SRC_12_H_MIPI_TX_EXT_1_MIPI_TX_EXT12_MASK    0xE0U</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe20f4cdaf05d1d59d54f90a3d8fb48a"> 5664</a></span><span class="preprocessor">#define MAP_SRC_12_H_MIPI_TX_EXT_1_MIPI_TX_EXT12_POS     5U</span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span> </div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3def7739b93cc3a37100f016c88aabd5"> 5666</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT13_ADDR         0x51DU</span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add763e51d779f61e82cdb3ae95de5a3d"> 5667</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span> </div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa248adba93646f0cb3e3ff875ac59aeb"> 5669</a></span><span class="preprocessor">#define MAP_DST_13_H_MIPI_TX_EXT_1_MIPI_TX_EXT13_ADDR    0x51DU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa6c049822fe26c403f651ee68aa5edf"> 5670</a></span><span class="preprocessor">#define MAP_DST_13_H_MIPI_TX_EXT_1_MIPI_TX_EXT13_MASK    0x1CU</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd50d3323cfafdef22c66e75e9eaa8cd"> 5671</a></span><span class="preprocessor">#define MAP_DST_13_H_MIPI_TX_EXT_1_MIPI_TX_EXT13_POS     2U</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span> </div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7f3f40062514f478ef79bce2d5bdc38"> 5673</a></span><span class="preprocessor">#define MAP_SRC_13_H_MIPI_TX_EXT_1_MIPI_TX_EXT13_ADDR    0x51DU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68a3abc43d6872fd2ee418a5913f886b"> 5674</a></span><span class="preprocessor">#define MAP_SRC_13_H_MIPI_TX_EXT_1_MIPI_TX_EXT13_MASK    0xE0U</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad0fbf754a01dd95e9a5be4dc9523f2d"> 5675</a></span><span class="preprocessor">#define MAP_SRC_13_H_MIPI_TX_EXT_1_MIPI_TX_EXT13_POS     5U</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span> </div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec698eb0b380fb9fdde36dc3ed9cd4ff"> 5677</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT14_ADDR         0x51EU</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a801885bc3ffced23d169143109435a93"> 5678</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT14_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span> </div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94e4adcb671d46bdcee7c46b3a37a5f0"> 5680</a></span><span class="preprocessor">#define MAP_DST_14_H_MIPI_TX_EXT_1_MIPI_TX_EXT14_ADDR    0x51EU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28296bae15cac6f137c0c6995a39a54b"> 5681</a></span><span class="preprocessor">#define MAP_DST_14_H_MIPI_TX_EXT_1_MIPI_TX_EXT14_MASK    0x1CU</span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25dd0e131e8399686cc213a566e9b899"> 5682</a></span><span class="preprocessor">#define MAP_DST_14_H_MIPI_TX_EXT_1_MIPI_TX_EXT14_POS     2U</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span> </div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11c00bb6aecda7a90c9f8b874bd68c1c"> 5684</a></span><span class="preprocessor">#define MAP_SRC_14_H_MIPI_TX_EXT_1_MIPI_TX_EXT14_ADDR    0x51EU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24ba95f4dec5f82e92f7821ce6d5fb1b"> 5685</a></span><span class="preprocessor">#define MAP_SRC_14_H_MIPI_TX_EXT_1_MIPI_TX_EXT14_MASK    0xE0U</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa48a84c58db7a3e8e79dafd3c47699cf"> 5686</a></span><span class="preprocessor">#define MAP_SRC_14_H_MIPI_TX_EXT_1_MIPI_TX_EXT14_POS     5U</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span> </div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43c1f6ae25d1d1b4554b1c9e18f9a177"> 5688</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT15_ADDR         0x51FU</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ce6f8443d8e3d63ed6c9c76d8bee313"> 5689</a></span><span class="preprocessor">#define MIPI_TX_EXT_1_MIPI_TX_EXT15_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span> </div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed7631dc7f10b1895bca48076e0cdc9d"> 5691</a></span><span class="preprocessor">#define MAP_DST_15_H_MIPI_TX_EXT_1_MIPI_TX_EXT15_ADDR    0x51FU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa092acc61b8cc6dbbfd0a99d876552b4"> 5692</a></span><span class="preprocessor">#define MAP_DST_15_H_MIPI_TX_EXT_1_MIPI_TX_EXT15_MASK    0x1CU</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af80f3a9cd83bf23644734397d47ae0f2"> 5693</a></span><span class="preprocessor">#define MAP_DST_15_H_MIPI_TX_EXT_1_MIPI_TX_EXT15_POS     2U</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span> </div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95756e59b3d6c89f4b45127388e4f3a1"> 5695</a></span><span class="preprocessor">#define MAP_SRC_15_H_MIPI_TX_EXT_1_MIPI_TX_EXT15_ADDR    0x51FU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45ee5929435224b6eefe6156236e1b91"> 5696</a></span><span class="preprocessor">#define MAP_SRC_15_H_MIPI_TX_EXT_1_MIPI_TX_EXT15_MASK    0xE0U</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a7277cae1ddf2208a891d608f9fca83"> 5697</a></span><span class="preprocessor">#define MAP_SRC_15_H_MIPI_TX_EXT_1_MIPI_TX_EXT15_POS     5U</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span> </div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad31f4409b68b3b55ed1db9b6cfec0afd"> 5699</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT0_ADDR      0x520U</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af04698debac3dd0855b6acf39510d296"> 5700</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span> </div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae25d31598bb987c07f1523d8cea889b1"> 5702</a></span><span class="preprocessor">#define MAP_DST_0_H_MIPI_TX_EXT_2_MIPI_TX_EXT0_ADDR      0x520U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a362793f221043e57f2480103dec1c1c6"> 5703</a></span><span class="preprocessor">#define MAP_DST_0_H_MIPI_TX_EXT_2_MIPI_TX_EXT0_MASK      0x1CU</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac20de892f73913e0d5b2da37783e77cd"> 5704</a></span><span class="preprocessor">#define MAP_DST_0_H_MIPI_TX_EXT_2_MIPI_TX_EXT0_POS       2U</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span> </div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0970377575d9147d9e2ae1c02ad89d19"> 5706</a></span><span class="preprocessor">#define MAP_SRC_0_H_MIPI_TX_EXT_2_MIPI_TX_EXT0_ADDR      0x520U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a373fbfb46ed8aec72f815f7b3bbc2e99"> 5707</a></span><span class="preprocessor">#define MAP_SRC_0_H_MIPI_TX_EXT_2_MIPI_TX_EXT0_MASK      0xE0U</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e22a8384b948e0ee3ba1b928018edd8"> 5708</a></span><span class="preprocessor">#define MAP_SRC_0_H_MIPI_TX_EXT_2_MIPI_TX_EXT0_POS       5U</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span> </div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec9ff1b49e971115e83526326ad18b0e"> 5710</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT1_ADDR      0x521U</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adaef96c95d9c93c0e9334015fdd62e59"> 5711</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span> </div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0d69084288182d4e6dd088ba8de6698"> 5713</a></span><span class="preprocessor">#define MAP_DST_1_H_MIPI_TX_EXT_2_MIPI_TX_EXT1_ADDR      0x521U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8f8b32e583915264de01f6382aba751"> 5714</a></span><span class="preprocessor">#define MAP_DST_1_H_MIPI_TX_EXT_2_MIPI_TX_EXT1_MASK      0x1CU</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acef7af4cdb8de92ad6e1dd8cdfa930bc"> 5715</a></span><span class="preprocessor">#define MAP_DST_1_H_MIPI_TX_EXT_2_MIPI_TX_EXT1_POS       2U</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span> </div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a3387513aa682a9b8339ccfafc65274"> 5717</a></span><span class="preprocessor">#define MAP_SRC_1_H_MIPI_TX_EXT_2_MIPI_TX_EXT1_ADDR      0x521U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58814057756c2c88d778798bf6913949"> 5718</a></span><span class="preprocessor">#define MAP_SRC_1_H_MIPI_TX_EXT_2_MIPI_TX_EXT1_MASK      0xE0U</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01802b76b6ef3497692fefff278fa816"> 5719</a></span><span class="preprocessor">#define MAP_SRC_1_H_MIPI_TX_EXT_2_MIPI_TX_EXT1_POS       5U</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span> </div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0667a58afad5a062e868da40162032d"> 5721</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT2_ADDR      0x522U</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf4f7852f0bdeae59d176d78ec279c1d"> 5722</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span> </div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac50787bad0d6f975c85d70bd6968978a"> 5724</a></span><span class="preprocessor">#define MAP_DST_2_H_MIPI_TX_EXT_2_MIPI_TX_EXT2_ADDR      0x522U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb09097076ab0568de236bd515d27790"> 5725</a></span><span class="preprocessor">#define MAP_DST_2_H_MIPI_TX_EXT_2_MIPI_TX_EXT2_MASK      0x1CU</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a543fd5aba8ffd84295e383a05fab23b6"> 5726</a></span><span class="preprocessor">#define MAP_DST_2_H_MIPI_TX_EXT_2_MIPI_TX_EXT2_POS       2U</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span> </div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18d193a3fdaa3d3ec7245ba1c3ffa940"> 5728</a></span><span class="preprocessor">#define MAP_SRC_2_H_MIPI_TX_EXT_2_MIPI_TX_EXT2_ADDR      0x522U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a301b0fc01d9d470453ab772864dd9c28"> 5729</a></span><span class="preprocessor">#define MAP_SRC_2_H_MIPI_TX_EXT_2_MIPI_TX_EXT2_MASK      0xE0U</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73cf96e882d65092ae7a6be78f442540"> 5730</a></span><span class="preprocessor">#define MAP_SRC_2_H_MIPI_TX_EXT_2_MIPI_TX_EXT2_POS       5U</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span> </div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3462445f42068e3ba9ba53ffd76626a3"> 5732</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT3_ADDR      0x523U</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec3ccebb436a51ff4690cf06940aec8e"> 5733</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span> </div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d69e6dcda0056a56ce0f94824ddcd15"> 5735</a></span><span class="preprocessor">#define MAP_DST_3_H_MIPI_TX_EXT_2_MIPI_TX_EXT3_ADDR      0x523U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2c00e5c45a4ac4415f382954c65a325"> 5736</a></span><span class="preprocessor">#define MAP_DST_3_H_MIPI_TX_EXT_2_MIPI_TX_EXT3_MASK      0x1CU</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a57d225cc7771e90d4571e1e143de0b37"> 5737</a></span><span class="preprocessor">#define MAP_DST_3_H_MIPI_TX_EXT_2_MIPI_TX_EXT3_POS       2U</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span> </div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1f93444ded0def8738155b33e70dab5"> 5739</a></span><span class="preprocessor">#define MAP_SRC_3_H_MIPI_TX_EXT_2_MIPI_TX_EXT3_ADDR      0x523U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a553183f4d2c92703a69848a054570622"> 5740</a></span><span class="preprocessor">#define MAP_SRC_3_H_MIPI_TX_EXT_2_MIPI_TX_EXT3_MASK      0xE0U</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a082b3a3604e737260fce2a794e69a020"> 5741</a></span><span class="preprocessor">#define MAP_SRC_3_H_MIPI_TX_EXT_2_MIPI_TX_EXT3_POS       5U</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span> </div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9d548be886d217baf491c1893dd12a8"> 5743</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT4_ADDR      0x524U</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b793bd56e0efe3df3c2d3568ec6b28b"> 5744</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT4_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span> </div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6492f71d6306a36ded601475167d0017"> 5746</a></span><span class="preprocessor">#define MAP_DST_4_H_MIPI_TX_EXT_2_MIPI_TX_EXT4_ADDR      0x524U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac4f3fcd86770f2350c9d057260b0ced3"> 5747</a></span><span class="preprocessor">#define MAP_DST_4_H_MIPI_TX_EXT_2_MIPI_TX_EXT4_MASK      0x1CU</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb0dcd01214ec44aa2697cfbb1605f0e"> 5748</a></span><span class="preprocessor">#define MAP_DST_4_H_MIPI_TX_EXT_2_MIPI_TX_EXT4_POS       2U</span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span> </div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5366a8aa5bd1e6e34f9fdaa1b95b480e"> 5750</a></span><span class="preprocessor">#define MAP_SRC_4_H_MIPI_TX_EXT_2_MIPI_TX_EXT4_ADDR      0x524U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72241650d76e059ca2812ed3b30abc65"> 5751</a></span><span class="preprocessor">#define MAP_SRC_4_H_MIPI_TX_EXT_2_MIPI_TX_EXT4_MASK      0xE0U</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa07dfd525a4f69fd9319d3d32cd27daa"> 5752</a></span><span class="preprocessor">#define MAP_SRC_4_H_MIPI_TX_EXT_2_MIPI_TX_EXT4_POS       5U</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span> </div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace298552ff91a922ef32d3504a19d110"> 5754</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT5_ADDR      0x525U</span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b12fe21acfe3c33a204e14772649a38"> 5755</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT5_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span> </div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24ee4077bc4bb7218879ed6ada733d64"> 5757</a></span><span class="preprocessor">#define MAP_DST_5_H_MIPI_TX_EXT_2_MIPI_TX_EXT5_ADDR      0x525U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97ea5bc1eac5bd1076811c61fb6dbe61"> 5758</a></span><span class="preprocessor">#define MAP_DST_5_H_MIPI_TX_EXT_2_MIPI_TX_EXT5_MASK      0x1CU</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad43cff1ec4fe2dbe2b041c986c4862c4"> 5759</a></span><span class="preprocessor">#define MAP_DST_5_H_MIPI_TX_EXT_2_MIPI_TX_EXT5_POS       2U</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span> </div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f97c253a35a42ad16f1b3366b7cabde"> 5761</a></span><span class="preprocessor">#define MAP_SRC_5_H_MIPI_TX_EXT_2_MIPI_TX_EXT5_ADDR      0x525U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd6000345badb929e8be30a8e0176f4f"> 5762</a></span><span class="preprocessor">#define MAP_SRC_5_H_MIPI_TX_EXT_2_MIPI_TX_EXT5_MASK      0xE0U</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77e77010338fd562e2cd9d155cfd6bf2"> 5763</a></span><span class="preprocessor">#define MAP_SRC_5_H_MIPI_TX_EXT_2_MIPI_TX_EXT5_POS       5U</span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span> </div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a06004f20c439e545501cf75242bda1"> 5765</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT6_ADDR      0x526U</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3fff5bc65c8ecb80f465eb35ecd9abc"> 5766</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT6_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span> </div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04ed377f9ffddc528113d1bc09c34b35"> 5768</a></span><span class="preprocessor">#define MAP_DST_6_H_MIPI_TX_EXT_2_MIPI_TX_EXT6_ADDR      0x526U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7dd0591978c8961a6acd55facea4826"> 5769</a></span><span class="preprocessor">#define MAP_DST_6_H_MIPI_TX_EXT_2_MIPI_TX_EXT6_MASK      0x1CU</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8758bfdf368fe9de9b90c21eec1da084"> 5770</a></span><span class="preprocessor">#define MAP_DST_6_H_MIPI_TX_EXT_2_MIPI_TX_EXT6_POS       2U</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span> </div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a736ce11819cb9d7b0f6338f4ce21fc72"> 5772</a></span><span class="preprocessor">#define MAP_SRC_6_H_MIPI_TX_EXT_2_MIPI_TX_EXT6_ADDR      0x526U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13cd09acbb23b0a5e035eb3abf769be6"> 5773</a></span><span class="preprocessor">#define MAP_SRC_6_H_MIPI_TX_EXT_2_MIPI_TX_EXT6_MASK      0xE0U</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a351107aff178a03b58e55d68d24e733a"> 5774</a></span><span class="preprocessor">#define MAP_SRC_6_H_MIPI_TX_EXT_2_MIPI_TX_EXT6_POS       5U</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span> </div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fe232765bd778a87042074cada0bd42"> 5776</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT7_ADDR      0x527U</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc8568610877d2a5e672b087dcf859dc"> 5777</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT7_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span> </div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5790212fa6513df876f982b61562a81e"> 5779</a></span><span class="preprocessor">#define MAP_DST_7_H_MIPI_TX_EXT_2_MIPI_TX_EXT7_ADDR      0x527U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6e3d7e4f5551fa6d492a44157d0e2d1"> 5780</a></span><span class="preprocessor">#define MAP_DST_7_H_MIPI_TX_EXT_2_MIPI_TX_EXT7_MASK      0x1CU</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a344a85b39c788aaf1f10640cc573a492"> 5781</a></span><span class="preprocessor">#define MAP_DST_7_H_MIPI_TX_EXT_2_MIPI_TX_EXT7_POS       2U</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span> </div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a6890e06f6fe16e94787d414fa30230"> 5783</a></span><span class="preprocessor">#define MAP_SRC_7_H_MIPI_TX_EXT_2_MIPI_TX_EXT7_ADDR      0x527U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bfaaa020f7b173496a2acab953d22d4"> 5784</a></span><span class="preprocessor">#define MAP_SRC_7_H_MIPI_TX_EXT_2_MIPI_TX_EXT7_MASK      0xE0U</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac61f1dbcbbce16df53b913b681a23675"> 5785</a></span><span class="preprocessor">#define MAP_SRC_7_H_MIPI_TX_EXT_2_MIPI_TX_EXT7_POS       5U</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span> </div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61f18a9bfeee7e70a43f95b698f6edb9"> 5787</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT8_ADDR      0x528U</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b377da2acc66b1f55af367a3692f664"> 5788</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT8_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span> </div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa65868a3879db25e9e8ece2c5d3480e9"> 5790</a></span><span class="preprocessor">#define MAP_DST_8_H_MIPI_TX_EXT_2_MIPI_TX_EXT8_ADDR      0x528U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77f5b62518af02cb6b189432382ea206"> 5791</a></span><span class="preprocessor">#define MAP_DST_8_H_MIPI_TX_EXT_2_MIPI_TX_EXT8_MASK      0x1CU</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab36cbe28625ce95312c05e533392d8e1"> 5792</a></span><span class="preprocessor">#define MAP_DST_8_H_MIPI_TX_EXT_2_MIPI_TX_EXT8_POS       2U</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span> </div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a879a6f7f631857bc2da0779b9496c730"> 5794</a></span><span class="preprocessor">#define MAP_SRC_8_H_MIPI_TX_EXT_2_MIPI_TX_EXT8_ADDR      0x528U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a494f2edf148f1906d003fdb8b8e41143"> 5795</a></span><span class="preprocessor">#define MAP_SRC_8_H_MIPI_TX_EXT_2_MIPI_TX_EXT8_MASK      0xE0U</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a175a6a66d828bb53731b3387431fa692"> 5796</a></span><span class="preprocessor">#define MAP_SRC_8_H_MIPI_TX_EXT_2_MIPI_TX_EXT8_POS       5U</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span> </div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c5f2ae38cbd62705d3b1b11de5b250b"> 5798</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT9_ADDR      0x529U</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9eba7eef30f90918690fff3716499082"> 5799</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT9_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span> </div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4af727b5f4f3645c18be581a2f820986"> 5801</a></span><span class="preprocessor">#define MAP_DST_9_H_MIPI_TX_EXT_2_MIPI_TX_EXT9_ADDR      0x529U </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4e27853a608481c9e7dc1901679e0e9"> 5802</a></span><span class="preprocessor">#define MAP_DST_9_H_MIPI_TX_EXT_2_MIPI_TX_EXT9_MASK      0x1CU</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3884fd88fc31ca7cdb055f74a92941e2"> 5803</a></span><span class="preprocessor">#define MAP_DST_9_H_MIPI_TX_EXT_2_MIPI_TX_EXT9_POS       2U</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span> </div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab64f6a5a22ea4ba3fd8a3ed64b8c916b"> 5805</a></span><span class="preprocessor">#define MAP_SRC_9_H_MIPI_TX_EXT_2_MIPI_TX_EXT9_ADDR      0x529U </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add440a343d066dceb758714177096c2a"> 5806</a></span><span class="preprocessor">#define MAP_SRC_9_H_MIPI_TX_EXT_2_MIPI_TX_EXT9_MASK      0xE0U</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a368aa8d4708ba32ce93704512d8c71f5"> 5807</a></span><span class="preprocessor">#define MAP_SRC_9_H_MIPI_TX_EXT_2_MIPI_TX_EXT9_POS       5U</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span> </div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afc839c3bafb09719fc8211f100ef0214"> 5809</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT10_ADDR         0x52AU</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5aba1af6625e8229b69837b2fc8208b0"> 5810</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT10_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span> </div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6b49ddf250583eb2b4a354179fbd579"> 5812</a></span><span class="preprocessor">#define MAP_DST_10_H_MIPI_TX_EXT_2_MIPI_TX_EXT10_ADDR    0x52AU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2da539e8277fe2b6c5306c954bf18303"> 5813</a></span><span class="preprocessor">#define MAP_DST_10_H_MIPI_TX_EXT_2_MIPI_TX_EXT10_MASK    0x1CU</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04d399b834cf843470228329d52b9013"> 5814</a></span><span class="preprocessor">#define MAP_DST_10_H_MIPI_TX_EXT_2_MIPI_TX_EXT10_POS     2U</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span> </div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40abaca90ebebb1c58163882d66f29a6"> 5816</a></span><span class="preprocessor">#define MAP_SRC_10_H_MIPI_TX_EXT_2_MIPI_TX_EXT10_ADDR    0x52AU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a398be2b3946250f5b6583a6a2d56ab87"> 5817</a></span><span class="preprocessor">#define MAP_SRC_10_H_MIPI_TX_EXT_2_MIPI_TX_EXT10_MASK    0xE0U</span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a181db055ffa7d79c1f135298b6fd07e1"> 5818</a></span><span class="preprocessor">#define MAP_SRC_10_H_MIPI_TX_EXT_2_MIPI_TX_EXT10_POS     5U</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span> </div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1c80397880df3485579b592d8a1a319"> 5820</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT11_ADDR         0x52BU</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6c091674195672ce83d675f2d585dc2"> 5821</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT11_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span> </div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7973c9088029bc447cf412f79681089"> 5823</a></span><span class="preprocessor">#define MAP_DST_11_H_MIPI_TX_EXT_2_MIPI_TX_EXT11_ADDR    0x52BU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a507ad96a09353f4a81ae8b38752a8c3c"> 5824</a></span><span class="preprocessor">#define MAP_DST_11_H_MIPI_TX_EXT_2_MIPI_TX_EXT11_MASK    0x1CU</span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2c2350d9b08e95bafc02893174b08f5"> 5825</a></span><span class="preprocessor">#define MAP_DST_11_H_MIPI_TX_EXT_2_MIPI_TX_EXT11_POS     2U</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span> </div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d007f49ae922c77595d58326ded8b9f"> 5827</a></span><span class="preprocessor">#define MAP_SRC_11_H_MIPI_TX_EXT_2_MIPI_TX_EXT11_ADDR    0x52BU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad64869479560359a2f4ba3cead68d884"> 5828</a></span><span class="preprocessor">#define MAP_SRC_11_H_MIPI_TX_EXT_2_MIPI_TX_EXT11_MASK    0xE0U</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6d8bd759b405063a6dbcfd7f1270362"> 5829</a></span><span class="preprocessor">#define MAP_SRC_11_H_MIPI_TX_EXT_2_MIPI_TX_EXT11_POS     5U</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span> </div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfbc11eb19536039d8b12854bdd5dbb1"> 5831</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT12_ADDR         0x52CU</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87448ecaa9ff89da44aca7aa808fb581"> 5832</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT12_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span> </div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4f04edb1eb33e6e66d1152d22fd600b"> 5834</a></span><span class="preprocessor">#define MAP_DST_12_H_MIPI_TX_EXT_2_MIPI_TX_EXT12_ADDR    0x52CU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a8ba50f6c5729b75bd88d607e80c93e"> 5835</a></span><span class="preprocessor">#define MAP_DST_12_H_MIPI_TX_EXT_2_MIPI_TX_EXT12_MASK    0x1CU</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa85b03bde47bc8eeb098d2e97eeca756"> 5836</a></span><span class="preprocessor">#define MAP_DST_12_H_MIPI_TX_EXT_2_MIPI_TX_EXT12_POS     2U</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span> </div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a317180007c1b9f631952ac9fda50cda6"> 5838</a></span><span class="preprocessor">#define MAP_SRC_12_H_MIPI_TX_EXT_2_MIPI_TX_EXT12_ADDR    0x52CU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a149c607f546a0e9430f7e18f8dc77a3e"> 5839</a></span><span class="preprocessor">#define MAP_SRC_12_H_MIPI_TX_EXT_2_MIPI_TX_EXT12_MASK    0xE0U</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcd9e15bee150318803c14d560d43480"> 5840</a></span><span class="preprocessor">#define MAP_SRC_12_H_MIPI_TX_EXT_2_MIPI_TX_EXT12_POS     5U</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span> </div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02ee64e79ad1afd6bf109275c5830dc2"> 5842</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT13_ADDR         0x52DU</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81945ae713b9fa0258214356e5628108"> 5843</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span> </div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ad5c84b3b2847dc805f4543aabd7d99"> 5845</a></span><span class="preprocessor">#define MAP_DST_13_H_MIPI_TX_EXT_2_MIPI_TX_EXT13_ADDR    0x52DU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3965f3df7d3b19fc7aa1e1eb04318065"> 5846</a></span><span class="preprocessor">#define MAP_DST_13_H_MIPI_TX_EXT_2_MIPI_TX_EXT13_MASK    0x1CU</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f0152513de228c4171c72f41a96a3ce"> 5847</a></span><span class="preprocessor">#define MAP_DST_13_H_MIPI_TX_EXT_2_MIPI_TX_EXT13_POS     2U</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span> </div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad958dc2bca9a08a1fa509cf9f4b0a0f0"> 5849</a></span><span class="preprocessor">#define MAP_SRC_13_H_MIPI_TX_EXT_2_MIPI_TX_EXT13_ADDR    0x52DU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19b3ded5c9e0cca7d7f71a8e2f550746"> 5850</a></span><span class="preprocessor">#define MAP_SRC_13_H_MIPI_TX_EXT_2_MIPI_TX_EXT13_MASK    0xE0U</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f60517e37dcdec7506c0460123bbdcb"> 5851</a></span><span class="preprocessor">#define MAP_SRC_13_H_MIPI_TX_EXT_2_MIPI_TX_EXT13_POS     5U</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span> </div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13c430261ec95b74aaac88a6971593d4"> 5853</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT14_ADDR         0x52EU</span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe5cf410ec2f88733b2c3bfaecf395b5"> 5854</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT14_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span> </div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a709b99921389a25f80a61b358c682a10"> 5856</a></span><span class="preprocessor">#define MAP_DST_14_H_MIPI_TX_EXT_2_MIPI_TX_EXT14_ADDR    0x52EU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2616d21149fc614f374055e06ded6782"> 5857</a></span><span class="preprocessor">#define MAP_DST_14_H_MIPI_TX_EXT_2_MIPI_TX_EXT14_MASK    0x1CU</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9aa34492c285941fcbc6102b7a594bf5"> 5858</a></span><span class="preprocessor">#define MAP_DST_14_H_MIPI_TX_EXT_2_MIPI_TX_EXT14_POS     2U</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span> </div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc072cfadd48d63de8b8a99140b1ccbe"> 5860</a></span><span class="preprocessor">#define MAP_SRC_14_H_MIPI_TX_EXT_2_MIPI_TX_EXT14_ADDR    0x52EU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb1b09de423b20f66fbe5fcff5f219c3"> 5861</a></span><span class="preprocessor">#define MAP_SRC_14_H_MIPI_TX_EXT_2_MIPI_TX_EXT14_MASK    0xE0U</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88a40c5ff92f9fa0db05911e8d94b769"> 5862</a></span><span class="preprocessor">#define MAP_SRC_14_H_MIPI_TX_EXT_2_MIPI_TX_EXT14_POS     5U</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span> </div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0294bac076bd6998b0901ac86dd9519f"> 5864</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT15_ADDR         0x52FU</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a492c87f978e32dfb0d70afd2a45dbbbe"> 5865</a></span><span class="preprocessor">#define MIPI_TX_EXT_2_MIPI_TX_EXT15_DEFAULT      0x00U</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"> 5866</span> </div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c86202188836675ecb3eb552d1a216d"> 5867</a></span><span class="preprocessor">#define MAP_DST_15_H_MIPI_TX_EXT_2_MIPI_TX_EXT15_ADDR    0x52FU </span><span class="comment">// Mapping register destination VC high 3 b... </span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41fdd376ad161740cdb39ccc5ccf35e7"> 5868</a></span><span class="preprocessor">#define MAP_DST_15_H_MIPI_TX_EXT_2_MIPI_TX_EXT15_MASK    0x1CU</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70a08a38065944c9b054ea69fc7c9c0c"> 5869</a></span><span class="preprocessor">#define MAP_DST_15_H_MIPI_TX_EXT_2_MIPI_TX_EXT15_POS     2U</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span> </div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f34bc59e14a286dc899401186a24606"> 5871</a></span><span class="preprocessor">#define MAP_SRC_15_H_MIPI_TX_EXT_2_MIPI_TX_EXT15_ADDR    0x52FU </span><span class="comment">// Mapping register source VC high 3 bits f... </span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7dc61b6918c6f82ff7b5962251656e35"> 5872</a></span><span class="preprocessor">#define MAP_SRC_15_H_MIPI_TX_EXT_2_MIPI_TX_EXT15_MASK    0xE0U</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6380d1d07881c0a4d64441c5a2167e5"> 5873</a></span><span class="preprocessor">#define MAP_SRC_15_H_MIPI_TX_EXT_2_MIPI_TX_EXT15_POS     5U</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span> </div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13c5bb5463474dc3851e0865ad61c1ac"> 5875</a></span><span class="preprocessor">#define MISC_CFG_0_ADDR      0x540U</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e377d6b3a4aea526878b2c45fd73b12"> 5876</a></span><span class="preprocessor">#define MISC_CFG_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"> 5877</span> </div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a276106980eacba5c6b58f9fb5fe314aa"> 5878</a></span><span class="preprocessor">#define VS_OUT1_MISC_CFG_0_ADDR      0x540U </span><span class="comment">// Output VSYNC from VS1 pin  </span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad27ec14a6d25fe06024ac67750fa13f4"> 5879</a></span><span class="preprocessor">#define VS_OUT1_MISC_CFG_0_MASK      0xE0U</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add755472d7c5c91b6f3b19f7fc745d2f"> 5880</a></span><span class="preprocessor">#define VS_OUT1_MISC_CFG_0_POS       5U</span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span> </div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3c3f24b8d0fed730080b946729f8b92"> 5882</a></span><span class="preprocessor">#define MISC_CFG_1_ADDR      0x541U</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4b04e59faff9182a2c5f2a7dda74382"> 5883</a></span><span class="preprocessor">#define MISC_CFG_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span> </div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3143205761c5d1b08852cc3c7f24ab22"> 5885</a></span><span class="preprocessor">#define VS_OUT2_MISC_CFG_1_ADDR      0x541U </span><span class="comment">// Output VSYNC from VS2 pin  </span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac83665b46f2cbf976822553883b1ffd8"> 5886</a></span><span class="preprocessor">#define VS_OUT2_MISC_CFG_1_MASK      0xE0U</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b778b214f1a4ba3a4626e6a7d0525a4"> 5887</a></span><span class="preprocessor">#define VS_OUT2_MISC_CFG_1_POS       5U</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"> 5888</span> </div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f68e25e8fdb9a88b5f907ff86a8e268"> 5889</a></span><span class="preprocessor">#define MISC_CFG_2_ADDR      0x542U</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab06d3b445184737b995dda7cb45b2f56"> 5890</a></span><span class="preprocessor">#define MISC_CFG_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span> </div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a050e7b0de6bfec64933a59487becdb8b"> 5892</a></span><span class="preprocessor">#define HS_OUT1_MISC_CFG_2_ADDR      0x542U </span><span class="comment">// Output DE/DV from HS1 pin  </span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbb8ff94268178820490468479bd6856"> 5893</a></span><span class="preprocessor">#define HS_OUT1_MISC_CFG_2_MASK      0xE0U</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19e7b47ccadc92fa825c5deac3abc5d6"> 5894</a></span><span class="preprocessor">#define HS_OUT1_MISC_CFG_2_POS       5U</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span> </div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a584d87ba365200771dfe49fdf90a85e3"> 5896</a></span><span class="preprocessor">#define MISC_UART_PT_0_ADDR      0x548U</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64bb2edb0004effd18fcca786ce9a89c"> 5897</a></span><span class="preprocessor">#define MISC_UART_PT_0_DEFAULT   0x96U</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span> </div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a8aed25ec89b7714e5b67a4e49c75cf"> 5899</a></span><span class="preprocessor">#define BITLEN_PT_1_L_MISC_UART_PT_0_ADDR    0x548U </span><span class="comment">// Custom UART bit length for pass-through ... </span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a66f1363a23921678db6f6b4d8ca6a686"> 5900</a></span><span class="preprocessor">#define BITLEN_PT_1_L_MISC_UART_PT_0_MASK    0xFFU</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d2577c4d9729ca4c933b089d136e502"> 5901</a></span><span class="preprocessor">#define BITLEN_PT_1_L_MISC_UART_PT_0_POS     0U</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span> </div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae909f6e29e69a8813464512c213b924f"> 5903</a></span><span class="preprocessor">#define MISC_UART_PT_1_ADDR      0x549U</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3491c980b52d6d6a4b88ece670ccbe56"> 5904</a></span><span class="preprocessor">#define MISC_UART_PT_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span> </div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84e80965948525e8a914b6abfd31ec39"> 5906</a></span><span class="preprocessor">#define BITLEN_PT_1_H_MISC_UART_PT_1_ADDR    0x549U </span><span class="comment">// High byte of custom UART bit length for ... </span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf91be579f42cfe0c642ad600743aa29"> 5907</a></span><span class="preprocessor">#define BITLEN_PT_1_H_MISC_UART_PT_1_MASK    0x3FU</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf8831c1256c2ab4025dab97765d45c6"> 5908</a></span><span class="preprocessor">#define BITLEN_PT_1_H_MISC_UART_PT_1_POS     0U</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span> </div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55356b9e40256bae9f4dcce1aa925d9f"> 5910</a></span><span class="preprocessor">#define MISC_UART_PT_2_ADDR      0x54AU</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdeb2439cae2beba09c1f575aa2217de"> 5911</a></span><span class="preprocessor">#define MISC_UART_PT_2_DEFAULT   0x96U</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span> </div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac55c34e82e1aa9a1511f5ff049a644c5"> 5913</a></span><span class="preprocessor">#define BITLEN_PT_2_L_MISC_UART_PT_2_ADDR    0x54AU </span><span class="comment">// Low byte of custom UART bit length for p... </span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2805f21f1a5248bdb21351a262b6094c"> 5914</a></span><span class="preprocessor">#define BITLEN_PT_2_L_MISC_UART_PT_2_MASK    0xFFU</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d20b89ef2a89777e68c9936b1ac5e2a"> 5915</a></span><span class="preprocessor">#define BITLEN_PT_2_L_MISC_UART_PT_2_POS     0U</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span> </div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af86a8153ad0cff1de239a1a7725b2d9c"> 5917</a></span><span class="preprocessor">#define MISC_UART_PT_3_ADDR      0x54BU</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad78fd3d53db1e1ce1500dcb6b7fd1c9a"> 5918</a></span><span class="preprocessor">#define MISC_UART_PT_3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"> 5919</span> </div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b8737fb94ad11210c03c4efff521b79"> 5920</a></span><span class="preprocessor">#define BITLEN_PT_2_H_MISC_UART_PT_3_ADDR    0x54BU </span><span class="comment">// High byte of custom UART bit length for ... </span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af090c3f0cc31dcaa1125065593421793"> 5921</a></span><span class="preprocessor">#define BITLEN_PT_2_H_MISC_UART_PT_3_MASK    0x3FU</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a63516162a9a5a448d6c6c3ebc01ab147"> 5922</a></span><span class="preprocessor">#define BITLEN_PT_2_H_MISC_UART_PT_3_POS     0U</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span> </div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e408da8c6885889c9fdd35cd0bcfa67"> 5924</a></span><span class="preprocessor">#define MISC_I2C_PT_4_ADDR       0x550U</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfc41f5c17c8e8a7b917b809fb1491f7"> 5925</a></span><span class="preprocessor">#define MISC_I2C_PT_4_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span> </div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5dc42b0a8e96eb4d09a195a9e373b4ec"> 5927</a></span><span class="preprocessor">#define SRC_A_1_MISC_I2C_PT_4_ADDR   0x550U </span><span class="comment">// I2C address translator source A for pass... </span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2ae771bb4f2d2bdb4abc01d9ac8fae0"> 5928</a></span><span class="preprocessor">#define SRC_A_1_MISC_I2C_PT_4_MASK   0xFEU</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b4d60b007632aae0f5cc5c30fcbc175"> 5929</a></span><span class="preprocessor">#define SRC_A_1_MISC_I2C_PT_4_POS    1U</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"> 5930</span> </div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26ca75a10d472d07e822bb395090cbcb"> 5931</a></span><span class="preprocessor">#define MISC_I2C_PT_5_ADDR       0x551U</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a79d8a7bec11cc9e659d297e65eecb2f7"> 5932</a></span><span class="preprocessor">#define MISC_I2C_PT_5_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span> </div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbb2c048f0f395fa923824e20281b000"> 5934</a></span><span class="preprocessor">#define DST_A_1_MISC_I2C_PT_5_ADDR   0x551U </span><span class="comment">// I2C address translator destination A for... </span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00755f33ba62031f00c33c175e272f65"> 5935</a></span><span class="preprocessor">#define DST_A_1_MISC_I2C_PT_5_MASK   0xFEU</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a53277abe81f2139dcad40e7f20ecf484"> 5936</a></span><span class="preprocessor">#define DST_A_1_MISC_I2C_PT_5_POS    1U</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span> </div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8b3291047abfe7a73d3f9a7d62f3452"> 5938</a></span><span class="preprocessor">#define MISC_I2C_PT_6_ADDR       0x552U</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5ec2b4944bc788dbab7c119d29e5b10"> 5939</a></span><span class="preprocessor">#define MISC_I2C_PT_6_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span> </div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7edbebffcb8961b3e46246b06ac3e4a"> 5941</a></span><span class="preprocessor">#define SRC_B_1_MISC_I2C_PT_6_ADDR   0x552U </span><span class="comment">// I2C address translator source B for pass... </span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb9d9fcbbd79bf9188e4d12328f1c609"> 5942</a></span><span class="preprocessor">#define SRC_B_1_MISC_I2C_PT_6_MASK   0xFEU</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0047f76653502cc18927fad587f304c0"> 5943</a></span><span class="preprocessor">#define SRC_B_1_MISC_I2C_PT_6_POS    1U</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span> </div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3edb7cbe61eb560b86a4db8565988dd8"> 5945</a></span><span class="preprocessor">#define MISC_I2C_PT_7_ADDR       0x553U</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c0fae8645b26ce23cff3a3f8475f90f"> 5946</a></span><span class="preprocessor">#define MISC_I2C_PT_7_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span> </div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afad7c48aa3419d0e8c47e6219257f4cc"> 5948</a></span><span class="preprocessor">#define DST_B_1_MISC_I2C_PT_7_ADDR   0x553U </span><span class="comment">// I2C address translator destination B for... </span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af14e6ae0b7f550bc700e883278b31905"> 5949</a></span><span class="preprocessor">#define DST_B_1_MISC_I2C_PT_7_MASK   0xFEU</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46e250c9be28cfa306e8d015c1a33357"> 5950</a></span><span class="preprocessor">#define DST_B_1_MISC_I2C_PT_7_POS    1U</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span> </div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6069c5852b5ba2068e7bc0ce8084f50e"> 5952</a></span><span class="preprocessor">#define MISC_I2C_PT_8_ADDR       0x554U</span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5db0881d979dd9fcc9280fa7c163f242"> 5953</a></span><span class="preprocessor">#define MISC_I2C_PT_8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span> </div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ac57d5b5c5d0661ee72f005ef3f2556"> 5955</a></span><span class="preprocessor">#define SRC_A_2_MISC_I2C_PT_8_ADDR   0x554U </span><span class="comment">// I2C address translator source A for pass... </span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9659b80e5701e2004d2918e965e8baf6"> 5956</a></span><span class="preprocessor">#define SRC_A_2_MISC_I2C_PT_8_MASK   0xFEU</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6705d150679981d77157c1a1d918a78e"> 5957</a></span><span class="preprocessor">#define SRC_A_2_MISC_I2C_PT_8_POS    1U</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span> </div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3429154929341cb50f375f9f234849f8"> 5959</a></span><span class="preprocessor">#define MISC_I2C_PT_9_ADDR       0x555U</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9c78e4596e285315c1b8c955fbc5147"> 5960</a></span><span class="preprocessor">#define MISC_I2C_PT_9_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span> </div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c6afed40b0c09a713d626af90df8e41"> 5962</a></span><span class="preprocessor">#define DST_A_2_MISC_I2C_PT_9_ADDR   0x555U </span><span class="comment">// I2C address translator destination A for... </span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76bc63b3cd39b4ad2f27d7c5dae800a7"> 5963</a></span><span class="preprocessor">#define DST_A_2_MISC_I2C_PT_9_MASK   0xFEU</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b4ed835ef9f6c5178240e618d06e4f1"> 5964</a></span><span class="preprocessor">#define DST_A_2_MISC_I2C_PT_9_POS    1U</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span> </div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5918b2a676a9392fca95391cf4862deb"> 5966</a></span><span class="preprocessor">#define MISC_I2C_PT_10_ADDR      0x556U</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9b0747e353704c6ffc3160059756b66"> 5967</a></span><span class="preprocessor">#define MISC_I2C_PT_10_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span> </div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64c9d7475aecb704831c11d3e10ae229"> 5969</a></span><span class="preprocessor">#define SRC_B_2_MISC_I2C_PT_10_ADDR      0x556U </span><span class="comment">// I2C address translator source B for pass... </span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6df884d19e6e10a0ffe11914740c8b9a"> 5970</a></span><span class="preprocessor">#define SRC_B_2_MISC_I2C_PT_10_MASK      0xFEU</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d1cfac2d97335db2df02883ca115ec8"> 5971</a></span><span class="preprocessor">#define SRC_B_2_MISC_I2C_PT_10_POS       1U</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span> </div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32b11a2afe6a51c2e39034a1373feeb2"> 5973</a></span><span class="preprocessor">#define MISC_I2C_PT_11_ADDR      0x557U</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d71d825f2dfae5e75c7350ea867bf86"> 5974</a></span><span class="preprocessor">#define MISC_I2C_PT_11_DEFAULT   0x00U</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span> </div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55f42e330d18580cc41f1f9f619c3d26"> 5976</a></span><span class="preprocessor">#define DST_B_2_MISC_I2C_PT_11_ADDR      0x557U </span><span class="comment">// I2C address translator destination B for... </span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb17d6200e2e29091e91928156b7acc4"> 5977</a></span><span class="preprocessor">#define DST_B_2_MISC_I2C_PT_11_MASK      0xFEU</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a519892b9a4a906e6a4baa350b73a9bca"> 5978</a></span><span class="preprocessor">#define DST_B_2_MISC_I2C_PT_11_POS       1U</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span> </div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f94ceb52abc219855f4a1e43aa1bdbb"> 5980</a></span><span class="preprocessor">#define MISC_CNT4_ADDR       0x55CU</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a815bce0b262b41db5acba6033e3305"> 5981</a></span><span class="preprocessor">#define MISC_CNT4_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span> </div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac23993697be4cf80ae8fcf7a897013b3"> 5983</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR0_MISC_CNT4_ADDR      0x55CU </span><span class="comment">// Total number of video pixel CRC errors d... </span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1aaa577b9a43678de28a359f8f1b456"> 5984</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR0_MISC_CNT4_MASK      0xFFU</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa14b7e0dd909c0879bbfb3c67e21dbf5"> 5985</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR0_MISC_CNT4_POS       0U</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span> </div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26d7bd329d310f365ef339febd7933ea"> 5987</a></span><span class="preprocessor">#define MISC_CNT5_ADDR       0x55DU</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46da01b85f1112fa21f586dedceea34b"> 5988</a></span><span class="preprocessor">#define MISC_CNT5_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span> </div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea6b3c122f2e8654572c95ec1f2a374d"> 5990</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR1_MISC_CNT5_ADDR      0x55DU </span><span class="comment">// Total number of video pixel CRC errors d... </span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9d3deaa37dd9cc702cb9da49446b095"> 5991</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR1_MISC_CNT5_MASK      0xFFU</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74d49ac4c4e7bc8793d2d2971a78d40f"> 5992</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR1_MISC_CNT5_POS       0U</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span> </div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e0eebc833332a7a56c6e3e695875272"> 5994</a></span><span class="preprocessor">#define MISC_CNT6_ADDR       0x55EU</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae5fcbfdc4dd018f48e7141893770727"> 5995</a></span><span class="preprocessor">#define MISC_CNT6_DEFAULT    0x00U</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span> </div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af61453ad3e35452a37026a823223ea22"> 5997</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR2_MISC_CNT6_ADDR      0x55EU </span><span class="comment">// Total number of video pixel CRC errors d... </span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad71943b5acd3990db218e3e5d77bfed1"> 5998</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR2_MISC_CNT6_MASK      0xFFU</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58e8e06600a0c87a0d1d4541ac69e9cd"> 5999</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR2_MISC_CNT6_POS       0U</span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span> </div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd2b146dd8dc8f344fcaf6973ec78f74"> 6001</a></span><span class="preprocessor">#define MISC_CNT7_ADDR       0x55FU</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8923b4f98abb32efee6a12324720650"> 6002</a></span><span class="preprocessor">#define MISC_CNT7_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span> </div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45981402a619b06a69988babdc16c621"> 6004</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR3_MISC_CNT7_ADDR      0x55FU </span><span class="comment">// Total number of video pixel CRC errors d... </span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb399498891114e9abf5030c41b469dc"> 6005</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR3_MISC_CNT7_MASK      0xFFU</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a959824d6dc8ece60008abe73afd64bcc"> 6006</a></span><span class="preprocessor">#define VID_PXL_CRC_ERR3_MISC_CNT7_POS       0U</span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span> </div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2f874eb5f3102bbacc2acefd51e741e"> 6008</a></span><span class="preprocessor">#define MISC_PORT_TUN_ONLY_ADDR      0x568U</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8024fdd3043ae649e6d7fff98019cadb"> 6009</a></span><span class="preprocessor">#define MISC_PORT_TUN_ONLY_DEFAULT   0x06U</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span> </div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8b3eb7bf4aea7ca24062e72069c892f"> 6011</a></span><span class="preprocessor">#define TUN_ONLY_CC_MISC_PORT_TUN_ONLY_ADDR      0x568U </span><span class="comment">// Disable control channel access from RX/S... </span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1dadfe86c9f0cf44afc659efc5e94aa7"> 6012</a></span><span class="preprocessor">#define TUN_ONLY_CC_MISC_PORT_TUN_ONLY_MASK      0x01U</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60be90cb22304aa19ffbebc9d0f077e6"> 6013</a></span><span class="preprocessor">#define TUN_ONLY_CC_MISC_PORT_TUN_ONLY_POS       0U</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span> </div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac49600991ca543522973aa4bef4ef4cf"> 6015</a></span><span class="preprocessor">#define TUN_ONLY_1_MISC_PORT_TUN_ONLY_ADDR   0x568U </span><span class="comment">// Disable control channel access from RX1/... </span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c09adf9507352f210a38bea89f7f870"> 6016</a></span><span class="preprocessor">#define TUN_ONLY_1_MISC_PORT_TUN_ONLY_MASK   0x02U</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8142cfb3cc2f6bdb025fab1df0c7a7f"> 6017</a></span><span class="preprocessor">#define TUN_ONLY_1_MISC_PORT_TUN_ONLY_POS    1U</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span> </div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4788379d8c70985e099c9d5f0125ddc0"> 6019</a></span><span class="preprocessor">#define TUN_ONLY_2_MISC_PORT_TUN_ONLY_ADDR   0x568U </span><span class="comment">// Disable control channel access from RX2/... </span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5cc636bf273a0458b2031cc4db4c7c14"> 6020</a></span><span class="preprocessor">#define TUN_ONLY_2_MISC_PORT_TUN_ONLY_MASK   0x04U</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bc7dd5bae6b3afe981300b8af5cb962"> 6021</a></span><span class="preprocessor">#define TUN_ONLY_2_MISC_PORT_TUN_ONLY_POS    2U</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span> </div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a556e651297e70f38429e0e987b28d76e"> 6023</a></span><span class="preprocessor">#define MISC_UNLOCK_KEY_ADDR         0x569U</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0939bb1eaa11e5752d22a37f2cf19b98"> 6024</a></span><span class="preprocessor">#define MISC_UNLOCK_KEY_DEFAULT      0xAAU</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span> </div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab55d0bd5c71dbe8a7c7d750c30acef38"> 6026</a></span><span class="preprocessor">#define UNLOCK_KEY_MISC_UNLOCK_KEY_ADDR      0x569U </span><span class="comment">// Register must be at unlock value to enab... </span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3fe412ed38303293a8e4ede458d9da67"> 6027</a></span><span class="preprocessor">#define UNLOCK_KEY_MISC_UNLOCK_KEY_MASK      0xFFU</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99c2fd1a7389e4a151a20c4008b114a2"> 6028</a></span><span class="preprocessor">#define UNLOCK_KEY_MISC_UNLOCK_KEY_POS       0U</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span> </div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a097c7b304dc84c319b96a97f4ba1615c"> 6030</a></span><span class="preprocessor">#define MISC_PIO_SLEW_0_ADDR         0x570U</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1843760f225542b7c4b6695864f88fba"> 6031</a></span><span class="preprocessor">#define MISC_PIO_SLEW_0_DEFAULT      0xFEU</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span> </div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad43d179fdf5dc3b5f40c70225fe6b64c"> 6033</a></span><span class="preprocessor">#define PIO00_SLEW_MISC_PIO_SLEW_0_ADDR      0x570U </span><span class="comment">// Rise and fall time speed setting on pad ... </span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c21de1706ed1d65f170fb40ab90bed7"> 6034</a></span><span class="preprocessor">#define PIO00_SLEW_MISC_PIO_SLEW_0_MASK      0x03U</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7313ac5a4c5d6dd1f2e39a24f4ce015"> 6035</a></span><span class="preprocessor">#define PIO00_SLEW_MISC_PIO_SLEW_0_POS       0U</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span> </div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee31f859ec6b68ed3f654fc0437b00f0"> 6037</a></span><span class="preprocessor">#define PIO01_SLEW_MISC_PIO_SLEW_0_ADDR      0x570U </span><span class="comment">// Rise and fall time speed setting on pad ... </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac4082d69097b789d86fd46412a8a901"> 6038</a></span><span class="preprocessor">#define PIO01_SLEW_MISC_PIO_SLEW_0_MASK      0x0CU</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c7b6ea72456f2193f7750d2e8b59789"> 6039</a></span><span class="preprocessor">#define PIO01_SLEW_MISC_PIO_SLEW_0_POS       2U</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span> </div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abcafeaae29517efd11511f0916b3f4f8"> 6041</a></span><span class="preprocessor">#define PIO02_SLEW_MISC_PIO_SLEW_0_ADDR      0x570U </span><span class="comment">// Rise and fall time speed setting on pad ... </span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a953f62bc15c864377a9255b8106433cb"> 6042</a></span><span class="preprocessor">#define PIO02_SLEW_MISC_PIO_SLEW_0_MASK      0x30U</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a673eab6ef6d9466fe7fa61a41a29f8df"> 6043</a></span><span class="preprocessor">#define PIO02_SLEW_MISC_PIO_SLEW_0_POS       4U</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span> </div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ad612ba219667e48d2611e235a1c7c8"> 6045</a></span><span class="preprocessor">#define PIO03_SLEW_MISC_PIO_SLEW_0_ADDR      0x570U </span><span class="comment">// Rise and fall time speed setting on pad ... </span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3ea4a49f615d041fa977265ac9c1264"> 6046</a></span><span class="preprocessor">#define PIO03_SLEW_MISC_PIO_SLEW_0_MASK      0xC0U</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9837ac638c4962e54577cf380b2ffbbb"> 6047</a></span><span class="preprocessor">#define PIO03_SLEW_MISC_PIO_SLEW_0_POS       6U</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span> </div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7ab56785ac5e853970c264987bec4f1"> 6049</a></span><span class="preprocessor">#define MISC_PIO_SLEW_1_ADDR         0x571U</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a6208f091d0d235f53b541086e83b8e"> 6050</a></span><span class="preprocessor">#define MISC_PIO_SLEW_1_DEFAULT      0x83U</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span> </div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a286644bbeca370061d830e282af19cdb"> 6052</a></span><span class="preprocessor">#define PIO04_SLEW_MISC_PIO_SLEW_1_ADDR      0x571U </span><span class="comment">// Rise and fall time speed setting on pad ... </span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d61ee27ad5e751f0ff0bc1fa412e559"> 6053</a></span><span class="preprocessor">#define PIO04_SLEW_MISC_PIO_SLEW_1_MASK      0x03U</span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5a8580a4096feb5dc609e2d6de5f5ad"> 6054</a></span><span class="preprocessor">#define PIO04_SLEW_MISC_PIO_SLEW_1_POS       0U</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span> </div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1cd373c002466b752e168b937bd4fe13"> 6056</a></span><span class="preprocessor">#define PIO07_SLEW_MISC_PIO_SLEW_1_ADDR      0x571U </span><span class="comment">// Rise and fall time speed setting on pad ... </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afeb2093c124993840657ccfd9cc72c59"> 6057</a></span><span class="preprocessor">#define PIO07_SLEW_MISC_PIO_SLEW_1_MASK      0xC0U</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e8aa13e3e10627958717873e830bd47"> 6058</a></span><span class="preprocessor">#define PIO07_SLEW_MISC_PIO_SLEW_1_POS       6U</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span> </div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd58a812d008ad5e3b104e6d34ed70c6"> 6060</a></span><span class="preprocessor">#define MISC_PIO_SLEW_2_ADDR         0x572U</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4998c1842c5cb15ed96ce6ea6f47683a"> 6061</a></span><span class="preprocessor">#define MISC_PIO_SLEW_2_DEFAULT      0x02U</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span> </div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92f7234cdbc4287fe85a8cc283a63d33"> 6063</a></span><span class="preprocessor">#define PIO08_SLEW_MISC_PIO_SLEW_2_ADDR      0x572U </span><span class="comment">// Rise and fall time speed setting on pad ... </span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a370d0c28f54421446e05838089ecc7bf"> 6064</a></span><span class="preprocessor">#define PIO08_SLEW_MISC_PIO_SLEW_2_MASK      0x03U</span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a641a103ae98b5cc01072dcb53438b378"> 6065</a></span><span class="preprocessor">#define PIO08_SLEW_MISC_PIO_SLEW_2_POS       0U</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span> </div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a008515c331abb11a8cd407578b49a96d"> 6067</a></span><span class="preprocessor">#define MISC_HS_VS_ACT_Y_ADDR        0x575U</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a447e60c75137ff03c3ea0fe6de2880a5"> 6068</a></span><span class="preprocessor">#define MISC_HS_VS_ACT_Y_DEFAULT     0x00U</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span> </div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad06b803ffc08b88f38b803fff7b6a29f"> 6070</a></span><span class="preprocessor">#define HS_POL_Y_MISC_HS_VS_ACT_Y_ADDR   0x575U </span><span class="comment">// Detected HS polarity  </span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1fec3e541927da45c4274dcfe289b863"> 6071</a></span><span class="preprocessor">#define HS_POL_Y_MISC_HS_VS_ACT_Y_MASK   0x01U</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3b15b11393df58783956e021dd6a703"> 6072</a></span><span class="preprocessor">#define HS_POL_Y_MISC_HS_VS_ACT_Y_POS    0U</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span> </div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04d07379005b2e89a11902165b021d15"> 6074</a></span><span class="preprocessor">#define VS_POL_Y_MISC_HS_VS_ACT_Y_ADDR   0x575U </span><span class="comment">// Detected VS polarity  </span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a57f8b5921311ca6a9e0d9bc046fcf345"> 6075</a></span><span class="preprocessor">#define VS_POL_Y_MISC_HS_VS_ACT_Y_MASK   0x02U</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a1b253f2ebb7666f55d78745b4b49fc"> 6076</a></span><span class="preprocessor">#define VS_POL_Y_MISC_HS_VS_ACT_Y_POS    1U</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span> </div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c64b7d97dc5039e043e482b59495a66"> 6078</a></span><span class="preprocessor">#define HS_DET_Y_MISC_HS_VS_ACT_Y_ADDR   0x575U </span><span class="comment">// HS activity is detected  </span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec2967686dcc24e24dc26deadf27f364"> 6079</a></span><span class="preprocessor">#define HS_DET_Y_MISC_HS_VS_ACT_Y_MASK   0x10U</span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab719819213f87288b2fc2c501610e2cf"> 6080</a></span><span class="preprocessor">#define HS_DET_Y_MISC_HS_VS_ACT_Y_POS    4U</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span> </div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a33fe1b7853d8c41eb87edbdc09eb16"> 6082</a></span><span class="preprocessor">#define VS_DET_Y_MISC_HS_VS_ACT_Y_ADDR   0x575U </span><span class="comment">// VS activity is detected  </span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9db98df9316802a58ad8db7a37364f6c"> 6083</a></span><span class="preprocessor">#define VS_DET_Y_MISC_HS_VS_ACT_Y_MASK   0x20U</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb44fef681a08603ad41698acca8da1b"> 6084</a></span><span class="preprocessor">#define VS_DET_Y_MISC_HS_VS_ACT_Y_POS    5U</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span> </div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a858179752be304b181b3c9f231e6a893"> 6086</a></span><span class="preprocessor">#define DE_DET_Y_MISC_HS_VS_ACT_Y_ADDR   0x575U </span><span class="comment">// DE activity is detected  </span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67a80f5074244b55bec6baa4dc26c1de"> 6087</a></span><span class="preprocessor">#define DE_DET_Y_MISC_HS_VS_ACT_Y_MASK   0x40U</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af74ee914eebdf2a3edbe7dab1b7702f1"> 6088</a></span><span class="preprocessor">#define DE_DET_Y_MISC_HS_VS_ACT_Y_POS    6U</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span> </div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a535971bb29f9fe6389757f32091b3b7c"> 6090</a></span><span class="preprocessor">#define MISC_HS_VS_ACT_Z_ADDR        0x576U</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9cf19d5955f01bfd86ee308bb0eedaaf"> 6091</a></span><span class="preprocessor">#define MISC_HS_VS_ACT_Z_DEFAULT     0x00U</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span> </div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a247a85210e0493535cd4304e3e4d715c"> 6093</a></span><span class="preprocessor">#define HS_POL_Z_MISC_HS_VS_ACT_Z_ADDR   0x576U </span><span class="comment">// Detected HS polarity  </span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59adc15f8d014d8a2ff793ca8a95a936"> 6094</a></span><span class="preprocessor">#define HS_POL_Z_MISC_HS_VS_ACT_Z_MASK   0x01U</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2515dd7184aff0e2f79d0e1bae74b8f"> 6095</a></span><span class="preprocessor">#define HS_POL_Z_MISC_HS_VS_ACT_Z_POS    0U</span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span> </div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd1fec6b6dc7048072cf92c869b9f570"> 6097</a></span><span class="preprocessor">#define VS_POL_Z_MISC_HS_VS_ACT_Z_ADDR   0x576U </span><span class="comment">// Detected VS polarity  </span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ea52202ee376fbc2fed2c9f573c8fdd"> 6098</a></span><span class="preprocessor">#define VS_POL_Z_MISC_HS_VS_ACT_Z_MASK   0x02U</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a878d5d1075a5f22c57c42e727b97c909"> 6099</a></span><span class="preprocessor">#define VS_POL_Z_MISC_HS_VS_ACT_Z_POS    1U</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span> </div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41d6f5b883dac9fcbfe5d90b856c36f3"> 6101</a></span><span class="preprocessor">#define HS_DET_Z_MISC_HS_VS_ACT_Z_ADDR   0x576U </span><span class="comment">// HS activity is detected  </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c8b96e0d95a218e3ff277bc569f0bfa"> 6102</a></span><span class="preprocessor">#define HS_DET_Z_MISC_HS_VS_ACT_Z_MASK   0x10U</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a9575256084b6f3de340a48f96696cb"> 6103</a></span><span class="preprocessor">#define HS_DET_Z_MISC_HS_VS_ACT_Z_POS    4U</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span> </div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6dbec4fef20fb453567879963907a0a7"> 6105</a></span><span class="preprocessor">#define VS_DET_Z_MISC_HS_VS_ACT_Z_ADDR   0x576U </span><span class="comment">// VS activity is detected  </span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2183b8fd64a3cb4c5592745d0a34f49"> 6106</a></span><span class="preprocessor">#define VS_DET_Z_MISC_HS_VS_ACT_Z_MASK   0x20U</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a946360a60fc3a09df68446db3d2c044c"> 6107</a></span><span class="preprocessor">#define VS_DET_Z_MISC_HS_VS_ACT_Z_POS    5U</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span> </div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51abcac54f2794342546d46ede5a73bb"> 6109</a></span><span class="preprocessor">#define DE_DET_Z_MISC_HS_VS_ACT_Z_ADDR   0x576U </span><span class="comment">// DE activity is detected  </span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0b60c5769933828332230c8299033a6"> 6110</a></span><span class="preprocessor">#define DE_DET_Z_MISC_HS_VS_ACT_Z_MASK   0x40U</span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0ccf5a1d5750f6edef94befe06e77dc"> 6111</a></span><span class="preprocessor">#define DE_DET_Z_MISC_HS_VS_ACT_Z_POS    6U</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span> </div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72dd44071a6ea17f6b78feb5832320b6"> 6113</a></span><span class="preprocessor">#define MISC_DP_ORSTB_CTL_ADDR       0x577U</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2234b351377d184640447640d0b5548e"> 6114</a></span><span class="preprocessor">#define MISC_DP_ORSTB_CTL_DEFAULT    0x60U</span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span> </div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2aca0b6d3dcd477936f2150dbcbb4fb3"> 6116</a></span><span class="preprocessor">#define DP_RST_VP_CHKB_MISC_DP_ORSTB_CTL_ADDR    0x577U </span><span class="comment">// Select reset mode to VIDEO_RX, VRX block... </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff611575120672a30aad329041419069"> 6117</a></span><span class="preprocessor">#define DP_RST_VP_CHKB_MISC_DP_ORSTB_CTL_MASK    0x04U</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac81f492bfa0a29101b17a54e720cfa6"> 6118</a></span><span class="preprocessor">#define DP_RST_VP_CHKB_MISC_DP_ORSTB_CTL_POS     2U</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span> </div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf02ca080971b1661374914a640c13dd"> 6120</a></span><span class="preprocessor">#define DP_RST_MIPI_CHKB_MISC_DP_ORSTB_CTL_ADDR      0x577U </span><span class="comment">// Select reset mode to MIPI controllers.  </span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa439c5aaa6da5bbf783c4447b8ac27ad"> 6121</a></span><span class="preprocessor">#define DP_RST_MIPI_CHKB_MISC_DP_ORSTB_CTL_MASK      0x08U</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a847094675278175af644566cc5a7b3bd"> 6122</a></span><span class="preprocessor">#define DP_RST_MIPI_CHKB_MISC_DP_ORSTB_CTL_POS       3U</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span> </div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47538a5b9a8511db0b8fcf23dc058696"> 6124</a></span><span class="preprocessor">#define DP_RST_MIPI2_CHKB_MISC_DP_ORSTB_CTL_ADDR     0x577U </span><span class="comment">// Select reset mode to MIPI controllers. S... </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbae5215d848057efd17db2e3dce4042"> 6125</a></span><span class="preprocessor">#define DP_RST_MIPI2_CHKB_MISC_DP_ORSTB_CTL_MASK     0x10U</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3534c823b43fa5c53d23b9dcf133ef2d"> 6126</a></span><span class="preprocessor">#define DP_RST_MIPI2_CHKB_MISC_DP_ORSTB_CTL_POS      4U</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"> 6127</span> </div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3932697c8c40ffe0f720e2d67a7caecc"> 6128</a></span><span class="preprocessor">#define DP_RST_STABLE_CHKB_MISC_DP_ORSTB_CTL_ADDR    0x577U </span><span class="comment">// Select reset mode when changing register... </span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadee23f66ed5ad553f10eaecfcb53fe8"> 6129</a></span><span class="preprocessor">#define DP_RST_STABLE_CHKB_MISC_DP_ORSTB_CTL_MASK    0x20U</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7e9b837aec9af17d175a7ccf0b47d58"> 6130</a></span><span class="preprocessor">#define DP_RST_STABLE_CHKB_MISC_DP_ORSTB_CTL_POS     5U</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span> </div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebad1e2fa2a53241e089f8b8c8c98e1e"> 6132</a></span><span class="preprocessor">#define DP_RST_MIPI3_CHKB_MISC_DP_ORSTB_CTL_ADDR     0x577U </span><span class="comment">// Select reset mode to MIPI controllers. S... </span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dcdc43b52ea0ed3d21ff6013da39a11"> 6133</a></span><span class="preprocessor">#define DP_RST_MIPI3_CHKB_MISC_DP_ORSTB_CTL_MASK     0x40U</span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0752baaf6c074547f18400db00e3d3f2"> 6134</a></span><span class="preprocessor">#define DP_RST_MIPI3_CHKB_MISC_DP_ORSTB_CTL_POS      6U</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span> </div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e1a2ac73d73013c209858fe961024d1"> 6136</a></span><span class="preprocessor">#define MISC_PM_OV_STAT2_ADDR        0x578U</span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5e4f0d24918fca795ae9841a530e8dc"> 6137</a></span><span class="preprocessor">#define MISC_PM_OV_STAT2_DEFAULT     0x15U</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"> 6138</span> </div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a534d86bcbaf6db65a95cd95f0252c27d"> 6139</a></span><span class="preprocessor">#define VREG_OV_LEVEL_MISC_PM_OV_STAT2_ADDR      0x578U </span><span class="comment">// VREG (LDO regulated VDD) overvoltage com... </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50f324f1f0358ee45c32edf3e58bd5e6"> 6140</a></span><span class="preprocessor">#define VREG_OV_LEVEL_MISC_PM_OV_STAT2_MASK      0x03U</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50fcae6d613046b7bbe76b632fd0be6e"> 6141</a></span><span class="preprocessor">#define VREG_OV_LEVEL_MISC_PM_OV_STAT2_POS       0U</span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span> </div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7fd8a082846ca0fcb56ee1bef92c4cf7"> 6143</a></span><span class="preprocessor">#define VTERM_OV_LEVEL_MISC_PM_OV_STAT2_ADDR     0x578U </span><span class="comment">// VTERM overvoltage comparator trip level  </span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac42f7b78aaef5be0261e2cc8d370fddd"> 6144</a></span><span class="preprocessor">#define VTERM_OV_LEVEL_MISC_PM_OV_STAT2_MASK     0x30U</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1b7469917a0dfee1de3e1dea6db38ac"> 6145</a></span><span class="preprocessor">#define VTERM_OV_LEVEL_MISC_PM_OV_STAT2_POS      4U</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span> </div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3de440fea71bd3132176ce390c5237cb"> 6147</a></span><span class="preprocessor">#define VREG_OV_OEN_MISC_PM_OV_STAT2_ADDR    0x578U </span><span class="comment">// Enable VREG (LDO regulated VDD) overvolt... </span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac568dbe4c3f4372f49d27c13bf58c4aa"> 6148</a></span><span class="preprocessor">#define VREG_OV_OEN_MISC_PM_OV_STAT2_MASK    0x40U</span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0c87d78f2cebe3e3aded8792b90cc5f"> 6149</a></span><span class="preprocessor">#define VREG_OV_OEN_MISC_PM_OV_STAT2_POS     6U</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span> </div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6373dd64a4383b740bbb17da1cabddd"> 6151</a></span><span class="preprocessor">#define VTERM_OV_OEN_MISC_PM_OV_STAT2_ADDR   0x578U </span><span class="comment">// Enable VTERM overvoltage status on ERRB  </span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a260e3e0f3f9eb40085930fcbc2c687bb"> 6152</a></span><span class="preprocessor">#define VTERM_OV_OEN_MISC_PM_OV_STAT2_MASK   0x80U</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0600c63f0c0a2b085e6f8f1778837536"> 6153</a></span><span class="preprocessor">#define VTERM_OV_OEN_MISC_PM_OV_STAT2_POS    7U</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span> </div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f6d3b668cf44dc98a06a0e3ffadc495"> 6155</a></span><span class="preprocessor">#define MISC_PM_OV_STAT3_ADDR        0x579U</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abadd01f55e44a3a049f2a988c7c04d8e"> 6156</a></span><span class="preprocessor">#define MISC_PM_OV_STAT3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span> </div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae11a408148f4cfee6ff3c50cb774eabd"> 6158</a></span><span class="preprocessor">#define VREG_OV_FLAG_MISC_PM_OV_STAT3_ADDR   0x579U </span><span class="comment">// Sticky status value for VREG (LDO regula... </span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1c38c47a245c3a0af101648b6128099"> 6159</a></span><span class="preprocessor">#define VREG_OV_FLAG_MISC_PM_OV_STAT3_MASK   0x40U</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af46264012b910869a3f98bcfa59c6eda"> 6160</a></span><span class="preprocessor">#define VREG_OV_FLAG_MISC_PM_OV_STAT3_POS    6U</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span> </div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab40a5c46b613ee666b5ea18c23d90d70"> 6162</a></span><span class="preprocessor">#define VTERM_OV_FLAG_MISC_PM_OV_STAT3_ADDR      0x579U </span><span class="comment">// Sticky status value for VTERM overvoltag... </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60f91e252959ddeddf8de10fd93ad3e9"> 6163</a></span><span class="preprocessor">#define VTERM_OV_FLAG_MISC_PM_OV_STAT3_MASK      0x80U</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b154c0ff0e352ae4e6fefa6b49f08bf"> 6164</a></span><span class="preprocessor">#define VTERM_OV_FLAG_MISC_PM_OV_STAT3_POS       7U</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span> </div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e20aa7d2408ac0e1a54ec527e0d8d61"> 6166</a></span><span class="preprocessor">#define CC_EXT_UART_0_ADDR       0x808U</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8830906435891cb090edb584caf0c430"> 6167</a></span><span class="preprocessor">#define CC_EXT_UART_0_DEFAULT    0x02U</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span> </div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5247074fa80efde44969830c72068a97"> 6169</a></span><span class="preprocessor">#define BYPASS_EN_1_CC_EXT_UART_0_ADDR   0x808U </span><span class="comment">// Enable UART soft-bypass mode.  </span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03ae72fe4e7d6266012d2fe972ff0441"> 6170</a></span><span class="preprocessor">#define BYPASS_EN_1_CC_EXT_UART_0_MASK   0x01U</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a615c43e8dd8ffc440c10d0a84e0db426"> 6171</a></span><span class="preprocessor">#define BYPASS_EN_1_CC_EXT_UART_0_POS    0U</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span> </div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd905f34b9c811799f76f0ac7ad67487"> 6173</a></span><span class="preprocessor">#define BYPASS_TO_1_CC_EXT_UART_0_ADDR   0x808U </span><span class="comment">// UART soft-bypass timeout duration.  </span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab469a4459fdadb88d4998ce2f4be054b"> 6174</a></span><span class="preprocessor">#define BYPASS_TO_1_CC_EXT_UART_0_MASK   0x06U</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a131dc3ef9656a8b8d97cf44aa9ae7408"> 6175</a></span><span class="preprocessor">#define BYPASS_TO_1_CC_EXT_UART_0_POS    1U</span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span> </div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a605778ebc315f72701a266f90a04f758"> 6177</a></span><span class="preprocessor">#define LOC_MS_EN_1_CC_EXT_UART_0_ADDR   0x808U </span><span class="comment">// Enable UART Bypass mode control by local... </span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa18a5c53305729003e10ea2bbc4d9f3e"> 6178</a></span><span class="preprocessor">#define LOC_MS_EN_1_CC_EXT_UART_0_MASK   0x10U</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af63f0248d5c9b627d5172a3f699baaad"> 6179</a></span><span class="preprocessor">#define LOC_MS_EN_1_CC_EXT_UART_0_POS    4U</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span> </div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed0240931308c90bd0880117db34f776"> 6181</a></span><span class="preprocessor">#define REM_MS_EN_1_CC_EXT_UART_0_ADDR   0x808U </span><span class="comment">// Enable UART Bypass mode control by remot... </span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a459a21c457f06ff3eae9686e50693e2a"> 6182</a></span><span class="preprocessor">#define REM_MS_EN_1_CC_EXT_UART_0_MASK   0x20U</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af58d6444689929961d25fc0251d4ee44"> 6183</a></span><span class="preprocessor">#define REM_MS_EN_1_CC_EXT_UART_0_POS    5U</span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span> </div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad932f0f5ca53487f1e0f3f54823fd8bb"> 6185</a></span><span class="preprocessor">#define CC_EXT_UART_1_ADDR       0x809U</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52e4e5fdbc524be9b1e630b6fcf40dbb"> 6186</a></span><span class="preprocessor">#define CC_EXT_UART_1_DEFAULT    0x02U</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span> </div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76cfcd5ebf409688bf3e5082661eec2a"> 6188</a></span><span class="preprocessor">#define BYPASS_EN_2_CC_EXT_UART_1_ADDR   0x809U </span><span class="comment">// Enable UART Soft-bypass mode.  </span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa4ddfcd0de3a1ea827118d28f5cd14e"> 6189</a></span><span class="preprocessor">#define BYPASS_EN_2_CC_EXT_UART_1_MASK   0x01U</span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4077e0382e3390f0d52851229baff6e6"> 6190</a></span><span class="preprocessor">#define BYPASS_EN_2_CC_EXT_UART_1_POS    0U</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span> </div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a544881195adc9d9e33b491f4923c2fe5"> 6192</a></span><span class="preprocessor">#define BYPASS_TO_2_CC_EXT_UART_1_ADDR   0x809U </span><span class="comment">// UART soft-bypass timeout duration.  </span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e9c367ccdcde2bbc9e7fdb188c3607c"> 6193</a></span><span class="preprocessor">#define BYPASS_TO_2_CC_EXT_UART_1_MASK   0x06U</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07ca76e7b4defcedbed2f97880673bf8"> 6194</a></span><span class="preprocessor">#define BYPASS_TO_2_CC_EXT_UART_1_POS    1U</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"> 6195</span> </div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10533c2b7e1df5e69fafd0148aa4cba7"> 6196</a></span><span class="preprocessor">#define LOC_MS_EN_2_CC_EXT_UART_1_ADDR   0x809U </span><span class="comment">// Enable UART Bypass mode control by local... </span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacac2116278e2ffa6f5188650a08eb02"> 6197</a></span><span class="preprocessor">#define LOC_MS_EN_2_CC_EXT_UART_1_MASK   0x10U</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa252ca8edf6d29802b45479a0c8f35b1"> 6198</a></span><span class="preprocessor">#define LOC_MS_EN_2_CC_EXT_UART_1_POS    4U</span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span> </div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae671132f22b76fc8c14eaca89f43e118"> 6200</a></span><span class="preprocessor">#define REM_MS_EN_2_CC_EXT_UART_1_ADDR   0x809U </span><span class="comment">// Enable UART Bypass mode control by remot... </span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a725cfd30059469d063ed3d6fafb8b339"> 6201</a></span><span class="preprocessor">#define REM_MS_EN_2_CC_EXT_UART_1_MASK   0x20U</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad980256d55bedb7851049ce28cd78de5"> 6202</a></span><span class="preprocessor">#define REM_MS_EN_2_CC_EXT_UART_1_POS    5U</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span> </div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7112a82c422a0fa01afab85684362723"> 6204</a></span><span class="preprocessor">#define CC_EXT_I2C_PT_0_ADDR         0x80EU</span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45432fedbf5ec4004d95931bd4ba3555"> 6205</a></span><span class="preprocessor">#define CC_EXT_I2C_PT_0_DEFAULT      0x06U</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span> </div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21f5ac094e2e328fad78e98dc0181e03"> 6207</a></span><span class="preprocessor">#define I2C_INTREG_SLV_TO_CC_EXT_I2C_PT_0_ADDR   0x80EU </span><span class="comment">// I2C-to-Internal Register Subordinate 0 T... </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6cce305970834c960ca8efbedccca7e4"> 6208</a></span><span class="preprocessor">#define I2C_INTREG_SLV_TO_CC_EXT_I2C_PT_0_MASK   0x07U</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac53b0334cc6739863ed40b80d0db5369"> 6209</a></span><span class="preprocessor">#define I2C_INTREG_SLV_TO_CC_EXT_I2C_PT_0_POS    0U</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"> 6210</span> </div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f11148662773f5df6edfd6c40e38deb"> 6211</a></span><span class="preprocessor">#define I2C_REGSLV_0_TIMED_OUT_CC_EXT_I2C_PT_0_ADDR      0x80EU </span><span class="comment">// Internal I2C-to-Register subordinate for... </span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8656d43f3d54baa7f6edeb7a40be9846"> 6212</a></span><span class="preprocessor">#define I2C_REGSLV_0_TIMED_OUT_CC_EXT_I2C_PT_0_MASK      0x40U</span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a890162f557e90118205bf3805f9941fd"> 6213</a></span><span class="preprocessor">#define I2C_REGSLV_0_TIMED_OUT_CC_EXT_I2C_PT_0_POS       6U</span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span> </div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a005f0d4753d7f0f403eaa4ee55bfabab"> 6215</a></span><span class="preprocessor">#define CC_EXT_I2C_PT_1_ADDR         0x80FU</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19ca978fedcc6f6f931b5126bc534759"> 6216</a></span><span class="preprocessor">#define CC_EXT_I2C_PT_1_DEFAULT      0x36U</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span> </div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c8fccd2d3b2d2e766a454846d9e8d05"> 6218</a></span><span class="preprocessor">#define I2C_INTREG_SLV_1_TO_CC_EXT_I2C_PT_1_ADDR     0x80FU </span><span class="comment">// I2C-to-Internal Register Subordinate 1 T... </span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad69418acd0b8117ea9693dfb5ed5857d"> 6219</a></span><span class="preprocessor">#define I2C_INTREG_SLV_1_TO_CC_EXT_I2C_PT_1_MASK     0x07U</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1b1d3e407f8227c53c24b93d121b123"> 6220</a></span><span class="preprocessor">#define I2C_INTREG_SLV_1_TO_CC_EXT_I2C_PT_1_POS      0U</span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span> </div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67dba665df32209cf0775de3343fa2ef"> 6222</a></span><span class="preprocessor">#define I2C_INTREG_SLV_2_TO_CC_EXT_I2C_PT_1_ADDR     0x80FU </span><span class="comment">// I2C-to-Internal Register Subordinate 2 t... </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51e36f21d635b8f8af6090690cd1be38"> 6223</a></span><span class="preprocessor">#define I2C_INTREG_SLV_2_TO_CC_EXT_I2C_PT_1_MASK     0x38U</span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee67de07276c116592bd53a600af131e"> 6224</a></span><span class="preprocessor">#define I2C_INTREG_SLV_2_TO_CC_EXT_I2C_PT_1_POS      3U</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span> </div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1adf52b2d29709d10f9dfb3436e30927"> 6226</a></span><span class="preprocessor">#define I2C_REGSLV_1_TIMED_OUT_CC_EXT_I2C_PT_1_ADDR      0x80FU </span><span class="comment">// Internal I2C-to-Register subordinate for... </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a238f0467e76630ad86e4a49f78c7ec31"> 6227</a></span><span class="preprocessor">#define I2C_REGSLV_1_TIMED_OUT_CC_EXT_I2C_PT_1_MASK      0x40U</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb11cfd320b2766fe2940501f6e81c8e"> 6228</a></span><span class="preprocessor">#define I2C_REGSLV_1_TIMED_OUT_CC_EXT_I2C_PT_1_POS       6U</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span> </div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f1b63c9703d8c096d9bc62736db7e52"> 6230</a></span><span class="preprocessor">#define I2C_REGSLV_2_TIMED_OUT_CC_EXT_I2C_PT_1_ADDR      0x80FU </span><span class="comment">// Internal I2C-to-Register subordinate for... </span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4009e960693b00d4fff617882ab52a40"> 6231</a></span><span class="preprocessor">#define I2C_REGSLV_2_TIMED_OUT_CC_EXT_I2C_PT_1_MASK      0x80U</span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5ac669860e40a619d960e9247838d5d"> 6232</a></span><span class="preprocessor">#define I2C_REGSLV_2_TIMED_OUT_CC_EXT_I2C_PT_1_POS       7U</span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span> </div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6456916dd596d53a02025823a2d6ac93"> 6234</a></span><span class="preprocessor">#define GMSL1_COMMON_GMSL1_EN_ADDR       0xF00U</span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfa01beffb38634358b56d2adec27e04"> 6235</a></span><span class="preprocessor">#define GMSL1_COMMON_GMSL1_EN_DEFAULT    0x03U</span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"> 6236</span> </div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6992c8c9fdd4f77c992b498ddb810067"> 6237</a></span><span class="preprocessor">#define LINK_EN_A_GMSL1_COMMON_GMSL1_EN_ADDR     0xF00U </span><span class="comment">// Enable link A  </span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a961ea56fc67faa0d4103d7f6c7e8cbe3"> 6238</a></span><span class="preprocessor">#define LINK_EN_A_GMSL1_COMMON_GMSL1_EN_MASK     0x01U</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0305c7cb8def3a18f8137d7212d5c541"> 6239</a></span><span class="preprocessor">#define LINK_EN_A_GMSL1_COMMON_GMSL1_EN_POS      0U</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span> </div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a470a7250203ca8aec459a91164f829f9"> 6241</a></span><span class="preprocessor">#define LINK_EN_B_GMSL1_COMMON_GMSL1_EN_ADDR     0xF00U </span><span class="comment">// Enable link B  </span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a591f94c5b9c7905ff272070914783687"> 6242</a></span><span class="preprocessor">#define LINK_EN_B_GMSL1_COMMON_GMSL1_EN_MASK     0x02U</span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26638be78a71fdb26a193ee2d47422db"> 6243</a></span><span class="preprocessor">#define LINK_EN_B_GMSL1_COMMON_GMSL1_EN_POS      1U</span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span> </div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af65743b2c92495d2664570666dbbeed2"> 6245</a></span><span class="preprocessor">#define SPI_CC_WR_SPI_CC_WR__ADDR        0x1300U</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6780ebbae0a7fec827dce70fe3cdd774"> 6246</a></span><span class="preprocessor">#define SPI_CC_WR_SPI_CC_WR__DEFAULT     0x00U</span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span> </div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ae5b103ae44984a2ee207d0ba907d63"> 6248</a></span><span class="preprocessor">#define SPI_CC_RD_SPI_CC_RD__ADDR        0x1380U</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a862a1c12070e4b258b247b6c91591443"> 6249</a></span><span class="preprocessor">#define SPI_CC_RD_SPI_CC_RD__DEFAULT     0x00U</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"> 6250</span> </div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d1ed7b1ba5cca36a178682e2793c433"> 6251</a></span><span class="preprocessor">#define RLMS_A_RLMS3_ADDR        0x1403U</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab864813264e16190216dbc6cfcab2277"> 6252</a></span><span class="preprocessor">#define RLMS_A_RLMS3_DEFAULT     0x0AU</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span> </div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3d80bc19a12bd315642f0390eab2eaf"> 6254</a></span><span class="preprocessor">#define ADAPTEN_RLMS_A_RLMS3_ADDR    0x1403U </span><span class="comment">// Adapt process enable  </span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad16c944cbf58e64c4d498a1fc7348604"> 6255</a></span><span class="preprocessor">#define ADAPTEN_RLMS_A_RLMS3_MASK    0x80U</span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef4bcb40d86b0ade6f7a415f536bd9ad"> 6256</a></span><span class="preprocessor">#define ADAPTEN_RLMS_A_RLMS3_POS     7U</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span> </div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8301ad076917392ee83ee2620ffa2910"> 6258</a></span><span class="preprocessor">#define RLMS_A_RLMS4_ADDR        0x1404U</span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e3b5356c4d4a196e3f2930e48afb5b3"> 6259</a></span><span class="preprocessor">#define RLMS_A_RLMS4_DEFAULT     0x4BU</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span> </div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4786c9b251a72c36cfbb8cce640aaca6"> 6261</a></span><span class="preprocessor">#define EOM_EN_RLMS_A_RLMS4_ADDR     0x1404U </span><span class="comment">// Eye-Opening Monitor Enable  </span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f552a5bddd6fc2da20e0b5dfe19cf17"> 6262</a></span><span class="preprocessor">#define EOM_EN_RLMS_A_RLMS4_MASK     0x01U</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0e63e01326eeb66afcaaf725a045a11"> 6263</a></span><span class="preprocessor">#define EOM_EN_RLMS_A_RLMS4_POS      0U</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span> </div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d03615bcf47c99fa9d1f31504500c2a"> 6265</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_A_RLMS4_ADDR   0x1404U </span><span class="comment">// Eye-Opening Monitor Periodic Mode Enable... </span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bdf7942eb5f8e270f4d1d2042c5ba67"> 6266</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_A_RLMS4_MASK   0x02U</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af76ca8eb35bf374895e0bea52f0c5486"> 6267</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_A_RLMS4_POS    1U</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span> </div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc2673b4d86621e94e9f597733266b66"> 6269</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_A_RLMS4_ADDR    0x1404U </span><span class="comment">// Eye-opening monitor number of error bits... </span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeaad625441ee73e78a2d32a2a8d3a157"> 6270</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_A_RLMS4_MASK    0x0CU</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7871dc9bacd7c4ddb901804b5d971fc"> 6271</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_A_RLMS4_POS     2U</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span> </div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9592beeacfab6bbee0876a20a2db260b"> 6273</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_A_RLMS4_ADDR     0x1404U </span><span class="comment">// A factor (N) used to select the order of... </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab815904b817b120eba3bb200aa1e5d99"> 6274</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_A_RLMS4_MASK     0xF0U</span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73166acc233956898615063111ed267d"> 6275</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_A_RLMS4_POS      4U</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span> </div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0561b642e28c11014bdd2e32fa5642d0"> 6277</a></span><span class="preprocessor">#define RLMS_A_RLMS5_ADDR        0x1405U</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0abc0908f0c5cc0304e89c41e484823"> 6278</a></span><span class="preprocessor">#define RLMS_A_RLMS5_DEFAULT     0x10U</span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span> </div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6a7f98368aebed8a7ff7cf1f84cd976"> 6280</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_A_RLMS5_ADDR    0x1405U </span><span class="comment">// The eye-opening monitor minimum threshol... </span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a301de8a9a8139bc986e43accb542e31b"> 6281</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_A_RLMS5_MASK    0x7FU</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add8455173e041303413cd0c8112fb2f2"> 6282</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_A_RLMS5_POS     0U</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span> </div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c87df1ccd780323a1dc0ff8330f8852"> 6284</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_A_RLMS5_ADDR    0x1405U </span><span class="comment">// Eye-Opening Monitor Manual Trigger  </span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f964b9fd45e7585862d8b8ccb801021"> 6285</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_A_RLMS5_MASK    0x80U</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea38ab8bc2ea5164f5574cd74aec296a"> 6286</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_A_RLMS5_POS     7U</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span> </div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15759e2eded5f53bbf61f3503915aa59"> 6288</a></span><span class="preprocessor">#define RLMS_A_RLMS6_ADDR        0x1406U</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03918dc14f9ca6502e87a216c70f4360"> 6289</a></span><span class="preprocessor">#define RLMS_A_RLMS6_DEFAULT     0x80U</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"> 6290</span> </div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a718c90d6e6dc1c5096f775a207b5c7ce"> 6291</a></span><span class="preprocessor">#define EOM_RST_THR_RLMS_A_RLMS6_ADDR    0x1406U </span><span class="comment">// The eye-opening monitor refresh threshol... </span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0125954741cdb7786198b6e92e4d34d"> 6292</a></span><span class="preprocessor">#define EOM_RST_THR_RLMS_A_RLMS6_MASK    0x7FU</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadb866f720014fd41a4ae643d4af1972"> 6293</a></span><span class="preprocessor">#define EOM_RST_THR_RLMS_A_RLMS6_POS     0U</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span> </div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8bcd5528153ccd6376ae9696b19c917d"> 6295</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_A_RLMS6_ADDR    0x1406U </span><span class="comment">// Eye-opening is measured vertically or ho... </span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeee4a7c579442a3e7c0186b6c28d25b9"> 6296</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_A_RLMS6_MASK    0x80U</span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ed359c8d253dc52552cef735a529619"> 6297</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_A_RLMS6_POS     7U</span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span> </div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11e64d5862a9b71757f0a10de060018b"> 6299</a></span><span class="preprocessor">#define RLMS_A_RLMS7_ADDR        0x1407U</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52ddfd5e5aabda4e3a6bc536f4aa1791"> 6300</a></span><span class="preprocessor">#define RLMS_A_RLMS7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span> </div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af18b4fc4bc8dc563c3f18092905122c3"> 6302</a></span><span class="preprocessor">#define EOM_RLMS_A_RLMS7_ADDR    0x1407U </span><span class="comment">// Last completed EOM observation  </span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad724541b8c364f37c426f75b6fc3a03b"> 6303</a></span><span class="preprocessor">#define EOM_RLMS_A_RLMS7_MASK    0x7FU</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3ac8ef5335373c037eff17d2fc3668d"> 6304</a></span><span class="preprocessor">#define EOM_RLMS_A_RLMS7_POS     0U</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span> </div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c731072fe55a7cb6a43492f93990acb"> 6306</a></span><span class="preprocessor">#define EOM_DONE_RLMS_A_RLMS7_ADDR   0x1407U </span><span class="comment">// Eye-Opening Monitor Measurement Done  </span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba890e1f114e3cf62dd499ef27505f95"> 6307</a></span><span class="preprocessor">#define EOM_DONE_RLMS_A_RLMS7_MASK   0x80U</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e5863e5f686b1bf491a7f5d9051f029"> 6308</a></span><span class="preprocessor">#define EOM_DONE_RLMS_A_RLMS7_POS    7U</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span> </div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9824fb7af1c055c1e7b0000602e5f75"> 6310</a></span><span class="preprocessor">#define RLMS_A_RLMSA_ADDR        0x140AU</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7a808b093084c9adb8d75798ab82dad"> 6311</a></span><span class="preprocessor">#define RLMS_A_RLMSA_DEFAULT     0x08U</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span> </div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af03e16e902c9638f6fc4a77dcdb3fa27"> 6313</a></span><span class="preprocessor">#define DFEADPDLY_RLMS_A_RLMSA_ADDR      0x140AU </span><span class="comment">// DFE adapt enable delay (milliseconds)  </span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae98def5173ccd05c1af2fc54e127f3b1"> 6314</a></span><span class="preprocessor">#define DFEADPDLY_RLMS_A_RLMSA_MASK      0x0FU</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7685176972357b8c60898411ea5e5e63"> 6315</a></span><span class="preprocessor">#define DFEADPDLY_RLMS_A_RLMSA_POS       0U</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span> </div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e6bbd530fe03eb00e3b227c2e9dbea8"> 6317</a></span><span class="preprocessor">#define RLMS_A_RLMSB_ADDR        0x140BU</span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f6d7dbbdc8c926068ca50340667f806"> 6318</a></span><span class="preprocessor">#define RLMS_A_RLMSB_DEFAULT     0x44U</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span> </div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a38dce6f3dee22d90d69d255360fd769a"> 6320</a></span><span class="preprocessor">#define AGCACQDLY_RLMS_A_RLMSB_ADDR      0x140BU </span><span class="comment">// AGC Acquisition Delay : (milliseconds)  </span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a156a44bb0569b1a969a6784dc45a6855"> 6321</a></span><span class="preprocessor">#define AGCACQDLY_RLMS_A_RLMSB_MASK      0xF0U</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a615401b929acfbfd4319df6890a8255a"> 6322</a></span><span class="preprocessor">#define AGCACQDLY_RLMS_A_RLMSB_POS       4U</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span> </div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5974d4757a8a33c2d6f73d84540fd136"> 6324</a></span><span class="preprocessor">#define RLMS_A_RLMS18_ADDR       0x1418U</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb0b41b84c8cb64a62ff03c5999637f0"> 6325</a></span><span class="preprocessor">#define RLMS_A_RLMS18_DEFAULT    0x0FU</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span> </div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed049ec28e7a251b9f551c14d8272f20"> 6327</a></span><span class="preprocessor">#define VGAHIGAIN_RLMS_A_RLMS18_ADDR     0x1418U </span><span class="comment">// 55nm FR VGA has an addition gain stage i... </span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e565b84a749ef2590a18776ff805d62"> 6328</a></span><span class="preprocessor">#define VGAHIGAIN_RLMS_A_RLMS18_MASK     0x04U</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada2c467fb4b5fa488f59a4abd2f6f32c"> 6329</a></span><span class="preprocessor">#define VGAHIGAIN_RLMS_A_RLMS18_POS      2U</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span> </div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74dc5bc36fcf20f16d3c8610277bccce"> 6331</a></span><span class="preprocessor">#define RLMS_A_RLMS1F_ADDR       0x141FU</span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2b24ac97c5c0edc9822a39674d0e6ee"> 6332</a></span><span class="preprocessor">#define RLMS_A_RLMS1F_DEFAULT    0xA7U</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span> </div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5649e23ff1e18d39318491e6c140e44b"> 6334</a></span><span class="preprocessor">#define AGCINITG2_RLMS_A_RLMS1F_ADDR     0x141FU </span><span class="comment">// AGC initial value for G2 mode  </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36ca576f27e23564e2fed6b4ae1365d1"> 6335</a></span><span class="preprocessor">#define AGCINITG2_RLMS_A_RLMS1F_MASK     0xFFU</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad90e14fb94de67bd87b505b1bdd5fe20"> 6336</a></span><span class="preprocessor">#define AGCINITG2_RLMS_A_RLMS1F_POS      0U</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span> </div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a698eea563112507f99947cb38ec97492"> 6338</a></span><span class="preprocessor">#define RLMS_A_RLMS21_ADDR       0x1421U</span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43bc2901e71d3a31a11f2197c943e371"> 6339</a></span><span class="preprocessor">#define RLMS_A_RLMS21_DEFAULT    0x04U</span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span> </div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af95be888340019f18cf70cd7d574ca53"> 6341</a></span><span class="preprocessor">#define BSTMUH_RLMS_A_RLMS21_ADDR    0x1421U </span><span class="comment">// BST adapt gain MSB  </span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8922961ee52f4be4a78c9d4ba71eecf"> 6342</a></span><span class="preprocessor">#define BSTMUH_RLMS_A_RLMS21_MASK    0x3FU</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5743c20075258f3c7e7d3ea1e3b5273"> 6343</a></span><span class="preprocessor">#define BSTMUH_RLMS_A_RLMS21_POS     0U</span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span> </div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a24407f6adbd932e2e94d926a8edd41"> 6345</a></span><span class="preprocessor">#define RLMS_A_RLMS23_ADDR       0x1423U</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82734efe61fa62777ce2a8be2c5f16a9"> 6346</a></span><span class="preprocessor">#define RLMS_A_RLMS23_DEFAULT    0x45U</span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span> </div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98091222ad959d6afcaf214cd813c185"> 6348</a></span><span class="preprocessor">#define BSTINIT_RLMS_A_RLMS23_ADDR   0x1423U </span><span class="comment">// BST initial value  </span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e747b01ada938043741800a6677eb3c"> 6349</a></span><span class="preprocessor">#define BSTINIT_RLMS_A_RLMS23_MASK   0x3FU</span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f0cbc475d408e59fbbff7ccc527056a"> 6350</a></span><span class="preprocessor">#define BSTINIT_RLMS_A_RLMS23_POS    0U</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span> </div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0234cfddfd42a2bcea38cc338263b331"> 6352</a></span><span class="preprocessor">#define RLMS_A_RLMS31_ADDR       0x1431U</span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96d1fd6bbf349c53166f94efc9e1b23b"> 6353</a></span><span class="preprocessor">#define RLMS_A_RLMS31_DEFAULT    0x18U</span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span> </div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac72b3c7a8d47a7e596241eecb342a9df"> 6355</a></span><span class="preprocessor">#define OSNMUH_RLMS_A_RLMS31_ADDR    0x1431U </span><span class="comment">// OSN adapt gain MSB  </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3f2a9b0c81f2465fb89dd93c0f56329"> 6356</a></span><span class="preprocessor">#define OSNMUH_RLMS_A_RLMS31_MASK    0x3FU</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affd51b15830715fd6d5fde53c2f7eba9"> 6357</a></span><span class="preprocessor">#define OSNMUH_RLMS_A_RLMS31_POS     0U</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span> </div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abfe22b5815e2a394735736ec5b71db91"> 6359</a></span><span class="preprocessor">#define RLMS_A_RLMS3E_ADDR       0x143EU</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac95c8f964596699df10e81421c3d1d51"> 6360</a></span><span class="preprocessor">#define RLMS_A_RLMS3E_DEFAULT    0x94U</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span> </div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b7961acfd241044621539c2eb82cbe3"> 6362</a></span><span class="preprocessor">#define ERRCHPHSECFR6G_RLMS_A_RLMS3E_ADDR    0x143EU </span><span class="comment">// Error channel sampling point phase adjus... </span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac57c89a47ab5877b8e02b1bae707623e"> 6363</a></span><span class="preprocessor">#define ERRCHPHSECFR6G_RLMS_A_RLMS3E_MASK    0x7FU</span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a37ebd40aec11ab9ce150b10ef631e4"> 6364</a></span><span class="preprocessor">#define ERRCHPHSECFR6G_RLMS_A_RLMS3E_POS     0U</span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span> </div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2f7c395fd556d93b857a8daad38f6ac"> 6366</a></span><span class="preprocessor">#define ERRCHPHSECTAFR6G_RLMS_A_RLMS3E_ADDR      0x143EU </span><span class="comment">// Error channel phase secondary timing adj... </span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa07fb7a1d05bb7d2728043fe79596bd4"> 6367</a></span><span class="preprocessor">#define ERRCHPHSECTAFR6G_RLMS_A_RLMS3E_MASK      0x80U</span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9c3bf374505ecee9778c5c49e9dd6fd"> 6368</a></span><span class="preprocessor">#define ERRCHPHSECTAFR6G_RLMS_A_RLMS3E_POS       7U</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span> </div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affd3813cb43553697673d3bf99317a26"> 6370</a></span><span class="preprocessor">#define RLMS_A_RLMS3F_ADDR       0x143FU</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae785382c847e22fa8487ee4720ea5aa8"> 6371</a></span><span class="preprocessor">#define RLMS_A_RLMS3F_DEFAULT    0x54U</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span> </div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adad4a69a152dac1d0cf510d3840705f6"> 6373</a></span><span class="preprocessor">#define ERRCHPHPRIFR6G_RLMS_A_RLMS3F_ADDR    0x143FU </span><span class="comment">// Error channel sampling point phase adjus... </span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9d13bdac3cd6f30a598d3b96f3551f6"> 6374</a></span><span class="preprocessor">#define ERRCHPHPRIFR6G_RLMS_A_RLMS3F_MASK    0x7FU</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab484579c9861518a5c8e6a8a62f4df9c"> 6375</a></span><span class="preprocessor">#define ERRCHPHPRIFR6G_RLMS_A_RLMS3F_POS     0U</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span> </div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a6cb7883b43a3f608ce2ff837e6b82b"> 6377</a></span><span class="preprocessor">#define ERRCHPHPRITAFR6G_RLMS_A_RLMS3F_ADDR      0x143FU </span><span class="comment">// Error channel phase primary timing adjus... </span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46a428864a0c001a5c526166efbae713"> 6378</a></span><span class="preprocessor">#define ERRCHPHPRITAFR6G_RLMS_A_RLMS3F_MASK      0x80U</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6ac8742565d7bcfe1605aa5e90d8b2f"> 6379</a></span><span class="preprocessor">#define ERRCHPHPRITAFR6G_RLMS_A_RLMS3F_POS       7U</span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span> </div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d86317000670628b766fde26ab3082f"> 6381</a></span><span class="preprocessor">#define RLMS_A_RLMS45_ADDR       0x1445U</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c58f37cd049a2d129611df82ea44787"> 6382</a></span><span class="preprocessor">#define RLMS_A_RLMS45_DEFAULT    0xC8U</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span> </div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35288d0387b0ed9f69580c7861f35cc1"> 6384</a></span><span class="preprocessor">#define CRUSSCSELSREN_RLMS_A_RLMS45_ADDR     0x1445U </span><span class="comment">// Override enable for CRU SSC SEL for Slow... </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f30b0ffe918a2f2ba32366408a23988"> 6385</a></span><span class="preprocessor">#define CRUSSCSELSREN_RLMS_A_RLMS45_MASK     0x40U</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3d22e3ed444c918529db6f78907a0e8"> 6386</a></span><span class="preprocessor">#define CRUSSCSELSREN_RLMS_A_RLMS45_POS      6U</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span> </div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f0210a51317244880687ae09103aac3"> 6388</a></span><span class="preprocessor">#define CRULPCTRLSREN_RLMS_A_RLMS45_ADDR     0x1445U </span><span class="comment">// Override enable for CRU Loop control. Wh... </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c442e1b98b3203005f58bfbc843c174"> 6389</a></span><span class="preprocessor">#define CRULPCTRLSREN_RLMS_A_RLMS45_MASK     0x80U</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bb7422bfb026dff991dd061c4427985"> 6390</a></span><span class="preprocessor">#define CRULPCTRLSREN_RLMS_A_RLMS45_POS      7U</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"> 6391</span> </div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a53df0c832e3b31fd1c9ed6e7cc4c3225"> 6392</a></span><span class="preprocessor">#define RLMS_A_RLMS46_ADDR       0x1446U</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6df994e6db5b6695b1e4c0c3c73cf155"> 6393</a></span><span class="preprocessor">#define RLMS_A_RLMS46_DEFAULT    0xB3U</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span> </div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa018d9aec7a7a9ae53d1e0e9c832ec55"> 6395</a></span><span class="preprocessor">#define CRULPCTRL_RLMS_A_RLMS46_ADDR     0x1446U </span><span class="comment">// CRU loop control for Fast Receiver and S... </span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2772ca7d7d7b6e3766a6909e670efdb"> 6396</a></span><span class="preprocessor">#define CRULPCTRL_RLMS_A_RLMS46_MASK     0x07U</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23f06befa9f965bd9ac963a6945d6604"> 6397</a></span><span class="preprocessor">#define CRULPCTRL_RLMS_A_RLMS46_POS      0U</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span> </div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9abfe1c7796a8d6dcf08c82b5e2473dc"> 6399</a></span><span class="preprocessor">#define RLMS_A_RLMS47_ADDR       0x1447U</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af97e95208237f22c85116de5258086fb"> 6400</a></span><span class="preprocessor">#define RLMS_A_RLMS47_DEFAULT    0x03U</span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"> 6401</span> </div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c79e9994db41dfea701e2eedd3f256e"> 6402</a></span><span class="preprocessor">#define CRUSSCSEL_RLMS_A_RLMS47_ADDR     0x1447U </span><span class="comment">// CRU spread spectrum adjust select  </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a425b496749bcf42a69207fb46721533f"> 6403</a></span><span class="preprocessor">#define CRUSSCSEL_RLMS_A_RLMS47_MASK     0x06U</span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7c4c509a24be0fcf694ee86190af2ef"> 6404</a></span><span class="preprocessor">#define CRUSSCSEL_RLMS_A_RLMS47_POS      1U</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span> </div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9c11b6d93c60ccfa51e65a0b4edbf66"> 6406</a></span><span class="preprocessor">#define RLMS_A_RLMS49_ADDR       0x1449U</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a728987dadd7df6a768a12a6f24d60b5c"> 6407</a></span><span class="preprocessor">#define RLMS_A_RLMS49_DEFAULT    0xF5U</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span> </div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6666c09b1fb721b98c7d80d7dc845e6"> 6409</a></span><span class="preprocessor">#define ERRCHPWRUP_RLMS_A_RLMS49_ADDR    0x1449U </span><span class="comment">// Error channel power down  </span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb9616c715fad1202802c6c8cce99109"> 6410</a></span><span class="preprocessor">#define ERRCHPWRUP_RLMS_A_RLMS49_MASK    0x04U</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b6d8a79b933a64a9794748ef2bcc310"> 6411</a></span><span class="preprocessor">#define ERRCHPWRUP_RLMS_A_RLMS49_POS     2U</span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"> 6412</span> </div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a860e2fc781434cd9e67893b1f59f7aaa"> 6413</a></span><span class="preprocessor">#define RLMS_A_RLMS64_ADDR       0x1464U</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a866d0a9153d889c68a819cf1ddd7e7da"> 6414</a></span><span class="preprocessor">#define RLMS_A_RLMS64_DEFAULT    0x90U</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span> </div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2737bc4a0ca4a1bb90e9448ceda4b53"> 6416</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_A_RLMS64_ADDR     0x1464U </span><span class="comment">// Tx Spread Spectrum Mode  </span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c7aac352a7ef32a1ec4a21cfb9038cb"> 6417</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_A_RLMS64_MASK     0x03U</span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a711808210606859c20c8e79661c0fad1"> 6418</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_A_RLMS64_POS      0U</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span> </div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3603ded1fed31900d110fd221cbb4786"> 6420</a></span><span class="preprocessor">#define RLMS_A_RLMS70_ADDR       0x1470U</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1475d7079d4595e5588ba5d673648524"> 6421</a></span><span class="preprocessor">#define RLMS_A_RLMS70_DEFAULT    0x01U</span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"> 6422</span> </div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4db05618d7799cb5c7922c4c63d35df"> 6423</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_A_RLMS70_ADDR      0x1470U </span><span class="comment">// Tx SSC modulation amplitude (frequency d... </span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae18342d3d21dac14a936b35d0e88719d"> 6424</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_A_RLMS70_MASK      0x7FU</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2d747cd902cd5f6f685909ea45ed588"> 6425</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_A_RLMS70_POS       0U</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span> </div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae72c1d707ea4a3a1aa67f1d2efec3f61"> 6427</a></span><span class="preprocessor">#define RLMS_A_RLMS71_ADDR       0x1471U</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a607df26c20c54a870a199226abfc0b"> 6428</a></span><span class="preprocessor">#define RLMS_A_RLMS71_DEFAULT    0x02U</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span> </div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab42b9da6edaec7f48641a3fb9170cf55"> 6430</a></span><span class="preprocessor">#define TXSSCEN_RLMS_A_RLMS71_ADDR   0x1471U </span><span class="comment">// Tx spread spectrum enable  </span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a019826c62a82f3c9327cd049a063d1b1"> 6431</a></span><span class="preprocessor">#define TXSSCEN_RLMS_A_RLMS71_MASK   0x01U</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b02890ebbf0fae1be99370bdee150c0"> 6432</a></span><span class="preprocessor">#define TXSSCEN_RLMS_A_RLMS71_POS    0U</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span> </div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab132feaaef48050f45091e8ab5db678b"> 6434</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_A_RLMS71_ADDR     0x1471U </span><span class="comment">// Tx SSC center spread starting phase  </span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60bcf782f73edf29910b39c873e3a228"> 6435</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_A_RLMS71_MASK     0x7EU</span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e54753954d62ce15376fa18d02fbd4a"> 6436</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_A_RLMS71_POS      1U</span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span> </div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a802043299f4bb7e2d10224998dbef865"> 6438</a></span><span class="preprocessor">#define RLMS_A_RLMS72_ADDR       0x1472U</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a771a11027a0e193618161acaee1025c0"> 6439</a></span><span class="preprocessor">#define RLMS_A_RLMS72_DEFAULT    0xCFU</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span> </div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20d118adcb503e92a8aa0ac2f8844375"> 6441</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_A_RLMS72_ADDR      0x1472U </span><span class="comment">// Tx SSC frequency prescaler bits 7:0. Dec... </span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a454d06866f25dbdfd281d9fb273c72b3"> 6442</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_A_RLMS72_MASK      0xFFU</span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55bee0d86af33bf0323dae3b33e29394"> 6443</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_A_RLMS72_POS       0U</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span> </div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fa82cdc4d74229c24a57bd1ae43e538"> 6445</a></span><span class="preprocessor">#define RLMS_A_RLMS73_ADDR       0x1473U</span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76bbd03d7bb9a0243e4cd6ee5d6fe816"> 6446</a></span><span class="preprocessor">#define RLMS_A_RLMS73_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span> </div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7fbb44509f671478ed00ca897ae25545"> 6448</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_A_RLMS73_ADDR      0x1473U </span><span class="comment">// Tx SSC frequency prescaler bits 10:8. De... </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab480c311f4a0e73b5e5fe9915d1d194e"> 6449</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_A_RLMS73_MASK      0x07U</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af51085c2f8deb5e3403f1340f7323d6e"> 6450</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_A_RLMS73_POS       0U</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span> </div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6714915f69f5623bdfa706375541afbd"> 6452</a></span><span class="preprocessor">#define RLMS_A_RLMS74_ADDR       0x1474U</span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab4cf02274be74a0b5bc3ab2455431727"> 6453</a></span><span class="preprocessor">#define RLMS_A_RLMS74_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span> </div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b5319b3278ae9c51ec9900daec59947"> 6455</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_A_RLMS74_ADDR      0x1474U </span><span class="comment">// Tx SSC phase accumulator increment bits ... </span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06f70abb67efc067fc4d4a912075c674"> 6456</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_A_RLMS74_MASK      0xFFU</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82bf9cbb26d5b9eb6dc7fed7bda880d8"> 6457</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_A_RLMS74_POS       0U</span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span> </div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18996423f130327f2bbe67534e44b4fa"> 6459</a></span><span class="preprocessor">#define RLMS_A_RLMS75_ADDR       0x1475U</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca48208e4f2ab835a18ef0e4d3f22bd7"> 6460</a></span><span class="preprocessor">#define RLMS_A_RLMS75_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span> </div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6df41adcd69794b5c0e605c2f151d0f7"> 6462</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_A_RLMS75_ADDR      0x1475U </span><span class="comment">// Tx SSC phase accumulator increment bits ... </span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab324acc1e2f7918e5be5a84b38b6c739"> 6463</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_A_RLMS75_MASK      0x7FU</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ebe83e885fda109ef0307b64f2fe6e0"> 6464</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_A_RLMS75_POS       0U</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span> </div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2073b662c96eaa4c9763d7866ed6ac1"> 6466</a></span><span class="preprocessor">#define RLMS_A_RLMS8C_ADDR       0x148CU</span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b3b6cfbacada0eb921cd8e77d1f7139"> 6467</a></span><span class="preprocessor">#define RLMS_A_RLMS8C_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span> </div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1895b53056e995f2f92183a8f2d6743"> 6469</a></span><span class="preprocessor">#define CAP_PRE_OUT_RLMS_RLMS_A_RLMS8C_ADDR      0x148CU </span><span class="comment">// cap_preout value during RLMS if overridd... </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a802cb5f1d160276d60902ebb94a6dd66"> 6470</a></span><span class="preprocessor">#define CAP_PRE_OUT_RLMS_RLMS_A_RLMS8C_MASK      0x7FU</span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a90b75ae0d71192a0d7519be0a62616"> 6471</a></span><span class="preprocessor">#define CAP_PRE_OUT_RLMS_RLMS_A_RLMS8C_POS       0U</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span> </div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbca3b48eb7a9765aa0f9e96c51c002c"> 6473</a></span><span class="preprocessor">#define RLMS_A_RLMS95_ADDR       0x1495U</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa435bff710b8eb5e7843310e05f0f9a2"> 6474</a></span><span class="preprocessor">#define RLMS_A_RLMS95_DEFAULT    0x69U</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span> </div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a673bf440a98cef20f6058da94ac84e5d"> 6476</a></span><span class="preprocessor">#define TXAMPLMAN_RLMS_A_RLMS95_ADDR     0x1495U </span><span class="comment">// TX amplitude  </span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f76d080e7e2e0dbe6d45fd52146bfb2"> 6477</a></span><span class="preprocessor">#define TXAMPLMAN_RLMS_A_RLMS95_MASK     0x3FU</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2af0fea233ae18964ffce42b30b43b1f"> 6478</a></span><span class="preprocessor">#define TXAMPLMAN_RLMS_A_RLMS95_POS      0U</span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span> </div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31c9999687df42c70ba222d440f92d88"> 6480</a></span><span class="preprocessor">#define TXAMPLMANEN_RLMS_A_RLMS95_ADDR   0x1495U </span><span class="comment">// TX amplitude manual override  </span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a9bc91f1cd75070facda2041911a893"> 6481</a></span><span class="preprocessor">#define TXAMPLMANEN_RLMS_A_RLMS95_MASK   0x80U</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad959595aa9d026b57b6ddc8cbfc1f89f"> 6482</a></span><span class="preprocessor">#define TXAMPLMANEN_RLMS_A_RLMS95_POS    7U</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span> </div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7ded84c486bc5386c34bf1b79eedcf9"> 6484</a></span><span class="preprocessor">#define RLMS_A_RLMS98_ADDR       0x1498U</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab116782fdc23ea461bbfeb75a1fee0a3"> 6485</a></span><span class="preprocessor">#define RLMS_A_RLMS98_DEFAULT    0x40U</span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span> </div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf28347170fe5ffbdd59b5b16107eab2"> 6487</a></span><span class="preprocessor">#define CAL_CAP_PRE_OUT_EN_RLMS_A_RLMS98_ADDR    0x1498U </span><span class="comment">// Enable manual override for cap_pre_out d... </span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94afa7750580c55347982a06511e43ec"> 6488</a></span><span class="preprocessor">#define CAL_CAP_PRE_OUT_EN_RLMS_A_RLMS98_MASK    0x80U</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a038cd80e50a810084798144322c1eba7"> 6489</a></span><span class="preprocessor">#define CAL_CAP_PRE_OUT_EN_RLMS_A_RLMS98_POS     7U</span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span> </div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a729ed2a091fe1e9423f2ecf18f32147f"> 6491</a></span><span class="preprocessor">#define RLMS_A_RLMSA4_ADDR       0x14A4U</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a475dd86e0eacda70164e9752867ead3a"> 6492</a></span><span class="preprocessor">#define RLMS_A_RLMSA4_DEFAULT    0xBDU</span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"> 6493</span> </div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2483223fd468e28596b204aa29ad2674"> 6494</a></span><span class="preprocessor">#define AEQ_PER_RLMS_A_RLMSA4_ADDR   0x14A4U </span><span class="comment">// Adaptive EQ period  </span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfb6557da8c3be9b2433d1c55f36a353"> 6495</a></span><span class="preprocessor">#define AEQ_PER_RLMS_A_RLMSA4_MASK   0x3FU</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5609a1aadc7ddf68c43fe36ae82a2e4a"> 6496</a></span><span class="preprocessor">#define AEQ_PER_RLMS_A_RLMSA4_POS    0U</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span> </div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a340170f5e22515a862b2190c8bd80c3a"> 6498</a></span><span class="preprocessor">#define AEQ_PER_MULT_RLMS_A_RLMSA4_ADDR      0x14A4U </span><span class="comment">// Adaptive EQ period multiplier  </span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab119cbf92ec372da222ea810ae634ffc"> 6499</a></span><span class="preprocessor">#define AEQ_PER_MULT_RLMS_A_RLMSA4_MASK      0xC0U</span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4edf6d94b61057510358530a945ee74a"> 6500</a></span><span class="preprocessor">#define AEQ_PER_MULT_RLMS_A_RLMSA4_POS       6U</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span> </div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47deeddb19740b3676584e7e33b5b789"> 6502</a></span><span class="preprocessor">#define RLMS_A_RLMSA5_ADDR       0x14A5U</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f1a871c68ef36914a761bb631128554"> 6503</a></span><span class="preprocessor">#define RLMS_A_RLMSA5_DEFAULT    0x50U</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span> </div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf27b9b9e873066f5ca00ef187cf4009"> 6505</a></span><span class="preprocessor">#define PHYC_WBLOCK_DLY_RLMS_A_RLMSA5_ADDR   0x14A5U </span><span class="comment">// PHY controller word boundary lock start ... </span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a379ee5434780c50f65d31a9bb3e68423"> 6506</a></span><span class="preprocessor">#define PHYC_WBLOCK_DLY_RLMS_A_RLMSA5_MASK   0x30U</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9c7ad27cf6ab290e2a9621be847f8b0"> 6507</a></span><span class="preprocessor">#define PHYC_WBLOCK_DLY_RLMS_A_RLMSA5_POS    4U</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span> </div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec70d806f081cd599868a035b3574e83"> 6509</a></span><span class="preprocessor">#define RLMS_A_RLMSA7_ADDR       0x14A7U</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40da4c63fc3c4bd2c6a914f2ea216ccc"> 6510</a></span><span class="preprocessor">#define RLMS_A_RLMSA7_DEFAULT    0x01U</span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span> </div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29d3c91b43c3539dedce1ed3e4072ac2"> 6512</a></span><span class="preprocessor">#define MAN_CTRL_EN_RLMS_A_RLMSA7_ADDR   0x14A7U </span><span class="comment">// PHY controller manual mode enable  </span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7cd2b66ed4a532a026445d64b7331267"> 6513</a></span><span class="preprocessor">#define MAN_CTRL_EN_RLMS_A_RLMSA7_MASK   0x80U</span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04b1ed57cd16e358b329eaabbfe885b7"> 6514</a></span><span class="preprocessor">#define MAN_CTRL_EN_RLMS_A_RLMSA7_POS    7U</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span> </div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f60ae1e59b7d14eecddbfe789365d40"> 6516</a></span><span class="preprocessor">#define RLMS_A_RLMSA8_ADDR       0x14A8U</span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e2f23f46355440f6f83ddf58b872581"> 6517</a></span><span class="preprocessor">#define RLMS_A_RLMSA8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span> </div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e9e57ffb64444adc4a0bdda53fc6abf"> 6519</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_A_RLMSA8_ADDR   0x14A8U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af2e5df91e379c48a37fa51d3f2a1cf1b"> 6520</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_A_RLMSA8_MASK   0x20U</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28cecbaf6da16dee35c2940c79b7b468"> 6521</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_A_RLMSA8_POS    5U</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span> </div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a575bd011fa59defedf8d4e8abd78a969"> 6523</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_A_RLMSA8_ADDR      0x14A8U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#addc3f60750233eb2f7086317c75ca421"> 6524</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_A_RLMSA8_MASK      0x40U</span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65ff8980950f84565e124cf97ae466c8"> 6525</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_A_RLMSA8_POS       6U</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span> </div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af770353c74b09b5d3812b379dd76e497"> 6527</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_A_RLMSA8_ADDR   0x14A8U </span><span class="comment">// PHY controller firmware mode enable  </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3eb540540945f6c7e4e2d4c2e19c88d7"> 6528</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_A_RLMSA8_MASK   0x80U</span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f86baf13386a658fa32d8adbb77f352"> 6529</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_A_RLMSA8_POS    7U</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span> </div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ac30bcf3c4185aba5c187703d892e38"> 6531</a></span><span class="preprocessor">#define RLMS_A_RLMSA9_ADDR       0x14A9U</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61205249bf1a9fb089d71c324a97eb1a"> 6532</a></span><span class="preprocessor">#define RLMS_A_RLMSA9_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span> </div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a072409216ded83b2a93158c47542dbda"> 6534</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_A_RLMSA9_ADDR     0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a82eb8a85eaaedee922c2c1ca130f81"> 6535</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_A_RLMSA9_MASK     0x08U</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1ff6271b27c2035324e87ce1b46ad2b"> 6536</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_A_RLMSA9_POS      3U</span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span> </div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a60fbadbf1a6fe42ae706623445f6e1db"> 6538</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_A_RLMSA9_ADDR     0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa977462c83d3f750ed8aeac00a0abfb2"> 6539</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_A_RLMSA9_MASK     0x10U</span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cebc898b525a216f6058cbe989b3b96"> 6540</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_A_RLMSA9_POS      4U</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span> </div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bd1ba2ef6ca2cabfe5d930292b06ef6"> 6542</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_A_RLMSA9_ADDR    0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7edc10d31b0d56a1a59cad5a3915001"> 6543</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_A_RLMSA9_MASK    0x20U</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af35b70409f74f2db11d3055859b8c798"> 6544</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_A_RLMSA9_POS     5U</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span> </div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98a64958e86659038a715655b349bdff"> 6546</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_A_RLMSA9_ADDR    0x14A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3fc77c26f6e67648b86f01b48fc44a39"> 6547</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_A_RLMSA9_MASK    0x80U</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af70742dc39ebbb32f40d2f7729e94fbd"> 6548</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_A_RLMSA9_POS     7U</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span> </div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78712bf80d60c8f6b6fd1d82670613eb"> 6550</a></span><span class="preprocessor">#define RLMS_A_RLMSAC_ADDR       0x14ACU</span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a17acfb6f70c361a60428e5610ecc10f2"> 6551</a></span><span class="preprocessor">#define RLMS_A_RLMSAC_DEFAULT    0xA0U</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span> </div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab171133f6f5293d8455fe7972b23216b"> 6553</a></span><span class="preprocessor">#define ERRCHPHSECFR3G_RLMS_A_RLMSAC_ADDR    0x14ACU </span><span class="comment">// Error channel phase secondary (odd)  </span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a899270d72927f553a5756f51cfe66ac5"> 6554</a></span><span class="preprocessor">#define ERRCHPHSECFR3G_RLMS_A_RLMSAC_MASK    0x7FU</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1798da3247cad42932d43bcea552bec3"> 6555</a></span><span class="preprocessor">#define ERRCHPHSECFR3G_RLMS_A_RLMSAC_POS     0U</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span> </div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9ffc5004280d8d5fb81c7c2ba3c11d2"> 6557</a></span><span class="preprocessor">#define RLMS_A_RLMSAD_ADDR       0x14ADU</span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7c36338eb0ae414a2f974e2328d2120a"> 6558</a></span><span class="preprocessor">#define RLMS_A_RLMSAD_DEFAULT    0x60U</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"> 6559</span> </div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#accfb3de7510400ab73c32734b8331a41"> 6560</a></span><span class="preprocessor">#define ERRCHPHPRIFR3G_RLMS_A_RLMSAD_ADDR    0x14ADU </span><span class="comment">// Error channel phase primary (even)  </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80bc2bb590df6a03dfb55c5f0fa57c71"> 6561</a></span><span class="preprocessor">#define ERRCHPHPRIFR3G_RLMS_A_RLMSAD_MASK    0x7FU</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c2deba1a72390abcc2240ae2f3e5fc1"> 6562</a></span><span class="preprocessor">#define ERRCHPHPRIFR3G_RLMS_A_RLMSAD_POS     0U</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span> </div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d5b4cb46dcc295bb032b35feef82a16"> 6564</a></span><span class="preprocessor">#define RLMS_B_RLMS3_ADDR        0x1503U</span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b44ef25e61e714c76a39c78c26d5dc1"> 6565</a></span><span class="preprocessor">#define RLMS_B_RLMS3_DEFAULT     0x0AU</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span> </div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adcc0665f7e0edae4ddfa639489a14517"> 6567</a></span><span class="preprocessor">#define ADAPTEN_RLMS_B_RLMS3_ADDR    0x1503U </span><span class="comment">// Adapt process enable  </span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7dc7247b6f6f6b3736eabf38d9b7104e"> 6568</a></span><span class="preprocessor">#define ADAPTEN_RLMS_B_RLMS3_MASK    0x80U</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7b7fb3af9907518675d4730120646c2"> 6569</a></span><span class="preprocessor">#define ADAPTEN_RLMS_B_RLMS3_POS     7U</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span> </div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a762fc0bc1c010c63bbe167e2dab32c0f"> 6571</a></span><span class="preprocessor">#define RLMS_B_RLMS4_ADDR        0x1504U</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fcdc22b983c777356b018a3645c4da3"> 6572</a></span><span class="preprocessor">#define RLMS_B_RLMS4_DEFAULT     0x4BU</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span> </div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa7bedb9330aae186670a0ed505dad7b"> 6574</a></span><span class="preprocessor">#define EOM_EN_RLMS_B_RLMS4_ADDR     0x1504U </span><span class="comment">// Eye-Opening Monitor Enable  </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a38603e0af6e53c849dda6f308d3fd539"> 6575</a></span><span class="preprocessor">#define EOM_EN_RLMS_B_RLMS4_MASK     0x01U</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01143d96b9b622fd15d2768cb677fcae"> 6576</a></span><span class="preprocessor">#define EOM_EN_RLMS_B_RLMS4_POS      0U</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span> </div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a566df4eb692e4ba94f3344cc9da36095"> 6578</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_B_RLMS4_ADDR   0x1504U </span><span class="comment">// Eye-Opening Monitor Periodic Mode Enable... </span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec89735fdb5bb365d5809d99e60a2185"> 6579</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_B_RLMS4_MASK   0x02U</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a644b10fb6ad8b45d7dd26e821b83cfbd"> 6580</a></span><span class="preprocessor">#define EOM_PER_MODE_RLMS_B_RLMS4_POS    1U</span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"> 6581</span> </div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb23b7c4695aaf7bc285f570d7400eba"> 6582</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_B_RLMS4_ADDR    0x1504U </span><span class="comment">// Eye-opening monitor number of error bits... </span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac25e9abd82f2eed9b27f31286c3d4dea"> 6583</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_B_RLMS4_MASK    0x0CU</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a628819ec3806a13447f71e526570a76d"> 6584</a></span><span class="preprocessor">#define EOM_CHK_THR_RLMS_B_RLMS4_POS     2U</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span> </div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c54d1ceed2aaad4ab8ce2cb4056c85b"> 6586</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_B_RLMS4_ADDR     0x1504U </span><span class="comment">// A factor (N) used to select the order of... </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a558691b6b01b12eb40884599f0d4ff87"> 6587</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_B_RLMS4_MASK     0xF0U</span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b8801d173d28658c5b868a355ba43b4"> 6588</a></span><span class="preprocessor">#define EOM_CHK_AMOUNT_RLMS_B_RLMS4_POS      4U</span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span> </div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8fd33f7fe50fb50f4c58a7abcfb3ebf"> 6590</a></span><span class="preprocessor">#define RLMS_B_RLMS5_ADDR        0x1505U</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2be5d32396788f8cbef918b196ea5da1"> 6591</a></span><span class="preprocessor">#define RLMS_B_RLMS5_DEFAULT     0x10U</span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span> </div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a392ffb5f3bab2800a8c1db9cad9bbebd"> 6593</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_B_RLMS5_ADDR    0x1505U </span><span class="comment">// The eye-opening monitor minimum threshol... </span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a68a8691ac9f5a806651d09483906ae"> 6594</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_B_RLMS5_MASK    0x7FU</span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48a87b66532aa0b4015305aebcff7e19"> 6595</a></span><span class="preprocessor">#define EOM_MIN_THR_RLMS_B_RLMS5_POS     0U</span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span> </div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a27a605c007ae4b96ae9c6392c3910663"> 6597</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_B_RLMS5_ADDR    0x1505U </span><span class="comment">// Eye-Opening Monitor Manual Trigger  </span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d36a27db612bc8c7a1f637ec0119864"> 6598</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_B_RLMS5_MASK    0x80U</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae588af3a02a1e2a364010033766b7ee7"> 6599</a></span><span class="preprocessor">#define EOM_MAN_TRG_REQ_RLMS_B_RLMS5_POS     7U</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span> </div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a685c53cb6cbebe3cc167ee99bfd1dafe"> 6601</a></span><span class="preprocessor">#define RLMS_B_RLMS6_ADDR        0x1506U</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13aae6ca7fd2e5ec807bf84e002bb884"> 6602</a></span><span class="preprocessor">#define RLMS_B_RLMS6_DEFAULT     0x80U</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span> </div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a944089c23e5bd9647f05e4fed3d95a06"> 6604</a></span><span class="preprocessor">#define EOM_RST_THR_RLMS_B_RLMS6_ADDR    0x1506U </span><span class="comment">// The eye-opening monitor refresh threshol... </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee56ab5a0c9bb683f62355f46939357b"> 6605</a></span><span class="preprocessor">#define EOM_RST_THR_RLMS_B_RLMS6_MASK    0x7FU</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1bed53d7b01e1a7b5db4cd22a2dadd0c"> 6606</a></span><span class="preprocessor">#define EOM_RST_THR_RLMS_B_RLMS6_POS     0U</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span> </div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6851133b99f7a8d2456f44d747ade1ce"> 6608</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_B_RLMS6_ADDR    0x1506U </span><span class="comment">// Eye-opening is measured vertically or ho... </span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3527be8d5d2a940bba4cdbbd1611809d"> 6609</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_B_RLMS6_MASK    0x80U</span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ba45b0955eff5e27ec151d9d3a0c7a9"> 6610</a></span><span class="preprocessor">#define EOM_PV_MODE_RLMS_B_RLMS6_POS     7U</span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span> </div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a293f3643370925d7c746b715dc129ec7"> 6612</a></span><span class="preprocessor">#define RLMS_B_RLMS7_ADDR        0x1507U</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbc63713cdba9b441f15e6f9d22e2a88"> 6613</a></span><span class="preprocessor">#define RLMS_B_RLMS7_DEFAULT     0x00U</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span> </div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7e883cd7b44ed4a7c80d61b6367e558"> 6615</a></span><span class="preprocessor">#define EOM_RLMS_B_RLMS7_ADDR    0x1507U </span><span class="comment">// Last completed EOM observation  </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9944596da3aabdb20af785fc063558ea"> 6616</a></span><span class="preprocessor">#define EOM_RLMS_B_RLMS7_MASK    0x7FU</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe34c119274c2211525cdc14434e720d"> 6617</a></span><span class="preprocessor">#define EOM_RLMS_B_RLMS7_POS     0U</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"> 6618</span> </div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af92019837ea5f6c29dab40f61810984e"> 6619</a></span><span class="preprocessor">#define EOM_DONE_RLMS_B_RLMS7_ADDR   0x1507U </span><span class="comment">// Eye-Opening Monitor Measurement Done  </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc9ae08c31e1389fe14051a3c807762f"> 6620</a></span><span class="preprocessor">#define EOM_DONE_RLMS_B_RLMS7_MASK   0x80U</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ae17e00f369a8d8c2361d1ab87a8792"> 6621</a></span><span class="preprocessor">#define EOM_DONE_RLMS_B_RLMS7_POS    7U</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span> </div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af66748b24d31d601591cc4367dd410cf"> 6623</a></span><span class="preprocessor">#define RLMS_B_RLMSA_ADDR        0x150AU</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5d0041164fed21f7d7e1e39567fe9cd"> 6624</a></span><span class="preprocessor">#define RLMS_B_RLMSA_DEFAULT     0x08U</span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"> 6625</span> </div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2db3b385576619ae91f3c3dc86e25167"> 6626</a></span><span class="preprocessor">#define DFEADPDLY_RLMS_B_RLMSA_ADDR      0x150AU </span><span class="comment">// DFE adapt enable delay (milliseconds)  </span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa987ad9d0156a1a19749b2c55b7f94e5"> 6627</a></span><span class="preprocessor">#define DFEADPDLY_RLMS_B_RLMSA_MASK      0x0FU</span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a131ca70dc7c5614b3e354c72a9b4b8f3"> 6628</a></span><span class="preprocessor">#define DFEADPDLY_RLMS_B_RLMSA_POS       0U</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span> </div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a758b04537cadf05249f9a85b90a7de9f"> 6630</a></span><span class="preprocessor">#define RLMS_B_RLMSB_ADDR        0x150BU</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e40e24a523b84b3e2fd2e9972680f9e"> 6631</a></span><span class="preprocessor">#define RLMS_B_RLMSB_DEFAULT     0x44U</span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span> </div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47f307b7d044a7e0d6d720eaec836298"> 6633</a></span><span class="preprocessor">#define AGCACQDLY_RLMS_B_RLMSB_ADDR      0x150BU </span><span class="comment">// AGC Acquisition Delay : (milliseconds)  </span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a013c611a55604e140e74245178d97a9d"> 6634</a></span><span class="preprocessor">#define AGCACQDLY_RLMS_B_RLMSB_MASK      0xF0U</span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad015c71d90d6cc6bfa38152b9e65c3d3"> 6635</a></span><span class="preprocessor">#define AGCACQDLY_RLMS_B_RLMSB_POS       4U</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span> </div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7fe2c02d50051ffbdde2c79fdfdd19d"> 6637</a></span><span class="preprocessor">#define RLMS_B_RLMS18_ADDR       0x1518U</span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f63e7e2b0f777f6142fe930e8aea05e"> 6638</a></span><span class="preprocessor">#define RLMS_B_RLMS18_DEFAULT    0x0FU</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span> </div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a78f91ff99b552743491253757ceb2dc8"> 6640</a></span><span class="preprocessor">#define VGAHIGAIN_RLMS_B_RLMS18_ADDR     0x1518U </span><span class="comment">// 55nm FR VGA has an addition gain stage i... </span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98e9546edf481c94ab7cda4aed8f089f"> 6641</a></span><span class="preprocessor">#define VGAHIGAIN_RLMS_B_RLMS18_MASK     0x04U</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29a19ba13915f7b8c38c84be023c43d4"> 6642</a></span><span class="preprocessor">#define VGAHIGAIN_RLMS_B_RLMS18_POS      2U</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"> 6643</span> </div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1867dd775c81bbbd6aa6dc8ada87dd3e"> 6644</a></span><span class="preprocessor">#define RLMS_B_RLMS1F_ADDR       0x151FU</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ba8d7129d13b0ef9e46d5a7b85e01c6"> 6645</a></span><span class="preprocessor">#define RLMS_B_RLMS1F_DEFAULT    0xA7U</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"> 6646</span> </div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9cb5700cbb9817d4432e824bce332f1"> 6647</a></span><span class="preprocessor">#define AGCINITG2_RLMS_B_RLMS1F_ADDR     0x151FU </span><span class="comment">// AGC initial value for G2 mode  </span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8cf1d2e8940c2e5c8f32aa4e55e57fa"> 6648</a></span><span class="preprocessor">#define AGCINITG2_RLMS_B_RLMS1F_MASK     0xFFU</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bb5eb1238b776aa35ad9f8dbb21167e"> 6649</a></span><span class="preprocessor">#define AGCINITG2_RLMS_B_RLMS1F_POS      0U</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span> </div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af837868237c90533fa4e03da20171831"> 6651</a></span><span class="preprocessor">#define RLMS_B_RLMS21_ADDR       0x1521U</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a674bdef5b3d78f66fbe21daf144a0ec1"> 6652</a></span><span class="preprocessor">#define RLMS_B_RLMS21_DEFAULT    0x04U</span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span> </div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab33157e3ceebecb8ea9b65909e9ec283"> 6654</a></span><span class="preprocessor">#define BSTMUH_RLMS_B_RLMS21_ADDR    0x1521U </span><span class="comment">// BST adapt gain MSB  </span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac87028522d597a33defcdc9c2336179"> 6655</a></span><span class="preprocessor">#define BSTMUH_RLMS_B_RLMS21_MASK    0x3FU</span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa93806f17cd1eb5afa8dd0d5bd3409c0"> 6656</a></span><span class="preprocessor">#define BSTMUH_RLMS_B_RLMS21_POS     0U</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span> </div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6554c7b7772d2935da9d7d14be6fc75e"> 6658</a></span><span class="preprocessor">#define RLMS_B_RLMS23_ADDR       0x1523U</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9abd22d38a8cd3d64ed167bf802ac2f3"> 6659</a></span><span class="preprocessor">#define RLMS_B_RLMS23_DEFAULT    0x45U</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"> 6660</span> </div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa90fc1f9b4827298010904b563494571"> 6661</a></span><span class="preprocessor">#define BSTINIT_RLMS_B_RLMS23_ADDR   0x1523U </span><span class="comment">// BST initial value  </span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d379d10d5a98fb17ca2a3f296219d53"> 6662</a></span><span class="preprocessor">#define BSTINIT_RLMS_B_RLMS23_MASK   0x3FU</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb39638d48698e27e58c90ffa6930fb3"> 6663</a></span><span class="preprocessor">#define BSTINIT_RLMS_B_RLMS23_POS    0U</span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span> </div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ae9410484b022d6e43954687290435e"> 6665</a></span><span class="preprocessor">#define RLMS_B_RLMS31_ADDR       0x1531U</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30224e1d9a4752883e197718474c6083"> 6666</a></span><span class="preprocessor">#define RLMS_B_RLMS31_DEFAULT    0x18U</span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span> </div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae348039473dd575381c4cfe15f1a0384"> 6668</a></span><span class="preprocessor">#define OSNMUH_RLMS_B_RLMS31_ADDR    0x1531U </span><span class="comment">// OSN adapt gain MSB  </span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c17bdc2ca36674fe44b12470c916df9"> 6669</a></span><span class="preprocessor">#define OSNMUH_RLMS_B_RLMS31_MASK    0x3FU</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab4399548e30d52f72a16f00faf62aed0"> 6670</a></span><span class="preprocessor">#define OSNMUH_RLMS_B_RLMS31_POS     0U</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span> </div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c22903268ecaa6b325cf5e378ef1b84"> 6672</a></span><span class="preprocessor">#define RLMS_B_RLMS3E_ADDR       0x153EU</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3b5ca74cd4f0f8cec44121db9a70b25"> 6673</a></span><span class="preprocessor">#define RLMS_B_RLMS3E_DEFAULT    0x94U</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span> </div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76cfc99646a97eaaf9fbbc3cde22d875"> 6675</a></span><span class="preprocessor">#define ERRCHPHSECFR6G_RLMS_B_RLMS3E_ADDR    0x153EU </span><span class="comment">// Error channel sampling point phase adjus... </span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf8c2642f1bcc3782e881afd4e4656ce"> 6676</a></span><span class="preprocessor">#define ERRCHPHSECFR6G_RLMS_B_RLMS3E_MASK    0x7FU</span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd5a8dc928d8d728578f49cba87a261a"> 6677</a></span><span class="preprocessor">#define ERRCHPHSECFR6G_RLMS_B_RLMS3E_POS     0U</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span> </div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c8049f39b3d7bf6f9e078470bd7f43b"> 6679</a></span><span class="preprocessor">#define ERRCHPHSECTAFR6G_RLMS_B_RLMS3E_ADDR      0x153EU </span><span class="comment">// Error channel phase secondary timing adj... </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5f36e9f0052e99fe802b0f8ddee8317"> 6680</a></span><span class="preprocessor">#define ERRCHPHSECTAFR6G_RLMS_B_RLMS3E_MASK      0x80U</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6dd2fff5bbc977ac6ba8be95bd68d07"> 6681</a></span><span class="preprocessor">#define ERRCHPHSECTAFR6G_RLMS_B_RLMS3E_POS       7U</span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"> 6682</span> </div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b741cf88d6e3298a6f6ce1ed3e2c9d8"> 6683</a></span><span class="preprocessor">#define RLMS_B_RLMS3F_ADDR       0x153FU</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ec48c099529a9437fe6bc1f2efe7216"> 6684</a></span><span class="preprocessor">#define RLMS_B_RLMS3F_DEFAULT    0x54U</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span> </div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadc8696396b77b72d7856d2734bb4cbf"> 6686</a></span><span class="preprocessor">#define ERRCHPHPRIFR6G_RLMS_B_RLMS3F_ADDR    0x153FU </span><span class="comment">// Error channel sampling point phase adjus... </span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec5a43912d60dc58b28c2a74d9d7d294"> 6687</a></span><span class="preprocessor">#define ERRCHPHPRIFR6G_RLMS_B_RLMS3F_MASK    0x7FU</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb379557c224eb226d94ae7cc2c9f40f"> 6688</a></span><span class="preprocessor">#define ERRCHPHPRIFR6G_RLMS_B_RLMS3F_POS     0U</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span> </div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29c24d55275c16677ef12c2d1d703dfe"> 6690</a></span><span class="preprocessor">#define ERRCHPHPRITAFR6G_RLMS_B_RLMS3F_ADDR      0x153FU </span><span class="comment">// Error channel phase primary timing adjus... </span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a8812b4aefcaebdde3a4b2c1d4c63c4"> 6691</a></span><span class="preprocessor">#define ERRCHPHPRITAFR6G_RLMS_B_RLMS3F_MASK      0x80U</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac252ed3124a141ff93183c31b5ebb21b"> 6692</a></span><span class="preprocessor">#define ERRCHPHPRITAFR6G_RLMS_B_RLMS3F_POS       7U</span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"> 6693</span> </div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af23a229b114c14558036347a55a80453"> 6694</a></span><span class="preprocessor">#define RLMS_B_RLMS45_ADDR       0x1545U</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a018a43ad18e641d71a92b6d48dd5d80e"> 6695</a></span><span class="preprocessor">#define RLMS_B_RLMS45_DEFAULT    0xC8U</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span> </div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae539e64d44048f106eff6143d1832903"> 6697</a></span><span class="preprocessor">#define CRUSSCSELSREN_RLMS_B_RLMS45_ADDR     0x1545U </span><span class="comment">// Override enable for CRU SSC SEL for Slow... </span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe3732ebbe4eac7da5f321979891da06"> 6698</a></span><span class="preprocessor">#define CRUSSCSELSREN_RLMS_B_RLMS45_MASK     0x40U</span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a548a6771e3940cba33ddbd18ff3b7c9b"> 6699</a></span><span class="preprocessor">#define CRUSSCSELSREN_RLMS_B_RLMS45_POS      6U</span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span> </div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11973f49cc8769cac5fd504c2859b5df"> 6701</a></span><span class="preprocessor">#define CRULPCTRLSREN_RLMS_B_RLMS45_ADDR     0x1545U </span><span class="comment">// Override enable for CRU Loop control. Wh... </span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a923d759869424d19bbb9ac44170d92a6"> 6702</a></span><span class="preprocessor">#define CRULPCTRLSREN_RLMS_B_RLMS45_MASK     0x80U</span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3ca7b7a6fcf7f92aad8adaeef3efe91"> 6703</a></span><span class="preprocessor">#define CRULPCTRLSREN_RLMS_B_RLMS45_POS      7U</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span> </div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace0a7354d40c39016865408add7766f0"> 6705</a></span><span class="preprocessor">#define RLMS_B_RLMS46_ADDR       0x1546U</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a688f009922fb0de66e29ca1cc410852c"> 6706</a></span><span class="preprocessor">#define RLMS_B_RLMS46_DEFAULT    0xB3U</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span> </div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a088c7179cd41bd801bb355923306c0ad"> 6708</a></span><span class="preprocessor">#define CRULPCTRL_RLMS_B_RLMS46_ADDR     0x1546U </span><span class="comment">// CRU loop control for Fast Receiver and S... </span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59ef8ff823ad8ff61fc323ecf521affc"> 6709</a></span><span class="preprocessor">#define CRULPCTRL_RLMS_B_RLMS46_MASK     0x07U</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa9b74710917bbb10301e9c6b15abbae"> 6710</a></span><span class="preprocessor">#define CRULPCTRL_RLMS_B_RLMS46_POS      0U</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span> </div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb01c0fc88966b8c27e20e0a49644e90"> 6712</a></span><span class="preprocessor">#define RLMS_B_RLMS47_ADDR       0x1547U</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad94d60d3595a7e2aa1dad722b165240e"> 6713</a></span><span class="preprocessor">#define RLMS_B_RLMS47_DEFAULT    0x03U</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span> </div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c4a24cbb204f02cc0910588b2dc1253"> 6715</a></span><span class="preprocessor">#define CRUSSCSEL_RLMS_B_RLMS47_ADDR     0x1547U </span><span class="comment">// CRU spread spectrum adjust select  </span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26b19343a3f25ce45c4bc5c1d966dda5"> 6716</a></span><span class="preprocessor">#define CRUSSCSEL_RLMS_B_RLMS47_MASK     0x06U</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f3a8a00324149919374f9557d0e945a"> 6717</a></span><span class="preprocessor">#define CRUSSCSEL_RLMS_B_RLMS47_POS      1U</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span> </div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3309a3921674ca3b106c079a61dbae3a"> 6719</a></span><span class="preprocessor">#define RLMS_B_RLMS49_ADDR       0x1549U</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03d8f2a6eeb6161f58df1e1b0ab340f2"> 6720</a></span><span class="preprocessor">#define RLMS_B_RLMS49_DEFAULT    0xF5U</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span> </div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73d15ef42e678f6c493ee99f58a8b596"> 6722</a></span><span class="preprocessor">#define ERRCHPWRUP_RLMS_B_RLMS49_ADDR    0x1549U </span><span class="comment">// Error channel power down  </span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67aa0278adb8c237d3fec32679fadc7d"> 6723</a></span><span class="preprocessor">#define ERRCHPWRUP_RLMS_B_RLMS49_MASK    0x04U</span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b661766bcb67f73280b6210a7f5f0d2"> 6724</a></span><span class="preprocessor">#define ERRCHPWRUP_RLMS_B_RLMS49_POS     2U</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span> </div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e45419ed2c8c1125c07241977f8d2ac"> 6726</a></span><span class="preprocessor">#define RLMS_B_RLMS64_ADDR       0x1564U</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a639d0310be950281654ef65da56e0e5c"> 6727</a></span><span class="preprocessor">#define RLMS_B_RLMS64_DEFAULT    0x90U</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span> </div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98824a4836b8a55428e4d46a35aa7c27"> 6729</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_B_RLMS64_ADDR     0x1564U </span><span class="comment">// Tx Spread Spectrum Mode  </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a395f63576242cdda5ca291bd206cbf36"> 6730</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_B_RLMS64_MASK     0x03U</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa3e7dd1f54343a6538e390c07133eaa"> 6731</a></span><span class="preprocessor">#define TXSSCMODE_RLMS_B_RLMS64_POS      0U</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"> 6732</span> </div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b75e1c4a2f7c4664d47e1f8b76aada4"> 6733</a></span><span class="preprocessor">#define RLMS_B_RLMS70_ADDR       0x1570U</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7577ecc8badf98026b338b123d8ae25"> 6734</a></span><span class="preprocessor">#define RLMS_B_RLMS70_DEFAULT    0x01U</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span> </div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c28b7d4d68f84880929221a2c760f44"> 6736</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_B_RLMS70_ADDR      0x1570U </span><span class="comment">// Tx SSC modulation amplitude (frequency d... </span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72cec90858cb56667c84807a4774194c"> 6737</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_B_RLMS70_MASK      0x7FU</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a259400eaf62e0524b90f07e8339326e5"> 6738</a></span><span class="preprocessor">#define TXSSCFRQCTRL_RLMS_B_RLMS70_POS       0U</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span> </div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aefe4057863c9fc92e6a61305a975f813"> 6740</a></span><span class="preprocessor">#define RLMS_B_RLMS71_ADDR       0x1571U</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa08e1e562ca5c3243b22a4ddffc1be8"> 6741</a></span><span class="preprocessor">#define RLMS_B_RLMS71_DEFAULT    0x02U</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span> </div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00a3142be8c12c4a39fb2a20b83e5660"> 6743</a></span><span class="preprocessor">#define TXSSCEN_RLMS_B_RLMS71_ADDR   0x1571U </span><span class="comment">// Tx spread spectrum enable  </span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3cbdad3371078c3cd7ecb400500a2dc"> 6744</a></span><span class="preprocessor">#define TXSSCEN_RLMS_B_RLMS71_MASK   0x01U</span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6efa4d97cf1d28c63cd4cc6f4ca86093"> 6745</a></span><span class="preprocessor">#define TXSSCEN_RLMS_B_RLMS71_POS    0U</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span> </div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ecd6409ba1d3ea31dd757c95d2d69ba"> 6747</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_B_RLMS71_ADDR     0x1571U </span><span class="comment">// Tx SSC center spread starting phase  </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0b6277649120a83dd11df55231e4e879"> 6748</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_B_RLMS71_MASK     0x7EU</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac40feb780e8fa9ed21e6cbe80c1e9617"> 6749</a></span><span class="preprocessor">#define TXSSCCENSPRST_RLMS_B_RLMS71_POS      1U</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"> 6750</span> </div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae56dfed1e5ece7deef264c0c9cfbe029"> 6751</a></span><span class="preprocessor">#define RLMS_B_RLMS72_ADDR       0x1572U</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa04397cee642a54a3b4efdc6b921eb80"> 6752</a></span><span class="preprocessor">#define RLMS_B_RLMS72_DEFAULT    0xCFU</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span> </div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adedd5035eb4d4ef5685a5d321bce9606"> 6754</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_B_RLMS72_ADDR      0x1572U </span><span class="comment">// Tx SSC frequency prescaler bits 7:0. Dec... </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6ea5274bf6f1c0d2b41fb171160693a"> 6755</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_B_RLMS72_MASK      0xFFU</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91dbe6e824f488d5f8956d66cbc93b55"> 6756</a></span><span class="preprocessor">#define TXSSCPRESCLL_RLMS_B_RLMS72_POS       0U</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span> </div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd55097cd4a12a3d29f4f28c982dac65"> 6758</a></span><span class="preprocessor">#define RLMS_B_RLMS73_ADDR       0x1573U</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d41c64a12a07450be68cb0e1499ef8e"> 6759</a></span><span class="preprocessor">#define RLMS_B_RLMS73_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span> </div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a325f713891b3098b34f4a5b8c5512ed8"> 6761</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_B_RLMS73_ADDR      0x1573U </span><span class="comment">// Tx SSC frequency prescaler bits 10:8. De... </span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92aca243a15d891f1a1c9b287e527e10"> 6762</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_B_RLMS73_MASK      0x07U</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa55a7f162aa3b51a12f9c8612d66f6b"> 6763</a></span><span class="preprocessor">#define TXSSCPRESCLH_RLMS_B_RLMS73_POS       0U</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span> </div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41a4f50704e0456b28938a1539dd41e6"> 6765</a></span><span class="preprocessor">#define RLMS_B_RLMS74_ADDR       0x1574U</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf0edf6d5891d4d317c1e467560b7d8a"> 6766</a></span><span class="preprocessor">#define RLMS_B_RLMS74_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span> </div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26a32201fc092f3a692d16a408e03524"> 6768</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_B_RLMS74_ADDR      0x1574U </span><span class="comment">// Tx SSC phase accumulator increment bits ... </span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8aef7236407afe41e736696433fd321"> 6769</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_B_RLMS74_MASK      0xFFU</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a251533d2c53c1f0c187790276918be3b"> 6770</a></span><span class="preprocessor">#define TXSSCPHL_RLMS_B_RLMS74_POS       0U</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span> </div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4dc0631ab1692f3515b7ed8b71f757a2"> 6772</a></span><span class="preprocessor">#define RLMS_B_RLMS75_ADDR       0x1575U</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a915aa03c97173c23fee485e0c3d2ce85"> 6773</a></span><span class="preprocessor">#define RLMS_B_RLMS75_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"> 6774</span> </div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a407f5f5e8a7ee86288594a0bef3810"> 6775</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_B_RLMS75_ADDR      0x1575U </span><span class="comment">// Tx SSC phase accumulator increment bits ... </span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4555e963e8719a42bb2f718974065eb"> 6776</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_B_RLMS75_MASK      0x7FU</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b8a7ab8b84ea0ebc1b5b44842f19550"> 6777</a></span><span class="preprocessor">#define TXSSCPHH_RLMS_B_RLMS75_POS       0U</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span> </div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a173be412f28f49c719194a1dac099880"> 6779</a></span><span class="preprocessor">#define RLMS_B_RLMS8C_ADDR       0x158CU</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59d71194060d268b5399a4f5c5b08be9"> 6780</a></span><span class="preprocessor">#define RLMS_B_RLMS8C_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span> </div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4964281ae6a9af25caa27807b4ae70e3"> 6782</a></span><span class="preprocessor">#define CAP_PRE_OUT_RLMS_RLMS_B_RLMS8C_ADDR      0x158CU </span><span class="comment">// cap_preout value during RLMS if overridd... </span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97a017c494f7c05b88e44203efc23c30"> 6783</a></span><span class="preprocessor">#define CAP_PRE_OUT_RLMS_RLMS_B_RLMS8C_MASK      0x7FU</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1060fe94bec2d73eb38560adce4c5917"> 6784</a></span><span class="preprocessor">#define CAP_PRE_OUT_RLMS_RLMS_B_RLMS8C_POS       0U</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span> </div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9ac5373cedbb1457dc0ec077549b0f25"> 6786</a></span><span class="preprocessor">#define RLMS_B_RLMS95_ADDR       0x1595U</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a053b89a7dda987084b5b1145b565ea79"> 6787</a></span><span class="preprocessor">#define RLMS_B_RLMS95_DEFAULT    0x69U</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span> </div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa30e1f67f18dc6bd182a67d6402c4e93"> 6789</a></span><span class="preprocessor">#define TXAMPLMAN_RLMS_B_RLMS95_ADDR     0x1595U </span><span class="comment">// TX amplitude  </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf0c5a9a7c7be9a487a629d66c0035bc"> 6790</a></span><span class="preprocessor">#define TXAMPLMAN_RLMS_B_RLMS95_MASK     0x3FU</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae32ab7621d6c6e95675fcd1c429dab71"> 6791</a></span><span class="preprocessor">#define TXAMPLMAN_RLMS_B_RLMS95_POS      0U</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"> 6792</span> </div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9d1bb37ed845b8814aebb8648be6763"> 6793</a></span><span class="preprocessor">#define TXAMPLMANEN_RLMS_B_RLMS95_ADDR   0x1595U </span><span class="comment">// TX amplitude manual override  </span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1197b5d852e83dc2ca6066dd36c410c1"> 6794</a></span><span class="preprocessor">#define TXAMPLMANEN_RLMS_B_RLMS95_MASK   0x80U</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba7fd88d58fda21a95707e8c2c06fdeb"> 6795</a></span><span class="preprocessor">#define TXAMPLMANEN_RLMS_B_RLMS95_POS    7U</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span> </div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0deb9e6ccdce5835e783f5064d5f5d18"> 6797</a></span><span class="preprocessor">#define RLMS_B_RLMS98_ADDR       0x1598U</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a318b458f97cee1d586c2be282d501601"> 6798</a></span><span class="preprocessor">#define RLMS_B_RLMS98_DEFAULT    0x40U</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span> </div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86454b1e26e1fd2028710889ab05de29"> 6800</a></span><span class="preprocessor">#define CAL_CAP_PRE_OUT_EN_RLMS_B_RLMS98_ADDR    0x1598U </span><span class="comment">// Enable manual override for cap_pre_out d... </span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4e697b8b6f27364683060029b6732c0"> 6801</a></span><span class="preprocessor">#define CAL_CAP_PRE_OUT_EN_RLMS_B_RLMS98_MASK    0x80U</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cca1dafd6c8b5d2a02ed7a9b2649419"> 6802</a></span><span class="preprocessor">#define CAL_CAP_PRE_OUT_EN_RLMS_B_RLMS98_POS     7U</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span> </div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7aa2782cd5934dbc63b31f37addcb07"> 6804</a></span><span class="preprocessor">#define RLMS_B_RLMSA4_ADDR       0x15A4U</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b99c47445cfb082b9b0e5a144767045"> 6805</a></span><span class="preprocessor">#define RLMS_B_RLMSA4_DEFAULT    0xBDU</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span> </div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98f3a12a8b0f8cd5cd4f8c9bbc9c616b"> 6807</a></span><span class="preprocessor">#define AEQ_PER_RLMS_B_RLMSA4_ADDR   0x15A4U </span><span class="comment">// Adaptive EQ period  </span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae65aa094e3dae9514ee77f106268db8a"> 6808</a></span><span class="preprocessor">#define AEQ_PER_RLMS_B_RLMSA4_MASK   0x3FU</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a778171f3d6ef1a293c968debeee5329e"> 6809</a></span><span class="preprocessor">#define AEQ_PER_RLMS_B_RLMSA4_POS    0U</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span> </div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05c7517faeb8ca4dd407f48dba8d6127"> 6811</a></span><span class="preprocessor">#define AEQ_PER_MULT_RLMS_B_RLMSA4_ADDR      0x15A4U </span><span class="comment">// Adaptive EQ period multiplier  </span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6cd62b8cc1f9908937235ff521ec94f6"> 6812</a></span><span class="preprocessor">#define AEQ_PER_MULT_RLMS_B_RLMSA4_MASK      0xC0U</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3a08d6af8976df08373fa9c9cb403ba"> 6813</a></span><span class="preprocessor">#define AEQ_PER_MULT_RLMS_B_RLMSA4_POS       6U</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span> </div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9a4fd1baadd9a67361f477d29bbe0217"> 6815</a></span><span class="preprocessor">#define RLMS_B_RLMSA5_ADDR       0x15A5U</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0043ffc298d9d053122cabd4168e03d4"> 6816</a></span><span class="preprocessor">#define RLMS_B_RLMSA5_DEFAULT    0x50U</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span> </div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76df3d4f5ef2cffea9aef6cced09444f"> 6818</a></span><span class="preprocessor">#define PHYC_WBLOCK_DLY_RLMS_B_RLMSA5_ADDR   0x15A5U </span><span class="comment">// PHY controller word boundary lock start ... </span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a230ae14333bf190ad9621b2c9a3da6e4"> 6819</a></span><span class="preprocessor">#define PHYC_WBLOCK_DLY_RLMS_B_RLMSA5_MASK   0x30U</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18bf712dfe1b04b51435a750a7ad8269"> 6820</a></span><span class="preprocessor">#define PHYC_WBLOCK_DLY_RLMS_B_RLMSA5_POS    4U</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span> </div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4567dbbb82ab7b53428f6873c9a6d0a0"> 6822</a></span><span class="preprocessor">#define RLMS_B_RLMSA7_ADDR       0x15A7U</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93f8cfb8be43c181157be4151a9024ab"> 6823</a></span><span class="preprocessor">#define RLMS_B_RLMSA7_DEFAULT    0x01U</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span> </div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b3ec7d5ba002d1ea480a1758d2d733b"> 6825</a></span><span class="preprocessor">#define MAN_CTRL_EN_RLMS_B_RLMSA7_ADDR   0x15A7U </span><span class="comment">// PHY controller manual mode enable  </span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ba5eee7ea90555d5eabef639bb5401e"> 6826</a></span><span class="preprocessor">#define MAN_CTRL_EN_RLMS_B_RLMSA7_MASK   0x80U</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a9d4f9027676b7c72f9fbfafacc2086"> 6827</a></span><span class="preprocessor">#define MAN_CTRL_EN_RLMS_B_RLMSA7_POS    7U</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span> </div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4382fe460c5c80069e4cdc931bbf88b3"> 6829</a></span><span class="preprocessor">#define RLMS_B_RLMSA8_ADDR       0x15A8U</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dc5521981e0c4c0a7717db26cf88bc0"> 6830</a></span><span class="preprocessor">#define RLMS_B_RLMSA8_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span> </div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a388279d41a6b9a0d8082818b773cb065"> 6832</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_B_RLMSA8_ADDR   0x15A8U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8377684c0c12a186613a646b05ca6fa8"> 6833</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_B_RLMSA8_MASK   0x20U</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e558315202e6898c4ca3bd1eccc451b"> 6834</a></span><span class="preprocessor">#define FW_PHY_RSTB_RLMS_B_RLMSA8_POS    5U</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span> </div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2379e3370c4104ce2ca1f95f9549813b"> 6836</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_B_RLMSA8_ADDR      0x15A8U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fabae698b56cff12293b6478147ddc1"> 6837</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_B_RLMSA8_MASK      0x40U</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68b492a585313054cbc2224fdefed89a"> 6838</a></span><span class="preprocessor">#define FW_PHY_PU_TX_RLMS_B_RLMSA8_POS       6U</span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span> </div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7632a3c1e91d6500c8aec23895ff3ae5"> 6840</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_B_RLMSA8_ADDR   0x15A8U </span><span class="comment">// PHY controller firmware mode enable  </span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7d4b720acd30341eb5bfb6259206542"> 6841</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_B_RLMSA8_MASK   0x80U</span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d7aae51e90615cdef7245e4d95677ea"> 6842</a></span><span class="preprocessor">#define FW_PHY_CTRL_RLMS_B_RLMSA8_POS    7U</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span> </div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad340606255be25a7e72cabdd205474c8"> 6844</a></span><span class="preprocessor">#define RLMS_B_RLMSA9_ADDR       0x15A9U</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bc2a38b28a3d152e99876d6e5076969"> 6845</a></span><span class="preprocessor">#define RLMS_B_RLMSA9_DEFAULT    0x00U</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span> </div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a599c3ff99a9fa0235dbf726c06c3fc2b"> 6847</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_B_RLMSA9_ADDR     0x15A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae027a8d4ceaaf36152c5e7fb427da412"> 6848</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_B_RLMSA9_MASK     0x08U</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7fb3e0eef024d424249d69c3cfd59606"> 6849</a></span><span class="preprocessor">#define FW_RXD_EN_RLMS_B_RLMSA9_POS      3U</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span> </div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac183d34d64c47e53b91cf4ab9853259c"> 6851</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_B_RLMSA9_ADDR     0x15A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a550903a0e1180a3eba0e8ef5ca3fb08e"> 6852</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_B_RLMSA9_MASK     0x10U</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9c52fddc7078427a6991b3af26c540a"> 6853</a></span><span class="preprocessor">#define FW_TXD_EN_RLMS_B_RLMSA9_POS      4U</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span> </div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a787c05fa1e13e0fda26f3e6a99da3837"> 6855</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_B_RLMSA9_ADDR    0x15A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00730c286d27a25ad9779f2cbba521f2"> 6856</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_B_RLMSA9_MASK    0x20U</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3900fed3cc41ac7b6895bc33586ae328"> 6857</a></span><span class="preprocessor">#define FW_TXD_SQUELCH_RLMS_B_RLMSA9_POS     5U</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span> </div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af947f90f90ebc8041ce4066bea4d7fb8"> 6859</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_B_RLMSA9_ADDR    0x15A9U </span><span class="comment">// Override PHY controller output  </span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4554b5e6fadfda2673d5dc93987e2678"> 6860</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_B_RLMSA9_MASK    0x80U</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a597ac52c23e1db839a7e59f2e8144aa2"> 6861</a></span><span class="preprocessor">#define FW_REPCAL_RSTB_RLMS_B_RLMSA9_POS     7U</span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span> </div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d027d06ebadb5be8380b2df78c1de04"> 6863</a></span><span class="preprocessor">#define RLMS_B_RLMSAC_ADDR       0x15ACU</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac941c4f724431401a932326c5f8e64e2"> 6864</a></span><span class="preprocessor">#define RLMS_B_RLMSAC_DEFAULT    0xA0U</span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span> </div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2b69184feab2848d02d727c602bfd3d"> 6866</a></span><span class="preprocessor">#define ERRCHPHSECFR3G_RLMS_B_RLMSAC_ADDR    0x15ACU </span><span class="comment">// Error channel phase secondary (odd)  </span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae31458f6b6cdcbbdb85d748cba6f6d36"> 6867</a></span><span class="preprocessor">#define ERRCHPHSECFR3G_RLMS_B_RLMSAC_MASK    0x7FU</span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d0b836b56fa1c19d5848ef86e3a0aba"> 6868</a></span><span class="preprocessor">#define ERRCHPHSECFR3G_RLMS_B_RLMSAC_POS     0U</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span> </div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6cb7614682a5979a015ff4e55920a0c1"> 6870</a></span><span class="preprocessor">#define RLMS_B_RLMSAD_ADDR       0x15ADU</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45390dead6b5570c177e0cf4a5e5cfb5"> 6871</a></span><span class="preprocessor">#define RLMS_B_RLMSAD_DEFAULT    0x60U</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span> </div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23d9f0ffcb9e4c62ff26b1656111fcb4"> 6873</a></span><span class="preprocessor">#define ERRCHPHPRIFR3G_RLMS_B_RLMSAD_ADDR    0x15ADU </span><span class="comment">// Error channel phase primary (even)  </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5058114f01ec752c9ee4e2af887ae562"> 6874</a></span><span class="preprocessor">#define ERRCHPHPRIFR3G_RLMS_B_RLMSAD_MASK    0x7FU</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a475ddda05a5be564393bc775a271bda1"> 6875</a></span><span class="preprocessor">#define ERRCHPHPRIFR3G_RLMS_B_RLMSAD_POS     0U</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span> </div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93a7f862791e141c0a5faefe672dbaa3"> 6877</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_0_ADDR        0x1C00U</span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a729d1062a76eade08067809fa1515efe"> 6878</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_0_DEFAULT     0xF5U</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span> </div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa139b22355cd695a1750d8948a27ab0a"> 6880</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI1_DPLL_0_ADDR      0x1C00U </span><span class="comment">// Setting this to 0 resets the PLL functio... </span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae807895c8a6890008e625b184c3bf697"> 6881</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI1_DPLL_0_MASK      0x01U</span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1be30176c5160c26ba7a8875d0375f23"> 6882</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI1_DPLL_0_POS       0U</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span> </div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a925ea3fbb71e332787c2bfe528da38d4"> 6884</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_3_ADDR        0x1C03U</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ee9e4f611dd5438ee9ca0f483c74cbc"> 6885</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_3_DEFAULT     0x82U</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span> </div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5900d4df78a9338148a8cf2cf6b36a39"> 6887</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI1_DPLL_3_ADDR     0x1C03U </span><span class="comment">// Forces all divider values to come from i... </span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba844c1b846148f224f9a5c2bf347c7e"> 6888</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI1_DPLL_3_MASK     0x10U</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9f7318ae371c6b8371fcc0a9c52d517"> 6889</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI1_DPLL_3_POS      4U</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span> </div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b0bc9d72ab1eec17ab91c3799471d27"> 6891</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI1_DPLL_3_ADDR    0x1C03U </span><span class="comment">// Bypasses internal pll_mode controls and ... </span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b1ab13efb647c2acf01cda456a139ff"> 6892</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI1_DPLL_3_MASK    0x20U</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a46e929fb2654dd652ba775e8452727"> 6893</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI1_DPLL_3_POS     5U</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span> </div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a295141b6d614d84e1e6a3df8abaf494a"> 6895</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI1_DPLL_3_ADDR     0x1C03U </span><span class="comment">// Forces div_out_exp to 7, which disables ... </span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3047686945aea6043b5b3799d6935c9b"> 6896</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI1_DPLL_3_MASK     0x40U</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0576cbd2da70ea5e9cf15f6321c1a0e"> 6897</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI1_DPLL_3_POS      6U</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span> </div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1ef4d9b1fb86b64c12d8252b53824e7"> 6899</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI1_DPLL_3_ADDR      0x1C03U </span><span class="comment">// When 1, i_sel_clock_out is used to selec... </span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7d6e6cb0b3d9681d6655eb75b09378e"> 6900</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI1_DPLL_3_MASK      0x80U</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a231ca25905c96a8c75dde5451c341a9b"> 6901</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI1_DPLL_3_POS       7U</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span> </div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af723fde41880bc1fa47dd3be4cc17780"> 6903</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_7_ADDR        0x1C07U</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae483b99f5c2ab335890980177f8df457"> 6904</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_7_DEFAULT     0x04U</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"> 6905</span> </div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a7188e35ed735f96d2077411e93ab8d"> 6906</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI1_DPLL_7_ADDR      0x1C07U </span><span class="comment">// Sets the divide value of the input divid... </span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a754d199a1f18b65e65f0106d708cf9bd"> 6907</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI1_DPLL_7_MASK      0x7CU</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01229ed27c0a0fd4c47794b47d1a4772"> 6908</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI1_DPLL_7_POS       2U</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span> </div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada729fdd38135829d49cb03b05706fdb"> 6910</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI1_DPLL_7_ADDR    0x1C07U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1850793d47d2f9c6a5282b61c1578f42"> 6911</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI1_DPLL_7_MASK    0x80U</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a75e9f23024db256c0bc84f29be40a921"> 6912</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI1_DPLL_7_POS     7U</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span> </div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28cc16ba86b0ad4d125047340bcc6fd7"> 6914</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_8_ADDR        0x1C08U</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a382495677fcedf380811739c44fbbc4d"> 6915</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_8_DEFAULT     0x14U</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span> </div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab58627ddb1be56a4ac40d2f1ba1483a3"> 6917</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI1_DPLL_8_ADDR    0x1C08U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed11b345146736ee565fac8004b56968"> 6918</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI1_DPLL_8_MASK    0xFFU</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52cc66e927801ece36a83a646fd81b20"> 6919</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI1_DPLL_8_POS     0U</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span> </div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a553e266e15e00feb518ab3954bf91580"> 6921</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_10_ADDR       0x1C0AU</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9699bb973b1223a92f2c4fc8598e8b9"> 6922</a></span><span class="preprocessor">#define DPLL_CSI1_DPLL_10_DEFAULT    0x81U</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span> </div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab35d2b2aad64de76d43342a8143dd411"> 6924</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI1_DPLL_10_ADDR    0x1C0AU </span><span class="comment">// Sets the output exponential divider valu... </span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4442262c4515f199abec41a3eb404c01"> 6925</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI1_DPLL_10_MASK    0x70U</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a25f56d21b61c211ee36a260810715661"> 6926</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI1_DPLL_10_POS     4U</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span> </div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a986938210fa5accc8d41fdc58cdf8bcc"> 6928</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_0_ADDR        0x1D00U</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeef6213b1a346891dea8d948d3a4c2cc"> 6929</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_0_DEFAULT     0xF5U</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span> </div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3c1124a6de4cdd99b5a7ce7031667f2"> 6931</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI2_DPLL_0_ADDR      0x1D00U </span><span class="comment">// Setting this to 0 resets the PLL functio... </span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acbc3c85706b001688e85d4de88825a95"> 6932</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI2_DPLL_0_MASK      0x01U</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad63d35674f94c27c7f1fc22ae8ad8c5"> 6933</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI2_DPLL_0_POS       0U</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span> </div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3529cd1d99bfa938b63da531f3490cae"> 6935</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_3_ADDR        0x1D03U</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd4692306b80268600ce3c944f021008"> 6936</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_3_DEFAULT     0x82U</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span> </div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2083a66d5eb3aabb46c9e996b5ba696d"> 6938</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI2_DPLL_3_ADDR     0x1D03U </span><span class="comment">// Forces all divider values to come from i... </span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7614a90ded6dc406a6667d2864f78a6b"> 6939</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI2_DPLL_3_MASK     0x10U</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6cebaa45ad5ec17d2a088f13600b1022"> 6940</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI2_DPLL_3_POS      4U</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span> </div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe82b78d72fd2ed4a0e77d6b439e3623"> 6942</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI2_DPLL_3_ADDR    0x1D03U </span><span class="comment">// Bypasses internal pll_mode controls and ... </span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a090cc10b8ec60d4ef9be2a38fc6f5f"> 6943</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI2_DPLL_3_MASK    0x20U</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ad3b43d30bde821fa31b6d4b0a0d7fa"> 6944</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI2_DPLL_3_POS     5U</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span> </div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d0201c9c60a08761c5986157f5bd33a"> 6946</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI2_DPLL_3_ADDR     0x1D03U </span><span class="comment">// Forces div_out_exp to 7, which disables ... </span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace9a03c8154244b6e7acf70bb7248215"> 6947</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI2_DPLL_3_MASK     0x40U</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a845084a6612d57e873065d470e675921"> 6948</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI2_DPLL_3_POS      6U</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span> </div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a76d42d92f5c822b326c7ac083ce237d1"> 6950</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI2_DPLL_3_ADDR      0x1D03U </span><span class="comment">// When 1, i_sel_clock_out is used to selec... </span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59bb8b3137f8f65abdfc5b494eabf491"> 6951</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI2_DPLL_3_MASK      0x80U</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa447ff5f42c6ef5b7d1beedd0186e7bb"> 6952</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI2_DPLL_3_POS       7U</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"> 6953</span> </div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadb489fdb83cfc8a9d44fd8221fdcd0c"> 6954</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_7_ADDR        0x1D07U</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68b557a624b83177a4cce12f03ee579a"> 6955</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_7_DEFAULT     0x04U</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span> </div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a72a12d8fe2991e258d35b9488193a4c4"> 6957</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI2_DPLL_7_ADDR      0x1D07U </span><span class="comment">// Sets the divide value of the input divid... </span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed8235e342c9a4e719b5e09352e8ae46"> 6958</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI2_DPLL_7_MASK      0x7CU</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee2bbae6d1267966597df682712e1541"> 6959</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI2_DPLL_7_POS       2U</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span> </div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6d8ccfc1d81fbe5f3f5c264e9383a0e"> 6961</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI2_DPLL_7_ADDR    0x1D07U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f0ea466d8c7c956e3e1f328ec89c56b"> 6962</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI2_DPLL_7_MASK    0x80U</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7307b17876bf087c1d6dfb918429af2"> 6963</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI2_DPLL_7_POS     7U</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"> 6964</span> </div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed9dd16085fd4cec2c6b678cbf7985b9"> 6965</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_8_ADDR        0x1D08U</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d69a038a58017cff3e06a617dbd6d80"> 6966</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_8_DEFAULT     0x14U</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span> </div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44ccb583f63bd1462337c590d903bbe1"> 6968</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI2_DPLL_8_ADDR    0x1D08U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae53b54dce0b91953aeefa13097c4e098"> 6969</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI2_DPLL_8_MASK    0xFFU</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9097f1b8f28387f8997e3472952f4396"> 6970</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI2_DPLL_8_POS     0U</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span> </div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a857c2ed969a585c4a3b3d83c638113d0"> 6972</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_10_ADDR       0x1D0AU</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1193fbdfa345d03152eac762f8b3d106"> 6973</a></span><span class="preprocessor">#define DPLL_CSI2_DPLL_10_DEFAULT    0x81U</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span> </div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af34c0f8c7ba17e34e2e2d4910d946419"> 6975</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI2_DPLL_10_ADDR    0x1D0AU </span><span class="comment">// Sets the output exponential divider valu... </span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55c269f95b184fde3eb14ec03ab2a61b"> 6976</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI2_DPLL_10_MASK    0x70U</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a055d460d8e8bc7f889df793d851ef6a1"> 6977</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI2_DPLL_10_POS     4U</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span> </div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e309ad6a20bc5268f262ded4c8a2da4"> 6979</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_0_ADDR        0x1E00U</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba73b7ac3fbe8c51e8ffd5e22bb3875a"> 6980</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_0_DEFAULT     0xF5U</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"> 6981</span> </div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09b57a6e2aca57ac1f0ca41df5ae1a34"> 6982</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI3_DPLL_0_ADDR      0x1E00U </span><span class="comment">// Setting this to 0 resets the PLL functio... </span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c023b7073422b46b501f32ab4b2c192"> 6983</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI3_DPLL_0_MASK      0x01U</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa353ba6c6373e3b2b166dc7065bd859c"> 6984</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI3_DPLL_0_POS       0U</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span> </div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d415cf239619ce11cc8f6704056a899"> 6986</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_3_ADDR        0x1E03U</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a994253b5155666ea84b396cf7f762eb7"> 6987</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_3_DEFAULT     0x82U</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span> </div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22040c51a31e4b4a7752c3b7b2b68066"> 6989</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI3_DPLL_3_ADDR     0x1E03U </span><span class="comment">// Forces all divider values to come from i... </span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0268bfde9c940486dfd2a86ce639225"> 6990</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI3_DPLL_3_MASK     0x10U</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35a54ac904e76335a54bc3223e7d0771"> 6991</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI3_DPLL_3_POS      4U</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span> </div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af038824c52cb6c71ecdead467178f4d2"> 6993</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI3_DPLL_3_ADDR    0x1E03U </span><span class="comment">// Bypasses internal pll_mode controls and ... </span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f505663c0300232d7b7f05d4a306c2e"> 6994</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI3_DPLL_3_MASK    0x20U</span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d19e55cddfe3eb5225f60f74660d8b3"> 6995</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI3_DPLL_3_POS     5U</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"> 6996</span> </div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71cf905e4104a90dc570592d754993a5"> 6997</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI3_DPLL_3_ADDR     0x1E03U </span><span class="comment">// Forces div_out_exp to 7, which disables ... </span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af34489d88e3bf8d47551a71fedb38ea5"> 6998</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI3_DPLL_3_MASK     0x40U</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1c2ac08df17f3b4dba26b10fe9eb711"> 6999</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI3_DPLL_3_POS      6U</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span> </div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a77f7249d577c8490936fa0a2e698091a"> 7001</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI3_DPLL_3_ADDR      0x1E03U </span><span class="comment">// When 1, i_sel_clock_out is used to selec... </span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0e688d0e27ea4e7ca307e8c1d78befb"> 7002</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI3_DPLL_3_MASK      0x80U</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f965980dc74074a1eebf614d24b8e1a"> 7003</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI3_DPLL_3_POS       7U</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"> 7004</span> </div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6e9a1bbc9da275cef7f455894ec94a0"> 7005</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_7_ADDR        0x1E07U</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac24e488947cd0059706c32c5d8e30a45"> 7006</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_7_DEFAULT     0x04U</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"> 7007</span> </div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08d3a00908a4706f0a513f996c86adbc"> 7008</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI3_DPLL_7_ADDR      0x1E07U </span><span class="comment">// Sets the divide value of the input divid... </span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9576611e555b7b37aa36f7810e97de58"> 7009</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI3_DPLL_7_MASK      0x7CU</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa27958f042726a92f8c6e1af65d9e082"> 7010</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI3_DPLL_7_POS       2U</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"> 7011</span> </div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a749337be382115f5fef6e4b5ebdebcf6"> 7012</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI3_DPLL_7_ADDR    0x1E07U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61397439f2a611cdda0fc2a7d44e3240"> 7013</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI3_DPLL_7_MASK    0x80U</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af55ed8d29d8257d1082d3db29396c926"> 7014</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI3_DPLL_7_POS     7U</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span> </div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace66fab2dbf74774ee6cd79b84872f7b"> 7016</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_8_ADDR        0x1E08U</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a253208c792084784f0bddb074e396513"> 7017</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_8_DEFAULT     0x14U</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span> </div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7826fd858bc6add9d6bce71cb6892502"> 7019</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI3_DPLL_8_ADDR    0x1E08U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70b15fcb14249c1715d30be4558d2a80"> 7020</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI3_DPLL_8_MASK    0xFFU</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d90be98269d82c9a32e4718852520c6"> 7021</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI3_DPLL_8_POS     0U</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span> </div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a23593f5fdd653e0a8eb7067dfec7df"> 7023</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_10_ADDR       0x1E0AU</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cd1cfa194d0b02518a9c07e3ee04e77"> 7024</a></span><span class="preprocessor">#define DPLL_CSI3_DPLL_10_DEFAULT    0x81U</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"> 7025</span> </div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a259dd3b6f8e4bd8063e1504432f9f03a"> 7026</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI3_DPLL_10_ADDR    0x1E0AU </span><span class="comment">// Sets the output exponential divider valu... </span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3661f35da578ac253e42c0d9b3ea0a9"> 7027</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI3_DPLL_10_MASK    0x70U</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad52e6fbed3bc296267ac2b2186392b61"> 7028</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI3_DPLL_10_POS     4U</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"> 7029</span> </div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cef4d2d5e9b716aa78522a62c532ae8"> 7030</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_0_ADDR        0x1F00U</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa10c26dbbb59a631d435c1da759b548d"> 7031</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_0_DEFAULT     0xF5U</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span> </div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac97db5d2d7602025b4092877e38bbceb"> 7033</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI4_DPLL_0_ADDR      0x1F00U </span><span class="comment">// Setting this to 0 resets the PLL functio... </span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac465b8b28fdd2d96b80f5d97bbcc7a2"> 7034</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI4_DPLL_0_MASK      0x01U</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a171c5111605f71cbd82400cb8f203413"> 7035</a></span><span class="preprocessor">#define CONFIG_SOFT_RST_N_DPLL_CSI4_DPLL_0_POS       0U</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"> 7036</span> </div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a381d54e13d0537adc7290403a011ec"> 7037</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_3_ADDR        0x1F03U</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b1b11f1567ec2895e63f81e23326930"> 7038</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_3_DEFAULT     0x82U</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"> 7039</span> </div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fef899124122553188c3ec624d46841"> 7040</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI4_DPLL_3_ADDR     0x1F03U </span><span class="comment">// Forces all divider values to come from i... </span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5e03f326fcb7b26e5ae6f203aad9368"> 7041</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI4_DPLL_3_MASK     0x10U</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff5ab82f0e4c4ff3166cfdf036756385"> 7042</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_DIVIDER_VALUES_DPLL_CSI4_DPLL_3_POS      4U</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"> 7043</span> </div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac84236d20ff8db4fa77e5b4f4974648a"> 7044</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI4_DPLL_3_ADDR    0x1F03U </span><span class="comment">// Bypasses internal pll_mode controls and ... </span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac78a51bda37b2ddbbdf3f262c2506362"> 7045</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI4_DPLL_3_MASK    0x20U</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a555e0e65639e9436860e944f497066f0"> 7046</a></span><span class="preprocessor">#define CONFIG_USE_INTERNAL_PLL_MODE_VALUES_DPLL_CSI4_DPLL_3_POS     5U</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span> </div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89939f46747f5a044ef1c487f5a2f479"> 7048</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI4_DPLL_3_ADDR     0x1F03U </span><span class="comment">// Forces div_out_exp to 7, which disables ... </span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c85cc16c751aeff860d74216589a258"> 7049</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI4_DPLL_3_MASK     0x40U</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07075cde77dd67a80af9453c558fda20"> 7050</a></span><span class="preprocessor">#define CONFIG_DISABLE_DIV_OUT_EXP_DPLL_CSI4_DPLL_3_POS      6U</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"> 7051</span> </div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6650e23290999b238c0aab8e12c3d204"> 7052</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI4_DPLL_3_ADDR      0x1F03U </span><span class="comment">// When 1, i_sel_clock_out is used to selec... </span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad52b7408f880ced5dd8da6d597d9392"> 7053</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI4_DPLL_3_MASK      0x80U</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35afced922cd34b2a5e94c411281d5fa"> 7054</a></span><span class="preprocessor">#define CONFIG_SEL_CLOCK_OUT_USE_EXTERNAL_DPLL_CSI4_DPLL_3_POS       7U</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span> </div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfe09896717af2132d7896f44a5b2e5a"> 7056</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_7_ADDR        0x1F07U</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf65f7b4520942f51177c5575613356e"> 7057</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_7_DEFAULT     0x04U</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span> </div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ccaf6916317e693e93c4a32741625a4"> 7059</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI4_DPLL_7_ADDR      0x1F07U </span><span class="comment">// Sets the divide value of the input divid... </span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a098a8c4a8b9d1d0b5fdf51c577cde2b8"> 7060</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI4_DPLL_7_MASK      0x7CU</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d0eb45281e4c611d4bbee4b7c784f7b"> 7061</a></span><span class="preprocessor">#define CONFIG_DIV_IN_DPLL_CSI4_DPLL_7_POS       2U</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span> </div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0fc8ecdc5d633ee1385124ee1df52a6"> 7063</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI4_DPLL_7_ADDR    0x1F07U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae98a06bb73b2d26900b6230dfa58432f"> 7064</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI4_DPLL_7_MASK    0x80U</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afccac7c8ed354045807b2cd4ba40925c"> 7065</a></span><span class="preprocessor">#define CONFIG_DIV_FB_L_DPLL_CSI4_DPLL_7_POS     7U</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"> 7066</span> </div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbc19e48b227ed03b802c825a8b3350a"> 7067</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_8_ADDR        0x1F08U</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aefa882ee94f8251e19fd3a6179daf428"> 7068</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_8_DEFAULT     0x14U</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span> </div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9a7e3081f269456c0f07fa6303f6eb1"> 7070</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI4_DPLL_8_ADDR    0x1F08U </span><span class="comment">// Sets the feedback divider value when i_d... </span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acac8e4beb74fe12a3fde3b131b369605"> 7071</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI4_DPLL_8_MASK    0xFFU</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9cdef2f412767d52510a8b8c515172c"> 7072</a></span><span class="preprocessor">#define CONFIG_DIV_FB_H_DPLL_CSI4_DPLL_8_POS     0U</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span> </div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af98bdf183661763e5244d65630c2ba36"> 7074</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_10_ADDR       0x1F0AU</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91ed94066ed6705982676c868ee9a86f"> 7075</a></span><span class="preprocessor">#define DPLL_CSI4_DPLL_10_DEFAULT    0x81U</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span> </div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59399de3a7a3949b2f604078c7e11d7e"> 7077</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI4_DPLL_10_ADDR    0x1F0AU </span><span class="comment">// Sets the output exponential divider valu... </span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac79e57160db9dd9c25fe05d68ec0ddda"> 7078</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI4_DPLL_10_MASK    0x70U</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f35ab3e8dfeccc15cd23a95baff1774"> 7079</a></span><span class="preprocessor">#define CONFIG_DIV_OUT_EXP_DPLL_CSI4_DPLL_10_POS     4U</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span> </div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1794b5e4533b53d662aaee4afec28728"> 7081</a></span><span class="preprocessor">#define FEC_CLEAR_STATS_ADDR         0x2000U</span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acafec29f7643e72d9dfaa7d0873b8876"> 7082</a></span><span class="preprocessor">#define FEC_CLEAR_STATS_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span> </div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a557df72154be9db318756fa6065db601"> 7084</a></span><span class="preprocessor">#define CLEAR_ALL_STATS_FEC_CLEAR_STATS_ADDR     0x2000U </span><span class="comment">// Clear all FEC stats and counters  </span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adba7d3c96679f7b2832ca5fbb615cf2f"> 7085</a></span><span class="preprocessor">#define CLEAR_ALL_STATS_FEC_CLEAR_STATS_MASK     0x01U</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab970ca5e9ef56dc434b6dafa3adee067"> 7086</a></span><span class="preprocessor">#define CLEAR_ALL_STATS_FEC_CLEAR_STATS_POS      0U</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span> </div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e2e5602f7f9c775987a8fce68b9165f"> 7088</a></span><span class="preprocessor">#define CLEAR_BLOCKS_PROCESSED_FEC_CLEAR_STATS_ADDR      0x2000U </span><span class="comment">// Clear counter for number of FEC blocks p... </span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05b95913199574bdd137316182f25b5d"> 7089</a></span><span class="preprocessor">#define CLEAR_BLOCKS_PROCESSED_FEC_CLEAR_STATS_MASK      0x02U</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0807895b6605e89034eba68fd3cf65eb"> 7090</a></span><span class="preprocessor">#define CLEAR_BLOCKS_PROCESSED_FEC_CLEAR_STATS_POS       1U</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span> </div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e5f199934b7ab68ce8210b0e582cef3"> 7092</a></span><span class="preprocessor">#define CLEAR_BLOCKS_UNCORRECTABLE_FEC_CLEAR_STATS_ADDR      0x2000U </span><span class="comment">// Clear counter for number of uncorrectabl... </span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a416058d2bcf5710201310e271e817384"> 7093</a></span><span class="preprocessor">#define CLEAR_BLOCKS_UNCORRECTABLE_FEC_CLEAR_STATS_MASK      0x04U</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa20d3e21c2b3dfa2009cc56021e09f25"> 7094</a></span><span class="preprocessor">#define CLEAR_BLOCKS_UNCORRECTABLE_FEC_CLEAR_STATS_POS       2U</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span> </div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad447c716dd017ce446cf2c2828669eb8"> 7096</a></span><span class="preprocessor">#define CLEAR_BITS_CORRECTED_FEC_CLEAR_STATS_ADDR    0x2000U </span><span class="comment">// Clear counter for number of bits correct... </span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f714b5201183d8d0d1c088d3eac252a"> 7097</a></span><span class="preprocessor">#define CLEAR_BITS_CORRECTED_FEC_CLEAR_STATS_MASK    0x08U</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23c442cfda7ce7d8e211ca972e1484d1"> 7098</a></span><span class="preprocessor">#define CLEAR_BITS_CORRECTED_FEC_CLEAR_STATS_POS     3U</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span> </div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52e0cb887f4d1c81e4232e82deb3e849"> 7100</a></span><span class="preprocessor">#define FEC_STATS_CONTROL_ADDR       0x2001U</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a149d23ccf731950a6e410b345a64fb24"> 7101</a></span><span class="preprocessor">#define FEC_STATS_CONTROL_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"> 7102</span> </div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e20e006cf1e7e89b93ac66fbda390df"> 7103</a></span><span class="preprocessor">#define STATS_ENABLE_FEC_STATS_CONTROL_ADDR      0x2001U </span><span class="comment">// Enable FEC stats collection for Link A  </span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86c56145f36cbfb2405d17fff738f469"> 7104</a></span><span class="preprocessor">#define STATS_ENABLE_FEC_STATS_CONTROL_MASK      0x01U</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2bb26e1827f61a626dd68c2911f6ec6"> 7105</a></span><span class="preprocessor">#define STATS_ENABLE_FEC_STATS_CONTROL_POS       0U</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span> </div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f36c0658f4d2daa42fa16840514a791"> 7107</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_0_ADDR       0x2008U</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8078678c50d8f4c3ba2dd14938553b51"> 7108</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span> </div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80e8d809aa495b4273e08794e50cebd0"> 7110</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_0_FEC_CORRECTED_THRESHOLD_0_ADDR    0x2008U </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a17c5e597b470ba7454eb542b416b8935"> 7111</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_0_FEC_CORRECTED_THRESHOLD_0_MASK    0xFFU</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08b392ad8d4cf03fbdcb5b71fd9172fa"> 7112</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_0_FEC_CORRECTED_THRESHOLD_0_POS     0U</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span> </div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5413db7948a5e2e5ecba591ae57d32a"> 7114</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_1_ADDR       0x2009U</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2589e1a6499e565591d842b2ef62db77"> 7115</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"> 7116</span> </div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69a371cc8ad068bad95408c5395f0cdc"> 7117</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_1_FEC_CORRECTED_THRESHOLD_1_ADDR    0x2009U </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ad6ce0548b7fa8a7494afda9f8be6b2"> 7118</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_1_FEC_CORRECTED_THRESHOLD_1_MASK    0xFFU</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aea61ff3356da265149d7b60642fa62eb"> 7119</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_1_FEC_CORRECTED_THRESHOLD_1_POS     0U</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span> </div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa3ed769e36592b710a16a416c3c839a"> 7121</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_2_ADDR       0x200AU</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a483c008d59776170f91b6e1cc68ef38b"> 7122</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span> </div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d1869fdf8d6c8d6bc11568b0a565d40"> 7124</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_2_FEC_CORRECTED_THRESHOLD_2_ADDR    0x200AU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c1b16e7214958c7d7d6d1ab828762b1"> 7125</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_2_FEC_CORRECTED_THRESHOLD_2_MASK    0xFFU</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a954553013cf2cfcc0a9631d639684f0a"> 7126</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_2_FEC_CORRECTED_THRESHOLD_2_POS     0U</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"> 7127</span> </div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5f0edcc31eec09f9075739dcba25775e"> 7128</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_3_ADDR       0x200BU</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54db2cc470053c7013d8fd8026bab6d9"> 7129</a></span><span class="preprocessor">#define FEC_CORRECTED_THRESHOLD_3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span> </div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5484a1a219012b1c0e023147c2d2f5e0"> 7131</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_3_FEC_CORRECTED_THRESHOLD_3_ADDR    0x200BU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15f2e10f58751292d406dd0a36b94aad"> 7132</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_3_FEC_CORRECTED_THRESHOLD_3_MASK    0xFFU</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab08f29e6a6c71b6bda096f337e78d362"> 7133</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_3_FEC_CORRECTED_THRESHOLD_3_POS     0U</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"> 7134</span> </div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa40343e33813dad9bf20fafa664cc005"> 7135</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_0_ADDR       0x200CU</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac188e48b812d00b02c0164d8847a7c1"> 7136</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"> 7137</span> </div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a153ff624498e42636191f4de502653ae"> 7138</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_0_FEC_ERROR_THRESHOLD_0_ADDR     0x200CU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b792efbc8bac278065c5c0c31c55ee0"> 7139</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_0_FEC_ERROR_THRESHOLD_0_MASK     0xFFU</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaaea35425ea5bef659a7bcff1dd7803d"> 7140</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_0_FEC_ERROR_THRESHOLD_0_POS      0U</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"> 7141</span> </div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55e795e519bcffecd57411e93ae1e95c"> 7142</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_1_ADDR       0x200DU</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a218b00ceda543b352bfb4fe9d154bc2a"> 7143</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span> </div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1dd83ab47e06a58e8b1eca2e2d12fe9"> 7145</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_1_FEC_ERROR_THRESHOLD_1_ADDR     0x200DU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f95607e33235995c1dad5f73baa6e98"> 7146</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_1_FEC_ERROR_THRESHOLD_1_MASK     0xFFU</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cb53fd6d0a0b5de2808c59533c33b8c"> 7147</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_1_FEC_ERROR_THRESHOLD_1_POS      0U</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"> 7148</span> </div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace560b89936837dab813641444d99166"> 7149</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_2_ADDR       0x200EU</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b23cc98eb538f83cb3033325fa2456c"> 7150</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span> </div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98f82da5cf098a1b6e12b55feb917700"> 7152</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_2_FEC_ERROR_THRESHOLD_2_ADDR     0x200EU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3eca23eef45a8ba83ed0d430cd704aaa"> 7153</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_2_FEC_ERROR_THRESHOLD_2_MASK     0xFFU</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af005a3d648c71d8fd050f3421b913818"> 7154</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_2_FEC_ERROR_THRESHOLD_2_POS      0U</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"> 7155</span> </div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64258ebb572e1065cc6f8b81b780c7e3"> 7156</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_3_ADDR       0x200FU</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a2b79a796f5c8a27d1e01393564e421"> 7157</a></span><span class="preprocessor">#define FEC_ERROR_THRESHOLD_3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"> 7158</span> </div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90034d2c8c6aa52240cb27db675c21aa"> 7159</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_3_FEC_ERROR_THRESHOLD_3_ADDR     0x200FU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6314093c47e035ea6467a9ee3c06b3d1"> 7160</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_3_FEC_ERROR_THRESHOLD_3_MASK     0xFFU</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9182575238660f4df98491f3bff0d8ac"> 7161</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_3_FEC_ERROR_THRESHOLD_3_POS      0U</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span> </div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac64209f14e670ef496a8cb093b9df604"> 7163</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_0_ADDR      0x2020U</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1fa7d10b194a0429458c7070e34caa8"> 7164</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"> 7165</span> </div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22a39b784809e8078975efb10eb41277"> 7166</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_0_FEC_BLOCKS_UNCORRECTABLE_0_ADDR   0x2020U </span><span class="comment">// Number of uncorrectable blocks. Bits 7:0... </span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02bd90a69c181e90d08489a59795aff3"> 7167</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_0_FEC_BLOCKS_UNCORRECTABLE_0_MASK   0xFFU</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade959d2c9933a3f0a1d8d5cda6d89e44"> 7168</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_0_FEC_BLOCKS_UNCORRECTABLE_0_POS    0U</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span> </div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac507621269c21c76e5d24ace180f2dea"> 7170</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_1_ADDR      0x2021U</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a978c8d191a8419ec383bed9f0fdc71f4"> 7171</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span> </div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02d9f93042e259eac325a707dc78dc63"> 7173</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_1_FEC_BLOCKS_UNCORRECTABLE_1_ADDR   0x2021U </span><span class="comment">// Number of uncorrectable blocks. Bits 15:... </span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af31eeb425a101031ebde1d23742898d5"> 7174</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_1_FEC_BLOCKS_UNCORRECTABLE_1_MASK   0xFFU</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a699f1e6df91e3cc0b66557b2438a5ef7"> 7175</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_1_FEC_BLOCKS_UNCORRECTABLE_1_POS    0U</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span> </div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c4f164c49c1c407afae46fbe8adc90c"> 7177</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_2_ADDR      0x2022U</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac221498ec05706ab234bd7b48d18946"> 7178</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"> 7179</span> </div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9dc52b6620572b16a69a2721e3697a6"> 7180</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_2_FEC_BLOCKS_UNCORRECTABLE_2_ADDR   0x2022U </span><span class="comment">// Number of uncorrectable blocks. Bits 23:... </span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44e6c71cd19e1a33b4f198497dce8139"> 7181</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_2_FEC_BLOCKS_UNCORRECTABLE_2_MASK   0xFFU</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9faa9c750d73366e58d9309422e2766"> 7182</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_2_FEC_BLOCKS_UNCORRECTABLE_2_POS    0U</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"> 7183</span> </div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acfdef00518fcaae7a41117ffc1eafc0f"> 7184</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_3_ADDR      0x2023U</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bd510ca9eb0e82a5b8b7b7a908fc8cb"> 7185</a></span><span class="preprocessor">#define FEC_BLOCKS_UNCORRECTABLE_3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span> </div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5956f268af857878bc2ae8aa9a801d12"> 7187</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_3_FEC_BLOCKS_UNCORRECTABLE_3_ADDR   0x2023U </span><span class="comment">// Number of uncorrectable blocks. Bits 31:... </span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b0ba657934873c6c100e482879ab187"> 7188</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_3_FEC_BLOCKS_UNCORRECTABLE_3_MASK   0xFFU</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa66451dd1ad3dd7c735b9b9ddce7542c"> 7189</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_3_FEC_BLOCKS_UNCORRECTABLE_3_POS    0U</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"> 7190</span> </div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a525aeecc98bcfb4cbd5efd7e3ba0d4a1"> 7191</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_0_ADDR        0x2024U</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65105d46184325e76e027e9bc1e16be3"> 7192</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span> </div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef0425807b38ffd7dae2e6744d35365e"> 7194</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_0_FEC_BITS_CORRECTED_0_ADDR   0x2024U </span><span class="comment">// Number of bit errors corrected. Bits 7:0... </span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afed347640fcf8afa08c4edff0bf1fc6a"> 7195</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_0_FEC_BITS_CORRECTED_0_MASK   0xFFU</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1364019ef64b8e0a26c9f9813bf4c0d"> 7196</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_0_FEC_BITS_CORRECTED_0_POS    0U</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span> </div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa94f8b8debb64340de8dd6a1beb9cca8"> 7198</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_1_ADDR        0x2025U</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a387422e52d470ea8d4f551e2075d6180"> 7199</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_1_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"> 7200</span> </div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac9ffea50c7d75ac9682d0ff728eabe30"> 7201</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_1_FEC_BITS_CORRECTED_1_ADDR   0x2025U </span><span class="comment">// Number of bit errors corrected. Bits 15:... </span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a8627ebc019a126529936fd3b5be1bb"> 7202</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_1_FEC_BITS_CORRECTED_1_MASK   0xFFU</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae37e15a566121caf16cab810a669a9a8"> 7203</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_1_FEC_BITS_CORRECTED_1_POS    0U</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span> </div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4537ae90cfe76e4815e42a89b6515b23"> 7205</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_2_ADDR        0x2026U</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a449bc7c1583e39d894e1c62f4b57bce9"> 7206</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"> 7207</span> </div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4b028fadcd2e5791fe77679a4564ed6"> 7208</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_2_FEC_BITS_CORRECTED_2_ADDR   0x2026U </span><span class="comment">// Number of bit errors corrected. Bits 23:... </span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7fdda35850e57ff06928db72b75c3495"> 7209</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_2_FEC_BITS_CORRECTED_2_MASK   0xFFU</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a110ccadbfd5e38776000822f57f70bf8"> 7210</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_2_FEC_BITS_CORRECTED_2_POS    0U</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"> 7211</span> </div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a852212e9767bb0b296830b5cc3b39d60"> 7212</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_3_ADDR        0x2027U</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10a3197b69d05b76bc6a5bf609f5de16"> 7213</a></span><span class="preprocessor">#define FEC_BITS_CORRECTED_3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"> 7214</span> </div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5c2591fa989274afc5491b895eeabdd"> 7215</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_3_FEC_BITS_CORRECTED_3_ADDR   0x2027U </span><span class="comment">// Number of bit errors corrected. Bits 31:... </span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae06582514862ad2e427297dbf9b1a449"> 7216</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_3_FEC_BITS_CORRECTED_3_MASK   0xFFU</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afab028d94c56062b66ac3984a72888bc"> 7217</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_3_FEC_BITS_CORRECTED_3_POS    0U</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"> 7218</span> </div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a837bb259afbf5e05e379d811010ec4e3"> 7219</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_0_ADDR      0x2028U</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ca76337ccf49dd897262fb372a5083d"> 7220</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span> </div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab67616c76613655e27de3721f5f3008d"> 7222</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_0_FEC_BLOCKS_PROCESSED_0_ADDR   0x2028U </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7bcfb339a4c19b6b9d4ace45405b9afb"> 7223</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_0_FEC_BLOCKS_PROCESSED_0_MASK   0xFFU</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a17df1b6769a2b339f68b219613685b52"> 7224</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_0_FEC_BLOCKS_PROCESSED_0_POS    0U</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span> </div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13705c3fbf8b7ed9894dfc8083b51d69"> 7226</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_1_ADDR      0x2029U</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa88fc8f40a44c6d3ee926dda34c1d0c0"> 7227</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span> </div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae53f5bc3ebf4fa09a358bb155507d351"> 7229</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_1_FEC_BLOCKS_PROCESSED_1_ADDR   0x2029U </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa9bd5daecd247d5f6630185e36722f93"> 7230</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_1_FEC_BLOCKS_PROCESSED_1_MASK   0xFFU</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c3716aec44a6e5953b471b117cc59dc"> 7231</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_1_FEC_BLOCKS_PROCESSED_1_POS    0U</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span> </div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5ed55cfccaf620dc13754f09da4ec76"> 7233</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_2_ADDR      0x202AU</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af31b4baa19d8dbd224f19a1850ecfba4"> 7234</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span> </div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef1ddbb4f2c6aa958e6bc18171baf553"> 7236</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_2_FEC_BLOCKS_PROCESSED_2_ADDR   0x202AU </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac69dbcd5fa8a2240848e5bd832e9a50a"> 7237</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_2_FEC_BLOCKS_PROCESSED_2_MASK   0xFFU</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab855c3a4ed824f42570593cd2501adf8"> 7238</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_2_FEC_BLOCKS_PROCESSED_2_POS    0U</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span> </div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5df3ab38f9843b962826ea45820e54c6"> 7240</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_3_ADDR      0x202BU</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13df85e4b0f4ba2157371e815288482b"> 7241</a></span><span class="preprocessor">#define FEC_BLOCKS_PROCESSED_3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"> 7242</span> </div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a82c750df9a036ade0e2851985cdf2ac9"> 7243</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_3_FEC_BLOCKS_PROCESSED_3_ADDR   0x202BU </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfc325ecf74b7b7a0a569b913b19834e"> 7244</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_3_FEC_BLOCKS_PROCESSED_3_MASK   0xFFU</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aab82f5e69591ddecd00dae00e2415a4c"> 7245</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_3_FEC_BLOCKS_PROCESSED_3_POS    0U</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span> </div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a690786d220a1eed4769e8519d14c2e0f"> 7247</a></span><span class="preprocessor">#define FEC_B_CLEAR_STATS_ADDR       0x2100U</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16847b12b5eabb4587811e074988d330"> 7248</a></span><span class="preprocessor">#define FEC_B_CLEAR_STATS_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"> 7249</span> </div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97ba26a8d76653433978120dc51315c9"> 7250</a></span><span class="preprocessor">#define CLEAR_ALL_STATS_B_FEC_B_CLEAR_STATS_ADDR     0x2100U </span><span class="comment">// Clear all FEC stats and counters  </span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a452bc9836b802e086b67ad8ddc7c2e6e"> 7251</a></span><span class="preprocessor">#define CLEAR_ALL_STATS_B_FEC_B_CLEAR_STATS_MASK     0x01U</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74b8aaf6a94cabe3a72fc3740e2a96f8"> 7252</a></span><span class="preprocessor">#define CLEAR_ALL_STATS_B_FEC_B_CLEAR_STATS_POS      0U</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span> </div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a877b223d73fb85eb8bbb17110b7cd908"> 7254</a></span><span class="preprocessor">#define CLEAR_BLOCKS_PROCESSED_B_FEC_B_CLEAR_STATS_ADDR      0x2100U </span><span class="comment">// Clear counter for number of FEC blocks p... </span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87163b9254b9a3699f4fb22ffa3dd13c"> 7255</a></span><span class="preprocessor">#define CLEAR_BLOCKS_PROCESSED_B_FEC_B_CLEAR_STATS_MASK      0x02U</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87083f78b0fd3f4ec414746e1b75a2e5"> 7256</a></span><span class="preprocessor">#define CLEAR_BLOCKS_PROCESSED_B_FEC_B_CLEAR_STATS_POS       1U</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span> </div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af52547a50c5e41c6dfe9e5b60bdce644"> 7258</a></span><span class="preprocessor">#define CLEAR_BLOCKS_UNCORRECTABLE_B_FEC_B_CLEAR_STATS_ADDR      0x2100U </span><span class="comment">// Clear counter for number of uncorrectabl... </span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c0939c0739677460a5ff3e69f8f92bc"> 7259</a></span><span class="preprocessor">#define CLEAR_BLOCKS_UNCORRECTABLE_B_FEC_B_CLEAR_STATS_MASK      0x04U</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21db70c2515f554438d6cf8656fe2e3f"> 7260</a></span><span class="preprocessor">#define CLEAR_BLOCKS_UNCORRECTABLE_B_FEC_B_CLEAR_STATS_POS       2U</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"> 7261</span> </div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a70d390d6d4404436901dea88f8b1bd2c"> 7262</a></span><span class="preprocessor">#define CLEAR_BITS_CORRECTED_B_FEC_B_CLEAR_STATS_ADDR    0x2100U </span><span class="comment">// Clear counter for number of bits correct... </span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a148aa3fdcca1166db548b28efd830698"> 7263</a></span><span class="preprocessor">#define CLEAR_BITS_CORRECTED_B_FEC_B_CLEAR_STATS_MASK    0x08U</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a172052b3fc189b30535b3e08f3f07815"> 7264</a></span><span class="preprocessor">#define CLEAR_BITS_CORRECTED_B_FEC_B_CLEAR_STATS_POS     3U</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span> </div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5f8e3a6253f0fe6213ad5d114bcfdc4"> 7266</a></span><span class="preprocessor">#define FEC_B_STATS_CONTROL_ADDR         0x2101U</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95469d69ff874c862d1d67fca0150a58"> 7267</a></span><span class="preprocessor">#define FEC_B_STATS_CONTROL_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"> 7268</span> </div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0e325312114491ea6444f729f336e64"> 7269</a></span><span class="preprocessor">#define STATS_ENABLE_B_FEC_B_STATS_CONTROL_ADDR      0x2101U </span><span class="comment">// Enable FEC stats collection for Link B  </span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2227fd599ce8c83d06703c3babb59f30"> 7270</a></span><span class="preprocessor">#define STATS_ENABLE_B_FEC_B_STATS_CONTROL_MASK      0x01U</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c3ed29152fc3e2488d9f2167cdadc73"> 7271</a></span><span class="preprocessor">#define STATS_ENABLE_B_FEC_B_STATS_CONTROL_POS       0U</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"> 7272</span> </div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb8431ee5f026479b09d62a9319cbcfa"> 7273</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_0_ADDR         0x2108U</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae672194f6a0494302788dcfdc2cce05d"> 7274</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span> </div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54285041858b10a963645650dfdcc1f6"> 7276</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_0_B_FEC_B_CORRECTED_THRESHOLD_0_ADDR    0x2108U </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d56aabe3cb10faacba0975282875fbd"> 7277</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_0_B_FEC_B_CORRECTED_THRESHOLD_0_MASK    0xFFU</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add053891555c1c36bd9a1d96e3b90b19"> 7278</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_0_B_FEC_B_CORRECTED_THRESHOLD_0_POS     0U</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span> </div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7279075d3b7b648e9b5edc2536d0dddd"> 7280</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_1_ADDR         0x2109U</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a212de6c43493ba5f3da60b5faf4a5a1f"> 7281</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span> </div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92e90c92c4eb5d11aa0fdd055e450d0f"> 7283</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_1_B_FEC_B_CORRECTED_THRESHOLD_1_ADDR    0x2109U </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8beae64aa1b8c2ae7f13b32bfbc83a5"> 7284</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_1_B_FEC_B_CORRECTED_THRESHOLD_1_MASK    0xFFU</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a775fcfbd5aad96ad2e929911079d41d6"> 7285</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_1_B_FEC_B_CORRECTED_THRESHOLD_1_POS     0U</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span> </div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a121e2f6ad6b8433858036f97f4012663"> 7287</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_2_ADDR         0x210AU</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a720b0b3cf2707d1293511179a4e0a3d9"> 7288</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"> 7289</span> </div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a0bdfdda9d4a61c0be19a67bbbf3f34"> 7290</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_2_B_FEC_B_CORRECTED_THRESHOLD_2_ADDR    0x210AU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0fe3843dd53f4f2fd3d633b67b4e6e8"> 7291</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_2_B_FEC_B_CORRECTED_THRESHOLD_2_MASK    0xFFU</span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a408fcc9fa2b9147c96b0d2199b77a612"> 7292</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_2_B_FEC_B_CORRECTED_THRESHOLD_2_POS     0U</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"> 7293</span> </div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44d0cb76ffb6da182a82e64047fa1755"> 7294</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_3_ADDR         0x210BU</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa51531f0fbf40c8f822a7d99f2d39345"> 7295</a></span><span class="preprocessor">#define FEC_B_CORRECTED_THRESHOLD_3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span> </div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b13b3218a83af4fd684a9f0a2e5b1f5"> 7297</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_3_B_FEC_B_CORRECTED_THRESHOLD_3_ADDR    0x210BU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3e9383504e6cf8c5737abbd5d7435df"> 7298</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_3_B_FEC_B_CORRECTED_THRESHOLD_3_MASK    0xFFU</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a431f81146535abcb4e75fc161beb1ae3"> 7299</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_THRESHOLD_3_B_FEC_B_CORRECTED_THRESHOLD_3_POS     0U</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span> </div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03af95eb6be8960856096b12cf29509f"> 7301</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_0_ADDR         0x210CU</span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a318f890aa51e0f687d30441ee0b2fbad"> 7302</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"> 7303</span> </div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6c5489e9f1511c6e8261ebf734c03bed"> 7304</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_0_B_FEC_B_ERROR_THRESHOLD_0_ADDR     0x210CU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8715c843da7918f5938f67fe9bb4a6b2"> 7305</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_0_B_FEC_B_ERROR_THRESHOLD_0_MASK     0xFFU</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c7e1086e423ca88e7722072215986e9"> 7306</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_0_B_FEC_B_ERROR_THRESHOLD_0_POS      0U</span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span> </div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5967e155fd6f701033700542fa951980"> 7308</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_1_ADDR         0x210DU</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a571f097c0823d6127c93ffcb048fbaa5"> 7309</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span> </div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f8bda8a26e6c9b13aaf22e5534c8eee"> 7311</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_1_B_FEC_B_ERROR_THRESHOLD_1_ADDR     0x210DU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7c9396037311ccb5d36e27fc09578ed"> 7312</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_1_B_FEC_B_ERROR_THRESHOLD_1_MASK     0xFFU</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a9023daf9cca3d8ccd91769e35d871f"> 7313</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_1_B_FEC_B_ERROR_THRESHOLD_1_POS      0U</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span> </div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab83a260f15f37e6ce5f78bc2203275e9"> 7315</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_2_ADDR         0x210EU</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9198de78a4f0d42eec7362d586aedcb3"> 7316</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"> 7317</span> </div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93d5d7e12f29fe2e62b4592b25858ccf"> 7318</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_2_B_FEC_B_ERROR_THRESHOLD_2_ADDR     0x210EU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2319c66cdbcd5089728ee45708e69c35"> 7319</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_2_B_FEC_B_ERROR_THRESHOLD_2_MASK     0xFFU</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a118226736ac8cde8a7e1d5bfa88be5e0"> 7320</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_2_B_FEC_B_ERROR_THRESHOLD_2_POS      0U</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"> 7321</span> </div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc848583ea928503b9d7fcfe6e1dad70"> 7322</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_3_ADDR         0x210FU</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8b0ad18df474464c45bc27351c73c77e"> 7323</a></span><span class="preprocessor">#define FEC_B_ERROR_THRESHOLD_3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"> 7324</span> </div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe39138791724d353a4e530baa9b719e"> 7325</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_3_B_FEC_B_ERROR_THRESHOLD_3_ADDR     0x210FU </span><span class="comment">// Threshold (decimal value) for number of ... </span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae60483df8f464cc0db7d42a34d84de8e"> 7326</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_3_B_FEC_B_ERROR_THRESHOLD_3_MASK     0xFFU</span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a586e701d71ba1d14a5f87e33ba6368cf"> 7327</a></span><span class="preprocessor">#define UNCORRECTED_ERROR_THRESHOLD_3_B_FEC_B_ERROR_THRESHOLD_3_POS      0U</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span> </div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b68324c631108f02c522cb907364fef"> 7329</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_0_ADDR        0x2120U</span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f487a0f3af735ee3118be933afd0bcb"> 7330</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"> 7331</span> </div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adba4de8b31decefd09aff8311ebcb0b0"> 7332</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_0_B_FEC_B_BLOCKS_UNCORRECTABLE_0_ADDR   0x2120U </span><span class="comment">// Number of uncorrectable blocks. Bits 7:0... </span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55d0e5a3be7447300c7836815f57873e"> 7333</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_0_B_FEC_B_BLOCKS_UNCORRECTABLE_0_MASK   0xFFU</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68e53dd30f129f7a49f6e65323d28289"> 7334</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_0_B_FEC_B_BLOCKS_UNCORRECTABLE_0_POS    0U</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"> 7335</span> </div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac88c052b9e20420082b914960e568c72"> 7336</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_1_ADDR        0x2121U</span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6175a1b53d85c231fb28391756db32a2"> 7337</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_1_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span> </div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa003a52da7f34f56af3850505d19561c"> 7339</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_1_B_FEC_B_BLOCKS_UNCORRECTABLE_1_ADDR   0x2121U </span><span class="comment">// Number of uncorrectable blocks. Bits 15:... </span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b8a4504b0ebcf1d346c2215e0daa849"> 7340</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_1_B_FEC_B_BLOCKS_UNCORRECTABLE_1_MASK   0xFFU</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2170f3e01964d07467dde727a5162d93"> 7341</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_1_B_FEC_B_BLOCKS_UNCORRECTABLE_1_POS    0U</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"> 7342</span> </div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc666e9e30d79225600c83a68177830e"> 7343</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_2_ADDR        0x2122U</span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a963e1ec55614b167b046b621ba0cbaa6"> 7344</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"> 7345</span> </div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed0bce9b3f7011ff034ac3af92eb34fd"> 7346</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_2_B_FEC_B_BLOCKS_UNCORRECTABLE_2_ADDR   0x2122U </span><span class="comment">// Number of uncorrectable blocks. Bits 23:... </span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ff027a6d91bbc16ef253d654a23ece2"> 7347</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_2_B_FEC_B_BLOCKS_UNCORRECTABLE_2_MASK   0xFFU</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89ea3419eacc535fe3b3aaded0522d5d"> 7348</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_2_B_FEC_B_BLOCKS_UNCORRECTABLE_2_POS    0U</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"> 7349</span> </div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afbe6d3b247386873554a90eb6fde6ac1"> 7350</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_3_ADDR        0x2123U</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35ba836c0831745a3ee179281374bc7c"> 7351</a></span><span class="preprocessor">#define FEC_B_BLOCKS_UNCORRECTABLE_3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"> 7352</span> </div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0856b7efc5d43071ebcbbe2315beead9"> 7353</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_3_B_FEC_B_BLOCKS_UNCORRECTABLE_3_ADDR   0x2123U </span><span class="comment">// Number of uncorrectable blocks. Bits 31:... </span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a598e9d14a60c7b11933401e959983f60"> 7354</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_3_B_FEC_B_BLOCKS_UNCORRECTABLE_3_MASK   0xFFU</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e1eaa8d3ea04b625dc3ebb6f957933d"> 7355</a></span><span class="preprocessor">#define UNCORRECTABLE_BLOCKS_3_B_FEC_B_BLOCKS_UNCORRECTABLE_3_POS    0U</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span> </div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b652a8ee2b7ab3e3e33c19179d80c06"> 7357</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_0_ADDR      0x2124U</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e028bc2585b40e2d1f5c852b5d1f64e"> 7358</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"> 7359</span> </div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afb50c725d07827c603155d118288b9a6"> 7360</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_0_B_FEC_B_BITS_CORRECTED_0_ADDR   0x2124U </span><span class="comment">// Number of bit errors corrected. Bits 7:0... </span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8902d230a6c98e9eab504750a11d90a2"> 7361</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_0_B_FEC_B_BITS_CORRECTED_0_MASK   0xFFU</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acea643d9a3b58bb150b59c5cef486c12"> 7362</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_0_B_FEC_B_BITS_CORRECTED_0_POS    0U</span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span> </div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5e94e235630d85cf1eb9e6df6b95e13"> 7364</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_1_ADDR      0x2125U</span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5f8e576bf66b5d243d92ffc3e5a0b86"> 7365</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span> </div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4fac609510b24953deb49186870278e7"> 7367</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_1_B_FEC_B_BITS_CORRECTED_1_ADDR   0x2125U </span><span class="comment">// Number of bit errors corrected. Bits 15:... </span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab19de63461153eab303460f7acfae6b9"> 7368</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_1_B_FEC_B_BITS_CORRECTED_1_MASK   0xFFU</span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a549014d44a83eb0603383fb871e1b4ae"> 7369</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_1_B_FEC_B_BITS_CORRECTED_1_POS    0U</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"> 7370</span> </div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaae2a508c5f62047fab8dbf0e32340ba"> 7371</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_2_ADDR      0x2126U</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec8cea980b3b495442a1f3b0a246facf"> 7372</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span> </div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac90069236c5dd3b5006ef065d6ed1dba"> 7374</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_2_B_FEC_B_BITS_CORRECTED_2_ADDR   0x2126U </span><span class="comment">// Number of bit errors corrected. Bits 23:... </span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab642b87aee27b0f97284c052f1cc50c5"> 7375</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_2_B_FEC_B_BITS_CORRECTED_2_MASK   0xFFU</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc6fc1c1de334e965835e65c25e888ee"> 7376</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_2_B_FEC_B_BITS_CORRECTED_2_POS    0U</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span> </div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa37a1a17875580b23f4f977ca294cdab"> 7378</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_3_ADDR      0x2127U</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac08932899bd5c0fd5c8cea0fb4bdc26"> 7379</a></span><span class="preprocessor">#define FEC_B_BITS_CORRECTED_3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span> </div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae068763b849fc33b53da2f1861e44029"> 7381</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_3_B_FEC_B_BITS_CORRECTED_3_ADDR   0x2127U </span><span class="comment">// Number of bit errors corrected. Bits 31:... </span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d8434c435eaa15592be32767e6e0329"> 7382</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_3_B_FEC_B_BITS_CORRECTED_3_MASK   0xFFU</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32ae1ef224cf8ceb6cab24116c09b818"> 7383</a></span><span class="preprocessor">#define BIT_ERRS_CORRECTED_3_B_FEC_B_BITS_CORRECTED_3_POS    0U</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span> </div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae025102c539894ad8f77f1b345901d3a"> 7385</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_0_ADDR        0x2128U</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab810526de23c62e085df2b84f95049c0"> 7386</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_0_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span> </div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3090038671bffa8abfc8f43bd1d8268d"> 7388</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_0_B_FEC_B_BLOCKS_PROCESSED_0_ADDR   0x2128U </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65c76ad2bf604269cba568845009484c"> 7389</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_0_B_FEC_B_BLOCKS_PROCESSED_0_MASK   0xFFU</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a181ca957c891d626593a30dc47729dc3"> 7390</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_0_B_FEC_B_BLOCKS_PROCESSED_0_POS    0U</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span> </div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a4765be54d56a7c9d66144b0a1bfc92"> 7392</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_1_ADDR        0x2129U</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1d93ee3679f41f06568fc8502f719bb"> 7393</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_1_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"> 7394</span> </div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a45cf4078ab0eca6903209689f5f5a053"> 7395</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_1_B_FEC_B_BLOCKS_PROCESSED_1_ADDR   0x2129U </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb16d977fdd537a0c73b915b05590eec"> 7396</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_1_B_FEC_B_BLOCKS_PROCESSED_1_MASK   0xFFU</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8a75fa9e9195e155512047236f716f67"> 7397</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_1_B_FEC_B_BLOCKS_PROCESSED_1_POS    0U</span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span> </div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a530552244ea1caafd9e77fc75484558f"> 7399</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_2_ADDR        0x212AU</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeaf49aa0728c8e9a5def29127ecc11cd"> 7400</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span> </div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b24cf0d1783139344b53a4dbc2e53be"> 7402</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_2_B_FEC_B_BLOCKS_PROCESSED_2_ADDR   0x212AU </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0111ea93a5c6d2a823242e97b6ed9cce"> 7403</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_2_B_FEC_B_BLOCKS_PROCESSED_2_MASK   0xFFU</span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc8fce0eaabfc9a45823190aafee3f3f"> 7404</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_2_B_FEC_B_BLOCKS_PROCESSED_2_POS    0U</span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span> </div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a87c6718ad4a63564226cc1841ca8ff40"> 7406</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_3_ADDR        0x212BU</span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65bc2822efbce08ff71796103f22c53c"> 7407</a></span><span class="preprocessor">#define FEC_B_BLOCKS_PROCESSED_3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span> </div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98e7b73e1952a8c367e72d63625fae03"> 7409</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_3_B_FEC_B_BLOCKS_PROCESSED_3_ADDR   0x212BU </span><span class="comment">// Number of 120-bit blocks processed. Bits... </span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acaf524fb2a5edad6345460df8908fd0d"> 7410</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_3_B_FEC_B_BLOCKS_PROCESSED_3_MASK   0xFFU</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05756918da78a9bea1085883ba94bb24"> 7411</a></span><span class="preprocessor">#define BLOCKS_PROCESSED_3_B_FEC_B_BLOCKS_PROCESSED_3_POS    0U</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span> </div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6eb31302a15878a6c7853bddecb8f0a6"> 7413</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC0_ADDR       0x3000U</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad3cffe428759aa6e33cd194d022e5935"> 7414</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC0_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span> </div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a618b36094d363459fa8d508d6847daa7"> 7416</a></span><span class="preprocessor">#define RESET_CRC_FUNC_SAFE_REGCRC0_ADDR     0x3000U </span><span class="comment">// Reset CRC value to 16&#39;FFFF.  </span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe3bc265c28b70b02bdcbdab623f2270"> 7417</a></span><span class="preprocessor">#define RESET_CRC_FUNC_SAFE_REGCRC0_MASK     0x01U</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd27b2b723a35fc78fe103bb520b99ea"> 7418</a></span><span class="preprocessor">#define RESET_CRC_FUNC_SAFE_REGCRC0_POS      0U</span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"> 7419</span> </div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6071b6825c70f788bfbf681c474fd1a2"> 7420</a></span><span class="preprocessor">#define CHECK_CRC_FUNC_SAFE_REGCRC0_ADDR     0x3000U </span><span class="comment">// Upon calculation of CRC, compare with pr... </span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a66b599c7389ce259278e0852d7e19999"> 7421</a></span><span class="preprocessor">#define CHECK_CRC_FUNC_SAFE_REGCRC0_MASK     0x02U</span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2f7b35acfce2168d9efb2c3a335bd62"> 7422</a></span><span class="preprocessor">#define CHECK_CRC_FUNC_SAFE_REGCRC0_POS      1U</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span> </div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f7f83bd7eaadf257f177b36117f5221"> 7424</a></span><span class="preprocessor">#define PERIODIC_COMPUTE_FUNC_SAFE_REGCRC0_ADDR      0x3000U </span><span class="comment">// Perform CRC check on a periodic basis, b... </span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a507614ed07de5ec227a9795b791cf659"> 7425</a></span><span class="preprocessor">#define PERIODIC_COMPUTE_FUNC_SAFE_REGCRC0_MASK      0x04U</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4ef7668908ea58b9a6ffb73a1fb22d8e"> 7426</a></span><span class="preprocessor">#define PERIODIC_COMPUTE_FUNC_SAFE_REGCRC0_POS       2U</span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span> </div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d8d6c3c3bcee6e56e66a71ac6ca6d84"> 7428</a></span><span class="preprocessor">#define I2C_WR_COMPUTE_FUNC_SAFE_REGCRC0_ADDR    0x3000U </span><span class="comment">// Execute CRC computation after every I2C ... </span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a418c9028cc593b2963ce1157afdbf5bd"> 7429</a></span><span class="preprocessor">#define I2C_WR_COMPUTE_FUNC_SAFE_REGCRC0_MASK    0x08U</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4037955eb252c1214c093c9ada56cf15"> 7430</a></span><span class="preprocessor">#define I2C_WR_COMPUTE_FUNC_SAFE_REGCRC0_POS     3U</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span> </div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a128ebcd8aa0358489ed3374f6addc80a"> 7432</a></span><span class="preprocessor">#define GEN_ROLLING_CRC_FUNC_SAFE_REGCRC0_ADDR   0x3000U </span><span class="comment">// Calculate CRC using additional 2-bit cou... </span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c4fed6c6a524d6541b29649369500b2"> 7433</a></span><span class="preprocessor">#define GEN_ROLLING_CRC_FUNC_SAFE_REGCRC0_MASK   0x10U</span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a809b48053658f4209815ebd5e29e4186"> 7434</a></span><span class="preprocessor">#define GEN_ROLLING_CRC_FUNC_SAFE_REGCRC0_POS    4U</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"> 7435</span> </div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ca642e5471a8ac01fd6f5f578ba7298"> 7436</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC1_ADDR       0x3001U</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84cce16db7f143318a911519cb5f3c07"> 7437</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC1_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span> </div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1c01ef50a1bfe1ad8ac5916e930504a"> 7439</a></span><span class="preprocessor">#define CRC_PERIOD_FUNC_SAFE_REGCRC1_ADDR    0x3001U </span><span class="comment">// Period for CRC recomputation.  </span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a691390f393608191f5710ea9094b6002"> 7440</a></span><span class="preprocessor">#define CRC_PERIOD_FUNC_SAFE_REGCRC1_MASK    0xFFU</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0b981cbd040d84dbe2149ae1fcd5012"> 7441</a></span><span class="preprocessor">#define CRC_PERIOD_FUNC_SAFE_REGCRC1_POS     0U</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span> </div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af06ef6772d4d2aa42a3f8cc75a89a386"> 7443</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC2_ADDR       0x3002U</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51b34d1f22da4fee98a5f451dafa535f"> 7444</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span> </div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a9c67b8cdc3ebf59e55fc4d5acc36a9"> 7446</a></span><span class="preprocessor">#define REGCRC_LSB_FUNC_SAFE_REGCRC2_ADDR    0x3002U </span><span class="comment">// CRC result LSB  </span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65221df44d9e0c6074fb173b0a953b09"> 7447</a></span><span class="preprocessor">#define REGCRC_LSB_FUNC_SAFE_REGCRC2_MASK    0xFFU</span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adaa82f9043b34ec9e2626db4f6d00350"> 7448</a></span><span class="preprocessor">#define REGCRC_LSB_FUNC_SAFE_REGCRC2_POS     0U</span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span> </div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac51846fa3b633bcb5b33d0fdb1e49e27"> 7450</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC3_ADDR       0x3003U</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadd04b72876cf748a7fed5b778db9ae2"> 7451</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span> </div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc3b2c3fb10bd61c9a428cd59a1dde10"> 7453</a></span><span class="preprocessor">#define REGCRC_MSB_FUNC_SAFE_REGCRC3_ADDR    0x3003U </span><span class="comment">// CRC result MSB  </span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a582b91bbd1967f0efc9376248823296c"> 7454</a></span><span class="preprocessor">#define REGCRC_MSB_FUNC_SAFE_REGCRC3_MASK    0xFFU</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4dd09749f37172fda43256dc36e85aba"> 7455</a></span><span class="preprocessor">#define REGCRC_MSB_FUNC_SAFE_REGCRC3_POS     0U</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span> </div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f06e7dd1a465aedd37479da60dd8f29"> 7457</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC0_ADDR         0x3008U</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3cbc240a9936aef70b1c3143da84cff9"> 7458</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"> 7459</span> </div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a360dfe030ba347cab9791801aead7dd6"> 7460</a></span><span class="preprocessor">#define RESET_MSGCNTR_FUNC_SAFE_I2C_UART_CRC0_ADDR   0x3008U </span><span class="comment">// Reset Message Counter Value to 0  </span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21b3c007ac80fe0cc6a8e8eaf3a22792"> 7461</a></span><span class="preprocessor">#define RESET_MSGCNTR_FUNC_SAFE_I2C_UART_CRC0_MASK   0x01U</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f4b7c8460605efd1770d75dcc12001c"> 7462</a></span><span class="preprocessor">#define RESET_MSGCNTR_FUNC_SAFE_I2C_UART_CRC0_POS    0U</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span> </div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a05cd226aba0386ec354fc1e8d12d7cbe"> 7464</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC1_ADDR         0x3009U</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af343e619e8ddcfabc2e314782e409651"> 7465</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC1_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"> 7466</span> </div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d5af9f14ccdf4bdf7c67f4bfe6c80c8"> 7467</a></span><span class="preprocessor">#define RESET_CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_ADDR   0x3009U </span><span class="comment">// Reset CRC Error Count to 0  </span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1308c7cc18868ebf877265e998f9780"> 7468</a></span><span class="preprocessor">#define RESET_CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_MASK   0x01U</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adcb166693b8613deb52d60f60cd2431f"> 7469</a></span><span class="preprocessor">#define RESET_CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_POS    0U</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span> </div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1f52ce47e782902bc5fc7c4b549da315"> 7471</a></span><span class="preprocessor">#define RESET_MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_ADDR   0x3009U </span><span class="comment">// Reset Message Counter Error Count to 0  </span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a83fe1ffac1663f2d06f9d92ecf1a5dba"> 7472</a></span><span class="preprocessor">#define RESET_MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_MASK   0x02U</span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e2d16b68e7065545860fcb8e2981542"> 7473</a></span><span class="preprocessor">#define RESET_MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC1_POS    1U</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"> 7474</span> </div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a883cb07649f777969600561b15502960"> 7475</a></span><span class="preprocessor">#define CRC_ERR_THR_FUNC_SAFE_I2C_UART_CRC1_ADDR     0x3009U </span><span class="comment">// I2C/UART CRC error reporting threshold  </span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8dfd2db7938b72a20e11d426832fa511"> 7476</a></span><span class="preprocessor">#define CRC_ERR_THR_FUNC_SAFE_I2C_UART_CRC1_MASK     0x1CU</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a213dfaa42601860998f40b0ac76ac003"> 7477</a></span><span class="preprocessor">#define CRC_ERR_THR_FUNC_SAFE_I2C_UART_CRC1_POS      2U</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span> </div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12c6e76ba668f96ae44da84e3be92559"> 7479</a></span><span class="preprocessor">#define MSGCNTR_ERR_THR_FUNC_SAFE_I2C_UART_CRC1_ADDR     0x3009U </span><span class="comment">// I2C/UART CRC error reporting threshold  </span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0af92820affa13a2952554d6d5685d28"> 7480</a></span><span class="preprocessor">#define MSGCNTR_ERR_THR_FUNC_SAFE_I2C_UART_CRC1_MASK     0xE0U</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fcdd3a793006507528dc040744a3ba9"> 7481</a></span><span class="preprocessor">#define MSGCNTR_ERR_THR_FUNC_SAFE_I2C_UART_CRC1_POS      5U</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span> </div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2818e01b463f580cd0e81602e8a21307"> 7483</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC2_ADDR         0x300AU</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7bcc1671084b323ec17db287864c0e9"> 7484</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC2_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"> 7485</span> </div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae55b10ded34232de8cbc1dc25fd715a3"> 7486</a></span><span class="preprocessor">#define CRC_VAL_FUNC_SAFE_I2C_UART_CRC2_ADDR     0x300AU </span><span class="comment">// Calculated CRC value for the last write ... </span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac3d4460c953e3be4a7f62ad31864666"> 7487</a></span><span class="preprocessor">#define CRC_VAL_FUNC_SAFE_I2C_UART_CRC2_MASK     0xFFU</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab27cb038876347e0f6311fc4a1197719"> 7488</a></span><span class="preprocessor">#define CRC_VAL_FUNC_SAFE_I2C_UART_CRC2_POS      0U</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"> 7489</span> </div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a1ffe83ce3502ffce67afdb44fa2b40"> 7490</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC3_ADDR         0x300BU</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1dc0847adffcf8ff82d5aa5d5109101c"> 7491</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span> </div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97ccd75c85782ff4246f05b1dc4e3e8c"> 7493</a></span><span class="preprocessor">#define MSGCNTR_LSB_FUNC_SAFE_I2C_UART_CRC3_ADDR     0x300BU </span><span class="comment">// Bits 7:0 of current Message Counter valu... </span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0fa84af9a3677b2d49e4caf048d1b109"> 7494</a></span><span class="preprocessor">#define MSGCNTR_LSB_FUNC_SAFE_I2C_UART_CRC3_MASK     0xFFU</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a54526e918d32819b3477fa6c3154eb3b"> 7495</a></span><span class="preprocessor">#define MSGCNTR_LSB_FUNC_SAFE_I2C_UART_CRC3_POS      0U</span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span> </div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad014b7ff2e84c5dc6ce60c499c1f38fb"> 7497</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC4_ADDR         0x300CU</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90f2f238f96d04bd94da1031a3fd7b9e"> 7498</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC4_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"> 7499</span> </div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92a8d3d4035dfa0e1a92dfd3755b0d7d"> 7500</a></span><span class="preprocessor">#define MSGCNTR_MSB_FUNC_SAFE_I2C_UART_CRC4_ADDR     0x300CU </span><span class="comment">// Bits 7:0 of current Message Counter valu... </span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f133c97760aa6c0a2549760467508fc"> 7501</a></span><span class="preprocessor">#define MSGCNTR_MSB_FUNC_SAFE_I2C_UART_CRC4_MASK     0xFFU</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af368a7371e205fb0c3adb76e07d5d754"> 7502</a></span><span class="preprocessor">#define MSGCNTR_MSB_FUNC_SAFE_I2C_UART_CRC4_POS      0U</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span> </div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6587573240ba6ede96a4235e31089bf7"> 7504</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC5_ADDR         0x300DU</span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a729a45273366021cb98cd90336390544"> 7505</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC5_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"> 7506</span> </div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac959e1e36fed889114ace205e7a06fd6"> 7507</a></span><span class="preprocessor">#define CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC5_ADDR     0x300DU </span><span class="comment">// Number of CRC errors observed  </span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e847c433edfae4767e1598dadf1130c"> 7508</a></span><span class="preprocessor">#define CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC5_MASK     0xFFU</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab4be70912a7107f39647c745baa4a4c3"> 7509</a></span><span class="preprocessor">#define CRC_ERR_CNT_FUNC_SAFE_I2C_UART_CRC5_POS      0U</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"> 7510</span> </div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa89434bd47cec16947017e463b9085b"> 7511</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC6_ADDR         0x300EU</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6dc0c69aa5f01031e25c89aac5ed7502"> 7512</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC6_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span> </div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe1f70c00fe18eabf759c068f1ac4994"> 7514</a></span><span class="preprocessor">#define MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC6_ADDR     0x300EU </span><span class="comment">// Number of Message Counter errors observe... </span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac4dca6ec2e7ffff9e17956459da6a020"> 7515</a></span><span class="preprocessor">#define MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC6_MASK     0xFFU</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4628a485a079b71bdaa6da4cd99d56a"> 7516</a></span><span class="preprocessor">#define MSGCNTR_ERR_CNT_FUNC_SAFE_I2C_UART_CRC6_POS      0U</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"> 7517</span> </div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b56c08fdf29b647a89f2dfd427ae278"> 7518</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC7_ADDR         0x300FU</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51cbeaf317318e56b3b7f52b6355d055"> 7519</a></span><span class="preprocessor">#define FUNC_SAFE_I2C_UART_CRC7_DEFAULT      0x06U</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span> </div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af3b61532e8db4c386cafb52ad630295f"> 7521</a></span><span class="preprocessor">#define CC_CRC_MSGCNTR_OVR_FUNC_SAFE_I2C_UART_CRC7_ADDR      0x300FU </span><span class="comment">// Enable I2C/UART CRC or Message Counter o... </span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade0fa74cf1a4e7b5ee1eb5856c07546e"> 7522</a></span><span class="preprocessor">#define CC_CRC_MSGCNTR_OVR_FUNC_SAFE_I2C_UART_CRC7_MASK      0x01U</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2f37bdbd77ef6abb1f773a3cb102410"> 7523</a></span><span class="preprocessor">#define CC_CRC_MSGCNTR_OVR_FUNC_SAFE_I2C_UART_CRC7_POS       0U</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"> 7524</span> </div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96dfc181bc391a3cce040b185ae9c4b4"> 7525</a></span><span class="preprocessor">#define CC_CRC_EN_FUNC_SAFE_I2C_UART_CRC7_ADDR   0x300FU </span><span class="comment">// Enable I2C/UART CRC override when set to... </span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5c3db6019b8d50a94824caaa64c5bc7"> 7526</a></span><span class="preprocessor">#define CC_CRC_EN_FUNC_SAFE_I2C_UART_CRC7_MASK   0x02U</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81092c0f111598bcd791d9d601c93cd7"> 7527</a></span><span class="preprocessor">#define CC_CRC_EN_FUNC_SAFE_I2C_UART_CRC7_POS    1U</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span> </div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98c19c4df711a7c2354d129ea4deccf9"> 7529</a></span><span class="preprocessor">#define CC_MSGCNTR_EN_FUNC_SAFE_I2C_UART_CRC7_ADDR   0x300FU </span><span class="comment">// Enable I2C/UART Message Counter override... </span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada033df789ad334438364cc7ceccb9bc"> 7530</a></span><span class="preprocessor">#define CC_MSGCNTR_EN_FUNC_SAFE_I2C_UART_CRC7_MASK   0x04U</span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d45d516ac327f57cf963f7514f42552"> 7531</a></span><span class="preprocessor">#define CC_MSGCNTR_EN_FUNC_SAFE_I2C_UART_CRC7_POS    2U</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"> 7532</span> </div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4f440b4d4210455e7597b1d25388f0a"> 7533</a></span><span class="preprocessor">#define MSGCNTR_PORT_SEL_FUNC_SAFE_I2C_UART_CRC7_ADDR    0x300FU </span><span class="comment">// Selects the current message/CRC counter  </span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf355cc22e5d389ac98b64165d61b2ab"> 7534</a></span><span class="preprocessor">#define MSGCNTR_PORT_SEL_FUNC_SAFE_I2C_UART_CRC7_MASK    0x18U</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d3998c789c0756441b9659d7cb83207"> 7535</a></span><span class="preprocessor">#define MSGCNTR_PORT_SEL_FUNC_SAFE_I2C_UART_CRC7_POS     3U</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span> </div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65fd05790b4acf678b2decb620c9bb8c"> 7537</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR0_ADDR      0x3010U</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d2984e8c78d6cc95dde286666dad40e"> 7538</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR0_DEFAULT   0xE2U</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span> </div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36ca2ecb596dee61900d3945d38f9f3e"> 7540</a></span><span class="preprocessor">#define REG_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_ADDR      0x3010U </span><span class="comment">// Enable reporting register CRC at ERRB pi... </span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4873448a74a4846bb5555e557529b577"> 7541</a></span><span class="preprocessor">#define REG_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_MASK      0x01U</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d3d279b43a33b17068185703c34b399"> 7542</a></span><span class="preprocessor">#define REG_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_POS       0U</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span> </div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5ca0c87ba8309e384af806128bc0071"> 7544</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_ADDR    0x3010U </span><span class="comment">// Enable reporting eFuse CRC at ERRB pin  </span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c7abdec9217241472fcc1de4b1d6c05"> 7545</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_MASK    0x02U</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ada03cbde9ea5f6cc434b41eae77fbb"> 7546</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_POS     1U</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span> </div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a409204bebbf5b23f6944e0fb233bc663"> 7548</a></span><span class="preprocessor">#define MEM_ECC_ERR1_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x3010U </span><span class="comment">// Enable reporting of memory ECC 1-bit cor... </span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d1f33eeef822a4f3573659f22f973c6"> 7549</a></span><span class="preprocessor">#define MEM_ECC_ERR1_OEN_FUNC_SAFE_FS_INTR0_MASK     0x10U</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1a5845cb6a955cb38a6b65e6db1f091"> 7550</a></span><span class="preprocessor">#define MEM_ECC_ERR1_OEN_FUNC_SAFE_FS_INTR0_POS      4U</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span> </div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4c3db6397e7014c1b4443fa556300d63"> 7552</a></span><span class="preprocessor">#define MEM_ECC_ERR2_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x3010U </span><span class="comment">// Enable reporting of memory ECC 2-bit unc... </span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5f6777e5ecf643d56da42c411bc41ca4"> 7553</a></span><span class="preprocessor">#define MEM_ECC_ERR2_OEN_FUNC_SAFE_FS_INTR0_MASK     0x20U</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8557e2a54f21819d27a4f4f36c95f743"> 7554</a></span><span class="preprocessor">#define MEM_ECC_ERR2_OEN_FUNC_SAFE_FS_INTR0_POS      5U</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"> 7555</span> </div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a83ac760367b64efd9ad1ccbab0f7cf88"> 7556</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x3010U </span><span class="comment">// Enable reporting of I2C/UART CRC errors ... </span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaddf1495adea62828ecbfed495751f20"> 7557</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_MASK     0x40U</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16c3269aa3f98b8e52cd107d5f3f678d"> 7558</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_OEN_FUNC_SAFE_FS_INTR0_POS      6U</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span> </div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf1468bdfd9d0fa38911cc861e3a49ca"> 7560</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_OEN_FUNC_SAFE_FS_INTR0_ADDR     0x3010U </span><span class="comment">// Enable reporting of I2C/UART Message Cou... </span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7e41bcf827671fbaf7d38ddb908bdeb"> 7561</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_OEN_FUNC_SAFE_FS_INTR0_MASK     0x80U</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a98663668e7e3cfc2dc3a072239cc8964"> 7562</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_OEN_FUNC_SAFE_FS_INTR0_POS      7U</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span> </div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d53538fd3b8f466451cd633f2eb5f7a"> 7564</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR1_ADDR      0x3011U</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a030af57f651f50413be6480eeaf78d51"> 7565</a></span><span class="preprocessor">#define FUNC_SAFE_FS_INTR1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"> 7566</span> </div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f46c82e213fa45444abc330b2e50aa3"> 7567</a></span><span class="preprocessor">#define REG_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_ADDR     0x3011U </span><span class="comment">// An error occurred on the register CRC ca... </span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd2003fff72705a6d9817cfc2bd96975"> 7568</a></span><span class="preprocessor">#define REG_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_MASK     0x01U</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b25376b404c0ad633e602b57e49d89e"> 7569</a></span><span class="preprocessor">#define REG_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_POS      0U</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"> 7570</span> </div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af5d538a8c4cd1e77fbbd474e66e664f8"> 7571</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_ADDR   0x3011U </span><span class="comment">// An error occurred on the eFuse CRC calcu... </span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7f00c76c700a1eec0ee4da8f7f29713"> 7572</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_MASK   0x02U</span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e390efe35be4cfad093a45d26d77fe4"> 7573</a></span><span class="preprocessor">#define EFUSE_CRC_ERR_FLAG_FUNC_SAFE_FS_INTR1_POS    1U</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"> 7574</span> </div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1741c1e5726ac75f46d4d44c4c2fd23b"> 7575</a></span><span class="preprocessor">#define MEM_ECC_ERR1_INT_FUNC_SAFE_FS_INTR1_ADDR     0x3011U </span><span class="comment">// Decoding error flag for 1-bit correctabl... </span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e5e1a470f3b1deb64ac18afddf5561e"> 7576</a></span><span class="preprocessor">#define MEM_ECC_ERR1_INT_FUNC_SAFE_FS_INTR1_MASK     0x10U</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a03b634491bd924e1cb62ec1416bcac9e"> 7577</a></span><span class="preprocessor">#define MEM_ECC_ERR1_INT_FUNC_SAFE_FS_INTR1_POS      4U</span></div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span> </div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6b11fed6b43b7dd750846d62aa2ece8b"> 7579</a></span><span class="preprocessor">#define MEM_ECC_ERR2_INT_FUNC_SAFE_FS_INTR1_ADDR     0x3011U </span><span class="comment">// Decoding error flag for 2-bit uncorrecta... </span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c487b7ad6374ced3ae68314ffbc81ec"> 7580</a></span><span class="preprocessor">#define MEM_ECC_ERR2_INT_FUNC_SAFE_FS_INTR1_MASK     0x20U</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac191eb5b4fa16c6ad8062d2a53c0c03e"> 7581</a></span><span class="preprocessor">#define MEM_ECC_ERR2_INT_FUNC_SAFE_FS_INTR1_POS      5U</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"> 7582</span> </div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d3b877e7ab71d88c2cb27e3abe04e31"> 7583</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_INT_FUNC_SAFE_FS_INTR1_ADDR     0x3011U </span><span class="comment">// I2C/UART CRC error, asserted when CRC_ER... </span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca147b5bbb6e10f76dcad45976eb6a09"> 7584</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_INT_FUNC_SAFE_FS_INTR1_MASK     0x40U</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af39b21256d9fc8028eeed3f44ef58b2f"> 7585</a></span><span class="preprocessor">#define I2C_UART_CRC_ERR_INT_FUNC_SAFE_FS_INTR1_POS      6U</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span> </div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aedce81161d35c613912e5aaaa4533d2c"> 7587</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_INT_FUNC_SAFE_FS_INTR1_ADDR     0x3011U </span><span class="comment">// I2C/UART Message Counter error, asserted... </span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4adc95b14ba9975b613341fad62bc57"> 7588</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_INT_FUNC_SAFE_FS_INTR1_MASK     0x80U</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1eb0ba07af635638449e939515c5b523"> 7589</a></span><span class="preprocessor">#define I2C_UART_MSGCNTR_ERR_INT_FUNC_SAFE_FS_INTR1_POS      7U</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"> 7590</span> </div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af19827f9978e6160fd166e22b171f667"> 7591</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC0_ADDR      0x3016U</span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18eea9e5b792797369b5991d3ec56dca"> 7592</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span> </div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa8af53b191a6b674c8713360c52a8215"> 7594</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC0_ADDR   0x3016U </span><span class="comment">// Reset memory ECC 1-bit error count to 0  </span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8304e02501f1aacf813446a06d4d3a0c"> 7595</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC0_MASK   0x01U</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85880f5997de1d0a98f59c5090061839"> 7596</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC0_POS    0U</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span> </div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2a27bff8b56470a503c8bf27c003cfc"> 7598</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC0_ADDR   0x3016U </span><span class="comment">// Reset memory ECC 2-bit error count to 0  </span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5647ed0e330d07e0aea09ab0c3ac5eab"> 7599</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC0_MASK   0x02U</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4db689c4409604a70cd5ee45f82fc37c"> 7600</a></span><span class="preprocessor">#define RESET_MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC0_POS    1U</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"> 7601</span> </div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b1d0241a82fd4965d87060a8127a1da"> 7602</a></span><span class="preprocessor">#define MEM_ECC_ERR1_THR_FUNC_SAFE_MEM_ECC0_ADDR     0x3016U </span><span class="comment">// Decoding and error reporting threshold  </span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9233be3c303848623712a3a3ed174204"> 7603</a></span><span class="preprocessor">#define MEM_ECC_ERR1_THR_FUNC_SAFE_MEM_ECC0_MASK     0x1CU</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa327d29bf80e5d273567fbc2ba3f2f34"> 7604</a></span><span class="preprocessor">#define MEM_ECC_ERR1_THR_FUNC_SAFE_MEM_ECC0_POS      2U</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span> </div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a088726ebbb488bc9a202727f1ee6ea7e"> 7606</a></span><span class="preprocessor">#define MEM_ECC_ERR2_THR_FUNC_SAFE_MEM_ECC0_ADDR     0x3016U </span><span class="comment">// Decoding and error reporting threshold.  </span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31311d4fb495ab1a9acc4ef91338871c"> 7607</a></span><span class="preprocessor">#define MEM_ECC_ERR2_THR_FUNC_SAFE_MEM_ECC0_MASK     0xE0U</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64f4a7f11d6b8213ec0ba75379b108b8"> 7608</a></span><span class="preprocessor">#define MEM_ECC_ERR2_THR_FUNC_SAFE_MEM_ECC0_POS      5U</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span> </div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0ee75cf6bea4cd0412c24d09aba05a2b"> 7610</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC1_ADDR      0x3017U</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab46f5332304947b0e71967d2d8cf6b90"> 7611</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC1_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span> </div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3560637aff7ced86431e19169bcb2859"> 7613</a></span><span class="preprocessor">#define MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC1_ADDR     0x3017U </span><span class="comment">// Number of 1-bit correctable memory ECC e... </span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9be8745cbbc6df8f94998dde6a58cb97"> 7614</a></span><span class="preprocessor">#define MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC1_MASK     0xFFU</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af51419b2da53f64213c32f5d1c74560d"> 7615</a></span><span class="preprocessor">#define MEM_ECC_ERR1_CNT_FUNC_SAFE_MEM_ECC1_POS      0U</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"> 7616</span> </div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13e0102a1d6658e362f6394318a5a8e0"> 7617</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC2_ADDR      0x3018U</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a17a7d448adb22185134ecbfdd4808888"> 7618</a></span><span class="preprocessor">#define FUNC_SAFE_MEM_ECC2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span> </div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5627a32bc3d0ea05abaf0b912b8502f9"> 7620</a></span><span class="preprocessor">#define MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC2_ADDR     0x3018U </span><span class="comment">// Number of 2-bit uncorrectable memory ECC... </span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a89cd437e5f7b1d16dd0f11446270cc"> 7621</a></span><span class="preprocessor">#define MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC2_MASK     0xFFU</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f89c1a0843128580eaff305c9aeb9cf"> 7622</a></span><span class="preprocessor">#define MEM_ECC_ERR2_CNT_FUNC_SAFE_MEM_ECC2_POS      0U</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span> </div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12f6d81832f4a8d5f49b4c0c73010631"> 7624</a></span><span class="preprocessor">#define FUNC_SAFE_REG_POST0_ADDR         0x3020U</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d655549d0f278b90e078b8dbe9252e4"> 7625</a></span><span class="preprocessor">#define FUNC_SAFE_REG_POST0_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span> </div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a91b75eb8835df8a3333c67b76f86b373"> 7627</a></span><span class="preprocessor">#define POST_RUN_LBIST_FUNC_SAFE_REG_POST0_ADDR      0x3020U </span><span class="comment">// Indicates if this device is enabled to r... </span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab350b640004a55fc08a381ac042f1d83"> 7628</a></span><span class="preprocessor">#define POST_RUN_LBIST_FUNC_SAFE_REG_POST0_MASK      0x01U</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0137917e4e22ecaa126a2cee22412fd"> 7629</a></span><span class="preprocessor">#define POST_RUN_LBIST_FUNC_SAFE_REG_POST0_POS       0U</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"> 7630</span> </div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97342b58e94128dccefc7198911e0cda"> 7631</a></span><span class="preprocessor">#define POST_RUN_MBIST_FUNC_SAFE_REG_POST0_ADDR      0x3020U </span><span class="comment">// Indicates if this device is enabled to r... </span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd26f8dfe65547a21bd92098b7c9c9fa"> 7632</a></span><span class="preprocessor">#define POST_RUN_MBIST_FUNC_SAFE_REG_POST0_MASK      0x02U</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac738732190c2800f30bbe3e179e0c4a2"> 7633</a></span><span class="preprocessor">#define POST_RUN_MBIST_FUNC_SAFE_REG_POST0_POS       1U</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"> 7634</span> </div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a67608c7c48425ae67bd0470159ed7b40"> 7635</a></span><span class="preprocessor">#define POST_LBIST_PASSED_FUNC_SAFE_REG_POST0_ADDR   0x3020U </span><span class="comment">// LBIST passed during POST. Valid when POS... </span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e74deed587aa39811f9ac424d75d31f"> 7636</a></span><span class="preprocessor">#define POST_LBIST_PASSED_FUNC_SAFE_REG_POST0_MASK   0x20U</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2e32a1067a902cc62b6aa463d10eb3f"> 7637</a></span><span class="preprocessor">#define POST_LBIST_PASSED_FUNC_SAFE_REG_POST0_POS    5U</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span> </div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abfc9b7fe9044f70cea9634339b56586d"> 7639</a></span><span class="preprocessor">#define POST_MBIST_PASSED_FUNC_SAFE_REG_POST0_ADDR   0x3020U </span><span class="comment">// MBIST passed during POST. Valid when POS... </span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc219498fed28432b8a35afdf9bb86eb"> 7640</a></span><span class="preprocessor">#define POST_MBIST_PASSED_FUNC_SAFE_REG_POST0_MASK   0x40U</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65ec72481af6de24a97e756fafe0fd6a"> 7641</a></span><span class="preprocessor">#define POST_MBIST_PASSED_FUNC_SAFE_REG_POST0_POS    6U</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span> </div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8b856e4e129178856b9dd56b7bf9d0a"> 7643</a></span><span class="preprocessor">#define POST_DONE_FUNC_SAFE_REG_POST0_ADDR   0x3020U </span><span class="comment">// Power-on-self-test (POST) (LBIST and/or ... </span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf0da900685406d6224e3ecd4fe60197"> 7644</a></span><span class="preprocessor">#define POST_DONE_FUNC_SAFE_REG_POST0_MASK   0x80U</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5c4e9aec985a18a3e9e7133ca68ead2"> 7645</a></span><span class="preprocessor">#define POST_DONE_FUNC_SAFE_REG_POST0_POS    7U</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"> 7646</span> </div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa3f846e0e919a8af0557bf77bc482b8"> 7647</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC8_ADDR       0x3030U</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a02b64905429abd8eb087bf15dc346117"> 7648</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC8_DEFAULT    0xFFU</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span> </div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9c6904ad57464bf089e465e1176b98d"> 7650</a></span><span class="preprocessor">#define SKIP0_LSB_FUNC_SAFE_REGCRC8_ADDR     0x3030U </span><span class="comment">// Address 0 to skip (LSB).  </span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae650e858bc1d978c183cb20152a09375"> 7651</a></span><span class="preprocessor">#define SKIP0_LSB_FUNC_SAFE_REGCRC8_MASK     0xFFU</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2bff5af66ef398adf085f3326bb85b56"> 7652</a></span><span class="preprocessor">#define SKIP0_LSB_FUNC_SAFE_REGCRC8_POS      0U</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"> 7653</span> </div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68aa5eaf1ea04e0be3d39db1b549a53b"> 7654</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC9_ADDR       0x3031U</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca26971c30d911e608a346077f8f03a0"> 7655</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC9_DEFAULT    0xFFU</span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span> </div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0247d92155836564767528a392c89b49"> 7657</a></span><span class="preprocessor">#define SKIP0_MSB_FUNC_SAFE_REGCRC9_ADDR     0x3031U </span><span class="comment">// Address 0 to skip (MSB).  </span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0379cbca27b1fd0fbd67fb77d62bc5a0"> 7658</a></span><span class="preprocessor">#define SKIP0_MSB_FUNC_SAFE_REGCRC9_MASK     0xFFU</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a843910325eb6ccc61dee1a5195db1cd6"> 7659</a></span><span class="preprocessor">#define SKIP0_MSB_FUNC_SAFE_REGCRC9_POS      0U</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span> </div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#affb460ceef83bbce133a53411afd9b91"> 7661</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC10_ADDR      0x3032U</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8df6d0d03c5830d964eb33a2e0342db2"> 7662</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC10_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span> </div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad536fc8bf79019480c87cec7b487ec7f"> 7664</a></span><span class="preprocessor">#define SKIP1_LSB_FUNC_SAFE_REGCRC10_ADDR    0x3032U </span><span class="comment">// Address 1 to skip (LSB).  </span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52b0f7d0cad88b866d250c5ffddc6493"> 7665</a></span><span class="preprocessor">#define SKIP1_LSB_FUNC_SAFE_REGCRC10_MASK    0xFFU</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11d771ee7f5e50cfe34d8c0399ac474b"> 7666</a></span><span class="preprocessor">#define SKIP1_LSB_FUNC_SAFE_REGCRC10_POS     0U</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"> 7667</span> </div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ef741540f5f8de060b51aeb16c1bf09"> 7668</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC11_ADDR      0x3033U</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19aa176a7e7976ae7f6143ebd7b0e919"> 7669</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC11_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span> </div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3763e84ff5fd307ea0799fd75a3a0654"> 7671</a></span><span class="preprocessor">#define SKIP1_MSB_FUNC_SAFE_REGCRC11_ADDR    0x3033U </span><span class="comment">// Address 1 to skip (MSB).  </span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7c465f8d4a183a950bafebcd9aa31b6"> 7672</a></span><span class="preprocessor">#define SKIP1_MSB_FUNC_SAFE_REGCRC11_MASK    0xFFU</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3dc97ad1e0aac77e60a61de9dfbd55e"> 7673</a></span><span class="preprocessor">#define SKIP1_MSB_FUNC_SAFE_REGCRC11_POS     0U</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span> </div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10edc9daa60584d03bcd603f152e9a03"> 7675</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC12_ADDR      0x3034U</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a022fca199d9ccdbd6e4a31e087584579"> 7676</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC12_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"> 7677</span> </div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36f7a2525d63f1a901bb4b06f4947473"> 7678</a></span><span class="preprocessor">#define SKIP2_LSB_FUNC_SAFE_REGCRC12_ADDR    0x3034U </span><span class="comment">// Address 2 to skip (LSB).  </span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af12d9e72c8fb9e383ae85f06336af12b"> 7679</a></span><span class="preprocessor">#define SKIP2_LSB_FUNC_SAFE_REGCRC12_MASK    0xFFU</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a264bb563988cee9da1a6358534cc71e3"> 7680</a></span><span class="preprocessor">#define SKIP2_LSB_FUNC_SAFE_REGCRC12_POS     0U</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span> </div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac96d4427979206972bc6455a242fd12d"> 7682</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC13_ADDR      0x3035U</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbdf57568d1a1c665fcb2fece4bf78ab"> 7683</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC13_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span> </div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32896711887384a1427544789260b049"> 7685</a></span><span class="preprocessor">#define SKIP2_MSB_FUNC_SAFE_REGCRC13_ADDR    0x3035U </span><span class="comment">// Address 2 to skip (MSB).  </span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b669bc73f8adddb53fe6e9a9a9a3e97"> 7686</a></span><span class="preprocessor">#define SKIP2_MSB_FUNC_SAFE_REGCRC13_MASK    0xFFU</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae656c17bf16f96082f0d8fc3acae6d37"> 7687</a></span><span class="preprocessor">#define SKIP2_MSB_FUNC_SAFE_REGCRC13_POS     0U</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"> 7688</span> </div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e5e9566e677c6906133aa0eb3865fc5"> 7689</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC14_ADDR      0x3036U</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac6c5014ce7ca517b09e980127e1cb723"> 7690</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC14_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span> </div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae59a6898b56542994f67920c279d1655"> 7692</a></span><span class="preprocessor">#define SKIP3_LSB_FUNC_SAFE_REGCRC14_ADDR    0x3036U </span><span class="comment">// Address 3 to skip (LSB).  </span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a68ca4c02b6e672847062b941ebb8017c"> 7693</a></span><span class="preprocessor">#define SKIP3_LSB_FUNC_SAFE_REGCRC14_MASK    0xFFU</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaba6f9717d791df0728a39c275b5a024"> 7694</a></span><span class="preprocessor">#define SKIP3_LSB_FUNC_SAFE_REGCRC14_POS     0U</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span> </div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a83c5a3988ee8065592c89a5460b78f10"> 7696</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC15_ADDR      0x3037U</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e06979582676d5fb9914b237f04ab2c"> 7697</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC15_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span> </div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8432b6d5acfeea4d776ee3f7c1f03ae1"> 7699</a></span><span class="preprocessor">#define SKIP3_MSB_FUNC_SAFE_REGCRC15_ADDR    0x3037U </span><span class="comment">// Address 3 to skip (MSB).  </span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d46243b50e691df91d9e56233522e21"> 7700</a></span><span class="preprocessor">#define SKIP3_MSB_FUNC_SAFE_REGCRC15_MASK    0xFFU</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3266df11f53151b687addd72936a23b"> 7701</a></span><span class="preprocessor">#define SKIP3_MSB_FUNC_SAFE_REGCRC15_POS     0U</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"> 7702</span> </div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a2eb4540f120b1b415a22c60607d2b3"> 7703</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC16_ADDR      0x3038U</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09a28426ce8ace1b03829a782ea39bd9"> 7704</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC16_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span> </div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2813a38ee355ce62f163604bb622fba9"> 7706</a></span><span class="preprocessor">#define SKIP4_LSB_FUNC_SAFE_REGCRC16_ADDR    0x3038U </span><span class="comment">// Address 4 to skip (LSB).  </span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a777e0eda69382b38046bfd1f9bb03aa6"> 7707</a></span><span class="preprocessor">#define SKIP4_LSB_FUNC_SAFE_REGCRC16_MASK    0xFFU</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3b9af1dba9bdef1433b69b1b18b4303"> 7708</a></span><span class="preprocessor">#define SKIP4_LSB_FUNC_SAFE_REGCRC16_POS     0U</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span> </div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd8a57d0208a971168e78344725db7dc"> 7710</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC17_ADDR      0x3039U</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a611cdcd98149f964dbb8b91a9cd98eb0"> 7711</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC17_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"> 7712</span> </div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26b5e2e07ab0f1069f0099b852c3bb26"> 7713</a></span><span class="preprocessor">#define SKIP4_MSB_FUNC_SAFE_REGCRC17_ADDR    0x3039U </span><span class="comment">// Address 4 to skip (MSB).  </span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad9b5cff8234966e1a07650f183115e77"> 7714</a></span><span class="preprocessor">#define SKIP4_MSB_FUNC_SAFE_REGCRC17_MASK    0xFFU</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4419b3caa1ebc7e90c1e3639bbabdb3"> 7715</a></span><span class="preprocessor">#define SKIP4_MSB_FUNC_SAFE_REGCRC17_POS     0U</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"> 7716</span> </div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf641da19f6a7674ade2d4a4a35ab246"> 7717</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC18_ADDR      0x303AU</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fc7c4a74e2b1424fa148d73cf5078cb"> 7718</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC18_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span> </div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace7701cdc35425a7c6c21d740977100d"> 7720</a></span><span class="preprocessor">#define SKIP5_LSB_FUNC_SAFE_REGCRC18_ADDR    0x303AU </span><span class="comment">// Address 5 to skip (LSB).  </span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f66f0d57ec4cdbba533f3d4f8949e21"> 7721</a></span><span class="preprocessor">#define SKIP5_LSB_FUNC_SAFE_REGCRC18_MASK    0xFFU</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04692f1f9ebbeb53f13ee27784a4bc7a"> 7722</a></span><span class="preprocessor">#define SKIP5_LSB_FUNC_SAFE_REGCRC18_POS     0U</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span> </div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71e3247856054f7c94cc52cade397e7d"> 7724</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC19_ADDR      0x303BU</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4177cdf5d778a08abd9b27190518baa6"> 7725</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC19_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"> 7726</span> </div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12ca1a7032c51871493bb4f63918a2d4"> 7727</a></span><span class="preprocessor">#define SKIP5_MSB_FUNC_SAFE_REGCRC19_ADDR    0x303BU </span><span class="comment">// Address 5 to skip (MSB).  </span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f0f9adea4ea6acac68d606b87ff4da6"> 7728</a></span><span class="preprocessor">#define SKIP5_MSB_FUNC_SAFE_REGCRC19_MASK    0xFFU</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5d747075d74ddea2a4eda775a998896"> 7729</a></span><span class="preprocessor">#define SKIP5_MSB_FUNC_SAFE_REGCRC19_POS     0U</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span> </div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f9d425b946013f5035ed36f29199645"> 7731</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC20_ADDR      0x303CU</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7321cd8c60e55af7cc91227298a0c2bb"> 7732</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC20_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span> </div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaccd99a0e5a87e75c45e2127e2bb54e1"> 7734</a></span><span class="preprocessor">#define SKIP6_LSB_FUNC_SAFE_REGCRC20_ADDR    0x303CU </span><span class="comment">// Address 6 to skip (LSB).  </span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a30a0ea70c1a4c2bb29b193d0614047de"> 7735</a></span><span class="preprocessor">#define SKIP6_LSB_FUNC_SAFE_REGCRC20_MASK    0xFFU</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65ae4bba900dd004c656846a70a3b654"> 7736</a></span><span class="preprocessor">#define SKIP6_LSB_FUNC_SAFE_REGCRC20_POS     0U</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"> 7737</span> </div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae25f958a62789157f1ff57bc0a4f582b"> 7738</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC21_ADDR      0x303DU</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16a36538afa46b2f8e56356175bd4b9a"> 7739</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC21_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span> </div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a423401699b43d98037ba6683569126ae"> 7741</a></span><span class="preprocessor">#define SKIP6_MSB_FUNC_SAFE_REGCRC21_ADDR    0x303DU </span><span class="comment">// Address 6 to skip (MSB).  </span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2873e0e848bd6bfd21bbc317ccc787ff"> 7742</a></span><span class="preprocessor">#define SKIP6_MSB_FUNC_SAFE_REGCRC21_MASK    0xFFU</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef858e9aa1644abf2b4899ae767412b0"> 7743</a></span><span class="preprocessor">#define SKIP6_MSB_FUNC_SAFE_REGCRC21_POS     0U</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span> </div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e68feeb4fc450e58dddac22e15be214"> 7745</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC22_ADDR      0x303EU</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff209b0f9a0c0a6e55134d2bd4121ea0"> 7746</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC22_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span> </div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac97ee207203cabba4088e6fdabcfbf17"> 7748</a></span><span class="preprocessor">#define SKIP7_LSB_FUNC_SAFE_REGCRC22_ADDR    0x303EU </span><span class="comment">// Address 7 to skip (LSB).  </span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa532f9a918db4b5ae833216091cb9fa2"> 7749</a></span><span class="preprocessor">#define SKIP7_LSB_FUNC_SAFE_REGCRC22_MASK    0xFFU</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa509c9d901fd284f6c2da52e90498129"> 7750</a></span><span class="preprocessor">#define SKIP7_LSB_FUNC_SAFE_REGCRC22_POS     0U</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span> </div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9f1b069cddff9c118a7bbe674d21c51"> 7752</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC23_ADDR      0x303FU</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e21439f4334522ae40d3a23270aff7c"> 7753</a></span><span class="preprocessor">#define FUNC_SAFE_REGCRC23_DEFAULT   0xFFU</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span> </div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5ffb33d25d88cdc02080a233629e0c9"> 7755</a></span><span class="preprocessor">#define SKIP7_MSB_FUNC_SAFE_REGCRC23_ADDR    0x303FU </span><span class="comment">// Address 7 to skip (MSB).  </span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a495158ecf8cf07fa52e45141ecd6a695"> 7756</a></span><span class="preprocessor">#define SKIP7_MSB_FUNC_SAFE_REGCRC23_MASK    0xFFU</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa248630df55a0f1fdf060bb0b16e08bf"> 7757</a></span><span class="preprocessor">#define SKIP7_MSB_FUNC_SAFE_REGCRC23_POS     0U</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span> </div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3da94b27dbae60e0c95de2d550975590"> 7759</a></span><span class="preprocessor">#define FUNC_SAFE_CC_RTTN_ERR_ADDR       0x304FU</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af247a2bed3d98cd47fd1b6fda4478570"> 7760</a></span><span class="preprocessor">#define FUNC_SAFE_CC_RTTN_ERR_DEFAULT    0x00U</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"> 7761</span> </div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32d19b14784beb59265b20926ab7b47b"> 7762</a></span><span class="preprocessor">#define INJECT_RTTN_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_ADDR   0x304FU </span><span class="comment">// Set this bit before going into sleep mod... </span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65305fde3da07292b875349452a7e1f3"> 7763</a></span><span class="preprocessor">#define INJECT_RTTN_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_MASK   0x01U</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad813aa94abc74468ccc761e18fff80f5"> 7764</a></span><span class="preprocessor">#define INJECT_RTTN_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_POS    0U</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span> </div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73ad78721f260496db2fc6f3e99e9964"> 7766</a></span><span class="preprocessor">#define INJECT_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_ADDR      0x304FU </span><span class="comment">// Set this bit before reading eFuse values... </span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada54511ead107ee7b2620e6af5f8ff7e"> 7767</a></span><span class="preprocessor">#define INJECT_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_MASK      0x02U</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3515d6403d498dbf52f51a2606b5946a"> 7768</a></span><span class="preprocessor">#define INJECT_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_POS       1U</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"> 7769</span> </div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab3e4d427ee376aa28b8f190d0e598eb7"> 7770</a></span><span class="preprocessor">#define RESET_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_ADDR   0x304FU </span><span class="comment">// Reset eFuse CRC error status to 0  </span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80cba55e2e6e12a7811c920655353eda"> 7771</a></span><span class="preprocessor">#define RESET_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_MASK   0x04U</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6bbf418bfb3f5ae1e45d12082e9c7e0c"> 7772</a></span><span class="preprocessor">#define RESET_EFUSE_CRC_ERR_FUNC_SAFE_CC_RTTN_ERR_POS    2U</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"> 7773</span> </div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3f76f40e1bb268eb3a07ccbea1845eb"> 7774</a></span><span class="preprocessor">#define TCTRL_EXT_CTRL9_ADDR         0x5009U</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a759296d19d56340dccfbe6f72cd2783e"> 7775</a></span><span class="preprocessor">#define TCTRL_EXT_CTRL9_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span> </div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5a8997f3a289f9beec9e66c3094dc25"> 7777</a></span><span class="preprocessor">#define LOCKED_B_TCTRL_EXT_CTRL9_ADDR    0x5009U </span><span class="comment">// GMSL link locked (bidirectional). For Li... </span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9595d704881d7fd820ce5329e638a6f3"> 7778</a></span><span class="preprocessor">#define LOCKED_B_TCTRL_EXT_CTRL9_MASK    0x08U</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e748b2e31ca04dd4165262d04fa3213"> 7779</a></span><span class="preprocessor">#define LOCKED_B_TCTRL_EXT_CTRL9_POS     3U</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span> </div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0816845f1c18737e98b745be080dd62"> 7781</a></span><span class="preprocessor">#define TCTRL_EXT_INTR10_ADDR        0x5010U</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b48b42c70beec52592a58d329370838"> 7782</a></span><span class="preprocessor">#define TCTRL_EXT_INTR10_DEFAULT     0x88U</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span> </div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8cce5c1428424837006f8e4b62c585ff"> 7784</a></span><span class="preprocessor">#define VDD_OV_OEN_TCTRL_EXT_INTR10_ADDR     0x5010U </span><span class="comment">// Enable VDD overvoltage status on ERRB  </span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01dc4e414430d623af247cbaefdd1099"> 7785</a></span><span class="preprocessor">#define VDD_OV_OEN_TCTRL_EXT_INTR10_MASK     0x01U</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8341f9ec54b0072916aab0bfb180dcc3"> 7786</a></span><span class="preprocessor">#define VDD_OV_OEN_TCTRL_EXT_INTR10_POS      0U</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"> 7787</span> </div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a519b33153c4d2271b842ff4d1723e7a9"> 7788</a></span><span class="preprocessor">#define PKT_CNT_OEN_B_TCTRL_EXT_INTR10_ADDR      0x5010U </span><span class="comment">// Enable reporting of Link B packet count ... </span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad331fb97c46a4927eaef470e488f484b"> 7789</a></span><span class="preprocessor">#define PKT_CNT_OEN_B_TCTRL_EXT_INTR10_MASK      0x02U</span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af20d8a4d81620fd70035536978f8ba8b"> 7790</a></span><span class="preprocessor">#define PKT_CNT_OEN_B_TCTRL_EXT_INTR10_POS       1U</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"> 7791</span> </div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ec4f54967f69a5fb56b34c8a1d1b4f6"> 7792</a></span><span class="preprocessor">#define RT_CNT_OEN_B_TCTRL_EXT_INTR10_ADDR   0x5010U </span><span class="comment">// Enable reporting of Link B combined ARQ ... </span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a61d37e4ecb846f529d05c5adcf2a88f9"> 7793</a></span><span class="preprocessor">#define RT_CNT_OEN_B_TCTRL_EXT_INTR10_MASK   0x04U</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad21ff67718517381b44d2843cc1c8166"> 7794</a></span><span class="preprocessor">#define RT_CNT_OEN_B_TCTRL_EXT_INTR10_POS    2U</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span> </div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac60cd8b4a8fc615071876cedbdc374b2"> 7796</a></span><span class="preprocessor">#define MAX_RT_OEN_B_TCTRL_EXT_INTR10_ADDR   0x5010U </span><span class="comment">// Enable reporting of Link B combined ARQ ... </span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2dd19685c2c3cc90f714a776738cfc08"> 7797</a></span><span class="preprocessor">#define MAX_RT_OEN_B_TCTRL_EXT_INTR10_MASK   0x08U</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adffcc644df00b451011ef09e5dec3f8b"> 7798</a></span><span class="preprocessor">#define MAX_RT_OEN_B_TCTRL_EXT_INTR10_POS    3U</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"> 7799</span> </div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f3d1e7f88e42d7ebafdd2b521a032f1"> 7800</a></span><span class="preprocessor">#define VDD18_OV_OEN_TCTRL_EXT_INTR10_ADDR   0x5010U </span><span class="comment">// Enable VDD18 overvoltage status on ERRB  </span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f5c23c9131787393d7acff760c84b43"> 7801</a></span><span class="preprocessor">#define VDD18_OV_OEN_TCTRL_EXT_INTR10_MASK   0x10U</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1d53510fa4414a3051a030f2166e715"> 7802</a></span><span class="preprocessor">#define VDD18_OV_OEN_TCTRL_EXT_INTR10_POS    4U</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span> </div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2de549d4582396565beee308e80addf"> 7804</a></span><span class="preprocessor">#define FEC_RX_ERR_OEN_B_TCTRL_EXT_INTR10_ADDR   0x5010U </span><span class="comment">// Enable reporting of Link B FEC receive e... </span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2cadcbd0b5926892df096e583950917"> 7805</a></span><span class="preprocessor">#define FEC_RX_ERR_OEN_B_TCTRL_EXT_INTR10_MASK   0x20U</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a55a3a629f55f566318a5c7fa23a1ee29"> 7806</a></span><span class="preprocessor">#define FEC_RX_ERR_OEN_B_TCTRL_EXT_INTR10_POS    5U</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span> </div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb34d9e996c85ef639d221fc9210cfee"> 7808</a></span><span class="preprocessor">#define IDLE_ERR_OEN_B_TCTRL_EXT_INTR10_ADDR     0x5010U </span><span class="comment">// Enable reporting of Link B idle-word err... </span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9f81a917e2f72380b4df1b31c6a1f02"> 7809</a></span><span class="preprocessor">#define IDLE_ERR_OEN_B_TCTRL_EXT_INTR10_MASK     0x40U</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a168cd5d37e1fa8e025bae1e14ecb82f9"> 7810</a></span><span class="preprocessor">#define IDLE_ERR_OEN_B_TCTRL_EXT_INTR10_POS      6U</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span> </div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac31326ce581f83cf2738ae2ccd01e882"> 7812</a></span><span class="preprocessor">#define RTTN_CRC_ERR_OEN_TCTRL_EXT_INTR10_ADDR   0x5010U </span><span class="comment">// Retention Memory Restore CRC Error Outpu... </span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aca8ce7986efa51058dd4e5c33b61fcdb"> 7813</a></span><span class="preprocessor">#define RTTN_CRC_ERR_OEN_TCTRL_EXT_INTR10_MASK   0x80U</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85c4b647ab815f8733889fc220c1148a"> 7814</a></span><span class="preprocessor">#define RTTN_CRC_ERR_OEN_TCTRL_EXT_INTR10_POS    7U</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"> 7815</span> </div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5600a75b913aa3ff24c79c6d2a62bd51"> 7816</a></span><span class="preprocessor">#define TCTRL_EXT_INTR11_ADDR        0x5011U</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29b7c996441f4691e0d6ee3acd426b34"> 7817</a></span><span class="preprocessor">#define TCTRL_EXT_INTR11_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"> 7818</span> </div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a906e9843a344cdff074496957c2a2ab0"> 7819</a></span><span class="preprocessor">#define VDD_OV_FLAG_TCTRL_EXT_INTR11_ADDR    0x5011U </span><span class="comment">// Sticky status value for VDD overvoltage ... </span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ac587f453e41cebcfa6dbc1e0296d1a"> 7820</a></span><span class="preprocessor">#define VDD_OV_FLAG_TCTRL_EXT_INTR11_MASK    0x01U</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22847047dd6fadbfc706a5810890185e"> 7821</a></span><span class="preprocessor">#define VDD_OV_FLAG_TCTRL_EXT_INTR11_POS     0U</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"> 7822</span> </div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a120c6f87a34cc0cac4d02bce5919245d"> 7823</a></span><span class="preprocessor">#define PKT_CNT_FLAG_B_TCTRL_EXT_INTR11_ADDR     0x5011U </span><span class="comment">// Packet Count Flag for Link B  </span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad010e7662c2b18581bb276ab8845cea7"> 7824</a></span><span class="preprocessor">#define PKT_CNT_FLAG_B_TCTRL_EXT_INTR11_MASK     0x02U</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afeab8a16baed80ba95eeec4c13065fae"> 7825</a></span><span class="preprocessor">#define PKT_CNT_FLAG_B_TCTRL_EXT_INTR11_POS      1U</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span> </div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b98ac559d8393eb1ceaf47d247955c7"> 7827</a></span><span class="preprocessor">#define RT_CNT_FLAG_B_TCTRL_EXT_INTR11_ADDR      0x5011U </span><span class="comment">// Combined ARQ retransmission event flag f... </span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a986c9645d613b2b6db187d97443404aa"> 7828</a></span><span class="preprocessor">#define RT_CNT_FLAG_B_TCTRL_EXT_INTR11_MASK      0x04U</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39ee30cdd380b5b548bcc8ce4af94a2f"> 7829</a></span><span class="preprocessor">#define RT_CNT_FLAG_B_TCTRL_EXT_INTR11_POS       2U</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span> </div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5e9a7c446488ab729c526b2c0ce4998"> 7831</a></span><span class="preprocessor">#define MAX_RT_FLAG_B_TCTRL_EXT_INTR11_ADDR      0x5011U </span><span class="comment">// Combined ARQ maximum retransmission limi... </span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b5e898dbd28e4ee1fb327f976462cb9"> 7832</a></span><span class="preprocessor">#define MAX_RT_FLAG_B_TCTRL_EXT_INTR11_MASK      0x08U</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a259955a955cb2450c9db40abd0118a66"> 7833</a></span><span class="preprocessor">#define MAX_RT_FLAG_B_TCTRL_EXT_INTR11_POS       3U</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"> 7834</span> </div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6b1beb9d520a3d7b90e768d049d289f"> 7835</a></span><span class="preprocessor">#define VDD18_OV_FLAG_TCTRL_EXT_INTR11_ADDR      0x5011U </span><span class="comment">// Sticky status value for VDD overvoltage  </span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a459bcd76de83a8598046ce4226f68a4b"> 7836</a></span><span class="preprocessor">#define VDD18_OV_FLAG_TCTRL_EXT_INTR11_MASK      0x10U</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a97034d4dc31d44b566d863c11b1b81a3"> 7837</a></span><span class="preprocessor">#define VDD18_OV_FLAG_TCTRL_EXT_INTR11_POS       4U</span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span> </div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5713bff2da1b16a3042fd0d8c5eab6d0"> 7839</a></span><span class="preprocessor">#define FEC_RX_ERR_FLAG_B_TCTRL_EXT_INTR11_ADDR      0x5011U </span><span class="comment">// FEC Receive Errors Flag for Link B  </span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d960a6dfbbba5d7c10536a8faa4c32e"> 7840</a></span><span class="preprocessor">#define FEC_RX_ERR_FLAG_B_TCTRL_EXT_INTR11_MASK      0x20U</span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8347d636c8d38d6b28353c024ce9383"> 7841</a></span><span class="preprocessor">#define FEC_RX_ERR_FLAG_B_TCTRL_EXT_INTR11_POS       5U</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span> </div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3dd7bd635a7d485fa903b97f2a5d5189"> 7843</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_B_TCTRL_EXT_INTR11_ADDR    0x5011U </span><span class="comment">// Idle-Word Error Flag for Link B  </span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab7d014db71427833e36fcb6d79fbf024"> 7844</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_B_TCTRL_EXT_INTR11_MASK    0x40U</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ba27ede163e46d964b1eb7323c4c0ae"> 7845</a></span><span class="preprocessor">#define IDLE_ERR_FLAG_B_TCTRL_EXT_INTR11_POS     6U</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span> </div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d9166b631fc36ab8bb8b1fbd66585ef"> 7847</a></span><span class="preprocessor">#define RTTN_CRC_INT_TCTRL_EXT_INTR11_ADDR   0x5011U </span><span class="comment">// Retention Memory Restore CRC Error Inter... </span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cff4ea004774593a0668dcdf588a62d"> 7848</a></span><span class="preprocessor">#define RTTN_CRC_INT_TCTRL_EXT_INTR11_MASK   0x80U</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd2c0244119a990c930b9944b56826b5"> 7849</a></span><span class="preprocessor">#define RTTN_CRC_INT_TCTRL_EXT_INTR11_POS    7U</span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"> 7850</span> </div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a0c6c526239da63a01edbf7d817091f"> 7851</a></span><span class="preprocessor">#define TCTRL_EXT_INTR13_ADDR        0x5012U</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a628f618a9492b2fbe25ccc6b89a7e081"> 7852</a></span><span class="preprocessor">#define TCTRL_EXT_INTR13_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"> 7853</span> </div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5d5d613764e4c7c2a41d9aa708bfaad"> 7854</a></span><span class="preprocessor">#define LOSS_OF_LOCK_OEN_TCTRL_EXT_INTR13_ADDR   0x5012U </span><span class="comment">// Enable reporting loss-of-lock detection ... </span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa05e9f5480c9ea8aa1a96d079ec7d5b1"> 7855</a></span><span class="preprocessor">#define LOSS_OF_LOCK_OEN_TCTRL_EXT_INTR13_MASK   0x01U</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adbaad6d72ca7db40b64be935eab5a6be"> 7856</a></span><span class="preprocessor">#define LOSS_OF_LOCK_OEN_TCTRL_EXT_INTR13_POS    0U</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span> </div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a029ecbba14e3dcdf9a0e2b9aa4d705e0"> 7858</a></span><span class="preprocessor">#define VIDEO_MEM_OVERFLOW_OEN_TCTRL_EXT_INTR13_ADDR     0x5012U </span><span class="comment">// Enable reporting of BACKTOP video memory... </span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7f21464067ae78a85fc57241d5f0668"> 7859</a></span><span class="preprocessor">#define VIDEO_MEM_OVERFLOW_OEN_TCTRL_EXT_INTR13_MASK     0x02U</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19b1620af3e6eddbc7eb2b383f9e5363"> 7860</a></span><span class="preprocessor">#define VIDEO_MEM_OVERFLOW_OEN_TCTRL_EXT_INTR13_POS      1U</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"> 7861</span> </div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b08e90ecbbf99769b00bdb6d9d54041"> 7862</a></span><span class="preprocessor">#define FEC_A_INACTIVE_OEN_TCTRL_EXT_INTR13_ADDR     0x5012U </span><span class="comment">// Enable reporting of link A FEC handshake... </span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3b9a1e382fd37c02e1d4d9eb0b8c8215"> 7863</a></span><span class="preprocessor">#define FEC_A_INACTIVE_OEN_TCTRL_EXT_INTR13_MASK     0x40U</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff5314e1f597c5a09cc92e2133231193"> 7864</a></span><span class="preprocessor">#define FEC_A_INACTIVE_OEN_TCTRL_EXT_INTR13_POS      6U</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"> 7865</span> </div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73576f135b3e95b62b0fe1011766cec8"> 7866</a></span><span class="preprocessor">#define FEC_B_INACTIVE_OEN_TCTRL_EXT_INTR13_ADDR     0x5012U </span><span class="comment">// Enable reporting of link B FEC handshake... </span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd01009129c7688400df0877cbe5c3b1"> 7867</a></span><span class="preprocessor">#define FEC_B_INACTIVE_OEN_TCTRL_EXT_INTR13_MASK     0x80U</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa28c1841248cbf6d705d2ce699bf20dd"> 7868</a></span><span class="preprocessor">#define FEC_B_INACTIVE_OEN_TCTRL_EXT_INTR13_POS      7U</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"> 7869</span> </div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab53911ffd698aa8d511aa13c9c41bec0"> 7870</a></span><span class="preprocessor">#define TCTRL_EXT_INTR14_ADDR        0x5013U</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad028db90b1cda87dbf714c8efce867d3"> 7871</a></span><span class="preprocessor">#define TCTRL_EXT_INTR14_DEFAULT     0x00U</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span> </div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95e7b4274b7ca354470c8f5654761f13"> 7873</a></span><span class="preprocessor">#define LOSS_OF_LOCK_FLAG_TCTRL_EXT_INTR14_ADDR      0x5013U </span><span class="comment">// Loss of lock detection flag (sticky)  </span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31a220b2a623ebe8a7d9b4e318c704af"> 7874</a></span><span class="preprocessor">#define LOSS_OF_LOCK_FLAG_TCTRL_EXT_INTR14_MASK      0x01U</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae256785e7c3f90c19c90b586d38c36f1"> 7875</a></span><span class="preprocessor">#define LOSS_OF_LOCK_FLAG_TCTRL_EXT_INTR14_POS       0U</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"> 7876</span> </div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5ec1914cced967c3e572509c41f5f01"> 7877</a></span><span class="preprocessor">#define VIDEO_MEM_OVERFLOW_TCTRL_EXT_INTR14_ADDR     0x5013U </span><span class="comment">// Flag indicating that one or more of the ... </span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8d84576bd395dd9960c529cf83f0d33b"> 7878</a></span><span class="preprocessor">#define VIDEO_MEM_OVERFLOW_TCTRL_EXT_INTR14_MASK     0x02U</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a488e7ee6edadf3509d3485424af98868"> 7879</a></span><span class="preprocessor">#define VIDEO_MEM_OVERFLOW_TCTRL_EXT_INTR14_POS      1U</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span> </div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a19c6e2012ca1a4875bf109e30e4a5fce"> 7881</a></span><span class="preprocessor">#define FEC_A_INACTIVE_TCTRL_EXT_INTR14_ADDR     0x5013U </span><span class="comment">// Error flag indicating that when the FEC ... </span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a548be4b65f837143b4b7c7f8619c1a68"> 7882</a></span><span class="preprocessor">#define FEC_A_INACTIVE_TCTRL_EXT_INTR14_MASK     0x40U</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3e4846261bc4924c60b36936eeeafb89"> 7883</a></span><span class="preprocessor">#define FEC_A_INACTIVE_TCTRL_EXT_INTR14_POS      6U</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span> </div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e90a45434ade2bf4fd28554709c8452"> 7885</a></span><span class="preprocessor">#define FEC_B_INACTIVE_TCTRL_EXT_INTR14_ADDR     0x5013U </span><span class="comment">// Error flag indicating that when the FEC ... </span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e9c9179be24cf7d81b325c68eab9da5"> 7886</a></span><span class="preprocessor">#define FEC_B_INACTIVE_TCTRL_EXT_INTR14_MASK     0x80U</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abef3c67dfdeedb5c8f3a790b4588960b"> 7887</a></span><span class="preprocessor">#define FEC_B_INACTIVE_TCTRL_EXT_INTR14_POS      7U</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span> </div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a38ceb774162e3b7f0240aeb10bd42d61"> 7889</a></span><span class="preprocessor">#define TCTRL_EXT_INTR12_ADDR        0x5018U</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a64b40069f37de02aaaeb798ab0bb45"> 7890</a></span><span class="preprocessor">#define TCTRL_EXT_INTR12_DEFAULT     0x1FU</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"> 7891</span> </div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24573cb855ac9ae387f875f6ccc5c7ad"> 7892</a></span><span class="preprocessor">#define ERR_RX_ID_B_TCTRL_EXT_INTR12_ADDR    0x5018U </span><span class="comment">// GPIO ID used for receiving ERR_RX for Li... </span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeefc2274e2f5d53f88b681d2280a901e"> 7893</a></span><span class="preprocessor">#define ERR_RX_ID_B_TCTRL_EXT_INTR12_MASK    0x1FU</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaa1100d79806566c49715e2498ed2ee8"> 7894</a></span><span class="preprocessor">#define ERR_RX_ID_B_TCTRL_EXT_INTR12_POS     0U</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"> 7895</span> </div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00b2101c1958e41ee8ad36db344b64d8"> 7896</a></span><span class="preprocessor">#define TCTRL_EXT_CNT2_ADDR      0x5024U</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26cb50bcc252d5d9727ca086b5453be6"> 7897</a></span><span class="preprocessor">#define TCTRL_EXT_CNT2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span> </div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6912c46195b0db246d41293382ae966a"> 7899</a></span><span class="preprocessor">#define IDLE_ERR_B_TCTRL_EXT_CNT2_ADDR   0x5024U </span><span class="comment">// Number of idle-word errors detected for ... </span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a62cb682da605abc8e199efb3ff2f0a"> 7900</a></span><span class="preprocessor">#define IDLE_ERR_B_TCTRL_EXT_CNT2_MASK   0xFFU</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7e0775e22aade4460962266f95d59636"> 7901</a></span><span class="preprocessor">#define IDLE_ERR_B_TCTRL_EXT_CNT2_POS    0U</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span> </div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3d6ff84e0c0670de4cdc955aa6fd8cfa"> 7903</a></span><span class="preprocessor">#define TCTRL_EXT_CNT3_ADDR      0x5025U</span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad1d69735d21a4097a03cc68fa6be063c"> 7904</a></span><span class="preprocessor">#define TCTRL_EXT_CNT3_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"> 7905</span> </div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af57d83791ddf774dbe6773b44a2f7c38"> 7906</a></span><span class="preprocessor">#define PKT_CNT_B_TCTRL_EXT_CNT3_ADDR    0x5025U </span><span class="comment">// Number of received packets of a selected... </span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37061a2ddea7b254c407a976ed1e68cf"> 7907</a></span><span class="preprocessor">#define PKT_CNT_B_TCTRL_EXT_CNT3_MASK    0xFFU</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a17c93fa0c6b8701330a03191d08e9a82"> 7908</a></span><span class="preprocessor">#define PKT_CNT_B_TCTRL_EXT_CNT3_POS     0U</span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"> 7909</span> </div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a789cec8b5e1aa938133db116169d7c7e"> 7910</a></span><span class="preprocessor">#define VID_RX_EXT_Y_VIDEO_RX13_ADDR         0x501AU</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a448bdb7b75bc7bd584f0e286bd69bb3c"> 7911</a></span><span class="preprocessor">#define VID_RX_EXT_Y_VIDEO_RX13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"> 7912</span> </div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a381a6376faca5e3b963ac38f1c1ffc09"> 7913</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_OEN_VID_RX_EXT_Y_VIDEO_RX13_ADDR      0x501AU </span><span class="comment">// Enable reporting loss of pipe Y video lo... </span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a0edfc25edc419de5e2d09ae408b533"> 7914</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_OEN_VID_RX_EXT_Y_VIDEO_RX13_MASK      0x01U</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39ff83c44bff9eb8794c5be7acd8ff29"> 7915</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_OEN_VID_RX_EXT_Y_VIDEO_RX13_POS       0U</span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"> 7916</span> </div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc81d5f919d80341454374ee495309b6"> 7917</a></span><span class="preprocessor">#define VID_RX_EXT_Y_VIDEO_RX14_ADDR         0x501BU</span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b9723126e1c86845d37b01d5c24e6c2"> 7918</a></span><span class="preprocessor">#define VID_RX_EXT_Y_VIDEO_RX14_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span> </div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a937bfce3bd227b9761d97503f70dce9c"> 7920</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_VID_RX_EXT_Y_VIDEO_RX14_ADDR      0x501BU </span><span class="comment">// Loss of pipe Y video lock detection flag... </span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5076db0dbd1299e5ede249215c185ee7"> 7921</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_VID_RX_EXT_Y_VIDEO_RX14_MASK      0x01U</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89367324e46771e6864a22f4f03d4caf"> 7922</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_VID_RX_EXT_Y_VIDEO_RX14_POS       0U</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span> </div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88bfe33aead59f14200e0b1738fd262d"> 7924</a></span><span class="preprocessor">#define VID_RX_EXT_Z_VIDEO_RX13_ADDR         0x5020U</span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13c10ec0dc289201a4726399c582e7ab"> 7925</a></span><span class="preprocessor">#define VID_RX_EXT_Z_VIDEO_RX13_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span> </div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a315bdcb78a616578f239e659533aceb5"> 7927</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_OEN_VID_RX_EXT_Z_VIDEO_RX13_ADDR      0x5020U </span><span class="comment">// Enable reporting loss of pipe Z video lo... </span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3983a9024a2974d9f53f73cf28f991f6"> 7928</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_OEN_VID_RX_EXT_Z_VIDEO_RX13_MASK      0x01U</span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4babbc9448957896844913f8cf34bbb8"> 7929</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_OEN_VID_RX_EXT_Z_VIDEO_RX13_POS       0U</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span> </div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8e2829dd85aca8319877829dd97484f"> 7931</a></span><span class="preprocessor">#define VID_RX_EXT_Z_VIDEO_RX14_ADDR         0x5021U</span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b9a04c98e6f202a1e1b4bb4a07d9377"> 7932</a></span><span class="preprocessor">#define VID_RX_EXT_Z_VIDEO_RX14_DEFAULT      0x00U</span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span> </div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af173f5b34bcf0152bc1861eefd491695"> 7934</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_VID_RX_EXT_Z_VIDEO_RX14_ADDR      0x5021U </span><span class="comment">// Loss of pipe Z video lock detection flag... </span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac2f2689898f65f18bbf77527454fb43c"> 7935</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_VID_RX_EXT_Z_VIDEO_RX14_MASK      0x01U</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a679fccb4ed37c48c5c0d7fc3496167e6"> 7936</a></span><span class="preprocessor">#define LOSS_OF_VIDEO_LOCK_VID_RX_EXT_Z_VIDEO_RX14_POS       0U</span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span> </div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ea597e1013d5ed66571ecdeffbd3740"> 7938</a></span><span class="preprocessor">#define GMSL_B_TX0_ADDR      0x5028U</span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac79b6c5a0ed077dbc5e82e41fa1e099b"> 7939</a></span><span class="preprocessor">#define GMSL_B_TX0_DEFAULT   0x60U</span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"> 7940</span> </div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5eba683f7ed685bf5836211f2975824e"> 7941</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_B_TX0_ADDR    0x5028U </span><span class="comment">// Enable forward error correction (FEC) on... </span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a118662f23ae09f746706580ee4103088"> 7942</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_B_TX0_MASK    0x02U</span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa892b661f7fc7e9803d8e7c6c9eb6508"> 7943</a></span><span class="preprocessor">#define RX_FEC_EN_GMSL_B_TX0_POS     1U</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span> </div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69b0c482a20d7d615e44a28743ba51df"> 7945</a></span><span class="preprocessor">#define GMSL_B_TX1_ADDR      0x5029U</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a216c37af2e766f851a6e798e0ef7c2af"> 7946</a></span><span class="preprocessor">#define GMSL_B_TX1_DEFAULT   0x08U</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span> </div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada41627270059034b5df31b850a0b676"> 7948</a></span><span class="preprocessor">#define ERRG_EN_B_GMSL_B_TX1_ADDR    0x5029U </span><span class="comment">// Error generator enable for Link B (rever... </span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d655b36fa26edbe7881da37266df9c8"> 7949</a></span><span class="preprocessor">#define ERRG_EN_B_GMSL_B_TX1_MASK    0x10U</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a261740778e3b0a3f1590bb6c43fec2"> 7950</a></span><span class="preprocessor">#define ERRG_EN_B_GMSL_B_TX1_POS     4U</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span> </div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa23a1f17daf8a89cc59d3585dbb616c6"> 7952</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_B_TX1_ADDR    0x5029U </span><span class="comment">// Enable link PRBS-7 generator  </span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1bdd8a1ea7ba1bab32dbaac26bbf1805"> 7953</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_B_TX1_MASK    0x80U</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a93d3e8e46892e84c74909d969c895110"> 7954</a></span><span class="preprocessor">#define LINK_PRBS_GEN_GMSL_B_TX1_POS     7U</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"> 7955</span> </div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aacd1eb3e93c21d914d82e1d3dad07da0"> 7956</a></span><span class="preprocessor">#define GMSL_B_TX2_ADDR      0x502AU</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a533272366a502afd442be488250fc70e"> 7957</a></span><span class="preprocessor">#define GMSL_B_TX2_DEFAULT   0x20U</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"> 7958</span> </div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac72a04dbaf159aa12fe3814dbfad4de2"> 7959</a></span><span class="preprocessor">#define ERRG_PER_GMSL_B_TX2_ADDR     0x502AU </span><span class="comment">// Error-generator error-distribution selec... </span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58d46c59f2d7a32baa464bfedec7b2c4"> 7960</a></span><span class="preprocessor">#define ERRG_PER_GMSL_B_TX2_MASK     0x01U</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae5ad1c54727de614cafe47c50039dfe"> 7961</a></span><span class="preprocessor">#define ERRG_PER_GMSL_B_TX2_POS      0U</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span> </div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62c579fa7dfb19c665decd675da24804"> 7963</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_B_TX2_ADDR   0x502AU </span><span class="comment">// Error-generator burst-error length  </span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2e311113bfe7de2b6c23c4b057e2c22"> 7964</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_B_TX2_MASK   0x0EU</span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3027a5203ae2fd7f380bff3d47c43090"> 7965</a></span><span class="preprocessor">#define ERRG_BURST_GMSL_B_TX2_POS    1U</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"> 7966</span> </div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad45c6b9ec4be0a192698ac16ac7e27b1"> 7967</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_B_TX2_ADDR    0x502AU </span><span class="comment">// Error-generator average-bit error rate  </span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47f5ccee33005aac670290d6e421e430"> 7968</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_B_TX2_MASK    0x30U</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa0d1098828b9d524488b241fc432a052"> 7969</a></span><span class="preprocessor">#define ERRG_RATE_GMSL_B_TX2_POS     4U</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"> 7970</span> </div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07b9b8049a8682e974efab1bcda09e03"> 7971</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_B_TX2_ADDR     0x502AU </span><span class="comment">// Number of errors to be generated  </span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abef2cb0658ffa0b3729e408fa4d3f44e"> 7972</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_B_TX2_MASK     0xC0U</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a409040c17f166f92318f2bdfc49f18c8"> 7973</a></span><span class="preprocessor">#define ERRG_CNT_GMSL_B_TX2_POS      6U</span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span> </div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae47a39696d2596c2a20a919ba5e5c62a"> 7975</a></span><span class="preprocessor">#define GMSL_B_TX3_ADDR      0x502BU</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7621da9f92e8c5de4feeb487fdefbccf"> 7976</a></span><span class="preprocessor">#define GMSL_B_TX3_DEFAULT   0x44U</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span> </div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae10c423ad882e17d85ad27769314471f"> 7978</a></span><span class="preprocessor">#define RX_FEC_ACTIVE_GMSL_B_TX3_ADDR    0x502BU </span><span class="comment">// FEC is active  </span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ea8bd28e97ce3403107d8d038e3333d"> 7979</a></span><span class="preprocessor">#define RX_FEC_ACTIVE_GMSL_B_TX3_MASK    0x20U</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a90481f680bde5e72e62ceedc8659dc09"> 7980</a></span><span class="preprocessor">#define RX_FEC_ACTIVE_GMSL_B_TX3_POS     5U</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span> </div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac33f1b02e53d975b1581c354746852a2"> 7982</a></span><span class="preprocessor">#define GMSL_B_RX0_ADDR      0x502CU</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0813c45cb992acc7fa57e30f84ac8e4d"> 7983</a></span><span class="preprocessor">#define GMSL_B_RX0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span> </div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a64de16fd545f3b5b275418d5e71c5b00"> 7985</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_B_RX0_ADDR      0x502CU </span><span class="comment">// Select the type of received packets to c... </span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdf5a5e04633db1c80939d158873b1c7"> 7986</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_B_RX0_MASK      0x0FU</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abaa938221077b0834d5ffd64b8ad4926"> 7987</a></span><span class="preprocessor">#define PKT_CNT_SEL_GMSL_B_RX0_POS       0U</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"> 7988</span> </div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae6ae5003257e49c7a34695ff51be2782"> 7989</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_B_RX0_ADDR      0x502CU </span><span class="comment">// Select the subtype of low-bandwidth (LBW... </span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b0f74dda9476eaf9c0c81163905977e"> 7990</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_B_RX0_MASK      0xC0U</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad263691a2f21a1c791e6eca5f36571c3"> 7991</a></span><span class="preprocessor">#define PKT_CNT_LBW_GMSL_B_RX0_POS       6U</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"> 7992</span> </div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab486cbf76f9a6734b8275bfe608f9984"> 7993</a></span><span class="preprocessor">#define GMSL_B_GPIOA_ADDR        0x5030U</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a96bfe2f253028037fa477a362be1af96"> 7994</a></span><span class="preprocessor">#define GMSL_B_GPIOA_DEFAULT     0x41U</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"> 7995</span> </div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd41db25f90aeadeb73a60abc5bfd256"> 7996</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_B_GPIOA_ADDR      0x5030U </span><span class="comment">// Compensation delay multiplier for the fo... </span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf932211026e1cb38b045fa6748235f1"> 7997</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_B_GPIOA_MASK      0x3FU</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a563cc168c185af07dcd0990e337adefe"> 7998</a></span><span class="preprocessor">#define GPIO_FWD_CDLY_GMSL_B_GPIOA_POS       0U</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span> </div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8f4393a3626f9b7f30e3e2ce3d07a178"> 8000</a></span><span class="preprocessor">#define GMSL_B_GPIOB_ADDR        0x5031U</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7301e97b7f4cd0dfb7318ba380c6ee3d"> 8001</a></span><span class="preprocessor">#define GMSL_B_GPIOB_DEFAULT     0x88U</span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"> 8002</span> </div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1e2c5457a79be531a6d9abcfd0a9151"> 8003</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_B_GPIOB_ADDR      0x5031U </span><span class="comment">// Compensation delay multiplier for the re... </span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36150b740c2a812520e4a17fd4ae3685"> 8004</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_B_GPIOB_MASK      0x3FU</span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adb38e32604ae3452cf5f7941eaf8e609"> 8005</a></span><span class="preprocessor">#define GPIO_REV_CDLY_GMSL_B_GPIOB_POS       0U</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span> </div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b56a27b53397d8374a2fc3636507ac3"> 8007</a></span><span class="preprocessor">#define GPIO_TX_WNDW_GMSL_B_GPIOB_ADDR   0x5031U </span><span class="comment">// Wait time after a GPIO transition to cre... </span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f2f14477f0f9dc98fa2d2dc5141dbbe"> 8008</a></span><span class="preprocessor">#define GPIO_TX_WNDW_GMSL_B_GPIOB_MASK   0xC0U</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa7372b0ef99edc16ef7979e5b73c8315"> 8009</a></span><span class="preprocessor">#define GPIO_TX_WNDW_GMSL_B_GPIOB_POS    6U</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span> </div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a86a8cbadf8b5d7550ff27d56d7099794"> 8011</a></span><span class="preprocessor">#define CFGH_B_VIDEO_X_RX0_ADDR      0x5050U</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a928255fd65559a0e41aa5ff9c84a5996"> 8012</a></span><span class="preprocessor">#define CFGH_B_VIDEO_X_RX0_DEFAULT   0x00U</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"> 8013</span> </div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a518e125d1cae9327b68139f55f9440aa"> 8014</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_X_RX0_ADDR    0x5050U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fe2f7a75f3ed3c2b9a8e3fdc53f4469"> 8015</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_X_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a956b39c56f9cf746535fa35c633ace1d"> 8016</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_X_RX0_POS     0U</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"> 8017</span> </div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aef97cb8f8853fc58268063b9d687ca99"> 8018</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_X_RX0_ADDR      0x5050U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a66f568c8ed745872136357f0e5287bcb"> 8019</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_X_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a456f51178313b2f6d9cfa755ea320d"> 8020</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_X_RX0_POS       7U</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"> 8021</span> </div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92bebd044cc4c1dc492784dfa601939b"> 8022</a></span><span class="preprocessor">#define CFGH_B_VIDEO_Y_RX0_ADDR      0x5051U</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4179ed4e4eb2d9f267aaefaded2d8aa2"> 8023</a></span><span class="preprocessor">#define CFGH_B_VIDEO_Y_RX0_DEFAULT   0x01U</span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span> </div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a596c8a0541b13e1f71a52f116174eae6"> 8025</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_Y_RX0_ADDR    0x5051U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6280e4c777a2d4ac55342bc2d046aed2"> 8026</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_Y_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af814a6298468934f414f7dc0e4f61c09"> 8027</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_Y_RX0_POS     0U</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"> 8028</span> </div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2868f900ebdfa4d61af084351d23dc91"> 8029</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_Y_RX0_ADDR      0x5051U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff24f4dbcb42b4ba8a0b238199a37174"> 8030</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_Y_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac012d47fb1a5d741bd46b98d0277c003"> 8031</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_Y_RX0_POS       7U</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span> </div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a220dd6ff62303eed0791998c0eba2bcd"> 8033</a></span><span class="preprocessor">#define CFGH_B_VIDEO_Z_RX0_ADDR      0x5052U</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0bf0dedbe60a1a78bf481633acdc36be"> 8034</a></span><span class="preprocessor">#define CFGH_B_VIDEO_Z_RX0_DEFAULT   0x02U</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"> 8035</span> </div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe38c29d39fef4089fbf30ab77020009"> 8036</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_Z_RX0_ADDR    0x5052U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a140b43b828dd6fe11438a63b06f28edd"> 8037</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_Z_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43a8ccc3c430106215936019b48fa813"> 8038</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_Z_RX0_POS     0U</span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"> 8039</span> </div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a899411fb712f0baec36de142d3b7a71d"> 8040</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_Z_RX0_ADDR      0x5052U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c2f935fad3d413c0d6a3f30cf23a5bf"> 8041</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_Z_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ace44bb01f1d583e303de389e59f37767"> 8042</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_Z_RX0_POS       7U</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span> </div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcc80ba91cdb23303e6a06ad9fdefdc9"> 8044</a></span><span class="preprocessor">#define CFGH_B_VIDEO_U_RX0_ADDR      0x5053U</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6844b7f1edd3a58f770f6fee20404ca7"> 8045</a></span><span class="preprocessor">#define CFGH_B_VIDEO_U_RX0_DEFAULT   0x03U</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span> </div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5eae813e7a43dab191929c73674abc2e"> 8047</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_U_RX0_ADDR    0x5053U </span><span class="comment">// Reserved. Do not use (legacy). Use regis... </span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a562605f910a75533f564b1c6e28eef0c"> 8048</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_U_RX0_MASK    0x03U</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abca16ed8070070f9335e2bcccd948f59"> 8049</a></span><span class="preprocessor">#define STR_SEL_B_CFGH_B_VIDEO_U_RX0_POS     0U</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"> 8050</span> </div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adcc298d806cc2f9b42af343711e4d275"> 8051</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_U_RX0_ADDR      0x5053U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88556c498c0a85016f03c5ae4ff0fddf"> 8052</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_U_RX0_MASK      0x80U</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa87ffaaac5992773409637f2fc562271"> 8053</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGH_B_VIDEO_U_RX0_POS       7U</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span> </div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b304bc44908b52afc81adb357a343ba"> 8055</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR0_ADDR       0x5060U</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7435f0410e7a243438f059ce065dfed"> 8056</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR0_DEFAULT    0xF0U</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"> 8057</span> </div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d0fbdbb95c8aaffbeb191c7bd39ed78"> 8058</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGI_B_INFOFR_TR0_ADDR    0x5060U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7727efe28396eeedcdd153bca58bf63f"> 8059</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGI_B_INFOFR_TR0_MASK    0x03U</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aadcf4e04be777d04f08ad3764781b2b9"> 8060</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGI_B_INFOFR_TR0_POS     0U</span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"> 8061</span> </div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac32ecc52fe153fe99ab785056ab201ae"> 8062</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGI_B_INFOFR_TR0_ADDR    0x5060U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf39839aea26c9d4a6eed833c4b8feda"> 8063</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGI_B_INFOFR_TR0_MASK    0x0CU</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e2dc611fab833b7501dd3ebbb33b1db"> 8064</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGI_B_INFOFR_TR0_POS     2U</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"> 8065</span> </div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b77caafbdf57ff04a4435dfd3bd7b6f"> 8066</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGI_B_INFOFR_TR0_ADDR   0x5060U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4d498bfac61b0b08cfd32cfe2f71405d"> 8067</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGI_B_INFOFR_TR0_MASK   0x40U</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7256f58608ef15713da12fe62e8b5aea"> 8068</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGI_B_INFOFR_TR0_POS    6U</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span> </div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff7ed85df7413fe81726e59cc4ea1efe"> 8070</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGI_B_INFOFR_TR0_ADDR   0x5060U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28e9ea31f520ff21eba5cdbb7d4a8f40"> 8071</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGI_B_INFOFR_TR0_MASK   0x80U</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46b1fcf025fdc01c6e8b2bf220a3136b"> 8072</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGI_B_INFOFR_TR0_POS    7U</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span> </div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4b8fa93d396201a8c451dd470d6166e5"> 8074</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR1_ADDR       0x5061U</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18281634d5a417444242e22f49bcd36e"> 8075</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR1_DEFAULT    0xB0U</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"> 8076</span> </div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc9c9e1ea17f612560233598ec779521"> 8077</a></span><span class="preprocessor">#define BW_VAL_B_CFGI_B_INFOFR_TR1_ADDR      0x5061U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31d9805e7a3704af02b457bae02f9cad"> 8078</a></span><span class="preprocessor">#define BW_VAL_B_CFGI_B_INFOFR_TR1_MASK      0x3FU</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a712577936ad03e15901eefba4b7f62f8"> 8079</a></span><span class="preprocessor">#define BW_VAL_B_CFGI_B_INFOFR_TR1_POS       0U</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"> 8080</span> </div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acf333f0604d8c4cc276de989cc24ff19"> 8081</a></span><span class="preprocessor">#define BW_MULT_B_CFGI_B_INFOFR_TR1_ADDR     0x5061U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3507391cb378aef1cc27888ba3101c0a"> 8082</a></span><span class="preprocessor">#define BW_MULT_B_CFGI_B_INFOFR_TR1_MASK     0xC0U</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aee3b15a7f284e7b776a9be4e7e0d632f"> 8083</a></span><span class="preprocessor">#define BW_MULT_B_CFGI_B_INFOFR_TR1_POS      6U</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"> 8084</span> </div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acbd0905073d9453c37dd9bf11d3c3026"> 8085</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR3_ADDR       0x5063U</span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20cdeb6725544274beec5fe41edecd78"> 8086</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span> </div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a929718014332bbf7136371ddfa889271"> 8088</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGI_B_INFOFR_TR3_ADDR   0x5063U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ed0b6f70c326e96ad7464ef44609806"> 8089</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGI_B_INFOFR_TR3_MASK   0x07U</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae113ca17b60ee1a6821adf031631212e"> 8090</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGI_B_INFOFR_TR3_POS    0U</span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span> </div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a309c0db183b634e18a37f1f353dc4698"> 8092</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR4_ADDR       0x5064U</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a50e3d93e89364af2c9a6d9607e848340"> 8093</a></span><span class="preprocessor">#define CFGI_B_INFOFR_TR4_DEFAULT    0xFFU</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"> 8094</span> </div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9c4098bcd6e3950f157c8bca2aaed5f2"> 8095</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGI_B_INFOFR_TR4_ADDR      0x5064U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8dcd3c1a17ee7e039a01589a0877e05b"> 8096</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGI_B_INFOFR_TR4_MASK      0xFFU</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1cd73ed9bed5844f59c0432ae31143ac"> 8097</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGI_B_INFOFR_TR4_POS       0U</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span> </div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3f794f359aaf28f2d285eec06d1959b"> 8099</a></span><span class="preprocessor">#define CFGC_B_CC_TR0_ADDR       0x5070U</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92b00a17a9dc12dc92047f6727762c6f"> 8100</a></span><span class="preprocessor">#define CFGC_B_CC_TR0_DEFAULT    0xF0U</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"> 8101</span> </div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae7a3269877cd6ee561a6b6f0b1abbe2"> 8102</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_CC_TR0_ADDR    0x5070U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36fe6e1cbd434427126ad9621c8c0978"> 8103</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_CC_TR0_MASK    0x03U</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a89aee6e5798798e9cee3b760a0afee9f"> 8104</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_CC_TR0_POS     0U</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span> </div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abca2f31a749b8ec6d52f90cfef5b6aca"> 8106</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_CC_TR0_ADDR    0x5070U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a890a58fb391d999fa83082de43574882"> 8107</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_CC_TR0_MASK    0x0CU</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e4c0c83a8315957379c1ec230cb1b86"> 8108</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_CC_TR0_POS     2U</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"> 8109</span> </div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a535119d2abffb5bc69b6d0de96c69554"> 8110</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_CC_TR0_ADDR   0x5070U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5b851207b1aacfbb0eeb09582f03e76b"> 8111</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_CC_TR0_MASK   0x40U</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adf72c44ebfd41bd05cd7a95e165fbbe2"> 8112</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_CC_TR0_POS    6U</span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span> </div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a307ad9ba2f09e613cdbc19c7253f39f1"> 8114</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_CC_TR0_ADDR   0x5070U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a06395ba832a2ac39f3c4c1f5141d3a62"> 8115</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_CC_TR0_MASK   0x80U</span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a721dda8d068fd9223eb7007ab417729b"> 8116</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_CC_TR0_POS    7U</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span> </div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac3f636292f4415be291d230e23b64590"> 8118</a></span><span class="preprocessor">#define CFGC_B_CC_TR1_ADDR       0x5071U</span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5dcf80f2b3dbd0d726aa1845192e2bc"> 8119</a></span><span class="preprocessor">#define CFGC_B_CC_TR1_DEFAULT    0xB0U</span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"> 8120</span> </div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a980d9e6f83a001bc3f83c958cbce2e90"> 8121</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_CC_TR1_ADDR      0x5071U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acde37d9bd2d4c33d32673127363359df"> 8122</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_CC_TR1_MASK      0x3FU</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f7cd6431e483e2983f473e5d7f5a741"> 8123</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_CC_TR1_POS       0U</span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"> 8124</span> </div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad6aa4fecb3b62f7a951c0452f5032f7a"> 8125</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_CC_TR1_ADDR     0x5071U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10addd2dadff4f62fbb099fef8fe1d78"> 8126</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_CC_TR1_MASK     0xC0U</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a448a3419f6dbfe764fc022d6d52571b5"> 8127</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_CC_TR1_POS      6U</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span> </div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6097e4da73a61111cc119a50776e1c19"> 8129</a></span><span class="preprocessor">#define CFGC_B_CC_TR3_ADDR       0x5073U</span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2fad49199527b5614566d7f15b66419"> 8130</a></span><span class="preprocessor">#define CFGC_B_CC_TR3_DEFAULT    0x00U</span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"> 8131</span> </div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a88c63ead3925ae9876bd512db6b5f14f"> 8132</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_CC_TR3_ADDR   0x5073U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26c0da6f6d91c7c42187dee3dc9cec7f"> 8133</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_CC_TR3_MASK   0x07U</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adefaeb83183dabade2386cc76ebff37f"> 8134</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_CC_TR3_POS    0U</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span> </div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fb3806a564591aa6960e280a783720f"> 8136</a></span><span class="preprocessor">#define CFGC_B_CC_TR4_ADDR       0x5074U</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71cb2528021bd05b04d0d663179721de"> 8137</a></span><span class="preprocessor">#define CFGC_B_CC_TR4_DEFAULT    0xFFU</span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"> 8138</span> </div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae745ab28038c9c040418a6b66748ae94"> 8139</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_CC_TR4_ADDR      0x5074U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1690401f333c9d9f1a229a981ce152b3"> 8140</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_CC_TR4_MASK      0xFFU</span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9d6663c5393db69e7b203f49e9a6eba"> 8141</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_CC_TR4_POS       0U</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span> </div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a40963798841b99b869b660d5d979e109"> 8143</a></span><span class="preprocessor">#define CFGC_B_CC_ARQ0_ADDR      0x5075U</span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a716439480a1741cb3d7c1557b6a6e0db"> 8144</a></span><span class="preprocessor">#define CFGC_B_CC_ARQ0_DEFAULT   0x98U</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"> 8145</span> </div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad42639eef0c7e10b6cf040f07c9f49aa"> 8146</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_CC_ARQ0_ADDR   0x5075U </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d0a64008150be64825b2abe1c6efc1c"> 8147</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_CC_ARQ0_MASK   0x04U</span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7de478dab7b5818178009d1b561a5fd1"> 8148</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_CC_ARQ0_POS    2U</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"> 8149</span> </div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f3f044081ab5839380b6adf212521b3"> 8150</a></span><span class="preprocessor">#define EN_B_CFGC_B_CC_ARQ0_ADDR     0x5075U </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4daa5d5df180b683f35dd3f372700eaf"> 8151</a></span><span class="preprocessor">#define EN_B_CFGC_B_CC_ARQ0_MASK     0x08U</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73d818f95215328645eb127ba806f598"> 8152</a></span><span class="preprocessor">#define EN_B_CFGC_B_CC_ARQ0_POS      3U</span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span> </div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3dbb627c77f8ecb0d3786eb7f5b82567"> 8154</a></span><span class="preprocessor">#define CFGC_B_CC_ARQ1_ADDR      0x5076U</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec00e48e4fa949346579357ae0ac385d"> 8155</a></span><span class="preprocessor">#define CFGC_B_CC_ARQ1_DEFAULT   0x72U</span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"> 8156</span> </div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bf16449626da316a00a71f1a4c9d477"> 8157</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_CC_ARQ1_ADDR     0x5076U </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa218fe7c0a0b872624059516ab80b0aa"> 8158</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_CC_ARQ1_MASK     0x01U</span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aba31edb30e7469e1c949fd84555a6da7"> 8159</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_CC_ARQ1_POS      0U</span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span> </div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4c5605de2d1b5304630ffd600ddf4d8"> 8161</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_CC_ARQ1_ADDR     0x5076U </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac75c72c079f981f42c1b964799e735f9"> 8162</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_CC_ARQ1_MASK     0x02U</span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24da0973bd45fd53c51949605f90f98d"> 8163</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_CC_ARQ1_POS      1U</span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"> 8164</span> </div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ce468c08f40002a86376f497e1bf13b"> 8165</a></span><span class="preprocessor">#define CFGC_B_CC_ARQ2_ADDR      0x5077U</span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad217f1a5b24c9ad43db8f199e9fcabfd"> 8166</a></span><span class="preprocessor">#define CFGC_B_CC_ARQ2_DEFAULT   0x00U</span></div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"> 8167</span> </div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab243b8949fd3f06427b21e57a65caa67"> 8168</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_CC_ARQ2_ADDR     0x5077U </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a12efcd355cdd4fc2b9e943023eddd606"> 8169</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_CC_ARQ2_MASK     0x7FU</span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a81f75226eb37cd514e56987df503e0e9"> 8170</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_CC_ARQ2_POS      0U</span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span> </div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad299f997d09c7387460b733aa7492635"> 8172</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_CC_ARQ2_ADDR     0x5077U </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a166e1c33c5469b14af7b63110f0e1b2b"> 8173</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_CC_ARQ2_MASK     0x80U</span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ccced8bd16749df18f56f3574d1cad7"> 8174</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_CC_ARQ2_POS      7U</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span> </div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c598e99c6dd127e5003a8b7eb474981"> 8176</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR0_ADDR         0x5078U</span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58387fb62525951fa93fa7e5113301e4"> 8177</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR0_DEFAULT      0xF0U</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span> </div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a273b7cedea1c691364be6560fecea2c1"> 8179</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGL_B_GPIO_TR0_ADDR      0x5078U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aed3aae8be295f2acac58e92a0402efd1"> 8180</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGL_B_GPIO_TR0_MASK      0x03U</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a11db6bcc3367bb805b94d41149e3888d"> 8181</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGL_B_GPIO_TR0_POS       0U</span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"> 8182</span> </div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8a815cd3a9291cef7d4941b8fa7b36f"> 8183</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGL_B_GPIO_TR0_ADDR      0x5078U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab9dff4ddf10b2c948eb8d50923ee58cc"> 8184</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGL_B_GPIO_TR0_MASK      0x0CU</span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a74a7a3394301896ab64200e28db26984"> 8185</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGL_B_GPIO_TR0_POS       2U</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"> 8186</span> </div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a10e026ffcea3ecc9e6faee2c91cc87fc"> 8187</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGL_B_GPIO_TR0_ADDR     0x5078U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ee13d3e1509ddea1800375806d18f7e"> 8188</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGL_B_GPIO_TR0_MASK     0x40U</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a20593bc35845958463de3c75735b915a"> 8189</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGL_B_GPIO_TR0_POS      6U</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span> </div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b75f6500b35ef1d0f6cfe60725000b5"> 8191</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGL_B_GPIO_TR0_ADDR     0x5078U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a203b664a55dca95a8e72ce4b72256131"> 8192</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGL_B_GPIO_TR0_MASK     0x80U</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3360a9ee3aeffc669b8d57b7bad5181e"> 8193</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGL_B_GPIO_TR0_POS      7U</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"> 8194</span> </div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a597eeabc05c99458ca3b0f79021845eb"> 8195</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR1_ADDR         0x5079U</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a699cc4bb23695fd7e6dda875d38644ac"> 8196</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR1_DEFAULT      0xB0U</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"> 8197</span> </div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae01b7dc9fcb56a9fe1b23aa86e84a401"> 8198</a></span><span class="preprocessor">#define BW_VAL_B_CFGL_B_GPIO_TR1_ADDR    0x5079U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae206bd32f72476f8b2f940da8bd09eb4"> 8199</a></span><span class="preprocessor">#define BW_VAL_B_CFGL_B_GPIO_TR1_MASK    0x3FU</span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c2594e725eebd7167e6cfaa18297c5b"> 8200</a></span><span class="preprocessor">#define BW_VAL_B_CFGL_B_GPIO_TR1_POS     0U</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span> </div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae9cfcc8dff4b1ffdbd5f3192c2d57ff7"> 8202</a></span><span class="preprocessor">#define BW_MULT_B_CFGL_B_GPIO_TR1_ADDR   0x5079U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a09b994417fead82856759650e7133563"> 8203</a></span><span class="preprocessor">#define BW_MULT_B_CFGL_B_GPIO_TR1_MASK   0xC0U</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e87260828f5660313e3193113c40b4d"> 8204</a></span><span class="preprocessor">#define BW_MULT_B_CFGL_B_GPIO_TR1_POS    6U</span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span> </div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a916a46d16e5ae57fce9265a4640520c5"> 8206</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR3_ADDR         0x507BU</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a551687806b343c40578daed6f9ae7442"> 8207</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR3_DEFAULT      0x00U</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"> 8208</span> </div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a741dcfc851c948d1b6131ebbec726200"> 8209</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGL_B_GPIO_TR3_ADDR     0x507BU </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fab60afab7187d80acc55006a6d11af"> 8210</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGL_B_GPIO_TR3_MASK     0x07U</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf7c0d3d67660b8e81d28cfa320f9848"> 8211</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGL_B_GPIO_TR3_POS      0U</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span> </div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa90de2793d7ea0cbd5f9745fcbadff7a"> 8213</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR4_ADDR         0x507CU</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0e38990fbb3516a84b897b64eb9a50b8"> 8214</a></span><span class="preprocessor">#define CFGL_B_GPIO_TR4_DEFAULT      0xFFU</span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span> </div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a249139000d5f44f5301b9d997625b476"> 8216</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGL_B_GPIO_TR4_ADDR    0x507CU </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a303bd40cbbbcb979f45e905a3ed2111a"> 8217</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGL_B_GPIO_TR4_MASK    0xFFU</span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa3d376f871c3602f4f163297ce93ddd5"> 8218</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGL_B_GPIO_TR4_POS     0U</span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"> 8219</span> </div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ee6112afede53ceaaeba5fbca1f850a"> 8220</a></span><span class="preprocessor">#define CFGL_B_GPIO_ARQ0_ADDR        0x507DU</span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9eeadd6ab2d601458870e38c181e5c6"> 8221</a></span><span class="preprocessor">#define CFGL_B_GPIO_ARQ0_DEFAULT     0x98U</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"> 8222</span> </div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac7c4584d6f1f8587ab91ca20ce639c65"> 8223</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGL_B_GPIO_ARQ0_ADDR     0x507DU </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5bb06f595768552d035f2557b13762d1"> 8224</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGL_B_GPIO_ARQ0_MASK     0x04U</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52bbd27cc50958a94f84925e3c4fa13f"> 8225</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGL_B_GPIO_ARQ0_POS      2U</span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"> 8226</span> </div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5046be683d96617d2ac62cd39fe6557"> 8227</a></span><span class="preprocessor">#define EN_B_CFGL_B_GPIO_ARQ0_ADDR   0x507DU </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a13a7c85b6798a049737f22c3f48e1667"> 8228</a></span><span class="preprocessor">#define EN_B_CFGL_B_GPIO_ARQ0_MASK   0x08U</span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae7acc1691cefd2b08e9b40ffee1f84b"> 8229</a></span><span class="preprocessor">#define EN_B_CFGL_B_GPIO_ARQ0_POS    3U</span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"> 8230</span> </div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5e3e7cf9a6328352f63f86cd0dc43e26"> 8231</a></span><span class="preprocessor">#define CFGL_B_GPIO_ARQ1_ADDR        0x507EU</span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65c1e08c03064f7688aea61bc8a7c99a"> 8232</a></span><span class="preprocessor">#define CFGL_B_GPIO_ARQ1_DEFAULT     0x72U</span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"> 8233</span> </div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0409e7e998187ad05a5a7fed7968f449"> 8234</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGL_B_GPIO_ARQ1_ADDR   0x507EU </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af54a91e31d23e991f33d72a359f6119f"> 8235</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGL_B_GPIO_ARQ1_MASK   0x01U</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade137cfa3179f8d83dd8e1db8e6c58f5"> 8236</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGL_B_GPIO_ARQ1_POS    0U</span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"> 8237</span> </div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac96d9e332b02d6d88cacd54319c06236"> 8238</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGL_B_GPIO_ARQ1_ADDR   0x507EU </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af92f1ec94d1865bc5e8ef2641d6dcb63"> 8239</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGL_B_GPIO_ARQ1_MASK   0x02U</span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abfa7b8f5d246ea313b578ccfff11a4af"> 8240</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGL_B_GPIO_ARQ1_POS    1U</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"> 8241</span> </div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac90323ec1eefa308d1d103ae7f28aecb"> 8242</a></span><span class="preprocessor">#define CFGL_B_GPIO_ARQ2_ADDR        0x507FU</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a402c1af5323b5e4eaf77419169516164"> 8243</a></span><span class="preprocessor">#define CFGL_B_GPIO_ARQ2_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"> 8244</span> </div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0e5a1b425d27146b10be8ebfecea2dc"> 8245</a></span><span class="preprocessor">#define RT_CNT_B_CFGL_B_GPIO_ARQ2_ADDR   0x507FU </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a016aa9ee2382c303ec277e3fd775fde5"> 8246</a></span><span class="preprocessor">#define RT_CNT_B_CFGL_B_GPIO_ARQ2_MASK   0x7FU</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48355ea00196e84f30898d2ffe385786"> 8247</a></span><span class="preprocessor">#define RT_CNT_B_CFGL_B_GPIO_ARQ2_POS    0U</span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"> 8248</span> </div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0dc31681aed184b594a89efd31b3cd02"> 8249</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGL_B_GPIO_ARQ2_ADDR   0x507FU </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16521d7ae17823e10c9da6671a7e701b"> 8250</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGL_B_GPIO_ARQ2_MASK   0x80U</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1a52c5842c95daa85b79deca623076a4"> 8251</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGL_B_GPIO_ARQ2_POS    7U</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"> 8252</span> </div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adea0870b9c7565f444e62a4045361246"> 8253</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR0_ADDR        0x5080U</span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23a13e4badc50d80cdfe2fa774852b8c"> 8254</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR0_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"> 8255</span> </div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a36f42bcb0ae0c4e7f091d03e612790e8"> 8256</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_IIC_X_TR0_ADDR     0x5080U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23c113047963abf2518c6fd60b3e2713"> 8257</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_IIC_X_TR0_MASK     0x03U</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a73f288c1882f75d9d582d853fab89dad"> 8258</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_IIC_X_TR0_POS      0U</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"> 8259</span> </div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3ce335f6495149d0cddb13a7b5106730"> 8260</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_IIC_X_TR0_ADDR     0x5080U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2991c3d87966b558a2894e0b03eea74d"> 8261</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_IIC_X_TR0_MASK     0x0CU</span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2965aae45a48e17edbdb1d1deb9d0ee"> 8262</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_IIC_X_TR0_POS      2U</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span> </div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0c576fa937aa680ef93f286d3d93b1ad"> 8264</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_IIC_X_TR0_ADDR    0x5080U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7ff64b686267b50faedb91c36cd53b91"> 8265</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_IIC_X_TR0_MASK    0x40U</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8d40e08caab52f6678b0a594ce0d9cf"> 8266</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_IIC_X_TR0_POS     6U</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"> 8267</span> </div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ef6a7f7a798596b7ceee07fa02300c5"> 8268</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_IIC_X_TR0_ADDR    0x5080U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7a62b0f29475b00f1592369c8b02cb89"> 8269</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_IIC_X_TR0_MASK    0x80U</span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a65149a09c9209ee962375d4bf278c72c"> 8270</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_IIC_X_TR0_POS     7U</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"> 8271</span> </div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac976da1127e5eb670738145b6bc2a4ef"> 8272</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR1_ADDR        0x5081U</span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4f7cf0ea9842f96702479773d50332f3"> 8273</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR1_DEFAULT     0xB0U</span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"> 8274</span> </div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a08cde315bd82bacc3ccc91af0e77e8ea"> 8275</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_IIC_X_TR1_ADDR   0x5081U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01a65b08cdf4d2b6652cf91bdf9c9f79"> 8276</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_IIC_X_TR1_MASK   0x3FU</span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4774e1f0bea86941eaeaf5a096978d9"> 8277</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_IIC_X_TR1_POS    0U</span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"> 8278</span> </div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a52de251f4c6a4ffee919defafe7fc1d2"> 8279</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_IIC_X_TR1_ADDR      0x5081U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac823c5d87da1dceb48cea45fde8fde9c"> 8280</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_IIC_X_TR1_MASK      0xC0U</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4c1ee7d9b750ed50d608d77f2674f85"> 8281</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_IIC_X_TR1_POS       6U</span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"> 8282</span> </div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1afda37be20ecdb50903e052455dc928"> 8283</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR3_ADDR        0x5083U</span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa75cc188b0bc859f97d17ed5a96af81c"> 8284</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span> </div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac65204cc64786f9d9b53928415a268e5"> 8286</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_IIC_X_TR3_ADDR    0x5083U </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6afc0b753c5e1dad6240fd207ae16a38"> 8287</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_IIC_X_TR3_MASK    0x07U</span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a260457b7ce96deb30f634a91cc1a6467"> 8288</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_IIC_X_TR3_POS     0U</span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"> 8289</span> </div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a802a3f30a1b8209da4c6e3ffe0c541dc"> 8290</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR4_ADDR        0x5084U</span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3fc2a6441b1725f499660be86b839731"> 8291</a></span><span class="preprocessor">#define CFGC_B_IIC_X_TR4_DEFAULT     0xFFU</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"> 8292</span> </div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc61b75f7aede858a2ef3791e65b1638"> 8293</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_IIC_X_TR4_ADDR   0x5084U </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad368b6e691cc469169ab23ce8afc3489"> 8294</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_IIC_X_TR4_MASK   0xFFU</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade67be181ee3bf986c64e4ee71142e13"> 8295</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_IIC_X_TR4_POS    0U</span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"> 8296</span> </div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69befa50bb839176b05b1842e6e557dc"> 8297</a></span><span class="preprocessor">#define CFGC_B_IIC_X_ARQ0_ADDR       0x5085U</span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acd6957ae038589c4ddc8919c5c5a9bef"> 8298</a></span><span class="preprocessor">#define CFGC_B_IIC_X_ARQ0_DEFAULT    0x98U</span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span> </div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac8b82906d329892603fa1017118e27d9"> 8300</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_IIC_X_ARQ0_ADDR    0x5085U </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3306b09e3753afaa51eff3739b591a9b"> 8301</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_IIC_X_ARQ0_MASK    0x04U</span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9d93b337a5a1240b4eb8532f6d5700d8"> 8302</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_IIC_X_ARQ0_POS     2U</span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span> </div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2a227aede04828b34c9ce48d67b1abb2"> 8304</a></span><span class="preprocessor">#define EN_B_CFGC_B_IIC_X_ARQ0_ADDR      0x5085U </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af1cf4727d9f817666c0b526a2fe87c17"> 8305</a></span><span class="preprocessor">#define EN_B_CFGC_B_IIC_X_ARQ0_MASK      0x08U</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a788b91bfc04689f146439b09125d5e32"> 8306</a></span><span class="preprocessor">#define EN_B_CFGC_B_IIC_X_ARQ0_POS       3U</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"> 8307</span> </div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa1293ffc4fae60a70f9e3b10d057de5"> 8308</a></span><span class="preprocessor">#define CFGC_B_IIC_X_ARQ1_ADDR       0x5086U</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc52692edb9c95bc92548a2ad9c44150"> 8309</a></span><span class="preprocessor">#define CFGC_B_IIC_X_ARQ1_DEFAULT    0x72U</span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"> 8310</span> </div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a138f387c1134261bcd5edb2de797fa7b"> 8311</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_IIC_X_ARQ1_ADDR      0x5086U </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b72a4243ef9a98fa9b1c04f0969ed99"> 8312</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_IIC_X_ARQ1_MASK      0x01U</span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abe385649514d2b587a6658dbdd4d2776"> 8313</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_IIC_X_ARQ1_POS       0U</span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span> </div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a204954f07782e319ac0c69d718a78156"> 8315</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_IIC_X_ARQ1_ADDR      0x5086U </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4a6de51c42e73dfb1d68ef9460fa4627"> 8316</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_IIC_X_ARQ1_MASK      0x02U</span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af9b30d5994a0ddc7d8aa0f8d25897dbc"> 8317</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_IIC_X_ARQ1_POS       1U</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"> 8318</span> </div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5194a41644563f1caa75123e04d952ec"> 8319</a></span><span class="preprocessor">#define CFGC_B_IIC_X_ARQ2_ADDR       0x5087U</span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1dbca0e1176efa81b6bf7ac528dca922"> 8320</a></span><span class="preprocessor">#define CFGC_B_IIC_X_ARQ2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span> </div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acbd92f192f2b164b709fcaf6b4f5053d"> 8322</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_IIC_X_ARQ2_ADDR      0x5087U </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3c015caad952fec3df8337b824044b9c"> 8323</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_IIC_X_ARQ2_MASK      0x7FU</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3542c904fff1dbc08e06da71cdefd7b3"> 8324</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_IIC_X_ARQ2_POS       0U</span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"> 8325</span> </div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a622515fbdd5d72a3f73d6723c6ac76ec"> 8326</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_IIC_X_ARQ2_ADDR      0x5087U </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95391735f69967d3342dad02918361a2"> 8327</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_IIC_X_ARQ2_MASK      0x80U</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5cc1d5ccffca2beb57a7f7c7edb660a"> 8328</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_IIC_X_ARQ2_POS       7U</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"> 8329</span> </div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a21fe3533f472d2469d1db43dbf58c66a"> 8330</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR0_ADDR        0x5088U</span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5fffafb2bc5e6930e38e2a93d5209559"> 8331</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR0_DEFAULT     0xF0U</span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"> 8332</span> </div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afcfd2c565760d3c284fc63253a08f791"> 8333</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_IIC_Y_TR0_ADDR     0x5088U </span><span class="comment">// Adjust the priority used for this channe... </span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e0ad06b1426de15f373deb04de77c3b"> 8334</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_IIC_Y_TR0_MASK     0x03U</span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaac3e83697fe3b6ccac5cdae2654c51"> 8335</a></span><span class="preprocessor">#define PRIO_CFG_B_CFGC_B_IIC_Y_TR0_POS      0U</span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"> 8336</span> </div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aec5a12375714d509257ed481c5084a63"> 8337</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_IIC_Y_TR0_ADDR     0x5088U </span><span class="comment">// Sets the priority for this channel&#39;s pac... </span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acc4aa596e6f88ed8399d05f4ef0530bb"> 8338</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_IIC_Y_TR0_MASK     0x0CU</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0db575ded94a745ed8f334bec46df9c"> 8339</a></span><span class="preprocessor">#define PRIO_VAL_B_CFGC_B_IIC_Y_TR0_POS      2U</span></div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"> 8340</span> </div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a994af500c7c18c39b671ee35d6373b3c"> 8341</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_IIC_Y_TR0_ADDR    0x5088U </span><span class="comment">// When set, indicates that packets receive... </span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0277583dcd6ecfbb56691184512de37"> 8342</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_IIC_Y_TR0_MASK    0x40U</span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a16367aa216205f8cf22df3b87cc78946"> 8343</a></span><span class="preprocessor">#define RX_CRC_EN_B_CFGC_B_IIC_Y_TR0_POS     6U</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span> </div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5de8f4cc15526434c163eea53d51fc48"> 8345</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_IIC_Y_TR0_ADDR    0x5088U </span><span class="comment">// When set, calculate and append CRC to ea... </span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9bd45fd7ddfcb17daa051db7ab17bd88"> 8346</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_IIC_Y_TR0_MASK    0x80U</span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4cfa579641007f7fbd1f9be3ae9a841b"> 8347</a></span><span class="preprocessor">#define TX_CRC_EN_B_CFGC_B_IIC_Y_TR0_POS     7U</span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"> 8348</span> </div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0ce6624d44f84c563f4a1817c7282c2"> 8349</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR1_ADDR        0x5089U</span></div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1730dad54f312ebe067ae82b222864b"> 8350</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR1_DEFAULT     0xB0U</span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span> </div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad203c6a4a3c70f26b292aec18b5c35ba"> 8352</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_IIC_Y_TR1_ADDR   0x5089U </span><span class="comment">// Channel bandwidth-allocation base. Used ... </span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a804147d390b17e9effc66f79c26cbea7"> 8353</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_IIC_Y_TR1_MASK   0x3FU</span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2cb8d76952379c72c90a62333e15b7e"> 8354</a></span><span class="preprocessor">#define BW_VAL_B_CFGC_B_IIC_Y_TR1_POS    0U</span></div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"> 8355</span> </div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2689c22809a39798498026ae53cb9258"> 8356</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_IIC_Y_TR1_ADDR      0x5089U </span><span class="comment">// Channel bandwidth-allocation multiplicat... </span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a92a07f76ded38e9f0ac27f2e19977772"> 8357</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_IIC_Y_TR1_MASK      0xC0U</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a59e876cdac9952b93a721e4fdb5e80fc"> 8358</a></span><span class="preprocessor">#define BW_MULT_B_CFGC_B_IIC_Y_TR1_POS       6U</span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span> </div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7f21fec23cb062d23bbfe98f9649b5f3"> 8360</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR3_ADDR        0x508BU</span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6292c44649fcc9c33766f474718d93ef"> 8361</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR3_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"> 8362</span> </div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab0df598a0916da5e85c91f8ce84c8e5c"> 8363</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_IIC_Y_TR3_ADDR    0x508BU </span><span class="comment">// Source identifier used in packets transm... </span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8dbacadfd9f62a91bea48e2d387f2c6c"> 8364</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_IIC_Y_TR3_MASK    0x07U</span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf9c694901e44665d3e190888b63f951"> 8365</a></span><span class="preprocessor">#define TX_SRC_ID_B_CFGC_B_IIC_Y_TR3_POS     0U</span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"> 8366</span> </div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cb3a860c2e0063eee0efd137e4c53fe"> 8367</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR4_ADDR        0x508CU</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ee1e2d92988d93b8259f7518e7ffe9a"> 8368</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_TR4_DEFAULT     0xFFU</span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"> 8369</span> </div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac081690e3c2915173cadd6c17464aa14"> 8370</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_IIC_Y_TR4_ADDR   0x508CU </span><span class="comment">// Receive packets from selected sources.  </span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9f88aeddc9cf3117067a7e404ee16609"> 8371</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_IIC_Y_TR4_MASK   0xFFU</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8cbde01040c6ce655b0932911eec7dcf"> 8372</a></span><span class="preprocessor">#define RX_SRC_SEL_B_CFGC_B_IIC_Y_TR4_POS    0U</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span> </div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a14b4cdadfe07ded46e9ae8479b4e30ed"> 8374</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_ARQ0_ADDR       0x508DU</span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae2a1d62e2fa2879689358302c2dfc643"> 8375</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_ARQ0_DEFAULT    0x98U</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"> 8376</span> </div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2e58fd9280f94536ccb71eedb0dc2647"> 8377</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_IIC_Y_ARQ0_ADDR    0x508DU </span><span class="comment">// Disable retransmission due to receiving ... </span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad0a3ba8f7a5f43b184baaf7efa338756"> 8378</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_IIC_Y_ARQ0_MASK    0x04U</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9efc553bc5f856faad80fc0cc786a3ab"> 8379</a></span><span class="preprocessor">#define DIS_DBL_ACK_RETX_B_CFGC_B_IIC_Y_ARQ0_POS     2U</span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"> 8380</span> </div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94ad38fafc4c5291418c11dbf873612e"> 8381</a></span><span class="preprocessor">#define EN_B_CFGC_B_IIC_Y_ARQ0_ADDR      0x508DU </span><span class="comment">// Enable ARQ  </span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aebb70de764ef25dbe129f936cf2dd18e"> 8382</a></span><span class="preprocessor">#define EN_B_CFGC_B_IIC_Y_ARQ0_MASK      0x08U</span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a39b8d17fa6924e49024d7fdc0680bc8b"> 8383</a></span><span class="preprocessor">#define EN_B_CFGC_B_IIC_Y_ARQ0_POS       3U</span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"> 8384</span> </div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85381cccf0ae3e61af430139cbf38c20"> 8385</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_ARQ1_ADDR       0x508EU</span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a817eb29a29c15d8210dc7b416ed7d260"> 8386</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_ARQ1_DEFAULT    0x72U</span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"> 8387</span> </div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac285ad8567b66f792e5919c8ded4845e"> 8388</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_IIC_Y_ARQ1_ADDR      0x508EU </span><span class="comment">// Enable reporting of ARQ retransmission e... </span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a27276c7974a4b9638bf5d8e1a164381f"> 8389</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_IIC_Y_ARQ1_MASK      0x01U</span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af492c65b193a30e1a7a50face614b60e"> 8390</a></span><span class="preprocessor">#define RT_CNT_OEN_B_CFGC_B_IIC_Y_ARQ1_POS       0U</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"> 8391</span> </div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1a0ef9f22501f1d10b067b411c8ac61"> 8392</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_IIC_Y_ARQ1_ADDR      0x508EU </span><span class="comment">// Enable reporting of ARQ maximum retransm... </span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a123ea4b524f2aff7da335ed6bbabea5c"> 8393</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_IIC_Y_ARQ1_MASK      0x02U</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae4286dba9c154654094ce7bb3f3744c6"> 8394</a></span><span class="preprocessor">#define MAX_RT_ERR_OEN_B_CFGC_B_IIC_Y_ARQ1_POS       1U</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"> 8395</span> </div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4bd9463545dcd3237481419bb11c530"> 8396</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_ARQ2_ADDR       0x508FU</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8e0e4cc445578743de04b6a507a55307"> 8397</a></span><span class="preprocessor">#define CFGC_B_IIC_Y_ARQ2_DEFAULT    0x00U</span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"> 8398</span> </div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abea0ca55334523a9a25e0fbfb99f88d5"> 8399</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_IIC_Y_ARQ2_ADDR      0x508FU </span><span class="comment">// Total retransmission count in this chann... </span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb0b7c4a4eeb0e6285257ede36c37fe3"> 8400</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_IIC_Y_ARQ2_MASK      0x7FU</span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad929988e50ab811fc8ecefe47a36013e"> 8401</a></span><span class="preprocessor">#define RT_CNT_B_CFGC_B_IIC_Y_ARQ2_POS       0U</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"> 8402</span> </div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac0fe563f1850811581da6b92c47136a8"> 8403</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_IIC_Y_ARQ2_ADDR      0x508FU </span><span class="comment">// Reached maximum retransmission limit (MA... </span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a260f4ee612d4cb63ab5fec234835d126"> 8404</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_IIC_Y_ARQ2_MASK      0x80U</span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2001067f8d9402a5eac426a9b24c602"> 8405</a></span><span class="preprocessor">#define MAX_RT_ERR_B_CFGC_B_IIC_Y_ARQ2_POS       7U</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"> 8406</span> </div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a843caac748b6b9089aff600b7b1658c8"> 8407</a></span><span class="preprocessor">#define GPIO0_B_0_GPIO_A_ADDR        0x52B0U</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0f2ece4f5ce729cfbb590e67eae09ca7"> 8408</a></span><span class="preprocessor">#define GPIO0_B_0_GPIO_A_DEFAULT     0x02U</span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"> 8409</span> </div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a71327aa8888c1861d1a5b58d0eab8547"> 8410</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_0_GPIO_A_ADDR   0x52B0U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa56a932d37951520fd8a53cf09ea150d"> 8411</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_0_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a51dafb7f45f9fbd1c6df3a15819953fa"> 8412</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_0_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span> </div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab1864610bbe4281aff6dff3279397806"> 8414</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_0_GPIO_A_ADDR   0x52B0U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab53e97538355c7fafc066b73ddd95c47"> 8415</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_0_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a066074e6d9263b490df110713d63c0b0"> 8416</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_0_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"> 8417</span> </div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1c10d5b336bf490eb9b64dc7dce6bd54"> 8418</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_0_GPIO_A_ADDR   0x52B0U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a577168edffa5485e22328fe74b48010e"> 8419</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_0_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af0f9af853a45e05a765eb90bf335297e"> 8420</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_0_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span> </div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af130a8bf2ade6259b3bc0612fd8f9a00"> 8422</a></span><span class="preprocessor">#define GPIO0_B_0_GPIO_B_ADDR        0x52B1U</span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a95cf331cb8e302c2b3a72e94f06c83e4"> 8423</a></span><span class="preprocessor">#define GPIO0_B_0_GPIO_B_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"> 8424</span> </div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3adda5318cd7a9b9287e8f87d23336d2"> 8425</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_0_GPIO_B_ADDR   0x52B1U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a727ee084e8ce8c80de3466a7457478ed"> 8426</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_0_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa44906398ca897aa88743f66f6c832da"> 8427</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_0_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span> </div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8853e957ab319c33723f0341a206f790"> 8429</a></span><span class="preprocessor">#define GPIO0_B_0_GPIO_C_ADDR        0x52B2U</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1321af3b2e8cb6f4ec49e8b6dba0b957"> 8430</a></span><span class="preprocessor">#define GPIO0_B_0_GPIO_C_DEFAULT     0x40U</span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"> 8431</span> </div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a94419c3ae22353a66e235b4b859f8a52"> 8432</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_0_GPIO_C_ADDR   0x52B2U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa61ea5da2dfbd8c38343b4f839f141a3"> 8433</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_0_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8c551419701630389129f47300a8dcf7"> 8434</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_0_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"> 8435</span> </div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acce62b26a15814d64ad355ba1ec37a56"> 8436</a></span><span class="preprocessor">#define GPIO_RECVED_B_GPIO0_B_0_GPIO_C_ADDR      0x52B2U </span><span class="comment">// Received GPIO value from across the GMSL... </span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4a35c5559526c93aa3c67d807917341"> 8437</a></span><span class="preprocessor">#define GPIO_RECVED_B_GPIO0_B_0_GPIO_C_MASK      0x40U</span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f229bc23f3c68dc97b125fdb83bf472"> 8438</a></span><span class="preprocessor">#define GPIO_RECVED_B_GPIO0_B_0_GPIO_C_POS       6U</span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"> 8439</span> </div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a127058237f6f4f371c46a567aa199a0e"> 8440</a></span><span class="preprocessor">#define GPIO0_B_1_GPIO_A_ADDR        0x52B3U</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a093dd9a112c71ce1b2456865c78640b4"> 8441</a></span><span class="preprocessor">#define GPIO0_B_1_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"> 8442</span> </div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb6d7998b6c80372feca6c2a83a9f3ab"> 8443</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_1_GPIO_A_ADDR   0x52B3U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abc76ca68e59d51835bb9a5b5c71e3005"> 8444</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_1_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a137ee42411f8ad0290c61daec20397df"> 8445</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_1_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"> 8446</span> </div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac10eca4bb1fc3e80bd0e76a369011de9"> 8447</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_1_GPIO_A_ADDR   0x52B3U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28ad06762a510eb09ce8f75b2fa8feff"> 8448</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_1_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff92978a9564bd824082d5335c82e0df"> 8449</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_1_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"> 8450</span> </div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afe4751e25f95e23db04ec9492da7d218"> 8451</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_1_GPIO_A_ADDR   0x52B3U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaf6df4ccc9eea0e6b6e6e9c2d51b056"> 8452</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_1_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad399376ba4c22c4f86c54beaf5f9009b"> 8453</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_1_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span> </div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a29c398b6db87bd40a1911f4f831a5061"> 8455</a></span><span class="preprocessor">#define GPIO0_B_1_GPIO_B_ADDR        0x52B4U</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4b8f1f17d36155520df664b859c0ff9"> 8456</a></span><span class="preprocessor">#define GPIO0_B_1_GPIO_B_DEFAULT     0x01U</span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"> 8457</span> </div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad4e8315b1d3f00cb02b1059916a66ccb"> 8458</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_1_GPIO_B_ADDR   0x52B4U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a62511e3b5656c0cd83d202955c314049"> 8459</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_1_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa2a62a7fb13ed9475fbee3e0998ca187"> 8460</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_1_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"> 8461</span> </div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2b4a195b77b2f96a6d82a93d53552c3"> 8462</a></span><span class="preprocessor">#define GPIO0_B_1_GPIO_C_ADDR        0x52B5U</span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e4212502f443d5fa84a3a19361d85fc"> 8463</a></span><span class="preprocessor">#define GPIO0_B_1_GPIO_C_DEFAULT     0x41U</span></div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"> 8464</span> </div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a837fd08cd67ea76834d43afb9a115cc3"> 8465</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_1_GPIO_C_ADDR   0x52B5U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a463ea413ca59111898db25219222268d"> 8466</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_1_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab550b36e48a021832458157b5a18804b"> 8467</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_1_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"> 8468</span> </div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1966b53dda6381fc9ff5fb8e636cec0a"> 8469</a></span><span class="preprocessor">#define GPIO0_B_2_GPIO_A_ADDR        0x52B6U</span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a419ed977b35fe126b983cb9f5a0eb0b9"> 8470</a></span><span class="preprocessor">#define GPIO0_B_2_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"> 8471</span> </div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2d598942406f5940e404849322004fd4"> 8472</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_2_GPIO_A_ADDR   0x52B6U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab85414cec8395bb9ab28c8aa96f4c70e"> 8473</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_2_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a050a9117705aaa1d1e25c4d77b8c1baa"> 8474</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_2_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"> 8475</span> </div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a098710ff10572eed3be207ea49edfba7"> 8476</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_2_GPIO_A_ADDR   0x52B6U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e905a3f4c36553030e687f75c6ec07a"> 8477</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_2_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a601a488978e83fbdcab7ecf939da83df"> 8478</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_2_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"> 8479</span> </div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a959124062ae4a02f1a351d18e200a25b"> 8480</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_2_GPIO_A_ADDR   0x52B6U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5f9d71c96e9205ec9a3cfeb668eaf6b8"> 8481</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_2_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6a875d139297af63b4f0dfdf74a95641"> 8482</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_2_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"> 8483</span> </div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2ea6567f8b2c08f9bdfe8c2d29993b4b"> 8484</a></span><span class="preprocessor">#define GPIO0_B_2_GPIO_B_ADDR        0x52B7U</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae674e2480d953bbf5157a0f10f0c0627"> 8485</a></span><span class="preprocessor">#define GPIO0_B_2_GPIO_B_DEFAULT     0x02U</span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"> 8486</span> </div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a42a8b707ea0665404d7eacabc5e92cd2"> 8487</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_2_GPIO_B_ADDR   0x52B7U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2b126ead2353958e1048fea36812f6df"> 8488</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_2_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a630881f0c92e98f3e36d2196eaec0de9"> 8489</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_2_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span> </div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3a60c46e450ade17a084113ef2569018"> 8491</a></span><span class="preprocessor">#define GPIO0_B_2_GPIO_C_ADDR        0x52B8U</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa1579527693d73af6ff7d4b51ffe0b29"> 8492</a></span><span class="preprocessor">#define GPIO0_B_2_GPIO_C_DEFAULT     0x42U</span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"> 8493</span> </div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6b1b8dd3f2ee9c4d1f9d41b4ef40b4c"> 8494</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_2_GPIO_C_ADDR   0x52B8U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abdd7333d7a9c9177e30736a7266244eb"> 8495</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_2_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a23a0f8b10f5ba2161b7c2ec8bd08feef"> 8496</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_2_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"> 8497</span> </div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5ed32b8503e0e25e6301bd359c81dfe4"> 8498</a></span><span class="preprocessor">#define GPIO0_B_3_GPIO_A_ADDR        0x52B9U</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a83183f99c718e09b7cbc19d2337e2233"> 8499</a></span><span class="preprocessor">#define GPIO0_B_3_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"> 8500</span> </div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a80e63f4f86a6af17c11a4480445d538d"> 8501</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_3_GPIO_A_ADDR   0x52B9U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa891894ddad4ba6341216a9b8d1e0cba"> 8502</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_3_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a28af52a8ade50bf816a6a82655569cee"> 8503</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_3_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"> 8504</span> </div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab6b371e1fc63434b51399f48deaf4d1a"> 8505</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_3_GPIO_A_ADDR   0x52B9U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad91662a0ab5eb6d8b402fe88724f23e8"> 8506</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_3_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2f09c2e2bdcddd80972dec2a61bc54d2"> 8507</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_3_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"> 8508</span> </div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab26833060814f696da64fd7444ddf561"> 8509</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_3_GPIO_A_ADDR   0x52B9U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22e1e4116cc517a2149e24c9d8609072"> 8510</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_3_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a8b96cc9431ca430bb75ab6d02ab74c"> 8511</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_3_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"> 8512</span> </div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5875e5f8338dae34240fff9e9057f31d"> 8513</a></span><span class="preprocessor">#define GPIO0_B_3_GPIO_B_ADDR        0x52BAU</span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad52c4fc453c5f8d3b98352f49d706285"> 8514</a></span><span class="preprocessor">#define GPIO0_B_3_GPIO_B_DEFAULT     0x03U</span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"> 8515</span> </div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1d0bd705469231cc7c89762908f5955f"> 8516</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_3_GPIO_B_ADDR   0x52BAU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4241c3a071948bf1cc5f64c3275104fa"> 8517</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_3_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa561bfa57d2fa987fc2887936224eb0b"> 8518</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_3_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"> 8519</span> </div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa913f24d55fe8856abfb535bacf2cae"> 8520</a></span><span class="preprocessor">#define GPIO0_B_3_GPIO_C_ADDR        0x52BBU</span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a185a933db4eab518ed947a53ef430033"> 8521</a></span><span class="preprocessor">#define GPIO0_B_3_GPIO_C_DEFAULT     0x43U</span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"> 8522</span> </div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0768c9f765c1d03f3b80f1c98766a68c"> 8523</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_3_GPIO_C_ADDR   0x52BBU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a587f8079ea93e5e38619e257ed163e93"> 8524</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_3_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1281456a64c2088b33fdbfee0095c157"> 8525</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_3_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"> 8526</span> </div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a31c69de1da544923a93b7e58af8666f7"> 8527</a></span><span class="preprocessor">#define GPIO0_B_4_GPIO_A_ADDR        0x52BCU</span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a26a0718093df96b8ebfe316ba297994c"> 8528</a></span><span class="preprocessor">#define GPIO0_B_4_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"> 8529</span> </div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a18cc21d1d8ebcd995516ca3d56c04bfd"> 8530</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_4_GPIO_A_ADDR   0x52BCU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aab3596dde8625bc25aae65b0879e4abf"> 8531</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_4_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a078fe86298cb9201b178073e273654db"> 8532</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_4_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"> 8533</span> </div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33bea82351fa48fb6f04d2b0a785a167"> 8534</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_4_GPIO_A_ADDR   0x52BCU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aac13fdf04b94629d1df746600d90c031"> 8535</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_4_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0780faf0ea5202e5de74047e5dec1a29"> 8536</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_4_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"> 8537</span> </div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9e8143e8bd14c5c908fe1b17df31f488"> 8538</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_4_GPIO_A_ADDR   0x52BCU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5a66f878b61e182af4bc03733e4c371f"> 8539</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_4_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8fbf572751da959de3a356e28a9e0dbf"> 8540</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_4_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span> </div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a570af645368efb7a822593f79727701c"> 8542</a></span><span class="preprocessor">#define GPIO0_B_4_GPIO_B_ADDR        0x52BDU</span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa75deade18c7e2e315db33a7d7428545"> 8543</a></span><span class="preprocessor">#define GPIO0_B_4_GPIO_B_DEFAULT     0x04U</span></div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"> 8544</span> </div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7b6fb2010f2755612fa2c1ee9a2cc34"> 8545</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_4_GPIO_B_ADDR   0x52BDU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7da5192445841d794745a52d3f00675"> 8546</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_4_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa4e0c9ec0142d9657d3aab6faaee9be6"> 8547</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_4_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span> </div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a46210498a10f14ce5975987768c71a5b"> 8549</a></span><span class="preprocessor">#define GPIO0_B_4_GPIO_C_ADDR        0x52BEU</span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7b2739297aa443af9a4ca62395b3317d"> 8550</a></span><span class="preprocessor">#define GPIO0_B_4_GPIO_C_DEFAULT     0x44U</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"> 8551</span> </div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a280aeda69832df4cac4c719d87404431"> 8552</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_4_GPIO_C_ADDR   0x52BEU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a32585ea20afcdb283d3dc9f50e661456"> 8553</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_4_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a43865319a4338b2eb8668af2651bbfd3"> 8554</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_4_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"> 8555</span> </div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a84a7bd3e3fcbf78203863271a6cec886"> 8556</a></span><span class="preprocessor">#define GPIO0_B_5_GPIO_A_ADDR        0x52BFU</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a69d2abce639cf7e48bb54d1758095297"> 8557</a></span><span class="preprocessor">#define GPIO0_B_5_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"> 8558</span> </div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fd0ce766cdc65245d135d5b8cc20159"> 8559</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_5_GPIO_A_ADDR   0x52BFU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a8ef0221611818bdb8f9a805884e4eee1"> 8560</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_5_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a47f80a8ca43d87a65dfa4f437da52bc2"> 8561</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_5_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"> 8562</span> </div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2c739de6c4d58314bf79bd51fd654ddf"> 8563</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_5_GPIO_A_ADDR   0x52BFU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48c0aa5eeecc28f48cf37d6619b50031"> 8564</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_5_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a386d38775b303197ad66df4a35e146"> 8565</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_5_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"> 8566</span> </div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae24142cdcb0c193ac96d6a081bb01a7"> 8567</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_5_GPIO_A_ADDR   0x52BFU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfed6ac1191dbe2a7dfaad956e0dea58"> 8568</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_5_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7add66cb7152db23e850df0a119459d5"> 8569</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_5_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"> 8570</span> </div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab624160a89d51719e5f2505b58431f5e"> 8571</a></span><span class="preprocessor">#define GPIO0_B_5_GPIO_B_ADDR        0x52C0U</span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9fc32a8a8f6974013a5579a9a01cc1cb"> 8572</a></span><span class="preprocessor">#define GPIO0_B_5_GPIO_B_DEFAULT     0x05U</span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"> 8573</span> </div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a48aa1272bb91abf29fe118b195dd37db"> 8574</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_5_GPIO_B_ADDR   0x52C0U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae5b0ca0e71d1209c94d814e2b43bb485"> 8575</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_5_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae15d7c082282cdc84a2b56e16afef9ff"> 8576</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_5_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"> 8577</span> </div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae3b68f7f076bba616f131acdb028f8ed"> 8578</a></span><span class="preprocessor">#define GPIO0_B_5_GPIO_C_ADDR        0x52C1U</span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab5e2eb1f1ed11d8fc68298b40fb7c6f3"> 8579</a></span><span class="preprocessor">#define GPIO0_B_5_GPIO_C_DEFAULT     0x45U</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"> 8580</span> </div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa44a1cf605d7c35e65e2a8aa7380c209"> 8581</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_5_GPIO_C_ADDR   0x52C1U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2320fd56e310c3c6e8eadbd58024a779"> 8582</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_5_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85a529309c6bd862ab40834e9abfad74"> 8583</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_5_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"> 8584</span> </div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a15038549e557847d4b9354c988282565"> 8585</a></span><span class="preprocessor">#define GPIO0_B_6_GPIO_A_ADDR        0x52C2U</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fa4cf5a6741d98e7906374ef28572c8"> 8586</a></span><span class="preprocessor">#define GPIO0_B_6_GPIO_A_DEFAULT     0x02U</span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span> </div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5d2f039beccf178ac03f4fcb864a92b9"> 8588</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_6_GPIO_A_ADDR   0x52C2U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00b9a8c62dd211e2886e24c84f3ec360"> 8589</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_6_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa5bd34ae526563ef837dad9ff8861338"> 8590</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_6_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"> 8591</span> </div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afa228dcb2c960cf9622d755f428215d9"> 8592</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_6_GPIO_A_ADDR   0x52C2U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2fca5854a43097730209f9d141048bf3"> 8593</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_6_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abbd227e9c47bf46ae07f818209ec7b6e"> 8594</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_6_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"> 8595</span> </div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5329aa580970d77fc15340b3b2af23d5"> 8596</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_6_GPIO_A_ADDR   0x52C2U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acb8fab7abcd3ec244fc7580e5e5b8d12"> 8597</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_6_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab4c2fffd24006ad085f19d949c5a9732"> 8598</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_6_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"> 8599</span> </div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abf1c8e70a4abaaba4cbaf07fa2a6f17d"> 8600</a></span><span class="preprocessor">#define GPIO0_B_6_GPIO_B_ADDR        0x52C3U</span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58dec219ee0dfcd26404b3d7a63c35c5"> 8601</a></span><span class="preprocessor">#define GPIO0_B_6_GPIO_B_DEFAULT     0x06U</span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"> 8602</span> </div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a9fad78d209193e32d9ffeec5b83690"> 8603</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_6_GPIO_B_ADDR   0x52C3U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a22be5c55b21626cc0b004db86ddc5200"> 8604</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_6_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d9742f80ca987159ccde0d7fe322a84"> 8605</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_6_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"> 8606</span> </div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aeb54cb1127a515e803c618ef1aa7dd0c"> 8607</a></span><span class="preprocessor">#define GPIO0_B_6_GPIO_C_ADDR        0x52C4U</span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4256d160de988e15c54a7827b56c4bc3"> 8608</a></span><span class="preprocessor">#define GPIO0_B_6_GPIO_C_DEFAULT     0x46U</span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"> 8609</span> </div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f572ea66d65fc85f7fce8d03adb857b"> 8610</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_6_GPIO_C_ADDR   0x52C4U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae29306fc9d661e12cc344b7b81aa0dc2"> 8611</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_6_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6e0522d68bd08075a7437c98970b86b2"> 8612</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_6_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"> 8613</span> </div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac5ae7a00468247d1c09518a13fbcd01c"> 8614</a></span><span class="preprocessor">#define GPIO0_B_7_GPIO_A_ADDR        0x52C5U</span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6495e771256ee230c7976bbcd6b839b5"> 8615</a></span><span class="preprocessor">#define GPIO0_B_7_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"> 8616</span> </div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ada4ca6b826bcd3ccc2dbc7b5b61ef393"> 8617</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_7_GPIO_A_ADDR   0x52C5U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0cd71e69206834eff6a602f445d41c1b"> 8618</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_7_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af6df56d945192429de2ba1ec7f7bb61b"> 8619</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_7_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"> 8620</span> </div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35a2c92996a2fda17e0119f225747de1"> 8621</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_7_GPIO_A_ADDR   0x52C5U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4811d352441997d86bf56636ef82be50"> 8622</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_7_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9b75d7636c63a5a2196953f5a9d76e59"> 8623</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_7_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"> 8624</span> </div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a157120235f4cf8b198097182042de908"> 8625</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_7_GPIO_A_ADDR   0x52C5U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac17269a8304b1ff30e2ba5590add2097"> 8626</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_7_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a27bc6893f15a07b9296857560dea013e"> 8627</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_7_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"> 8628</span> </div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0d81b173b08b4313fd45073828efbad3"> 8629</a></span><span class="preprocessor">#define GPIO0_B_7_GPIO_B_ADDR        0x52C6U</span></div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae7994b6107eb8ce536e7e6a3ac7f7f11"> 8630</a></span><span class="preprocessor">#define GPIO0_B_7_GPIO_B_DEFAULT     0x07U</span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"> 8631</span> </div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa865918c3de31170477f9cea2f4bf771"> 8632</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_7_GPIO_B_ADDR   0x52C6U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9841b690be73eb70b2721cb39ad63a86"> 8633</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_7_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac4b13671f65566bd1817bfe90d34e231"> 8634</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_7_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"> 8635</span> </div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aad1e223af5ccea33f12f5ffe58c458d9"> 8636</a></span><span class="preprocessor">#define GPIO0_B_7_GPIO_C_ADDR        0x52C7U</span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afac6f10b6d7b219960a7af304e7a254e"> 8637</a></span><span class="preprocessor">#define GPIO0_B_7_GPIO_C_DEFAULT     0x47U</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"> 8638</span> </div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a534158c6383848d6f2d7d788fe61f084"> 8639</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_7_GPIO_C_ADDR   0x52C7U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a85cffa3e3dcc9e891e1fea9bb4fad6a6"> 8640</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_7_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac192ac4fe8ac1176a226298088f4c9f2"> 8641</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_7_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"> 8642</span> </div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a333aef0361f108e67c8ba331a309174e"> 8643</a></span><span class="preprocessor">#define GPIO0_B_8_GPIO_A_ADDR        0x52C8U</span></div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aff669c8058f4c2a7c68d23ea24994bac"> 8644</a></span><span class="preprocessor">#define GPIO0_B_8_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"> 8645</span> </div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6d6cd28338bcec24d878f70007462882"> 8646</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_8_GPIO_A_ADDR   0x52C8U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a04cf4d8947cfb34356dc10e1f5a039e5"> 8647</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_8_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac523314cf44fa52149a432525828df4e"> 8648</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_8_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"> 8649</span> </div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a24871807a10f4cb0eee10a661d0cc10e"> 8650</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_8_GPIO_A_ADDR   0x52C8U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35bdc375403be65a58c3a343181948f7"> 8651</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_8_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6fe6fd15a69e7c2e8aa6551c79b4b566"> 8652</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_8_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"> 8653</span> </div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac1a4af0b0ec8c34989d50390478a2e88"> 8654</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_8_GPIO_A_ADDR   0x52C8U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1133b7d47cbee6b083a80395da9bfda6"> 8655</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_8_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a0a78b42f4c6dddd2c668614a10223ce2"> 8656</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_8_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"> 8657</span> </div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad7e83f1eaa26b897e49333c0d9eb7e5f"> 8658</a></span><span class="preprocessor">#define GPIO0_B_8_GPIO_B_ADDR        0x52C9U</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a808fae5dff5095543486cb8942d086ec"> 8659</a></span><span class="preprocessor">#define GPIO0_B_8_GPIO_B_DEFAULT     0x08U</span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"> 8660</span> </div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae39a4878ba73a364c43a8957e9d29ce4"> 8661</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_8_GPIO_B_ADDR   0x52C9U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adfff649f66dd1ce6fffb80c64f34217a"> 8662</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_8_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac452e5baf285ee735d7a2155969eee2c"> 8663</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_8_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"> 8664</span> </div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a33e1108cbeef8feccde02f8a38bc4abd"> 8665</a></span><span class="preprocessor">#define GPIO0_B_8_GPIO_C_ADDR        0x52CAU</span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb1d5af9f4a9fd9dc217e309aa6e0442"> 8666</a></span><span class="preprocessor">#define GPIO0_B_8_GPIO_C_DEFAULT     0x48U</span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span> </div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a464b2ad5a0ab11da53026d913218b53b"> 8668</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_8_GPIO_C_ADDR   0x52CAU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac29727550da00218465d38aaa0644377"> 8669</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_8_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a99906816f7fd1d1229a74780d4b6b78d"> 8670</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_8_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"> 8671</span> </div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a34a7b312eb1598b9c9f7dca957cbe7f3"> 8672</a></span><span class="preprocessor">#define GPIO0_B_9_GPIO_A_ADDR        0x52CBU</span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab8844b70c496a86280f22c9591787c46"> 8673</a></span><span class="preprocessor">#define GPIO0_B_9_GPIO_A_DEFAULT     0x00U</span></div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"> 8674</span> </div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad8c40da9cef9ef57ca62529f4e0565b1"> 8675</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_9_GPIO_A_ADDR   0x52CBU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1decbaf92fae92a73b33bb2dd8797863"> 8676</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_9_GPIO_A_MASK   0x02U</span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab077ae8dde7aba39170caaf9dedbbf51"> 8677</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_9_GPIO_A_POS    1U</span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"> 8678</span> </div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1b802065f39adf1281d444a9fe6e2999"> 8679</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_9_GPIO_A_ADDR   0x52CBU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac40cecd9265a962db158ad1990b70e83"> 8680</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_9_GPIO_A_MASK   0x04U</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a129151b5e561e8927ef14c89bbca1268"> 8681</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_9_GPIO_A_POS    2U</span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"> 8682</span> </div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a940bff256eb90061cf7b0e0c53c2234a"> 8683</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_9_GPIO_A_ADDR   0x52CBU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f6212fd237db0b5604b91a7e5abf819"> 8684</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_9_GPIO_A_MASK   0x20U</span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1ac62ad5b1da7c0009e744f689f6d992"> 8685</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_9_GPIO_A_POS    5U</span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"> 8686</span> </div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad96fcba8f2dc78b605145b74d26143e6"> 8687</a></span><span class="preprocessor">#define GPIO0_B_9_GPIO_B_ADDR        0x52CCU</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae0fa721c862ee55207cb034a0f743978"> 8688</a></span><span class="preprocessor">#define GPIO0_B_9_GPIO_B_DEFAULT     0x09U</span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"> 8689</span> </div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7263ce275e82116ed17a8312efecc4b7"> 8690</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_9_GPIO_B_ADDR   0x52CCU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af16c6440f4972ffe9c5ac8da2d1f3191"> 8691</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_9_GPIO_B_MASK   0x1FU</span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1e7cc509a9a224658e9250483ea25340"> 8692</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_9_GPIO_B_POS    0U</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"> 8693</span> </div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2168c4129d1564c148c2dfb897642c17"> 8694</a></span><span class="preprocessor">#define GPIO0_B_9_GPIO_C_ADDR        0x52CDU</span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adff5876155d54145bb76ede7eab50b76"> 8695</a></span><span class="preprocessor">#define GPIO0_B_9_GPIO_C_DEFAULT     0x49U</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"> 8696</span> </div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a9cffe930b67f4088738b2d2e2ddeaa0f"> 8697</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_9_GPIO_C_ADDR   0x52CDU </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4174dab7012ecc6a320acdeccd677980"> 8698</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_9_GPIO_C_MASK   0x1FU</span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaeed7c4fe5b2b2ce18582e9035be2a2c"> 8699</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_9_GPIO_C_POS    0U</span></div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"> 8700</span> </div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4558462c2edac05f0533d78f96bcaac"> 8701</a></span><span class="preprocessor">#define GPIO0_B_10_GPIO_A_ADDR       0x52CEU</span></div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac685142f6c06e5df4f754ce86eba8a4c"> 8702</a></span><span class="preprocessor">#define GPIO0_B_10_GPIO_A_DEFAULT    0x00U</span></div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"> 8703</span> </div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adeb6f7f3cf4e6679d77f7003e7943342"> 8704</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_10_GPIO_A_ADDR      0x52CEU </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa23bdf354cfcebe4d6d77f03f191c731"> 8705</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_10_GPIO_A_MASK      0x02U</span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac459f2f6cad618ed2c9164986868d289"> 8706</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_10_GPIO_A_POS       1U</span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"> 8707</span> </div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af7e8a4298c6bef0c18e44a2c129c4ce3"> 8708</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_10_GPIO_A_ADDR      0x52CEU </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abd8cb62c3c432a5f3b803d07a6aff1d8"> 8709</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_10_GPIO_A_MASK      0x04U</span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae8a91e70a3c377b74e469d03551cec3f"> 8710</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_10_GPIO_A_POS       2U</span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"> 8711</span> </div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac07ce1b47c7400c35ef0380c15d56196"> 8712</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_10_GPIO_A_ADDR      0x52CEU </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a1770a09e7aec3330f3dc451a7a90602c"> 8713</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_10_GPIO_A_MASK      0x20U</span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a41e557b9c44a48369d00820ffde67fe1"> 8714</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_10_GPIO_A_POS       5U</span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"> 8715</span> </div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a3f47a0e6ae181b6a00607cc5e3c9106f"> 8716</a></span><span class="preprocessor">#define GPIO0_B_10_GPIO_B_ADDR       0x52CFU</span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#adc45f7760b2515464cb9d2febe43f5f8"> 8717</a></span><span class="preprocessor">#define GPIO0_B_10_GPIO_B_DEFAULT    0x0AU</span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"> 8718</span> </div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5efed1cc5a4ddcc926304cd9ee213472"> 8719</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_10_GPIO_B_ADDR      0x52CFU </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a437367078b75546d7020419afe69eb4c"> 8720</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_10_GPIO_B_MASK      0x1FU</span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a07b0ab900a87ed2a26cba441454245c4"> 8721</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_10_GPIO_B_POS       0U</span></div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"> 8722</span> </div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35e5298408130c2511eae0c691532a9d"> 8723</a></span><span class="preprocessor">#define GPIO0_B_10_GPIO_C_ADDR       0x52D0U</span></div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afbf6123608ac5fffe5c21d642ed9415d"> 8724</a></span><span class="preprocessor">#define GPIO0_B_10_GPIO_C_DEFAULT    0x4AU</span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"> 8725</span> </div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a37e51cea78d3fa145d57a3814b6e0914"> 8726</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_10_GPIO_C_ADDR      0x52D0U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aaf08565c0d1f6610783fc5ceed5b18a8"> 8727</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_10_GPIO_C_MASK      0x1FU</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad5465c3c67ba7e117be0454a9e3cf8b1"> 8728</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_10_GPIO_C_POS       0U</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"> 8729</span> </div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00b02b1d1e5c2cd9166847af33dbf068"> 8730</a></span><span class="preprocessor">#define GPIO0_B_11_GPIO_A_ADDR       0x52D1U</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5c8d41124fcb4e6630537c90282eb41c"> 8731</a></span><span class="preprocessor">#define GPIO0_B_11_GPIO_A_DEFAULT    0x00U</span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"> 8732</span> </div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7d87c63946805eb25e4f17ad5ee7e81e"> 8733</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_11_GPIO_A_ADDR      0x52D1U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ade907177a54710ea0b05e061d4f519c6"> 8734</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_11_GPIO_A_MASK      0x02U</span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5eeda050f5e64c59487a850ecc9ea506"> 8735</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_11_GPIO_A_POS       1U</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"> 8736</span> </div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afd4fe828d7825200378932eaad9b1f5f"> 8737</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_11_GPIO_A_ADDR      0x52D1U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab203cc194f360250277ce90eb04d3523"> 8738</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_11_GPIO_A_MASK      0x04U</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afefe9d5561190659124b93621c74dec0"> 8739</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_11_GPIO_A_POS       2U</span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"> 8740</span> </div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a705e8765043f7692478bad72c6fb9a78"> 8741</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_11_GPIO_A_ADDR      0x52D1U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#acdcac585317c22324a250460c69cc200"> 8742</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_11_GPIO_A_MASK      0x20U</span></div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a495ccc2b22a023f44b102e2639b6e0da"> 8743</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_11_GPIO_A_POS       5U</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span> </div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#add4d685c6495cbe6371aebcc3c643563"> 8745</a></span><span class="preprocessor">#define GPIO0_B_11_GPIO_B_ADDR       0x52D2U</span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a166afc6415ccffafca0d3405e863c38d"> 8746</a></span><span class="preprocessor">#define GPIO0_B_11_GPIO_B_DEFAULT    0x0BU</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"> 8747</span> </div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad2412ab65199db7a3992b2270c8ce4ec"> 8748</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_11_GPIO_B_ADDR      0x52D2U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aae530bc0562f8eecb6c7aa04cabd6458"> 8749</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_11_GPIO_B_MASK      0x1FU</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a01b569a0bc3d1e50169b62b307587e17"> 8750</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_11_GPIO_B_POS       0U</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"> 8751</span> </div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a800eea5233cab8e6c2939be20de37520"> 8752</a></span><span class="preprocessor">#define GPIO0_B_11_GPIO_C_ADDR       0x52D3U</span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a58524718e87b80cb5c9fca90fedf44a9"> 8753</a></span><span class="preprocessor">#define GPIO0_B_11_GPIO_C_DEFAULT    0x4BU</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"> 8754</span> </div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a2cb02b8f6b5154ee344fe8ceb259945c"> 8755</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_11_GPIO_C_ADDR      0x52D3U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a785328f01e924a619178b51a4944c8c4"> 8756</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_11_GPIO_C_MASK      0x1FU</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6f29c59141e6578f21783e427ce3bb98"> 8757</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_11_GPIO_C_POS       0U</span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"> 8758</span> </div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a53f43da128b0d9f094eb62b2229dbceb"> 8759</a></span><span class="preprocessor">#define GPIO0_B_12_GPIO_A_ADDR       0x52D4U</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a5424da84a88d39f643a1f902c221c173"> 8760</a></span><span class="preprocessor">#define GPIO0_B_12_GPIO_A_DEFAULT    0x00U</span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"> 8761</span> </div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ad57c7e32033952febfa393357f5a9b42"> 8762</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_12_GPIO_A_ADDR      0x52D4U </span><span class="comment">// GPIO Tx source control.  </span></div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a166b0a29f2cd301935ce415ced3d9f85"> 8763</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_12_GPIO_A_MASK      0x02U</span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6de35efa3ba2abb0a474a29a2183c11b"> 8764</a></span><span class="preprocessor">#define GPIO_TX_EN_B_GPIO0_B_12_GPIO_A_POS       1U</span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"> 8765</span> </div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a00d936d6ed3c5e4b98b896c5da471ccb"> 8766</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_12_GPIO_A_ADDR      0x52D4U </span><span class="comment">// GPIO out source control.  </span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a35d16a440c77c9b0f9ebeadb8b394ba5"> 8767</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_12_GPIO_A_MASK      0x04U</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa6ed963d18359a5c7ea9cb7f79310c56"> 8768</a></span><span class="preprocessor">#define GPIO_RX_EN_B_GPIO0_B_12_GPIO_A_POS       2U</span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"> 8769</span> </div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a56321245e43e1a6d564888e444b1fd6c"> 8770</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_12_GPIO_A_ADDR      0x52D4U </span><span class="comment">// Enables jitter minimization compensation... </span></div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#af4320f8e9f5b6f3c3aab7e8224270a8a"> 8771</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_12_GPIO_A_MASK      0x20U</span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ac303aa75b2dbf7a904a24aa5d9f88fa0"> 8772</a></span><span class="preprocessor">#define TX_COMP_EN_B_GPIO0_B_12_GPIO_A_POS       5U</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"> 8773</span> </div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a44ea23f22c05ff4884ec5eaadd7228b3"> 8774</a></span><span class="preprocessor">#define GPIO0_B_12_GPIO_B_ADDR       0x52D5U</span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#abb3b755fe4c409ac872dc74f410cf570"> 8775</a></span><span class="preprocessor">#define GPIO0_B_12_GPIO_B_DEFAULT    0x0CU</span></div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"> 8776</span> </div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aa21a7c478bb97f4187d647424bead5c0"> 8777</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_12_GPIO_B_ADDR      0x52D5U </span><span class="comment">// GPIO ID for pin while transmitting  </span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ab2b69376be5ebbca7b3b0da7d238f20f"> 8778</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_12_GPIO_B_MASK      0x1FU</span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#ae1aaf7e1f86d1bb8d4996d760486f407"> 8779</a></span><span class="preprocessor">#define GPIO_TX_ID_B_GPIO0_B_12_GPIO_B_POS       0U</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"> 8780</span> </div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#afaceb2125cab6ed97b3a2fbe0b56a58c"> 8781</a></span><span class="preprocessor">#define GPIO0_B_12_GPIO_C_ADDR       0x52D6U</span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a134799735bfe39bb17895e928c2a90db"> 8782</a></span><span class="preprocessor">#define GPIO0_B_12_GPIO_C_DEFAULT    0x4CU</span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"> 8783</span> </div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a4e4908754324a97583a6d319c10aecaa"> 8784</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_12_GPIO_C_ADDR      0x52D6U </span><span class="comment">// GPIO ID for pin while receiving  </span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#aefd034d2f50cf04f789bb0a7e5cb22ea"> 8785</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_12_GPIO_C_MASK      0x1FU</span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6433c537b4444c14fe0d81a7aeadff04"> 8786</a></span><span class="preprocessor">#define GPIO_RX_ID_B_GPIO0_B_12_GPIO_C_POS       0U</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"> 8787</span> </div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a6780ca80c226f1e24ca9370375495eba"> 8788</a></span><span class="preprocessor">#define MAX96792_MASK_TO_RW_ALL_MASK         (0xFFU)</span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"> 8789</span> </div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"><a class="line" href="max96792__regs_8h.html#a7878962ac7ee001c41af5db3cf678d90"> 8790</a></span><span class="preprocessor">#define MAX96792_READ_ALT_MEM_MAP_MASK         (0x17U)</span></div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"> 8791</span> </div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"> 8792</span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
    <ul>
      <li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_2a40c056e37ccc770ddfda0693310ae2.html">gmsl</a></li><li class="navelem"><a class="el" href="dir_d3cb0b25b4cb735d631beac54729ffc8.html">deserializer</a></li><li class="navelem"><a class="el" href="dir_cb7a28008dc66e76b0b83ac339dd9b1a.html">camera</a></li><li class="navelem"><a class="el" href="dir_8b83eb5092d54eab493cce4a9bb52a7a.html">max96792</a></li><li class="navelem"><a class="el" href="max96792__regs_8h.html">max96792_regs.h</a></li>
      <li class="footer">Copyright &copy; 2024 <a href="https://www.analog.com/en/index.html">Analog Devices Inc.</a>. All Rights Reserved.</li>
    </ul>
  </div>
  </body>
  </html>
