<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/sel-sched.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - sel-sched.c<span style="font-size: 80%;"> (source / <a href="sel-sched.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2365</td>
            <td class="headerCovTableEntry">3015</td>
            <td class="headerCovTableEntryMed">78.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">135</td>
            <td class="headerCovTableEntry">148</td>
            <td class="headerCovTableEntryHi">91.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Instruction scheduling pass.  Selective scheduler and pipeliner.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 2006-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : This file is part of GCC.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       7 </span>            : the terms of the GNU General Public License as published by the Free
<span class="lineNum">       8 </span>            : Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">       9 </span>            : version.
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      12 </span>            : WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      13 </span>            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      14 </span>            : for more details.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #include &quot;config.h&quot;
<span class="lineNum">      21 </span>            : #include &quot;system.h&quot;
<span class="lineNum">      22 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">      23 </span>            : #include &quot;backend.h&quot;
<span class="lineNum">      24 </span>            : #include &quot;tree.h&quot;
<span class="lineNum">      25 </span>            : #include &quot;rtl.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;df.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;memmodel.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;tm_p.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;regs.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;cfgbuild.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;cfgcleanup.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;insn-config.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;insn-attr.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;params.h&quot;
<span class="lineNum">      35 </span>            : #include &quot;target.h&quot;
<span class="lineNum">      36 </span>            : #include &quot;sched-int.h&quot;
<span class="lineNum">      37 </span>            : #include &quot;rtlhooks-def.h&quot;
<span class="lineNum">      38 </span>            : #include &quot;ira.h&quot;
<span class="lineNum">      39 </span>            : #include &quot;ira-int.h&quot;
<span class="lineNum">      40 </span>            : #include &quot;rtl-iter.h&quot;
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : #ifdef INSN_SCHEDULING
<span class="lineNum">      43 </span>            : #include &quot;regset.h&quot;
<span class="lineNum">      44 </span>            : #include &quot;cfgloop.h&quot;
<span class="lineNum">      45 </span>            : #include &quot;sel-sched-ir.h&quot;
<span class="lineNum">      46 </span>            : #include &quot;sel-sched-dump.h&quot;
<span class="lineNum">      47 </span>            : #include &quot;sel-sched.h&quot;
<span class="lineNum">      48 </span>            : #include &quot;dbgcnt.h&quot;
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : /* Implementation of selective scheduling approach.
<span class="lineNum">      51 </span>            :    The below implementation follows the original approach with the following
<span class="lineNum">      52 </span>            :    changes:
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            :    o the scheduler works after register allocation (but can be also tuned
<span class="lineNum">      55 </span>            :    to work before RA);
<span class="lineNum">      56 </span>            :    o some instructions are not copied or register renamed;
<span class="lineNum">      57 </span>            :    o conditional jumps are not moved with code duplication;
<span class="lineNum">      58 </span>            :    o several jumps in one parallel group are not supported;
<span class="lineNum">      59 </span>            :    o when pipelining outer loops, code motion through inner loops
<span class="lineNum">      60 </span>            :    is not supported;
<span class="lineNum">      61 </span>            :    o control and data speculation are supported;
<span class="lineNum">      62 </span>            :    o some improvements for better compile time/performance were made.
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            :    Terminology
<span class="lineNum">      65 </span>            :    ===========
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span>            :    A vinsn, or virtual insn, is an insn with additional data characterizing
<span class="lineNum">      68 </span>            :    insn pattern, such as LHS, RHS, register sets used/set/clobbered, etc.
<span class="lineNum">      69 </span>            :    Vinsns also act as smart pointers to save memory by reusing them in
<span class="lineNum">      70 </span>            :    different expressions.  A vinsn is described by vinsn_t type.
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            :    An expression is a vinsn with additional data characterizing its properties
<span class="lineNum">      73 </span>            :    at some point in the control flow graph.  The data may be its usefulness,
<span class="lineNum">      74 </span>            :    priority, speculative status, whether it was renamed/subsituted, etc.
<span class="lineNum">      75 </span>            :    An expression is described by expr_t type.
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            :    Availability set (av_set) is a set of expressions at a given control flow
<span class="lineNum">      78 </span>            :    point. It is represented as av_set_t.  The expressions in av sets are kept
<span class="lineNum">      79 </span>            :    sorted in the terms of expr_greater_p function.  It allows to truncate
<span class="lineNum">      80 </span>            :    the set while leaving the best expressions.
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span>            :    A fence is a point through which code motion is prohibited.  On each step,
<span class="lineNum">      83 </span>            :    we gather a parallel group of insns at a fence.  It is possible to have
<span class="lineNum">      84 </span>            :    multiple fences. A fence is represented via fence_t.
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            :    A boundary is the border between the fence group and the rest of the code.
<span class="lineNum">      87 </span>            :    Currently, we never have more than one boundary per fence, as we finalize
<span class="lineNum">      88 </span>            :    the fence group when a jump is scheduled. A boundary is represented
<span class="lineNum">      89 </span>            :    via bnd_t.
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            :    High-level overview
<span class="lineNum">      92 </span>            :    ===================
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            :    The scheduler finds regions to schedule, schedules each one, and finalizes.
<span class="lineNum">      95 </span>            :    The regions are formed starting from innermost loops, so that when the inner
<span class="lineNum">      96 </span>            :    loop is pipelined, its prologue can be scheduled together with yet unprocessed
<span class="lineNum">      97 </span>            :    outer loop. The rest of acyclic regions are found using extend_rgns:
<span class="lineNum">      98 </span>            :    the blocks that are not yet allocated to any regions are traversed in top-down
<span class="lineNum">      99 </span>            :    order, and a block is added to a region to which all its predecessors belong;
<span class="lineNum">     100 </span>            :    otherwise, the block starts its own region.
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            :    The main scheduling loop (sel_sched_region_2) consists of just
<span class="lineNum">     103 </span>            :    scheduling on each fence and updating fences.  For each fence,
<span class="lineNum">     104 </span>            :    we fill a parallel group of insns (fill_insns) until some insns can be added.
<span class="lineNum">     105 </span>            :    First, we compute available exprs (av-set) at the boundary of the current
<span class="lineNum">     106 </span>            :    group.  Second, we choose the best expression from it.  If the stall is
<span class="lineNum">     107 </span>            :    required to schedule any of the expressions, we advance the current cycle
<span class="lineNum">     108 </span>            :    appropriately.  So, the final group does not exactly correspond to a VLIW
<span class="lineNum">     109 </span>            :    word.  Third, we move the chosen expression to the boundary (move_op)
<span class="lineNum">     110 </span>            :    and update the intermediate av sets and liveness sets.  We quit fill_insns
<span class="lineNum">     111 </span>            :    when either no insns left for scheduling or we have scheduled enough insns
<span class="lineNum">     112 </span>            :    so we feel like advancing a scheduling point.
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            :    Computing available expressions
<span class="lineNum">     115 </span>            :    ===============================
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            :    The computation (compute_av_set) is a bottom-up traversal.  At each insn,
<span class="lineNum">     118 </span>            :    we're moving the union of its successors' sets through it via
<span class="lineNum">     119 </span>            :    moveup_expr_set.  The dependent expressions are removed.  Local
<span class="lineNum">     120 </span>            :    transformations (substitution, speculation) are applied to move more
<span class="lineNum">     121 </span>            :    exprs.  Then the expr corresponding to the current insn is added.
<span class="lineNum">     122 </span>            :    The result is saved on each basic block header.
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span>            :    When traversing the CFG, we're moving down for no more than max_ws insns.
<span class="lineNum">     125 </span>            :    Also, we do not move down to ineligible successors (is_ineligible_successor),
<span class="lineNum">     126 </span>            :    which include moving along a back-edge, moving to already scheduled code,
<span class="lineNum">     127 </span>            :    and moving to another fence.  The first two restrictions are lifted during
<span class="lineNum">     128 </span>            :    pipelining, which allows us to move insns along a back-edge.  We always have
<span class="lineNum">     129 </span>            :    an acyclic region for scheduling because we forbid motion through fences.
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            :    Choosing the best expression
<span class="lineNum">     132 </span>            :    ============================
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span>            :    We sort the final availability set via sel_rank_for_schedule, then we remove
<span class="lineNum">     135 </span>            :    expressions which are not yet ready (tick_check_p) or which dest registers
<span class="lineNum">     136 </span>            :    cannot be used.  For some of them, we choose another register via
<span class="lineNum">     137 </span>            :    find_best_reg.  To do this, we run find_used_regs to calculate the set of
<span class="lineNum">     138 </span>            :    registers which cannot be used.  The find_used_regs function performs
<span class="lineNum">     139 </span>            :    a traversal of code motion paths for an expr.  We consider for renaming
<span class="lineNum">     140 </span>            :    only registers which are from the same regclass as the original one and
<span class="lineNum">     141 </span>            :    using which does not interfere with any live ranges.  Finally, we convert
<span class="lineNum">     142 </span>            :    the resulting set to the ready list format and use max_issue and reorder*
<span class="lineNum">     143 </span>            :    hooks similarly to the Haifa scheduler.
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span>            :    Scheduling the best expression
<span class="lineNum">     146 </span>            :    ==============================
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span>            :    We run the move_op routine to perform the same type of code motion paths
<span class="lineNum">     149 </span>            :    traversal as in find_used_regs.  (These are working via the same driver,
<span class="lineNum">     150 </span>            :    code_motion_path_driver.)  When moving down the CFG, we look for original
<span class="lineNum">     151 </span>            :    instruction that gave birth to a chosen expression.  We undo
<span class="lineNum">     152 </span>            :    the transformations performed on an expression via the history saved in it.
<span class="lineNum">     153 </span>            :    When found, we remove the instruction or leave a reg-reg copy/speculation
<span class="lineNum">     154 </span>            :    check if needed.  On a way up, we insert bookkeeping copies at each join
<span class="lineNum">     155 </span>            :    point.  If a copy is not needed, it will be removed later during this
<span class="lineNum">     156 </span>            :    traversal.  We update the saved av sets and liveness sets on the way up, too.
<span class="lineNum">     157 </span>            : 
<span class="lineNum">     158 </span>            :    Finalizing the schedule
<span class="lineNum">     159 </span>            :    =======================
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            :    When pipelining, we reschedule the blocks from which insns were pipelined
<span class="lineNum">     162 </span>            :    to get a tighter schedule.  On Itanium, we also perform bundling via
<span class="lineNum">     163 </span>            :    the same routine from ia64.c.
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span>            :    Dependence analysis changes
<span class="lineNum">     166 </span>            :    ===========================
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span>            :    We augmented the sched-deps.c with hooks that get called when a particular
<span class="lineNum">     169 </span>            :    dependence is found in a particular part of an insn.  Using these hooks, we
<span class="lineNum">     170 </span>            :    can do several actions such as: determine whether an insn can be moved through
<span class="lineNum">     171 </span>            :    another (has_dependence_p, moveup_expr); find out whether an insn can be
<span class="lineNum">     172 </span>            :    scheduled on the current cycle (tick_check_p); find out registers that
<span class="lineNum">     173 </span>            :    are set/used/clobbered by an insn and find out all the strange stuff that
<span class="lineNum">     174 </span>            :    restrict its movement, like SCHED_GROUP_P or CANT_MOVE (done in
<span class="lineNum">     175 </span>            :    init_global_and_expr_for_insn).
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            :    Initialization changes
<span class="lineNum">     178 </span>            :    ======================
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            :    There are parts of haifa-sched.c, sched-deps.c, and sched-rgn.c that are
<span class="lineNum">     181 </span>            :    reused in all of the schedulers.  We have split up the initialization of data
<span class="lineNum">     182 </span>            :    of such parts into different functions prefixed with scheduler type and
<span class="lineNum">     183 </span>            :    postfixed with the type of data initialized: {,sel_,haifa_}sched_{init,finish},
<span class="lineNum">     184 </span>            :    sched_rgn_init/finish, sched_deps_init/finish, sched_init_{luids/bbs}, etc.
<span class="lineNum">     185 </span>            :    The same splitting is done with current_sched_info structure:
<span class="lineNum">     186 </span>            :    dependence-related parts are in sched_deps_info, common part is in
<span class="lineNum">     187 </span>            :    common_sched_info, and haifa/sel/etc part is in current_sched_info.
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            :    Target contexts
<span class="lineNum">     190 </span>            :    ===============
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span>            :    As we now have multiple-point scheduling, this would not work with backends
<span class="lineNum">     193 </span>            :    which save some of the scheduler state to use it in the target hooks.
<span class="lineNum">     194 </span>            :    For this purpose, we introduce a concept of target contexts, which
<span class="lineNum">     195 </span>            :    encapsulate such information.  The backend should implement simple routines
<span class="lineNum">     196 </span>            :    of allocating/freeing/setting such a context.  The scheduler calls these
<span class="lineNum">     197 </span>            :    as target hooks and handles the target context as an opaque pointer (similar
<span class="lineNum">     198 </span>            :    to the DFA state type, state_t).
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span>            :    Various speedups
<span class="lineNum">     201 </span>            :    ================
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            :    As the correct data dependence graph is not supported during scheduling (which
<span class="lineNum">     204 </span>            :    is to be changed in mid-term), we cache as much of the dependence analysis
<span class="lineNum">     205 </span>            :    results as possible to avoid reanalyzing.  This includes: bitmap caches on
<span class="lineNum">     206 </span>            :    each insn in stream of the region saying yes/no for a query with a pair of
<span class="lineNum">     207 </span>            :    UIDs; hashtables with the previously done transformations on each insn in
<span class="lineNum">     208 </span>            :    stream; a vector keeping a history of transformations on each expr.
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            :    Also, we try to minimize the dependence context used on each fence to check
<span class="lineNum">     211 </span>            :    whether the given expression is ready for scheduling by removing from it
<span class="lineNum">     212 </span>            :    insns that are definitely completed the execution.  The results of
<span class="lineNum">     213 </span>            :    tick_check_p checks are also cached in a vector on each fence.
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span>            :    We keep a valid liveness set on each insn in a region to avoid the high
<span class="lineNum">     216 </span>            :    cost of recomputation on large basic blocks.
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span>            :    Finally, we try to minimize the number of needed updates to the availability
<span class="lineNum">     219 </span>            :    sets.  The updates happen in two cases: when fill_insns terminates,
<span class="lineNum">     220 </span>            :    we advance all fences and increase the stage number to show that the region
<span class="lineNum">     221 </span>            :    has changed and the sets are to be recomputed; and when the next iteration
<span class="lineNum">     222 </span>            :    of a loop in fill_insns happens (but this one reuses the saved av sets
<span class="lineNum">     223 </span>            :    on bb headers.)  Thus, we try to break the fill_insns loop only when
<span class="lineNum">     224 </span>            :    &quot;significant&quot; number of insns from the current scheduling window was
<span class="lineNum">     225 </span>            :    scheduled.  This should be made a target param.
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span>            :    TODO: correctly support the data dependence graph at all stages and get rid
<span class="lineNum">     229 </span>            :    of all caches.  This should speed up the scheduler.
<span class="lineNum">     230 </span>            :    TODO: implement moving cond jumps with bookkeeping copies on both targets.
<span class="lineNum">     231 </span>            :    TODO: tune the scheduler before RA so it does not create too much pseudos.
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span>            :    References:
<span class="lineNum">     235 </span>            :    S.-M. Moon and K. Ebcioglu. Parallelizing nonnumerical code with
<span class="lineNum">     236 </span>            :    selective scheduling and software pipelining.
<span class="lineNum">     237 </span>            :    ACM TOPLAS, Vol 19, No. 6, pages 853--898, Nov. 1997.
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            :    Andrey Belevantsev, Maxim Kuvyrkov, Vladimir Makarov, Dmitry Melnik,
<span class="lineNum">     240 </span>            :    and Dmitry Zhurikhin.  An interblock VLIW-targeted instruction scheduler
<span class="lineNum">     241 </span>            :    for GCC. In Proceedings of GCC Developers' Summit 2006.
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span>            :    Arutyun Avetisyan, Andrey Belevantsev, and Dmitry Melnik.  GCC Instruction
<span class="lineNum">     244 </span>            :    Scheduler and Software Pipeliner on the Itanium Platform.   EPIC-7 Workshop.
<span class="lineNum">     245 </span>            :    http://rogue.colorado.edu/EPIC7/.
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span>            : */
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : /* True when pipelining is enabled.  */
<span class="lineNum">     250 </span>            : bool pipelining_p;
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            : /* True if bookkeeping is enabled.  */
<span class="lineNum">     253 </span>            : bool bookkeeping_p;
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span>            : /* Maximum number of insns that are eligible for renaming.  */
<span class="lineNum">     256 </span>            : int max_insns_to_rename;
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span>            : /* Definitions of local types and macros.  */
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span>            : /* Represents possible outcomes of moving an expression through an insn.  */
<span class="lineNum">     262 </span>            : enum MOVEUP_EXPR_CODE
<span class="lineNum">     263 </span>            :   {
<span class="lineNum">     264 </span>            :     /* The expression is not changed.  */
<span class="lineNum">     265 </span>            :     MOVEUP_EXPR_SAME,
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span>            :     /* Not changed, but requires a new destination register.  */
<span class="lineNum">     268 </span>            :     MOVEUP_EXPR_AS_RHS,
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span>            :     /* Cannot be moved.  */
<span class="lineNum">     271 </span>            :     MOVEUP_EXPR_NULL,
<span class="lineNum">     272 </span>            : 
<span class="lineNum">     273 </span>            :     /* Changed (substituted or speculated).  */
<span class="lineNum">     274 </span>            :     MOVEUP_EXPR_CHANGED
<span class="lineNum">     275 </span>            :   };
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span>            : /* The container to be passed into rtx search &amp; replace functions.  */
<span class="lineNum">     278 </span>            : struct rtx_search_arg
<span class="lineNum">     279 </span>            : {
<span class="lineNum">     280 </span>            :   /* What we are searching for.  */
<span class="lineNum">     281 </span>            :   rtx x;
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span>            :   /* The occurrence counter.  */
<span class="lineNum">     284 </span>            :   int n;
<span class="lineNum">     285 </span>            : };
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span>            : typedef struct rtx_search_arg *rtx_search_arg_p;
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span>            : /* This struct contains precomputed hard reg sets that are needed when
<span class="lineNum">     290 </span>            :    computing registers available for renaming.  */
<span class="lineNum">     291 </span>            : struct hard_regs_data
<span class="lineNum">     292 </span>            : {
<span class="lineNum">     293 </span>            :   /* For every mode, this stores registers available for use with
<span class="lineNum">     294 </span>            :      that mode.  */
<span class="lineNum">     295 </span>            :   HARD_REG_SET regs_for_mode[NUM_MACHINE_MODES];
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span>            :   /* True when regs_for_mode[mode] is initialized.  */
<span class="lineNum">     298 </span>            :   bool regs_for_mode_ok[NUM_MACHINE_MODES];
<span class="lineNum">     299 </span>            : 
<span class="lineNum">     300 </span>            :   /* For every register, it has regs that are ok to rename into it.
<span class="lineNum">     301 </span>            :      The register in question is always set.  If not, this means
<span class="lineNum">     302 </span>            :      that the whole set is not computed yet.  */
<span class="lineNum">     303 </span>            :   HARD_REG_SET regs_for_rename[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span>            :   /* For every mode, this stores registers not available due to
<span class="lineNum">     306 </span>            :      call clobbering.  */
<span class="lineNum">     307 </span>            :   HARD_REG_SET regs_for_call_clobbered[NUM_MACHINE_MODES];
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span>            :   /* All registers that are used or call used.  */
<span class="lineNum">     310 </span>            :   HARD_REG_SET regs_ever_used;
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span>            : #ifdef STACK_REGS
<span class="lineNum">     313 </span>            :   /* Stack registers.  */
<span class="lineNum">     314 </span>            :   HARD_REG_SET stack_regs;
<span class="lineNum">     315 </span>            : #endif
<span class="lineNum">     316 </span>            : };
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            : /* Holds the results of computation of available for renaming and
<span class="lineNum">     319 </span>            :    unavailable hard registers.  */
<span class="lineNum">     320 </span>            : struct reg_rename
<span class="lineNum">     321 </span>            : {
<span class="lineNum">     322 </span>            :   /* These are unavailable due to calls crossing, globalness, etc.  */
<span class="lineNum">     323 </span>            :   HARD_REG_SET unavailable_hard_regs;
<span class="lineNum">     324 </span>            : 
<span class="lineNum">     325 </span>            :   /* These are *available* for renaming.  */
<span class="lineNum">     326 </span>            :   HARD_REG_SET available_for_renaming;
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            :   /* Whether this code motion path crosses a call.  */
<span class="lineNum">     329 </span>            :   bool crosses_call;
<span class="lineNum">     330 </span>            : };
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span>            : /* A global structure that contains the needed information about harg
<span class="lineNum">     333 </span>            :    regs.  */
<span class="lineNum">     334 </span>            : static struct hard_regs_data sel_hrd;
<span class="lineNum">     335 </span>            : 
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            : /* This structure holds local data used in code_motion_path_driver hooks on
<span class="lineNum">     338 </span>            :    the same or adjacent levels of recursion.  Here we keep those parameters
<span class="lineNum">     339 </span>            :    that are not used in code_motion_path_driver routine itself, but only in
<span class="lineNum">     340 </span>            :    its hooks.  Moreover, all parameters that can be modified in hooks are
<span class="lineNum">     341 </span>            :    in this structure, so all other parameters passed explicitly to hooks are
<span class="lineNum">     342 </span>            :    read-only.  */
<span class="lineNum">     343 </span>            : struct cmpd_local_params
<span class="lineNum">     344 </span>            : {
<span class="lineNum">     345 </span>            :   /* Local params used in move_op_* functions.  */
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span>            :   /* Edges for bookkeeping generation.  */
<span class="lineNum">     348 </span>            :   edge e1, e2;
<span class="lineNum">     349 </span>            : 
<span class="lineNum">     350 </span>            :   /* C_EXPR merged from all successors and locally allocated temporary C_EXPR.  */
<span class="lineNum">     351 </span>            :   expr_t c_expr_merged, c_expr_local;
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            :   /* Local params used in fur_* functions.  */
<span class="lineNum">     354 </span>            :   /* Copy of the ORIGINAL_INSN list, stores the original insns already
<span class="lineNum">     355 </span>            :      found before entering the current level of code_motion_path_driver.  */
<span class="lineNum">     356 </span>            :   def_list_t old_original_insns;
<span class="lineNum">     357 </span>            : 
<span class="lineNum">     358 </span>            :   /* Local params used in move_op_* functions.  */
<span class="lineNum">     359 </span>            :   /* True when we have removed last insn in the block which was
<span class="lineNum">     360 </span>            :      also a boundary.  Do not update anything or create bookkeeping copies.  */
<span class="lineNum">     361 </span>            :   BOOL_BITFIELD removed_last_insn : 1;
<span class="lineNum">     362 </span>            : };
<span class="lineNum">     363 </span>            : 
<span class="lineNum">     364 </span>            : /* Stores the static parameters for move_op_* calls.  */
<span class="lineNum">     365 </span>            : struct moveop_static_params
<span class="lineNum">     366 </span>            : {
<span class="lineNum">     367 </span>            :   /* Destination register.  */
<span class="lineNum">     368 </span>            :   rtx dest;
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span>            :   /* Current C_EXPR.  */
<span class="lineNum">     371 </span>            :   expr_t c_expr;
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span>            :   /* An UID of expr_vliw which is to be moved up.  If we find other exprs,
<span class="lineNum">     374 </span>            :      they are to be removed.  */
<span class="lineNum">     375 </span>            :   int uid;
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span>            :   /* This is initialized to the insn on which the driver stopped its traversal.  */
<span class="lineNum">     378 </span>            :   insn_t failed_insn;
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            :   /* True if we scheduled an insn with different register.  */
<span class="lineNum">     381 </span>            :   bool was_renamed;
<span class="lineNum">     382 </span>            : };
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span>            : /* Stores the static parameters for fur_* calls.  */
<span class="lineNum">     385 </span>            : struct fur_static_params
<span class="lineNum">     386 </span>            : {
<span class="lineNum">     387 </span>            :   /* Set of registers unavailable on the code motion path.  */
<span class="lineNum">     388 </span>            :   regset used_regs;
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span>            :   /* Pointer to the list of original insns definitions.  */
<span class="lineNum">     391 </span>            :   def_list_t *original_insns;
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span>            :   /* True if a code motion path contains a CALL insn.  */
<span class="lineNum">     394 </span>            :   bool crosses_call;
<span class="lineNum">     395 </span>            : };
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span>            : typedef struct fur_static_params *fur_static_params_p;
<span class="lineNum">     398 </span>            : typedef struct cmpd_local_params *cmpd_local_params_p;
<span class="lineNum">     399 </span>            : typedef struct moveop_static_params *moveop_static_params_p;
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span>            : /* Set of hooks and parameters that determine behavior specific to
<span class="lineNum">     402 </span>            :    move_op or find_used_regs functions.  */
<span class="lineNum">     403 </span>            : struct code_motion_path_driver_info_def
<span class="lineNum">     404 </span>            : {
<span class="lineNum">     405 </span>            :   /* Called on enter to the basic block.  */
<span class="lineNum">     406 </span>            :   int (*on_enter) (insn_t, cmpd_local_params_p, void *, bool);
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span>            :   /* Called when original expr is found.  */
<span class="lineNum">     409 </span>            :   void (*orig_expr_found) (insn_t, expr_t, cmpd_local_params_p, void *);
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span>            :   /* Called while descending current basic block if current insn is not
<span class="lineNum">     412 </span>            :      the original EXPR we're searching for.  */
<span class="lineNum">     413 </span>            :   bool (*orig_expr_not_found) (insn_t, av_set_t, void *);
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span>            :   /* Function to merge C_EXPRes from different successors.  */
<span class="lineNum">     416 </span>            :   void (*merge_succs) (insn_t, insn_t, int, cmpd_local_params_p, void *);
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span>            :   /* Function to finalize merge from different successors and possibly
<span class="lineNum">     419 </span>            :      deallocate temporary data structures used for merging.  */
<span class="lineNum">     420 </span>            :   void (*after_merge_succs) (cmpd_local_params_p, void *);
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span>            :   /* Called on the backward stage of recursion to do moveup_expr.
<span class="lineNum">     423 </span>            :      Used only with move_op_*.  */
<span class="lineNum">     424 </span>            :   void (*ascend) (insn_t, void *);
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span>            :   /* Called on the ascending pass, before returning from the current basic
<span class="lineNum">     427 </span>            :      block or from the whole traversal.  */
<span class="lineNum">     428 </span>            :   void (*at_first_insn) (insn_t, cmpd_local_params_p, void *);
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span>            :   /* When processing successors in move_op we need only descend into
<span class="lineNum">     431 </span>            :      SUCCS_NORMAL successors, while in find_used_regs we need SUCCS_ALL.  */
<span class="lineNum">     432 </span>            :   int succ_flags;
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span>            :   /* The routine name to print in dumps (&quot;move_op&quot; of &quot;find_used_regs&quot;).  */
<span class="lineNum">     435 </span>            :   const char *routine_name;
<span class="lineNum">     436 </span>            : };
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span>            : /* Global pointer to current hooks, either points to MOVE_OP_HOOKS or
<span class="lineNum">     439 </span>            :    FUR_HOOKS.  */
<span class="lineNum">     440 </span>            : struct code_motion_path_driver_info_def *code_motion_path_driver_info;
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span>            : /* Set of hooks for performing move_op and find_used_regs routines with
<span class="lineNum">     443 </span>            :    code_motion_path_driver.  */
<span class="lineNum">     444 </span>            : extern struct code_motion_path_driver_info_def move_op_hooks, fur_hooks;
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span>            : /* True if/when we want to emulate Haifa scheduler in the common code.
<span class="lineNum">     447 </span>            :    This is used in sched_rgn_local_init and in various places in
<span class="lineNum">     448 </span>            :    sched-deps.c.  */
<span class="lineNum">     449 </span>            : int sched_emulate_haifa_p;
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span>            : /* GLOBAL_LEVEL is used to discard information stored in basic block headers
<span class="lineNum">     452 </span>            :    av_sets.  Av_set of bb header is valid if its (bb header's) level is equal
<span class="lineNum">     453 </span>            :    to GLOBAL_LEVEL.  And invalid if lesser.  This is primarily used to advance
<span class="lineNum">     454 </span>            :    scheduling window.  */
<span class="lineNum">     455 </span>            : int global_level;
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span>            : /* Current fences.  */
<span class="lineNum">     458 </span>            : flist_t fences;
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span>            : /* True when separable insns should be scheduled as RHSes.  */
<span class="lineNum">     461 </span>            : static bool enable_schedule_as_rhs_p;
<span class="lineNum">     462 </span>            : 
<span class="lineNum">     463 </span>            : /* Used in verify_target_availability to assert that target reg is reported
<span class="lineNum">     464 </span>            :    unavailabile by both TARGET_UNAVAILABLE and find_used_regs only if
<span class="lineNum">     465 </span>            :    we haven't scheduled anything on the previous fence.
<span class="lineNum">     466 </span>            :    if scheduled_something_on_previous_fence is true, TARGET_UNAVAILABLE can
<span class="lineNum">     467 </span>            :    have more conservative value than the one returned by the
<span class="lineNum">     468 </span>            :    find_used_regs, thus we shouldn't assert that these values are equal.  */
<span class="lineNum">     469 </span>            : static bool scheduled_something_on_previous_fence;
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span>            : /* All newly emitted insns will have their uids greater than this value.  */
<span class="lineNum">     472 </span>            : static int first_emitted_uid;
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span>            : /* Set of basic blocks that are forced to start new ebbs.  This is a subset
<span class="lineNum">     475 </span>            :    of all the ebb heads.  */
<span class="lineNum">     476 </span>            : static bitmap_head _forced_ebb_heads;
<span class="lineNum">     477 </span>            : bitmap_head *forced_ebb_heads = &amp;_forced_ebb_heads;
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span>            : /* Blocks that need to be rescheduled after pipelining.  */
<span class="lineNum">     480 </span>            : bitmap blocks_to_reschedule = NULL;
<span class="lineNum">     481 </span>            : 
<span class="lineNum">     482 </span>            : /* True when the first lv set should be ignored when updating liveness.  */
<span class="lineNum">     483 </span>            : static bool ignore_first = false;
<span class="lineNum">     484 </span>            : 
<span class="lineNum">     485 </span>            : /* Number of insns max_issue has initialized data structures for.  */
<span class="lineNum">     486 </span>            : static int max_issue_size = 0;
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span>            : /* Whether we can issue more instructions.  */
<span class="lineNum">     489 </span>            : static int can_issue_more;
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span>            : /* Maximum software lookahead window size, reduced when rescheduling after
<span class="lineNum">     492 </span>            :    pipelining.  */
<span class="lineNum">     493 </span>            : static int max_ws;
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span>            : /* Number of insns scheduled in current region.  */
<span class="lineNum">     496 </span>            : static int num_insns_scheduled;
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span>            : /* A vector of expressions is used to be able to sort them.  */
<span class="lineNum">     499 </span>            : static vec&lt;expr_t&gt; vec_av_set;
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span>            : /* A vector of vinsns is used to hold temporary lists of vinsns.  */
<span class="lineNum">     502 </span>            : typedef vec&lt;vinsn_t&gt; vinsn_vec_t;
<span class="lineNum">     503 </span>            : 
<span class="lineNum">     504 </span>            : /* This vector has the exprs which may still present in av_sets, but actually
<span class="lineNum">     505 </span>            :    can't be moved up due to bookkeeping created during code motion to another
<span class="lineNum">     506 </span>            :    fence.  See comment near the call to update_and_record_unavailable_insns
<span class="lineNum">     507 </span>            :    for the detailed explanations.  */
<span class="lineNum">     508 </span>            : static vinsn_vec_t vec_bookkeeping_blocked_vinsns = vinsn_vec_t ();
<span class="lineNum">     509 </span>            : 
<span class="lineNum">     510 </span>            : /* This vector has vinsns which are scheduled with renaming on the first fence
<span class="lineNum">     511 </span>            :    and then seen on the second.  For expressions with such vinsns, target
<span class="lineNum">     512 </span>            :    availability information may be wrong.  */
<span class="lineNum">     513 </span>            : static vinsn_vec_t vec_target_unavailable_vinsns = vinsn_vec_t ();
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span>            : /* Vector to store temporary nops inserted in move_op to prevent removal
<span class="lineNum">     516 </span>            :    of empty bbs.  */
<span class="lineNum">     517 </span>            : static vec&lt;insn_t&gt; vec_temp_moveop_nops;
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span>            : /* These bitmaps record original instructions scheduled on the current
<span class="lineNum">     520 </span>            :    iteration and bookkeeping copies created by them.  */
<span class="lineNum">     521 </span>            : static bitmap current_originators = NULL;
<span class="lineNum">     522 </span>            : static bitmap current_copies = NULL;
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span>            : /* This bitmap marks the blocks visited by code_motion_path_driver so we don't
<span class="lineNum">     525 </span>            :    visit them afterwards.  */
<span class="lineNum">     526 </span>            : static bitmap code_motion_visited_blocks = NULL;
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span>            : /* Variables to accumulate different statistics.  */
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span>            : /* The number of bookkeeping copies created.  */
<span class="lineNum">     531 </span>            : static int stat_bookkeeping_copies;
<span class="lineNum">     532 </span>            : 
<span class="lineNum">     533 </span>            : /* The number of insns that required bookkeeiping for their scheduling.  */
<span class="lineNum">     534 </span>            : static int stat_insns_needed_bookkeeping;
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span>            : /* The number of insns that got renamed.  */
<span class="lineNum">     537 </span>            : static int stat_renamed_scheduled;
<span class="lineNum">     538 </span>            : 
<span class="lineNum">     539 </span>            : /* The number of substitutions made during scheduling.  */
<span class="lineNum">     540 </span>            : static int stat_substitutions_total;
<span class="lineNum">     541 </span>            : 
<span class="lineNum">     542 </span>            : 
<span class="lineNum">     543 </span>            : /* Forward declarations of static functions.  */
<span class="lineNum">     544 </span>            : static bool rtx_ok_for_substitution_p (rtx, rtx);
<span class="lineNum">     545 </span>            : static int sel_rank_for_schedule (const void *, const void *);
<span class="lineNum">     546 </span>            : static av_set_t find_sequential_best_exprs (bnd_t, expr_t, bool);
<span class="lineNum">     547 </span>            : static basic_block find_block_for_bookkeeping (edge e1, edge e2, bool lax);
<span class="lineNum">     548 </span>            : 
<span class="lineNum">     549 </span>            : static rtx get_dest_from_orig_ops (av_set_t);
<span class="lineNum">     550 </span>            : static basic_block generate_bookkeeping_insn (expr_t, edge, edge);
<span class="lineNum">     551 </span>            : static bool find_used_regs (insn_t, av_set_t, regset, struct reg_rename *,
<span class="lineNum">     552 </span>            :                             def_list_t *);
<span class="lineNum">     553 </span>            : static bool move_op (insn_t, av_set_t, expr_t, rtx, expr_t, bool*);
<span class="lineNum">     554 </span>            : static int code_motion_path_driver (insn_t, av_set_t, ilist_t,
<span class="lineNum">     555 </span>            :                                     cmpd_local_params_p, void *);
<span class="lineNum">     556 </span>            : static void sel_sched_region_1 (void);
<span class="lineNum">     557 </span>            : static void sel_sched_region_2 (int);
<span class="lineNum">     558 </span>            : static av_set_t compute_av_set_inside_bb (insn_t, ilist_t, int, bool);
<span class="lineNum">     559 </span>            : 
<span class="lineNum">     560 </span>            : static void debug_state (state_t);
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span>            : 
<span class="lineNum">     563 </span>            : /* Functions that work with fences.  */
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span>            : /* Advance one cycle on FENCE.  */
<span class="lineNum">     566 </span>            : static void
<span class="lineNum">     567 </span><span class="lineCov">       3018 : advance_one_cycle (fence_t fence)</span>
<span class="lineNum">     568 </span>            : {
<span class="lineNum">     569 </span><span class="lineCov">       3018 :   unsigned i;</span>
<span class="lineNum">     570 </span><span class="lineCov">       3018 :   int cycle;</span>
<span class="lineNum">     571 </span><span class="lineCov">       3018 :   rtx_insn *insn;</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span><span class="lineCov">       3018 :   advance_state (FENCE_STATE (fence));</span>
<span class="lineNum">     574 </span><span class="lineCov">       3018 :   cycle = ++FENCE_CYCLE (fence);</span>
<span class="lineNum">     575 </span><span class="lineCov">       3018 :   FENCE_ISSUED_INSNS (fence) = 0;</span>
<span class="lineNum">     576 </span><span class="lineCov">       3018 :   FENCE_STARTS_CYCLE_P (fence) = 1;</span>
<span class="lineNum">     577 </span><span class="lineCov">       3018 :   can_issue_more = issue_rate;</span>
<span class="lineNum">     578 </span><span class="lineCov">       3018 :   FENCE_ISSUE_MORE (fence) = can_issue_more;</span>
<span class="lineNum">     579 </span>            : 
<span class="lineNum">     580 </span><span class="lineCov">      13273 :   for (i = 0; vec_safe_iterate (FENCE_EXECUTING_INSNS (fence), i, &amp;insn); )</span>
<span class="lineNum">     581 </span>            :     {
<span class="lineNum">     582 </span><span class="lineCov">      10255 :       if (INSN_READY_CYCLE (insn) &lt; cycle)</span>
<span class="lineNum">     583 </span>            :         {
<span class="lineNum">     584 </span><span class="lineCov">       2272 :           remove_from_deps (FENCE_DC (fence), insn);</span>
<span class="lineNum">     585 </span><span class="lineCov">       2272 :           FENCE_EXECUTING_INSNS (fence)-&gt;unordered_remove (i);</span>
<span class="lineNum">     586 </span><span class="lineCov">       2272 :           continue;</span>
<span class="lineNum">     587 </span>            :         }
<span class="lineNum">     588 </span><span class="lineCov">       7983 :       i++;</span>
<span class="lineNum">     589 </span>            :     }
<span class="lineNum">     590 </span><span class="lineCov">       3018 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">     591 </span>            :     {
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :       sel_print (&quot;Finished a cycle.  Current cycle = %d\n&quot;, FENCE_CYCLE (fence));</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :       debug_state (FENCE_STATE (fence));</span>
<span class="lineNum">     594 </span>            :     }
<span class="lineNum">     595 </span><span class="lineCov">       3018 : }</span>
<span class="lineNum">     596 </span>            : 
<span class="lineNum">     597 </span>            : /* Returns true when SUCC in a fallthru bb of INSN, possibly
<a name="598"><span class="lineNum">     598 </span>            :    skipping empty basic blocks.  */</a>
<span class="lineNum">     599 </span>            : static bool
<span class="lineNum">     600 </span><span class="lineCov">        110 : in_fallthru_bb_p (rtx_insn *insn, rtx succ)</span>
<span class="lineNum">     601 </span>            : {
<span class="lineNum">     602 </span><span class="lineCov">        110 :   basic_block bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">     603 </span><span class="lineCov">        110 :   edge e;</span>
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span><span class="lineCov">        220 :   if (bb == BLOCK_FOR_INSN (succ))</span>
<span class="lineNum">     606 </span>            :     return true;
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span><span class="lineCov">        110 :   e = find_fallthru_edge_from (bb);</span>
<span class="lineNum">     609 </span><span class="lineCov">        110 :   if (e)</span>
<span class="lineNum">     610 </span><span class="lineCov">         92 :     bb = e-&gt;dest;</span>
<span class="lineNum">     611 </span>            :   else
<span class="lineNum">     612 </span>            :     return false;
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span><span class="lineCov">         93 :   while (sel_bb_empty_p (bb))</span>
<span class="lineNum">     615 </span><span class="lineCov">          1 :     bb = bb-&gt;next_bb;</span>
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span><span class="lineCov">        184 :   return bb == BLOCK_FOR_INSN (succ);</span>
<span class="lineNum">     618 </span>            : }
<span class="lineNum">     619 </span>            : 
<span class="lineNum">     620 </span>            : /* Construct successor fences from OLD_FENCEs and put them in NEW_FENCES.
<span class="lineNum">     621 </span>            :    When a successor will continue a ebb, transfer all parameters of a fence
<span class="lineNum">     622 </span>            :    to the new fence.  ORIG_MAX_SEQNO is the maximal seqno before this round
<span class="lineNum">     623 </span>            :    of scheduling helping to distinguish between the old and the new code.  */
<span class="lineNum">     624 </span>            : static void
<span class="lineNum">     625 </span><span class="lineCov">        927 : extract_new_fences_from (flist_t old_fences, flist_tail_t new_fences,</span>
<span class="lineNum">     626 </span>            :                          int orig_max_seqno)
<span class="lineNum">     627 </span>            : {
<span class="lineNum">     628 </span><span class="lineCov">        927 :   bool was_here_p = false;</span>
<span class="lineNum">     629 </span><span class="lineCov">        927 :   insn_t insn = NULL;</span>
<span class="lineNum">     630 </span><span class="lineCov">        927 :   insn_t succ;</span>
<span class="lineNum">     631 </span><span class="lineCov">        927 :   succ_iterator si;</span>
<span class="lineNum">     632 </span><span class="lineCov">        927 :   ilist_iterator ii;</span>
<span class="lineNum">     633 </span><span class="lineCov">        927 :   fence_t fence = FLIST_FENCE (old_fences);</span>
<span class="lineNum">     634 </span><span class="lineCov">        927 :   basic_block bb;</span>
<span class="lineNum">     635 </span>            : 
<span class="lineNum">     636 </span>            :   /* Get the only element of FENCE_BNDS (fence).  */
<span class="lineNum">     637 </span><span class="lineCov">       1854 :   FOR_EACH_INSN (insn, ii, FENCE_BNDS (fence))</span>
<span class="lineNum">     638 </span>            :     {
<span class="lineNum">     639 </span><span class="lineCov">        927 :       gcc_assert (!was_here_p);</span>
<span class="lineNum">     640 </span><span class="lineCov">        927 :       was_here_p = true;</span>
<span class="lineNum">     641 </span>            :     }
<span class="lineNum">     642 </span><span class="lineCov">        927 :   gcc_assert (was_here_p &amp;&amp; insn != NULL_RTX);</span>
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span>            :   /* When in the &quot;middle&quot; of the block, just move this fence
<span class="lineNum">     645 </span>            :      to the new list.  */
<span class="lineNum">     646 </span><span class="lineCov">        927 :   bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">     647 </span><span class="lineCov">        927 :   if (! sel_bb_end_p (insn)</span>
<span class="lineNum">     648 </span><span class="lineCov">        927 :       || (single_succ_p (bb)</span>
<span class="lineNum">     649 </span><span class="lineCov">        117 :           &amp;&amp; single_pred_p (single_succ (bb))))</span>
<span class="lineNum">     650 </span>            :     {
<span class="lineNum">     651 </span><span class="lineCov">        608 :       insn_t succ;</span>
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span><span class="lineCov">        608 :       succ = (sel_bb_end_p (insn)</span>
<span class="lineNum">     654 </span><span class="lineCov">        608 :               ? sel_bb_head (single_succ (bb))</span>
<span class="lineNum">     655 </span><span class="lineCov">       1196 :               : NEXT_INSN (insn));</span>
<span class="lineNum">     656 </span>            : 
<span class="lineNum">     657 </span><span class="lineCov">        608 :       if (INSN_SEQNO (succ) &gt; 0</span>
<span class="lineNum">     658 </span><span class="lineCov">       2432 :           &amp;&amp; INSN_SEQNO (succ) &lt;= orig_max_seqno</span>
<span class="lineNum">     659 </span><span class="lineCov">       3032 :           &amp;&amp; INSN_SCHED_TIMES (succ) &lt;= 0)</span>
<span class="lineNum">     660 </span>            :         {
<span class="lineNum">     661 </span><span class="lineCov">        605 :           FENCE_INSN (fence) = succ;</span>
<span class="lineNum">     662 </span><span class="lineCov">        605 :           move_fence_to_fences (old_fences, new_fences);</span>
<span class="lineNum">     663 </span>            : 
<span class="lineNum">     664 </span><span class="lineCov">        605 :           if (sched_verbose &gt;= 1)</span>
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :             sel_print (&quot;Fence %d continues as %d[%d] (state continue)\n&quot;,</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                        INSN_UID (insn), INSN_UID (succ), BLOCK_NUM (succ));</span>
<span class="lineNum">     667 </span>            :         }
<span class="lineNum">     668 </span><span class="lineCov">        608 :       return;</span>
<span class="lineNum">     669 </span>            :     }
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span>            :   /* Otherwise copy fence's structures to (possibly) multiple successors.  */
<span class="lineNum">     672 </span><span class="lineCov">        715 :   FOR_EACH_SUCC_1 (succ, si, insn, SUCCS_NORMAL | SUCCS_SKIP_TO_LOOP_EXITS)</span>
<span class="lineNum">     673 </span>            :     {
<span class="lineNum">     674 </span><span class="lineCov">        396 :       int seqno = INSN_SEQNO (succ);</span>
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span><span class="lineCov">        396 :       if (seqno &gt; 0 &amp;&amp; seqno &lt;= orig_max_seqno</span>
<span class="lineNum">     677 </span><span class="lineCov">        396 :           &amp;&amp; (pipelining_p || INSN_SCHED_TIMES (succ) &lt;= 0))</span>
<span class="lineNum">     678 </span>            :         {
<span class="lineNum">     679 </span><span class="lineCov">        274 :           bool b = (in_same_ebb_p (insn, succ)</span>
<span class="lineNum">     680 </span><span class="lineCov">        274 :                     || in_fallthru_bb_p (insn, succ));</span>
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span><span class="lineCov">        274 :           if (sched_verbose &gt;= 1)</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :             sel_print (&quot;Fence %d continues as %d[%d] (state %s)\n&quot;,</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                        INSN_UID (insn), INSN_UID (succ),</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                        BLOCK_NUM (succ), b ? &quot;continue&quot; : &quot;reset&quot;);</span>
<span class="lineNum">     686 </span>            : 
<span class="lineNum">     687 </span><span class="lineCov">        274 :           if (b)</span>
<span class="lineNum">     688 </span><span class="lineCov">        177 :             add_dirty_fence_to_fences (new_fences, succ, fence);</span>
<span class="lineNum">     689 </span>            :           else
<span class="lineNum">     690 </span>            :             {
<span class="lineNum">     691 </span>            :               /* Mark block of the SUCC as head of the new ebb.  */
<span class="lineNum">     692 </span><span class="lineCov">        194 :               bitmap_set_bit (forced_ebb_heads, BLOCK_NUM (succ));</span>
<span class="lineNum">     693 </span><span class="lineCov">         97 :               add_clean_fence_to_fences (new_fences, succ, fence);</span>
<span class="lineNum">     694 </span>            :             }
<span class="lineNum">     695 </span>            :         }
<span class="lineNum">     696 </span>            :     }
<span class="lineNum">     697 </span>            : }
<span class="lineNum">     698 </span>            : 
<span class="lineNum">     699 </span>            : 
<span class="lineNum">     700 </span>            : /* Functions to support substitution.  */
<span class="lineNum">     701 </span>            : 
<span class="lineNum">     702 </span>            : /* Returns whether INSN with dependence status DS is eligible for
<span class="lineNum">     703 </span>            :    substitution, i.e. it's a copy operation x := y, and RHS that is
<span class="lineNum">     704 </span>            :    moved up through this insn should be substituted.  */
<span class="lineNum">     705 </span>            : static bool
<span class="lineNum">     706 </span><span class="lineCov">        922 : can_substitute_through_p (insn_t insn, ds_t ds)</span>
<span class="lineNum">     707 </span>            : {
<span class="lineNum">     708 </span>            :   /* We can substitute only true dependencies.  */
<span class="lineNum">     709 </span><span class="lineCov">        922 :   if ((ds &amp; DEP_OUTPUT)</span>
<span class="lineNum">     710 </span><span class="lineCov">        922 :       || (ds &amp; DEP_ANTI)</span>
<span class="lineNum">     711 </span><span class="lineCov">        781 :       || ! INSN_RHS (insn)</span>
<span class="lineNum">     712 </span><span class="lineCov">       3386 :       || ! INSN_LHS (insn))</span>
<span class="lineNum">     713 </span>            :     return false;
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span>            :   /* Now we just need to make sure the INSN_RHS consists of only one
<span class="lineNum">     716 </span>            :      simple REG rtx.  */
<span class="lineNum">     717 </span><span class="lineCov">       1848 :   if (REG_P (INSN_LHS (insn))</span>
<span class="lineNum">     718 </span><span class="lineCov">        616 :       &amp;&amp; REG_P (INSN_RHS (insn)))</span>
<span class="lineNum">     719 </span><span class="lineCov">         77 :     return true;</span>
<span class="lineNum">     720 </span>            :   return false;
<span class="lineNum">     721 </span>            : }
<span class="lineNum">     722 </span>            : 
<span class="lineNum">     723 </span>            : /* Substitute all occurrences of INSN's destination in EXPR' vinsn with INSN's
<span class="lineNum">     724 </span>            :    source (if INSN is eligible for substitution).  Returns TRUE if
<span class="lineNum">     725 </span>            :    substitution was actually performed, FALSE otherwise.  Substitution might
<span class="lineNum">     726 </span>            :    be not performed because it's either EXPR' vinsn doesn't contain INSN's
<span class="lineNum">     727 </span>            :    destination or the resulting insn is invalid for the target machine.
<span class="lineNum">     728 </span>            :    When UNDO is true, perform unsubstitution instead (the difference is in
<span class="lineNum">     729 </span>            :    the part of rtx on which validate_replace_rtx is called).  */
<span class="lineNum">     730 </span>            : static bool
<span class="lineNum">     731 </span><span class="lineCov">         77 : substitute_reg_in_expr (expr_t expr, insn_t insn, bool undo)</span>
<span class="lineNum">     732 </span>            : {
<span class="lineNum">     733 </span><span class="lineCov">         77 :   rtx *where;</span>
<span class="lineNum">     734 </span><span class="lineCov">         77 :   bool new_insn_valid;</span>
<span class="lineNum">     735 </span><span class="lineCov">         77 :   vinsn_t *vi = &amp;EXPR_VINSN (expr);</span>
<span class="lineNum">     736 </span><span class="lineCov">         77 :   bool has_rhs = VINSN_RHS (*vi) != NULL;</span>
<span class="lineNum">     737 </span><span class="lineCov">         77 :   rtx old, new_rtx;</span>
<span class="lineNum">     738 </span>            : 
<span class="lineNum">     739 </span>            :   /* Do not try to replace in SET_DEST.  Although we'll choose new
<span class="lineNum">     740 </span>            :      register for the RHS, we don't want to change RHS' original reg.
<span class="lineNum">     741 </span>            :      If the insn is not SET, we may still be able to substitute something
<span class="lineNum">     742 </span>            :      in it, and if we're here (don't have deps), it doesn't write INSN's
<span class="lineNum">     743 </span>            :      dest.  */
<span class="lineNum">     744 </span><span class="lineCov">        154 :   where = (has_rhs</span>
<span class="lineNum">     745 </span><span class="lineCov">         77 :            ? &amp;VINSN_RHS (*vi)</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :            : &amp;PATTERN (VINSN_INSN_RTX (*vi)));</span>
<span class="lineNum">     747 </span><span class="lineCov">         77 :   old = undo ? INSN_RHS (insn) : INSN_LHS (insn);</span>
<span class="lineNum">     748 </span>            : 
<span class="lineNum">     749 </span>            :   /* Substitute if INSN has a form of x:=y and LHS(INSN) occurs in *VI.  */
<span class="lineNum">     750 </span><span class="lineCov">         77 :   if (rtx_ok_for_substitution_p (old, *where))</span>
<span class="lineNum">     751 </span>            :     {
<span class="lineNum">     752 </span><span class="lineCov">         58 :       rtx_insn *new_insn;</span>
<span class="lineNum">     753 </span><span class="lineCov">         58 :       rtx *where_replace;</span>
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span>            :       /* We should copy these rtxes before substitution.  */
<span class="lineNum">     756 </span><span class="lineCov">         58 :       new_rtx = copy_rtx (undo ? INSN_LHS (insn) : INSN_RHS (insn));</span>
<span class="lineNum">     757 </span><span class="lineCov">         58 :       new_insn = create_copy_of_insn_rtx (VINSN_INSN_RTX (*vi));</span>
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span>            :       /* Where we'll replace.
<span class="lineNum">     760 </span>            :          WHERE_REPLACE should point inside NEW_INSN, so INSN_RHS couldn't be
<span class="lineNum">     761 </span>            :          used instead of SET_SRC.  */
<span class="lineNum">     762 </span><span class="lineCov">        116 :       where_replace = (has_rhs</span>
<span class="lineNum">     763 </span><span class="lineCov">         58 :                        ? &amp;SET_SRC (PATTERN (new_insn))</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                        : &amp;PATTERN (new_insn));</span>
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span><span class="lineCov">         58 :       new_insn_valid</span>
<span class="lineNum">     767 </span><span class="lineCov">         58 :         = validate_replace_rtx_part_nosimplify (old, new_rtx, where_replace,</span>
<span class="lineNum">     768 </span>            :                                                 new_insn);
<span class="lineNum">     769 </span>            : 
<span class="lineNum">     770 </span>            :       /* ??? Actually, constrain_operands result depends upon choice of
<span class="lineNum">     771 </span>            :          destination register.  E.g. if we allow single register to be an rhs,
<span class="lineNum">     772 </span>            :          and if we try to move dx=ax(as rhs) through ax=dx, we'll result
<span class="lineNum">     773 </span>            :          in invalid insn dx=dx, so we'll loose this rhs here.
<span class="lineNum">     774 </span>            :          Just can't come up with significant testcase for this, so just
<span class="lineNum">     775 </span>            :          leaving it for now.  */
<span class="lineNum">     776 </span><span class="lineCov">         58 :       if (new_insn_valid)</span>
<span class="lineNum">     777 </span>            :         {
<span class="lineNum">     778 </span><span class="lineCov">         36 :           change_vinsn_in_expr (expr,</span>
<span class="lineNum">     779 </span>            :                                 create_vinsn_from_insn_rtx (new_insn, false));
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span>            :           /* Do not allow clobbering the address register of speculative
<span class="lineNum">     782 </span>            :              insns.  */
<span class="lineNum">     783 </span><span class="lineCov">         36 :           if ((EXPR_SPEC_DONE_DS (expr) &amp; SPECULATIVE)</span>
<span class="lineNum">     784 </span><span class="lineCov">         36 :               &amp;&amp; register_unavailable_p (VINSN_REG_USES (EXPR_VINSN (expr)),</span>
<span class="lineNum">     785 </span>            :                                          expr_dest_reg (expr)))
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :             EXPR_TARGET_AVAILABLE (expr) = false;</span>
<span class="lineNum">     787 </span>            : 
<span class="lineNum">     788 </span><span class="lineCov">         36 :           return true;</span>
<span class="lineNum">     789 </span>            :         }
<span class="lineNum">     790 </span>            :       else
<span class="lineNum">     791 </span>            :         return false;
<span class="lineNum">     792 </span>            :     }
<span class="lineNum">     793 </span>            :   else
<span class="lineNum">     794 </span>            :     return false;
<span class="lineNum">     795 </span>            : }
<span class="lineNum">     796 </span>            : 
<span class="lineNum">     797 </span>            : /* Return the number of places WHAT appears within WHERE.
<a name="798"><span class="lineNum">     798 </span>            :    Bail out when we found a reference occupying several hard registers.  */</a>
<span class="lineNum">     799 </span>            : static int
<span class="lineNum">     800 </span><span class="lineCov">         77 : count_occurrences_equiv (const_rtx what, const_rtx where)</span>
<span class="lineNum">     801 </span>            : {
<span class="lineNum">     802 </span><span class="lineCov">         77 :   int count = 0;</span>
<span class="lineNum">     803 </span><span class="lineCov">        154 :   subrtx_iterator::array_type array;</span>
<span class="lineNum">     804 </span><span class="lineCov">        291 :   FOR_EACH_SUBRTX (iter, array, where, NONCONST)</span>
<span class="lineNum">     805 </span>            :     {
<span class="lineNum">     806 </span><span class="lineCov">        233 :       const_rtx x = *iter;</span>
<span class="lineNum">     807 </span><span class="lineCov">        233 :       if (REG_P (x) &amp;&amp; REGNO (x) == REGNO (what))</span>
<span class="lineNum">     808 </span>            :         {
<span class="lineNum">     809 </span>            :           /* Bail out if mode is different or more than one register is
<span class="lineNum">     810 </span>            :              used.  */
<span class="lineNum">     811 </span><span class="lineCov">         76 :           if (GET_MODE (x) != GET_MODE (what) || REG_NREGS (x) &gt; 1)</span>
<span class="lineNum">     812 </span><span class="lineCov">         19 :             return 0;</span>
<span class="lineNum">     813 </span><span class="lineCov">         58 :           count += 1;</span>
<span class="lineNum">     814 </span>            :         }
<span class="lineNum">     815 </span><span class="lineCov">        157 :       else if (GET_CODE (x) == SUBREG</span>
<span class="lineNum">     816 </span><span class="lineCov">        157 :                &amp;&amp; (!REG_P (SUBREG_REG (x))</span>
<span class="lineNum">     817 </span><span class="lineCov">          3 :                    || REGNO (SUBREG_REG (x)) == REGNO (what)))</span>
<span class="lineNum">     818 </span>            :         /* ??? Do not support substituting regs inside subregs.  In that case,
<span class="lineNum">     819 </span>            :            simplify_subreg will be called by validate_replace_rtx, and
<span class="lineNum">     820 </span>            :            unsubstitution will fail later.  */
<span class="lineNum">     821 </span>            :         return 0;
<span class="lineNum">     822 </span>            :     }
<span class="lineNum">     823 </span><span class="lineCov">         58 :   return count;</span>
<span class="lineNum">     824 </span>            : }
<span class="lineNum">     825 </span>            : 
<a name="826"><span class="lineNum">     826 </span>            : /* Returns TRUE if WHAT is found in WHERE rtx tree.  */</a>
<span class="lineNum">     827 </span>            : static bool
<span class="lineNum">     828 </span><span class="lineNoCov">          0 : rtx_ok_for_substitution_p (rtx what, rtx where)</span>
<span class="lineNum">     829 </span>            : {
<span class="lineNum">     830 </span><span class="lineCov">         77 :   return (count_occurrences_equiv (what, where) &gt; 0);</span>
<span class="lineNum">     831 </span>            : }
<span class="lineNum">     832 </span>            : 
<span class="lineNum">     833 </span>            : 
<span class="lineNum">     834 </span>            : /* Functions to support register renaming.  */
<span class="lineNum">     835 </span>            : 
<span class="lineNum">     836 </span>            : /* Substitute VI's set source with REGNO.  Returns newly created pattern
<a name="837"><span class="lineNum">     837 </span>            :    that has REGNO as its source.  */</a>
<span class="lineNum">     838 </span>            : static rtx_insn *
<span class="lineNum">     839 </span><span class="lineCov">         36 : create_insn_rtx_with_rhs (vinsn_t vi, rtx rhs_rtx)</span>
<span class="lineNum">     840 </span>            : {
<span class="lineNum">     841 </span><span class="lineCov">         36 :   rtx lhs_rtx;</span>
<span class="lineNum">     842 </span><span class="lineCov">         36 :   rtx pattern;</span>
<span class="lineNum">     843 </span><span class="lineCov">         36 :   rtx_insn *insn_rtx;</span>
<span class="lineNum">     844 </span>            : 
<span class="lineNum">     845 </span><span class="lineCov">         36 :   lhs_rtx = copy_rtx (VINSN_LHS (vi));</span>
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span><span class="lineCov">         36 :   pattern = gen_rtx_SET (lhs_rtx, rhs_rtx);</span>
<span class="lineNum">     848 </span><span class="lineCov">         36 :   insn_rtx = create_insn_rtx_from_pattern (pattern, NULL_RTX);</span>
<span class="lineNum">     849 </span>            : 
<span class="lineNum">     850 </span><span class="lineCov">         36 :   return insn_rtx;</span>
<span class="lineNum">     851 </span>            : }
<span class="lineNum">     852 </span>            : 
<span class="lineNum">     853 </span>            : /* Returns whether INSN's src can be replaced with register number
<span class="lineNum">     854 </span>            :    NEW_SRC_REG. E.g. the following insn is valid for i386:
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span>            :     (insn:HI 2205 6585 2207 727 ../../gcc/libiberty/regex.c:3337
<span class="lineNum">     857 </span>            :       (set (mem/s:QI (plus:SI (plus:SI (reg/f:SI 7 sp)
<span class="lineNum">     858 </span>            :                         (reg:SI 0 ax [orig:770 c1 ] [770]))
<span class="lineNum">     859 </span>            :                     (const_int 288 [0x120])) [0 str S1 A8])
<span class="lineNum">     860 </span>            :             (const_int 0 [0x0])) 43 {*movqi_1} (nil)
<span class="lineNum">     861 </span>            :         (nil))
<span class="lineNum">     862 </span>            : 
<span class="lineNum">     863 </span>            :   But if we change (const_int 0 [0x0]) to (reg:QI 4 si), it will be invalid
<span class="lineNum">     864 </span>            :   because of operand constraints:
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span>            :     (define_insn &quot;*movqi_1&quot;
<span class="lineNum">     867 </span>            :       [(set (match_operand:QI 0 &quot;nonimmediate_operand&quot; &quot;=q,q ,q ,r,r ,?r,m&quot;)
<span class="lineNum">     868 </span>            :             (match_operand:QI 1 &quot;general_operand&quot;      &quot; q,qn,qm,q,rn,qm,qn&quot;)
<span class="lineNum">     869 </span>            :             )]
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span>            :   So do constrain_operands here, before choosing NEW_SRC_REG as best
<span class="lineNum">     872 </span>            :   reg for rhs.  */
<span class="lineNum">     873 </span>            : 
<span class="lineNum">     874 </span>            : static bool
<span class="lineNum">     875 </span><span class="lineCov">        102 : replace_src_with_reg_ok_p (insn_t insn, rtx new_src_reg)</span>
<span class="lineNum">     876 </span>            : {
<span class="lineNum">     877 </span><span class="lineCov">        102 :   vinsn_t vi = INSN_VINSN (insn);</span>
<span class="lineNum">     878 </span><span class="lineCov">        102 :   machine_mode mode;</span>
<span class="lineNum">     879 </span><span class="lineCov">        102 :   rtx dst_loc;</span>
<span class="lineNum">     880 </span><span class="lineCov">        102 :   bool res;</span>
<span class="lineNum">     881 </span>            : 
<span class="lineNum">     882 </span><span class="lineCov">        102 :   gcc_assert (VINSN_SEPARABLE_P (vi));</span>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span><span class="lineCov">        102 :   get_dest_and_mode (insn, &amp;dst_loc, &amp;mode);</span>
<span class="lineNum">     885 </span><span class="lineCov">        102 :   gcc_assert (mode == GET_MODE (new_src_reg));</span>
<span class="lineNum">     886 </span>            : 
<span class="lineNum">     887 </span><span class="lineCov">        102 :   if (REG_P (dst_loc) &amp;&amp; REGNO (new_src_reg) == REGNO (dst_loc))</span>
<span class="lineNum">     888 </span>            :     return true;
<span class="lineNum">     889 </span>            : 
<span class="lineNum">     890 </span>            :   /* See whether SET_SRC can be replaced with this register.  */
<span class="lineNum">     891 </span><span class="lineCov">        204 :   validate_change (insn, &amp;SET_SRC (PATTERN (insn)), new_src_reg, 1);</span>
<span class="lineNum">     892 </span><span class="lineCov">        102 :   res = verify_changes (0);</span>
<span class="lineNum">     893 </span><span class="lineCov">        102 :   cancel_changes (0);</span>
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineCov">        102 :   return res;</span>
<span class="lineNum">     896 </span>            : }
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span>            : /* Returns whether INSN still be valid after replacing it's DEST with
<span class="lineNum">     899 </span>            :    register NEW_REG.  */
<span class="lineNum">     900 </span>            : static bool
<span class="lineNum">     901 </span><span class="lineCov">        102 : replace_dest_with_reg_ok_p (insn_t insn, rtx new_reg)</span>
<span class="lineNum">     902 </span>            : {
<span class="lineNum">     903 </span><span class="lineCov">        102 :   vinsn_t vi = INSN_VINSN (insn);</span>
<span class="lineNum">     904 </span><span class="lineCov">        102 :   bool res;</span>
<span class="lineNum">     905 </span>            : 
<span class="lineNum">     906 </span>            :   /* We should deal here only with separable insns.  */
<span class="lineNum">     907 </span><span class="lineCov">        102 :   gcc_assert (VINSN_SEPARABLE_P (vi));</span>
<span class="lineNum">     908 </span><span class="lineCov">        102 :   gcc_assert (GET_MODE (VINSN_LHS (vi)) == GET_MODE (new_reg));</span>
<span class="lineNum">     909 </span>            : 
<span class="lineNum">     910 </span>            :   /* See whether SET_DEST can be replaced with this register.  */
<span class="lineNum">     911 </span><span class="lineCov">        204 :   validate_change (insn, &amp;SET_DEST (PATTERN (insn)), new_reg, 1);</span>
<span class="lineNum">     912 </span><span class="lineCov">        102 :   res = verify_changes (0);</span>
<span class="lineNum">     913 </span><span class="lineCov">        102 :   cancel_changes (0);</span>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span><span class="lineCov">        102 :   return res;</span>
<span class="lineNum">     916 </span>            : }
<span class="lineNum">     917 </span>            : 
<a name="918"><span class="lineNum">     918 </span>            : /* Create a pattern with rhs of VI and lhs of LHS_RTX.  */</a>
<span class="lineNum">     919 </span>            : static rtx_insn *
<span class="lineNum">     920 </span><span class="lineCov">        163 : create_insn_rtx_with_lhs (vinsn_t vi, rtx lhs_rtx)</span>
<span class="lineNum">     921 </span>            : {
<span class="lineNum">     922 </span><span class="lineCov">        163 :   rtx rhs_rtx;</span>
<span class="lineNum">     923 </span><span class="lineCov">        163 :   rtx pattern;</span>
<span class="lineNum">     924 </span><span class="lineCov">        163 :   rtx_insn *insn_rtx;</span>
<span class="lineNum">     925 </span>            : 
<span class="lineNum">     926 </span><span class="lineCov">        163 :   rhs_rtx = copy_rtx (VINSN_RHS (vi));</span>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineCov">        163 :   pattern = gen_rtx_SET (lhs_rtx, rhs_rtx);</span>
<span class="lineNum">     929 </span><span class="lineCov">        163 :   insn_rtx = create_insn_rtx_from_pattern (pattern, NULL_RTX);</span>
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span><span class="lineCov">        163 :   return insn_rtx;</span>
<span class="lineNum">     932 </span>            : }
<span class="lineNum">     933 </span>            : 
<span class="lineNum">     934 </span>            : /* Substitute lhs in the given expression EXPR for the register with number
<a name="935"><span class="lineNum">     935 </span>            :    NEW_REGNO.  SET_DEST may be arbitrary rtx, not only register.  */</a>
<span class="lineNum">     936 </span>            : static void
<span class="lineNum">     937 </span><span class="lineCov">        163 : replace_dest_with_reg_in_expr (expr_t expr, rtx new_reg)</span>
<span class="lineNum">     938 </span>            : {
<span class="lineNum">     939 </span><span class="lineCov">        163 :   rtx_insn *insn_rtx;</span>
<span class="lineNum">     940 </span><span class="lineCov">        163 :   vinsn_t vinsn;</span>
<span class="lineNum">     941 </span>            : 
<span class="lineNum">     942 </span><span class="lineCov">        163 :   insn_rtx = create_insn_rtx_with_lhs (EXPR_VINSN (expr), new_reg);</span>
<span class="lineNum">     943 </span><span class="lineCov">        163 :   vinsn = create_vinsn_from_insn_rtx (insn_rtx, false);</span>
<span class="lineNum">     944 </span>            : 
<span class="lineNum">     945 </span><span class="lineCov">        163 :   change_vinsn_in_expr (expr, vinsn);</span>
<span class="lineNum">     946 </span><span class="lineCov">        163 :   EXPR_WAS_RENAMED (expr) = 1;</span>
<span class="lineNum">     947 </span><span class="lineCov">        163 :   EXPR_TARGET_AVAILABLE (expr) = 1;</span>
<span class="lineNum">     948 </span><span class="lineCov">        163 : }</span>
<span class="lineNum">     949 </span>            : 
<span class="lineNum">     950 </span>            : /* Returns whether VI writes either one of the USED_REGS registers or,
<a name="951"><span class="lineNum">     951 </span>            :    if a register is a hard one, one of the UNAVAILABLE_HARD_REGS registers.  */</a>
<span class="lineNum">     952 </span>            : static bool
<span class="lineNum">     953 </span><span class="lineCov">        240 : vinsn_writes_one_of_regs_p (vinsn_t vi, regset used_regs,</span>
<span class="lineNum">     954 </span>            :                             HARD_REG_SET unavailable_hard_regs)
<span class="lineNum">     955 </span>            : {
<span class="lineNum">     956 </span><span class="lineCov">        240 :   unsigned regno;</span>
<span class="lineNum">     957 </span><span class="lineCov">        240 :   reg_set_iterator rsi;</span>
<span class="lineNum">     958 </span>            : 
<span class="lineNum">     959 </span><span class="lineCov">        344 :   EXECUTE_IF_SET_IN_REG_SET (VINSN_REG_SETS (vi), 0, regno, rsi)</span>
<span class="lineNum">     960 </span>            :     {
<span class="lineNum">     961 </span><span class="lineCov">        240 :       if (REGNO_REG_SET_P (used_regs, regno))</span>
<span class="lineNum">     962 </span>            :         return true;
<span class="lineNum">     963 </span><span class="lineCov">        104 :       if (HARD_REGISTER_NUM_P (regno)</span>
<span class="lineNum">     964 </span><span class="lineCov">         13 :           &amp;&amp; TEST_HARD_REG_BIT (unavailable_hard_regs, regno))</span>
<span class="lineNum">     965 </span>            :         return true;
<span class="lineNum">     966 </span>            :     }
<span class="lineNum">     967 </span>            : 
<span class="lineNum">     968 </span><span class="lineCov">        104 :   EXECUTE_IF_SET_IN_REG_SET (VINSN_REG_CLOBBERS (vi), 0, regno, rsi)</span>
<span class="lineNum">     969 </span>            :     {
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :       if (REGNO_REG_SET_P (used_regs, regno))</span>
<span class="lineNum">     971 </span>            :         return true;
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :       if (HARD_REGISTER_NUM_P (regno)</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :           &amp;&amp; TEST_HARD_REG_BIT (unavailable_hard_regs, regno))</span>
<span class="lineNum">     974 </span>            :         return true;
<span class="lineNum">     975 </span>            :     }
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span>            :   return false;
<span class="lineNum">     978 </span>            : }
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span>            : /* Returns register class of the output register in INSN.
<span class="lineNum">     981 </span>            :    Returns NO_REGS for call insns because some targets have constraints on
<span class="lineNum">     982 </span>            :    destination register of a call insn.
<span class="lineNum">     983 </span>            : 
<a name="984"><span class="lineNum">     984 </span>            :    Code adopted from regrename.c::build_def_use.  */</a>
<span class="lineNum">     985 </span>            : static enum reg_class
<span class="lineNum">     986 </span><span class="lineCov">       3064 : get_reg_class (rtx_insn *insn)</span>
<span class="lineNum">     987 </span>            : {
<span class="lineNum">     988 </span><span class="lineCov">       3064 :   int i, n_ops;</span>
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span><span class="lineCov">       3064 :   extract_constrain_insn (insn);</span>
<span class="lineNum">     991 </span><span class="lineCov">       3064 :   preprocess_constraints (insn);</span>
<span class="lineNum">     992 </span><span class="lineCov">       3064 :   n_ops = recog_data.n_operands;</span>
<span class="lineNum">     993 </span>            : 
<span class="lineNum">     994 </span><span class="lineCov">       3064 :   const operand_alternative *op_alt = which_op_alt ();</span>
<span class="lineNum">     995 </span><span class="lineCov">       6128 :   if (asm_noperands (PATTERN (insn)) &gt; 0)</span>
<span class="lineNum">     996 </span>            :     {
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; n_ops; i++)</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :         if (recog_data.operand_type[i] == OP_OUT)</span>
<span class="lineNum">     999 </span>            :           {
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :             rtx *loc = recog_data.operand_loc[i];</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :             rtx op = *loc;</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :             enum reg_class cl = alternative_class (op_alt, i);</span>
<span class="lineNum">    1003 </span>            : 
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :             if (REG_P (op)</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 &amp;&amp; REGNO (op) == ORIGINAL_REGNO (op))</span>
<span class="lineNum">    1006 </span>            :               continue;
<span class="lineNum">    1007 </span>            : 
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :             return cl;</span>
<span class="lineNum">    1009 </span>            :           }
<span class="lineNum">    1010 </span>            :     }
<span class="lineNum">    1011 </span><span class="lineCov">       3064 :   else if (!CALL_P (insn))</span>
<span class="lineNum">    1012 </span>            :     {
<span class="lineNum">    1013 </span><span class="lineCov">       3974 :       for (i = 0; i &lt; n_ops + recog_data.n_dups; i++)</span>
<span class="lineNum">    1014 </span>            :        {
<span class="lineNum">    1015 </span><span class="lineCov">       3519 :          int opn = i &lt; n_ops ? i : recog_data.dup_num[i - n_ops];</span>
<span class="lineNum">    1016 </span><span class="lineCov">       3519 :          enum reg_class cl = alternative_class (op_alt, opn);</span>
<span class="lineNum">    1017 </span>            : 
<span class="lineNum">    1018 </span><span class="lineCov">       3519 :          if (recog_data.operand_type[opn] == OP_OUT ||</span>
<span class="lineNum">    1019 </span>            :              recog_data.operand_type[opn] == OP_INOUT)
<span class="lineNum">    1020 </span><span class="lineCov">       2609 :            return cl;</span>
<span class="lineNum">    1021 </span>            :        }
<span class="lineNum">    1022 </span>            :     }
<span class="lineNum">    1023 </span>            : 
<span class="lineNum">    1024 </span>            : /*  Insns like
<span class="lineNum">    1025 </span>            :     (insn (set (reg:CCZ 17 flags) (compare:CCZ ...)))
<span class="lineNum">    1026 </span>            :     may result in returning NO_REGS, cause flags is written implicitly through
<span class="lineNum">    1027 </span>            :     CMP insn, which has no OP_OUT | OP_INOUT operands.  */
<span class="lineNum">    1028 </span>            :   return NO_REGS;
<span class="lineNum">    1029 </span>            : }
<span class="lineNum">    1030 </span>            : 
<a name="1031"><span class="lineNum">    1031 </span>            : /* Calculate HARD_REGNO_RENAME_OK data for REGNO.  */</a>
<span class="lineNum">    1032 </span>            : static void
<span class="lineNum">    1033 </span><span class="lineCov">         80 : init_hard_regno_rename (int regno)</span>
<span class="lineNum">    1034 </span>            : {
<span class="lineNum">    1035 </span><span class="lineCov">         80 :   int cur_reg;</span>
<span class="lineNum">    1036 </span>            : 
<span class="lineNum">    1037 </span><span class="lineCov">         80 :   SET_HARD_REG_BIT (sel_hrd.regs_for_rename[regno], regno);</span>
<span class="lineNum">    1038 </span>            : 
<span class="lineNum">    1039 </span><span class="lineCov">       6240 :   for (cur_reg = 0; cur_reg &lt; FIRST_PSEUDO_REGISTER; cur_reg++)</span>
<span class="lineNum">    1040 </span>            :     {
<span class="lineNum">    1041 </span>            :       /* We are not interested in renaming in other regs.  */
<span class="lineNum">    1042 </span><span class="lineCov">       6160 :       if (!TEST_HARD_REG_BIT (sel_hrd.regs_ever_used, cur_reg))</span>
<span class="lineNum">    1043 </span>            :         continue;
<span class="lineNum">    1044 </span>            : 
<span class="lineNum">    1045 </span><span class="lineCov">       5900 :       if (HARD_REGNO_RENAME_OK (regno, cur_reg))</span>
<span class="lineNum">    1046 </span><span class="lineCov">       4620 :         SET_HARD_REG_BIT (sel_hrd.regs_for_rename[regno], cur_reg);</span>
<span class="lineNum">    1047 </span>            :     }
<span class="lineNum">    1048 </span><span class="lineCov">         80 : }</span>
<span class="lineNum">    1049 </span>            : 
<span class="lineNum">    1050 </span>            : /* A wrapper around HARD_REGNO_RENAME_OK that will look into the hard regs
<a name="1051"><span class="lineNum">    1051 </span>            :    data first.  */</a>
<span class="lineNum">    1052 </span>            : static inline bool
<span class="lineNum">    1053 </span><span class="lineCov">      22578 : sel_hard_regno_rename_ok (int from ATTRIBUTE_UNUSED, int to ATTRIBUTE_UNUSED)</span>
<span class="lineNum">    1054 </span>            : {
<span class="lineNum">    1055 </span>            :   /* Check whether this is all calculated.  */
<span class="lineNum">    1056 </span><span class="lineCov">      22578 :   if (TEST_HARD_REG_BIT (sel_hrd.regs_for_rename[from], from))</span>
<span class="lineNum">    1057 </span><span class="lineCov">      22498 :     return TEST_HARD_REG_BIT (sel_hrd.regs_for_rename[from], to);</span>
<span class="lineNum">    1058 </span>            : 
<span class="lineNum">    1059 </span><span class="lineCov">         80 :   init_hard_regno_rename (from);</span>
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span><span class="lineCov">         80 :   return TEST_HARD_REG_BIT (sel_hrd.regs_for_rename[from], to);</span>
<span class="lineNum">    1062 </span>            : }
<span class="lineNum">    1063 </span>            : 
<a name="1064"><span class="lineNum">    1064 </span>            : /* Calculate set of registers that are capable of holding MODE.  */</a>
<span class="lineNum">    1065 </span>            : static void
<span class="lineNum">    1066 </span><span class="lineCov">         42 : init_regs_for_mode (machine_mode mode)</span>
<span class="lineNum">    1067 </span>            : {
<span class="lineNum">    1068 </span><span class="lineCov">         42 :   int cur_reg;</span>
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span><span class="lineCov">         42 :   CLEAR_HARD_REG_SET (sel_hrd.regs_for_mode[mode]);</span>
<span class="lineNum">    1071 </span><span class="lineCov">         42 :   CLEAR_HARD_REG_SET (sel_hrd.regs_for_call_clobbered[mode]);</span>
<span class="lineNum">    1072 </span>            : 
<span class="lineNum">    1073 </span><span class="lineCov">       3276 :   for (cur_reg = 0; cur_reg &lt; FIRST_PSEUDO_REGISTER; cur_reg++)</span>
<span class="lineNum">    1074 </span>            :     {
<span class="lineNum">    1075 </span><span class="lineCov">       3234 :       int nregs;</span>
<span class="lineNum">    1076 </span><span class="lineCov">       3234 :       int i;</span>
<span class="lineNum">    1077 </span>            : 
<span class="lineNum">    1078 </span>            :       /* See whether it accepts all modes that occur in
<span class="lineNum">    1079 </span>            :          original insns.  */
<span class="lineNum">    1080 </span><span class="lineCov">       3234 :       if (!targetm.hard_regno_mode_ok (cur_reg, mode))</span>
<span class="lineNum">    1081 </span>            :         continue;
<span class="lineNum">    1082 </span>            : 
<span class="lineNum">    1083 </span><span class="lineCov">       1758 :       nregs = hard_regno_nregs (cur_reg, mode);</span>
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span><span class="lineCov">       2789 :       for (i = nregs - 1; i &gt;= 0; --i)</span>
<span class="lineNum">    1086 </span><span class="lineCov">       1758 :         if (fixed_regs[cur_reg + i]</span>
<span class="lineNum">    1087 </span><span class="lineCov">       1566 :                 || global_regs[cur_reg + i]</span>
<span class="lineNum">    1088 </span>            :             /* Can't use regs which aren't saved by
<span class="lineNum">    1089 </span>            :                the prologue.  */
<span class="lineNum">    1090 </span><span class="lineCov">       1566 :             || !TEST_HARD_REG_BIT (sel_hrd.regs_ever_used, cur_reg + i)</span>
<span class="lineNum">    1091 </span>            :             /* Can't use regs with non-null REG_BASE_VALUE, because adjusting
<span class="lineNum">    1092 </span>            :                it affects aliasing globally and invalidates all AV sets.  */
<span class="lineNum">    1093 </span><span class="lineCov">       3172 :             || get_reg_base_value (cur_reg + i)</span>
<span class="lineNum">    1094 </span>            : #ifdef LEAF_REGISTERS
<span class="lineNum">    1095 </span>            :             /* We can't use a non-leaf register if we're in a
<span class="lineNum">    1096 </span>            :                leaf function.  */
<span class="lineNum">    1097 </span>            :             || (crtl-&gt;is_leaf
<span class="lineNum">    1098 </span>            :                 &amp;&amp; !LEAF_REGISTERS[cur_reg + i])
<span class="lineNum">    1099 </span>            : #endif
<span class="lineNum">    1100 </span>            :             )
<span class="lineNum">    1101 </span>            :           break;
<span class="lineNum">    1102 </span>            : 
<span class="lineNum">    1103 </span><span class="lineCov">       1758 :       if (i &gt;= 0)</span>
<span class="lineNum">    1104 </span>            :         continue;
<span class="lineNum">    1105 </span>            : 
<span class="lineNum">    1106 </span><span class="lineCov">       1031 :       if (targetm.hard_regno_call_part_clobbered (cur_reg, mode))</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         SET_HARD_REG_BIT (sel_hrd.regs_for_call_clobbered[mode],</span>
<span class="lineNum">    1108 </span>            :                           cur_reg);
<span class="lineNum">    1109 </span>            : 
<span class="lineNum">    1110 </span>            :       /* If the CUR_REG passed all the checks above,
<span class="lineNum">    1111 </span>            :          then it's ok.  */
<span class="lineNum">    1112 </span><span class="lineCov">       1031 :       SET_HARD_REG_BIT (sel_hrd.regs_for_mode[mode], cur_reg);</span>
<span class="lineNum">    1113 </span>            :     }
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span><span class="lineCov">         42 :   sel_hrd.regs_for_mode_ok[mode] = true;</span>
<span class="lineNum">    1116 </span><span class="lineCov">         42 : }</span>
<span class="lineNum">    1117 </span>            : 
<a name="1118"><span class="lineNum">    1118 </span>            : /* Init all register sets gathered in HRD.  */</a>
<span class="lineNum">    1119 </span>            : static void
<span class="lineNum">    1120 </span><span class="lineCov">        117 : init_hard_regs_data (void)</span>
<span class="lineNum">    1121 </span>            : {
<span class="lineNum">    1122 </span><span class="lineCov">        117 :   int cur_reg = 0;</span>
<span class="lineNum">    1123 </span><span class="lineCov">        117 :   int cur_mode = 0;</span>
<span class="lineNum">    1124 </span>            : 
<span class="lineNum">    1125 </span><span class="lineCov">        117 :   CLEAR_HARD_REG_SET (sel_hrd.regs_ever_used);</span>
<span class="lineNum">    1126 </span><span class="lineCov">       9126 :   for (cur_reg = 0; cur_reg &lt; FIRST_PSEUDO_REGISTER; cur_reg++)</span>
<span class="lineNum">    1127 </span><span class="lineCov">       9009 :     if (df_regs_ever_live_p (cur_reg) || call_used_regs[cur_reg])</span>
<span class="lineNum">    1128 </span><span class="lineCov">       8380 :       SET_HARD_REG_BIT (sel_hrd.regs_ever_used, cur_reg);</span>
<span class="lineNum">    1129 </span>            : 
<span class="lineNum">    1130 </span>            :   /* Initialize registers that are valid based on mode when this is
<span class="lineNum">    1131 </span>            :      really needed.  */
<span class="lineNum">    1132 </span><span class="lineCov">      12402 :   for (cur_mode = 0; cur_mode &lt; NUM_MACHINE_MODES; cur_mode++)</span>
<span class="lineNum">    1133 </span><span class="lineCov">      12285 :     sel_hrd.regs_for_mode_ok[cur_mode] = false;</span>
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span>            :   /* Mark that all HARD_REGNO_RENAME_OK is not calculated.  */
<span class="lineNum">    1136 </span><span class="lineCov">       9126 :   for (cur_reg = 0; cur_reg &lt; FIRST_PSEUDO_REGISTER; cur_reg++)</span>
<span class="lineNum">    1137 </span><span class="lineCov">       9009 :     CLEAR_HARD_REG_SET (sel_hrd.regs_for_rename[cur_reg]);</span>
<span class="lineNum">    1138 </span>            : 
<span class="lineNum">    1139 </span>            : #ifdef STACK_REGS
<span class="lineNum">    1140 </span><span class="lineCov">        117 :   CLEAR_HARD_REG_SET (sel_hrd.stack_regs);</span>
<span class="lineNum">    1141 </span>            : 
<span class="lineNum">    1142 </span><span class="lineCov">       1053 :   for (cur_reg = FIRST_STACK_REG; cur_reg &lt;= LAST_STACK_REG; cur_reg++)</span>
<span class="lineNum">    1143 </span><span class="lineCov">        936 :     SET_HARD_REG_BIT (sel_hrd.stack_regs, cur_reg);</span>
<span class="lineNum">    1144 </span>            : #endif
<span class="lineNum">    1145 </span><span class="lineCov">        117 : }</span>
<span class="lineNum">    1146 </span>            : 
<span class="lineNum">    1147 </span>            : /* Mark hardware regs in REG_RENAME_P that are not suitable
<span class="lineNum">    1148 </span>            :    for renaming rhs in INSN due to hardware restrictions (register class,
<span class="lineNum">    1149 </span>            :    modes compatibility etc).  This doesn't affect original insn's dest reg,
<span class="lineNum">    1150 </span>            :    if it isn't in USED_REGS.  DEF is a definition insn of rhs for which the
<span class="lineNum">    1151 </span>            :    destination register is sought.  LHS (DEF-&gt;ORIG_INSN) may be REG or MEM.
<span class="lineNum">    1152 </span>            :    Registers that are in used_regs are always marked in
<span class="lineNum">    1153 </span>            :    unavailable_hard_regs as well.  */
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<span class="lineNum">    1155 </span>            : static void
<span class="lineNum">    1156 </span><span class="lineCov">       3957 : mark_unavailable_hard_regs (def_t def, struct reg_rename *reg_rename_p,</span>
<span class="lineNum">    1157 </span>            :                             regset used_regs ATTRIBUTE_UNUSED)
<span class="lineNum">    1158 </span>            : {
<span class="lineNum">    1159 </span><span class="lineCov">       3957 :   machine_mode mode;</span>
<span class="lineNum">    1160 </span><span class="lineCov">       3957 :   enum reg_class cl = NO_REGS;</span>
<span class="lineNum">    1161 </span><span class="lineCov">       3957 :   rtx orig_dest;</span>
<span class="lineNum">    1162 </span><span class="lineCov">       3957 :   unsigned cur_reg, regno;</span>
<span class="lineNum">    1163 </span><span class="lineCov">       3957 :   hard_reg_set_iterator hrsi;</span>
<span class="lineNum">    1164 </span>            : 
<span class="lineNum">    1165 </span><span class="lineCov">       7914 :   gcc_assert (GET_CODE (PATTERN (def-&gt;orig_insn)) == SET);</span>
<span class="lineNum">    1166 </span><span class="lineCov">       3957 :   gcc_assert (reg_rename_p);</span>
<span class="lineNum">    1167 </span>            : 
<span class="lineNum">    1168 </span><span class="lineCov">       3957 :   orig_dest = SET_DEST (PATTERN (def-&gt;orig_insn));</span>
<span class="lineNum">    1169 </span>            : 
<span class="lineNum">    1170 </span>            :   /* We have decided not to rename 'mem = something;' insns, as 'something'
<span class="lineNum">    1171 </span>            :      is usually a register.  */
<span class="lineNum">    1172 </span><span class="lineCov">       3957 :   if (!REG_P (orig_dest))</span>
<span class="lineNum">    1173 </span><span class="lineCov">       1348 :     return;</span>
<span class="lineNum">    1174 </span>            : 
<span class="lineNum">    1175 </span><span class="lineCov">       3957 :   regno = REGNO (orig_dest);</span>
<span class="lineNum">    1176 </span>            : 
<span class="lineNum">    1177 </span>            :   /* If before reload, don't try to work with pseudos.  */
<span class="lineNum">    1178 </span><span class="lineCov">       3957 :   if (!reload_completed &amp;&amp; !HARD_REGISTER_NUM_P (regno))</span>
<span class="lineNum">    1179 </span>            :     return;
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span><span class="lineCov">       3085 :   if (reload_completed)</span>
<span class="lineNum">    1182 </span><span class="lineCov">       3064 :     cl = get_reg_class (def-&gt;orig_insn);</span>
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span>            :   /* Stop if the original register is one of the fixed_regs, global_regs or
<span class="lineNum">    1185 </span>            :      frame pointer, or we could not discover its class.  */
<span class="lineNum">    1186 </span><span class="lineCov">       3085 :   if (fixed_regs[regno]</span>
<span class="lineNum">    1187 </span><span class="lineCov">       2630 :       || global_regs[regno]</span>
<span class="lineNum">    1188 </span><span class="lineCov">       2630 :       || (!HARD_FRAME_POINTER_IS_FRAME_POINTER &amp;&amp; frame_pointer_needed</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :           &amp;&amp; regno == HARD_FRAME_POINTER_REGNUM)</span>
<span class="lineNum">    1190 </span>            :       || (HARD_FRAME_POINTER_IS_FRAME_POINTER &amp;&amp; frame_pointer_needed
<span class="lineNum">    1191 </span>            :           &amp;&amp; regno == FRAME_POINTER_REGNUM)
<span class="lineNum">    1192 </span><span class="lineCov">       2630 :       || (reload_completed &amp;&amp; cl == NO_REGS))</span>
<span class="lineNum">    1193 </span>            :     {
<span class="lineNum">    1194 </span><span class="lineCov">        455 :       SET_HARD_REG_SET (reg_rename_p-&gt;unavailable_hard_regs);</span>
<span class="lineNum">    1195 </span>            : 
<span class="lineNum">    1196 </span>            :       /* Give a chance for original register, if it isn't in used_regs.  */
<span class="lineNum">    1197 </span><span class="lineCov">        455 :       if (!def-&gt;crosses_call)</span>
<span class="lineNum">    1198 </span><span class="lineCov">        455 :         CLEAR_HARD_REG_BIT (reg_rename_p-&gt;unavailable_hard_regs, regno);</span>
<span class="lineNum">    1199 </span>            : 
<span class="lineNum">    1200 </span><span class="lineCov">        455 :       return;</span>
<span class="lineNum">    1201 </span>            :     }
<span class="lineNum">    1202 </span>            : 
<span class="lineNum">    1203 </span>            :   /* If something allocated on stack in this function, mark frame pointer
<span class="lineNum">    1204 </span>            :      register unavailable, considering also modes.
<span class="lineNum">    1205 </span>            :      FIXME: it is enough to do this once per all original defs.  */
<span class="lineNum">    1206 </span><span class="lineCov">       2630 :   if (frame_pointer_needed)</span>
<span class="lineNum">    1207 </span>            :     {
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reg_rename_p-&gt;unavailable_hard_regs,</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                            Pmode, FRAME_POINTER_REGNUM);</span>
<span class="lineNum">    1210 </span>            : 
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :       if (!HARD_FRAME_POINTER_IS_FRAME_POINTER)</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         add_to_hard_reg_set (&amp;reg_rename_p-&gt;unavailable_hard_regs, </span>
<span class="lineNum">    1213 </span>            :                              Pmode, HARD_FRAME_POINTER_REGNUM);
<span class="lineNum">    1214 </span>            :     }
<span class="lineNum">    1215 </span>            : 
<span class="lineNum">    1216 </span>            : #ifdef STACK_REGS
<span class="lineNum">    1217 </span>            :   /* For the stack registers the presence of FIRST_STACK_REG in USED_REGS
<span class="lineNum">    1218 </span>            :      is equivalent to as if all stack regs were in this set.
<span class="lineNum">    1219 </span>            :      I.e. no stack register can be renamed, and even if it's an original
<span class="lineNum">    1220 </span>            :      register here we make sure it won't be lifted over it's previous def
<span class="lineNum">    1221 </span>            :      (it's previous def will appear as if it's a FIRST_STACK_REG def.
<span class="lineNum">    1222 </span>            :      The HARD_REGNO_RENAME_OK covers other cases in condition below.  */
<span class="lineNum">    1223 </span><span class="lineCov">       2630 :   if (IN_RANGE (REGNO (orig_dest), FIRST_STACK_REG, LAST_STACK_REG)</span>
<span class="lineNum">    1224 </span><span class="lineCov">       2630 :       &amp;&amp; REGNO_REG_SET_P (used_regs, FIRST_STACK_REG))</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :     IOR_HARD_REG_SET (reg_rename_p-&gt;unavailable_hard_regs,</span>
<span class="lineNum">    1226 </span>            :                       sel_hrd.stack_regs);
<span class="lineNum">    1227 </span>            : #endif
<span class="lineNum">    1228 </span>            : 
<span class="lineNum">    1229 </span>            :   /* If there's a call on this path, make regs from call_used_reg_set
<span class="lineNum">    1230 </span>            :      unavailable.  */
<span class="lineNum">    1231 </span><span class="lineCov">       2630 :   if (def-&gt;crosses_call)</span>
<span class="lineNum">    1232 </span><span class="lineCov">        653 :     IOR_HARD_REG_SET (reg_rename_p-&gt;unavailable_hard_regs,</span>
<span class="lineNum">    1233 </span>            :                       call_used_reg_set);
<span class="lineNum">    1234 </span>            : 
<span class="lineNum">    1235 </span>            :   /* Stop here before reload: we need FRAME_REGS, STACK_REGS, and crosses_call,
<span class="lineNum">    1236 </span>            :      but not register classes.  */
<span class="lineNum">    1237 </span><span class="lineCov">       2630 :   if (!reload_completed)</span>
<span class="lineNum">    1238 </span>            :     return;
<span class="lineNum">    1239 </span>            : 
<span class="lineNum">    1240 </span>            :   /* Leave regs as 'available' only from the current
<span class="lineNum">    1241 </span>            :      register class.  */
<span class="lineNum">    1242 </span><span class="lineCov">       2609 :   COPY_HARD_REG_SET (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1243 </span>            :                      reg_class_contents[cl]);
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span><span class="lineCov">       2609 :   mode = GET_MODE (orig_dest);</span>
<span class="lineNum">    1246 </span>            : 
<span class="lineNum">    1247 </span>            :   /* Leave only registers available for this mode.  */
<span class="lineNum">    1248 </span><span class="lineCov">       2609 :   if (!sel_hrd.regs_for_mode_ok[mode])</span>
<span class="lineNum">    1249 </span><span class="lineCov">         42 :     init_regs_for_mode (mode);</span>
<span class="lineNum">    1250 </span><span class="lineCov">       2609 :   AND_HARD_REG_SET (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1251 </span>            :                     sel_hrd.regs_for_mode[mode]);
<span class="lineNum">    1252 </span>            : 
<span class="lineNum">    1253 </span>            :   /* Exclude registers that are partially call clobbered.  */
<span class="lineNum">    1254 </span><span class="lineCov">       2609 :   if (def-&gt;crosses_call</span>
<span class="lineNum">    1255 </span><span class="lineCov">       2609 :       &amp;&amp; !targetm.hard_regno_call_part_clobbered (regno, mode))</span>
<span class="lineNum">    1256 </span><span class="lineCov">        653 :     AND_COMPL_HARD_REG_SET (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1257 </span>            :                             sel_hrd.regs_for_call_clobbered[mode]);
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span>            :   /* Leave only those that are ok to rename.  */
<span class="lineNum">    1260 </span><span class="lineCov">      25187 :   EXECUTE_IF_SET_IN_HARD_REG_SET (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1261 </span>            :                                   0, cur_reg, hrsi)
<span class="lineNum">    1262 </span>            :     {
<span class="lineNum">    1263 </span><span class="lineCov">      22578 :       int nregs;</span>
<span class="lineNum">    1264 </span><span class="lineCov">      22578 :       int i;</span>
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span><span class="lineCov">      22578 :       nregs = hard_regno_nregs (cur_reg, mode);</span>
<span class="lineNum">    1267 </span><span class="lineCov">      22578 :       gcc_assert (nregs &gt; 0);</span>
<span class="lineNum">    1268 </span>            : 
<span class="lineNum">    1269 </span><span class="lineCov">      45156 :       for (i = nregs - 1; i &gt;= 0; --i)</span>
<span class="lineNum">    1270 </span><span class="lineCov">      22578 :         if (! sel_hard_regno_rename_ok (regno + i, cur_reg + i))</span>
<span class="lineNum">    1271 </span>            :           break;
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span><span class="lineCov">      22578 :       if (i &gt;= 0)</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         CLEAR_HARD_REG_BIT (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1275 </span>            :                             cur_reg);
<span class="lineNum">    1276 </span>            :     }
<span class="lineNum">    1277 </span>            : 
<span class="lineNum">    1278 </span><span class="lineCov">       2609 :   AND_COMPL_HARD_REG_SET (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1279 </span>            :                           reg_rename_p-&gt;unavailable_hard_regs);
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span>            :   /* Regno is always ok from the renaming part of view, but it really
<span class="lineNum">    1282 </span>            :      could be in *unavailable_hard_regs already, so set it here instead
<span class="lineNum">    1283 </span>            :      of there.  */
<span class="lineNum">    1284 </span><span class="lineCov">       2609 :   SET_HARD_REG_BIT (reg_rename_p-&gt;available_for_renaming, regno);</span>
<span class="lineNum">    1285 </span>            : }
<span class="lineNum">    1286 </span>            : 
<span class="lineNum">    1287 </span>            : /* reg_rename_tick[REG1] &gt; reg_rename_tick[REG2] if REG1 was chosen as the
<span class="lineNum">    1288 </span>            :    best register more recently than REG2.  */
<span class="lineNum">    1289 </span>            : static int reg_rename_tick[FIRST_PSEUDO_REGISTER];
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span>            : /* Indicates the number of times renaming happened before the current one.  */
<span class="lineNum">    1292 </span>            : static int reg_rename_this_tick;
<span class="lineNum">    1293 </span>            : 
<span class="lineNum">    1294 </span>            : /* Choose the register among free, that is suitable for storing
<span class="lineNum">    1295 </span>            :    the rhs value.
<span class="lineNum">    1296 </span>            : 
<span class="lineNum">    1297 </span>            :    ORIGINAL_INSNS is the list of insns where the operation (rhs)
<span class="lineNum">    1298 </span>            :    originally appears.  There could be multiple original operations
<span class="lineNum">    1299 </span>            :    for single rhs since we moving it up and merging along different
<span class="lineNum">    1300 </span>            :    paths.
<span class="lineNum">    1301 </span>            : 
<span class="lineNum">    1302 </span>            :    Some code is adapted from regrename.c (regrename_optimize).
<span class="lineNum">    1303 </span>            :    If original register is available, function returns it.
<span class="lineNum">    1304 </span>            :    Otherwise it performs the checks, so the new register should
<span class="lineNum">    1305 </span>            :    comply with the following:
<span class="lineNum">    1306 </span>            :     - it should not violate any live ranges (such registers are in
<span class="lineNum">    1307 </span>            :       REG_RENAME_P-&gt;available_for_renaming set);
<span class="lineNum">    1308 </span>            :     - it should not be in the HARD_REGS_USED regset;
<span class="lineNum">    1309 </span>            :     - it should be in the class compatible with original uses;
<span class="lineNum">    1310 </span>            :     - it should not be clobbered through reference with different mode;
<span class="lineNum">    1311 </span>            :     - if we're in the leaf function, then the new register should
<span class="lineNum">    1312 </span>            :       not be in the LEAF_REGISTERS;
<span class="lineNum">    1313 </span>            :     - etc.
<span class="lineNum">    1314 </span>            : 
<span class="lineNum">    1315 </span>            :    If several registers meet the conditions, the register with smallest
<span class="lineNum">    1316 </span>            :    tick is returned to achieve more even register allocation.
<span class="lineNum">    1317 </span>            : 
<span class="lineNum">    1318 </span>            :    If original register seems to be ok, we set *IS_ORIG_REG_P_PTR to true.
<span class="lineNum">    1319 </span>            : 
<a name="1320"><span class="lineNum">    1320 </span>            :    If no register satisfies the above conditions, NULL_RTX is returned.  */</a>
<span class="lineNum">    1321 </span>            : static rtx
<span class="lineNum">    1322 </span><span class="lineCov">       2759 : choose_best_reg_1 (HARD_REG_SET hard_regs_used,</span>
<span class="lineNum">    1323 </span>            :                    struct reg_rename *reg_rename_p,
<span class="lineNum">    1324 </span>            :                    def_list_t original_insns, bool *is_orig_reg_p_ptr)
<span class="lineNum">    1325 </span>            : {
<span class="lineNum">    1326 </span><span class="lineCov">       2759 :   int best_new_reg;</span>
<span class="lineNum">    1327 </span><span class="lineCov">       2759 :   unsigned cur_reg;</span>
<span class="lineNum">    1328 </span><span class="lineCov">       2759 :   machine_mode mode = VOIDmode;</span>
<span class="lineNum">    1329 </span><span class="lineCov">       2759 :   unsigned regno, i, n;</span>
<span class="lineNum">    1330 </span><span class="lineCov">       2759 :   hard_reg_set_iterator hrsi;</span>
<span class="lineNum">    1331 </span><span class="lineCov">       2759 :   def_list_iterator di;</span>
<span class="lineNum">    1332 </span><span class="lineCov">       2759 :   def_t def;</span>
<span class="lineNum">    1333 </span>            : 
<span class="lineNum">    1334 </span>            :   /* If original register is available, return it.  */
<span class="lineNum">    1335 </span><span class="lineCov">       2759 :   *is_orig_reg_p_ptr = true;</span>
<span class="lineNum">    1336 </span>            : 
<span class="lineNum">    1337 </span><span class="lineCov">       5815 :   FOR_EACH_DEF (def, di, original_insns)</span>
<span class="lineNum">    1338 </span>            :     {
<span class="lineNum">    1339 </span><span class="lineCov">       3064 :       rtx orig_dest = SET_DEST (PATTERN (def-&gt;orig_insn));</span>
<span class="lineNum">    1340 </span>            : 
<span class="lineNum">    1341 </span><span class="lineCov">       3064 :       gcc_assert (REG_P (orig_dest));</span>
<span class="lineNum">    1342 </span>            : 
<span class="lineNum">    1343 </span>            :       /* Check that all original operations have the same mode.
<span class="lineNum">    1344 </span>            :          This is done for the next loop; if we'd return from this
<span class="lineNum">    1345 </span>            :          loop, we'd check only part of them, but in this case
<span class="lineNum">    1346 </span>            :          it doesn't matter.  */
<span class="lineNum">    1347 </span><span class="lineCov">       3064 :       if (mode == VOIDmode)</span>
<span class="lineNum">    1348 </span><span class="lineCov">       2759 :         mode = GET_MODE (orig_dest);</span>
<span class="lineNum">    1349 </span><span class="lineCov">       3064 :       gcc_assert (mode == GET_MODE (orig_dest));</span>
<span class="lineNum">    1350 </span>            : 
<span class="lineNum">    1351 </span><span class="lineCov">       3064 :       regno = REGNO (orig_dest);</span>
<span class="lineNum">    1352 </span><span class="lineCov">       3072 :       for (i = 0, n = REG_NREGS (orig_dest); i &lt; n; i++)</span>
<span class="lineNum">    1353 </span><span class="lineCov">       3064 :         if (TEST_HARD_REG_BIT (hard_regs_used, regno + i))</span>
<span class="lineNum">    1354 </span>            :           break;
<span class="lineNum">    1355 </span>            : 
<span class="lineNum">    1356 </span>            :       /* All hard registers are available.  */
<span class="lineNum">    1357 </span><span class="lineCov">       3064 :       if (i == n)</span>
<span class="lineNum">    1358 </span>            :         {
<span class="lineNum">    1359 </span><span class="lineCov">          8 :           gcc_assert (mode != VOIDmode);</span>
<span class="lineNum">    1360 </span>            : 
<span class="lineNum">    1361 </span>            :           /* Hard registers should not be shared.  */
<span class="lineNum">    1362 </span><span class="lineCov">          8 :           return gen_rtx_REG (mode, regno);</span>
<span class="lineNum">    1363 </span>            :         }
<span class="lineNum">    1364 </span>            :     }
<span class="lineNum">    1365 </span>            : 
<span class="lineNum">    1366 </span><span class="lineCov">       2751 :   *is_orig_reg_p_ptr = false;</span>
<span class="lineNum">    1367 </span><span class="lineCov">       2751 :   best_new_reg = -1;</span>
<span class="lineNum">    1368 </span>            : 
<span class="lineNum">    1369 </span>            :   /* Among all available regs choose the register that was
<span class="lineNum">    1370 </span>            :      allocated earliest.  */
<span class="lineNum">    1371 </span><span class="lineCov">      21118 :   EXECUTE_IF_SET_IN_HARD_REG_SET (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1372 </span>            :                                   0, cur_reg, hrsi)
<span class="lineNum">    1373 </span><span class="lineCov">      19313 :     if (! TEST_HARD_REG_BIT (hard_regs_used, cur_reg))</span>
<span class="lineNum">    1374 </span>            :       {
<span class="lineNum">    1375 </span>            :         /* Check that all hard regs for mode are available.  */
<span class="lineNum">    1376 </span><span class="lineCov">       1974 :         for (i = 1, n = hard_regno_nregs (cur_reg, mode); i &lt; n; i++)</span>
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :           if (TEST_HARD_REG_BIT (hard_regs_used, cur_reg + i)</span>
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :               || !TEST_HARD_REG_BIT (reg_rename_p-&gt;available_for_renaming,</span>
<span class="lineNum">    1379 </span>            :                                      cur_reg + i))
<span class="lineNum">    1380 </span>            :             break;
<span class="lineNum">    1381 </span>            : 
<span class="lineNum">    1382 </span><span class="lineCov">        987 :         if (i &lt; n)</span>
<span class="lineNum">    1383 </span>            :           continue;
<span class="lineNum">    1384 </span>            : 
<span class="lineNum">    1385 </span>            :         /* All hard registers are available.  */
<span class="lineNum">    1386 </span><span class="lineCov">        987 :         if (best_new_reg &lt; 0</span>
<span class="lineNum">    1387 </span><span class="lineCov">          7 :             || reg_rename_tick[cur_reg] &lt; reg_rename_tick[best_new_reg])</span>
<span class="lineNum">    1388 </span>            :           {
<span class="lineNum">    1389 </span><span class="lineCov">        982 :             best_new_reg = cur_reg;</span>
<span class="lineNum">    1390 </span>            : 
<span class="lineNum">    1391 </span>            :             /* Return immediately when we know there's no better reg.  */
<span class="lineNum">    1392 </span><span class="lineCov">        982 :             if (! reg_rename_tick[best_new_reg])</span>
<span class="lineNum">    1393 </span>            :               break;
<span class="lineNum">    1394 </span>            :           }
<span class="lineNum">    1395 </span>            :       }
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span><span class="lineCov">       2751 :   if (best_new_reg &gt;= 0)</span>
<span class="lineNum">    1398 </span>            :     {
<span class="lineNum">    1399 </span>            :       /* Use the check from the above loop.  */
<span class="lineNum">    1400 </span><span class="lineCov">        980 :       gcc_assert (mode != VOIDmode);</span>
<span class="lineNum">    1401 </span><span class="lineCov">        980 :       return gen_rtx_REG (mode, best_new_reg);</span>
<span class="lineNum">    1402 </span>            :     }
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span>            :   return NULL_RTX;
<span class="lineNum">    1405 </span>            : }
<span class="lineNum">    1406 </span>            : 
<span class="lineNum">    1407 </span>            : /* A wrapper around choose_best_reg_1 () to verify that we make correct
<a name="1408"><span class="lineNum">    1408 </span>            :    assumptions about available registers in the function.  */</a>
<span class="lineNum">    1409 </span>            : static rtx
<span class="lineNum">    1410 </span><span class="lineCov">       2759 : choose_best_reg (HARD_REG_SET hard_regs_used, struct reg_rename *reg_rename_p,</span>
<span class="lineNum">    1411 </span>            :                  def_list_t original_insns, bool *is_orig_reg_p_ptr)
<span class="lineNum">    1412 </span>            : {
<span class="lineNum">    1413 </span><span class="lineCov">       2759 :   rtx best_reg = choose_best_reg_1 (hard_regs_used, reg_rename_p,</span>
<span class="lineNum">    1414 </span>            :                                     original_insns, is_orig_reg_p_ptr);
<span class="lineNum">    1415 </span>            : 
<span class="lineNum">    1416 </span>            :   /* FIXME loop over hard_regno_nregs here.  */
<span class="lineNum">    1417 </span><span class="lineCov">       2759 :   gcc_assert (best_reg == NULL_RTX</span>
<span class="lineNum">    1418 </span>            :               || TEST_HARD_REG_BIT (sel_hrd.regs_ever_used, REGNO (best_reg)));
<span class="lineNum">    1419 </span>            : 
<span class="lineNum">    1420 </span><span class="lineCov">       2759 :   return best_reg;</span>
<span class="lineNum">    1421 </span>            : }
<span class="lineNum">    1422 </span>            : 
<span class="lineNum">    1423 </span>            : /* Choose the pseudo register for storing rhs value.  As this is supposed
<span class="lineNum">    1424 </span>            :    to work before reload, we return either the original register or make
<span class="lineNum">    1425 </span>            :    the new one.  The parameters are the same that in choose_nest_reg_1
<span class="lineNum">    1426 </span>            :    functions, except that USED_REGS may contain pseudos.
<span class="lineNum">    1427 </span>            :    If we work with hard regs, check also REG_RENAME_P-&gt;UNAVAILABLE_HARD_REGS.
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span>            :    TODO: take into account register pressure while doing this.  Up to this
<span class="lineNum">    1430 </span>            :    moment, this function would never return NULL for pseudos, but we should
<a name="1431"><span class="lineNum">    1431 </span>            :    not rely on this.  */</a>
<span class="lineNum">    1432 </span>            : static rtx
<span class="lineNum">    1433 </span><span class="lineCov">        267 : choose_best_pseudo_reg (regset used_regs,</span>
<span class="lineNum">    1434 </span>            :                         struct reg_rename *reg_rename_p,
<span class="lineNum">    1435 </span>            :                         def_list_t original_insns, bool *is_orig_reg_p_ptr)
<span class="lineNum">    1436 </span>            : {
<span class="lineNum">    1437 </span><span class="lineCov">        267 :   def_list_iterator i;</span>
<span class="lineNum">    1438 </span><span class="lineCov">        267 :   def_t def;</span>
<span class="lineNum">    1439 </span><span class="lineCov">        267 :   machine_mode mode = VOIDmode;</span>
<span class="lineNum">    1440 </span><span class="lineCov">        267 :   bool bad_hard_regs = false;</span>
<span class="lineNum">    1441 </span>            : 
<span class="lineNum">    1442 </span>            :   /* We should not use this after reload.  */
<span class="lineNum">    1443 </span><span class="lineCov">        267 :   gcc_assert (!reload_completed);</span>
<span class="lineNum">    1444 </span>            : 
<span class="lineNum">    1445 </span>            :   /* If original register is available, return it.  */
<span class="lineNum">    1446 </span><span class="lineCov">        267 :   *is_orig_reg_p_ptr = true;</span>
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span><span class="lineCov">       1160 :   FOR_EACH_DEF (def, i, original_insns)</span>
<span class="lineNum">    1449 </span>            :     {
<span class="lineNum">    1450 </span><span class="lineCov">        893 :       rtx dest = SET_DEST (PATTERN (def-&gt;orig_insn));</span>
<span class="lineNum">    1451 </span><span class="lineCov">        893 :       int orig_regno;</span>
<span class="lineNum">    1452 </span>            : 
<span class="lineNum">    1453 </span><span class="lineCov">        893 :       gcc_assert (REG_P (dest));</span>
<span class="lineNum">    1454 </span>            : 
<span class="lineNum">    1455 </span>            :       /* Check that all original operations have the same mode.  */
<span class="lineNum">    1456 </span><span class="lineCov">        893 :       if (mode == VOIDmode)</span>
<span class="lineNum">    1457 </span><span class="lineCov">        267 :         mode = GET_MODE (dest);</span>
<span class="lineNum">    1458 </span>            :       else
<span class="lineNum">    1459 </span><span class="lineCov">        626 :         gcc_assert (mode == GET_MODE (dest));</span>
<span class="lineNum">    1460 </span><span class="lineCov">        893 :       orig_regno = REGNO (dest);</span>
<span class="lineNum">    1461 </span>            : 
<span class="lineNum">    1462 </span>            :       /* Check that nothing in used_regs intersects with orig_regno.  When
<span class="lineNum">    1463 </span>            :          we have a hard reg here, still loop over hard_regno_nregs.  */
<span class="lineNum">    1464 </span><span class="lineCov">        893 :       if (HARD_REGISTER_NUM_P (orig_regno))</span>
<span class="lineNum">    1465 </span>            :         {
<span class="lineNum">    1466 </span><span class="lineCov">         21 :           int j, n;</span>
<span class="lineNum">    1467 </span><span class="lineCov">         21 :           for (j = 0, n = REG_NREGS (dest); j &lt; n; j++)</span>
<span class="lineNum">    1468 </span><span class="lineCov">         21 :             if (REGNO_REG_SET_P (used_regs, orig_regno + j))</span>
<span class="lineNum">    1469 </span>            :               break;
<span class="lineNum">    1470 </span><span class="lineCov">         21 :           if (j &lt; n)</span>
<span class="lineNum">    1471 </span>            :             continue;
<span class="lineNum">    1472 </span>            :         }
<span class="lineNum">    1473 </span>            :       else
<span class="lineNum">    1474 </span>            :         {
<span class="lineNum">    1475 </span><span class="lineCov">        872 :           if (REGNO_REG_SET_P (used_regs, orig_regno))</span>
<span class="lineNum">    1476 </span>            :             continue;
<span class="lineNum">    1477 </span>            :         }
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :       if (HARD_REGISTER_NUM_P (orig_regno))</span>
<span class="lineNum">    1479 </span>            :         {
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :           gcc_assert (df_regs_ever_live_p (orig_regno));</span>
<span class="lineNum">    1481 </span>            : 
<span class="lineNum">    1482 </span>            :           /* For hard registers, we have to check hardware imposed
<span class="lineNum">    1483 </span>            :              limitations (frame/stack registers, calls crossed).  */
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :           if (!TEST_HARD_REG_BIT (reg_rename_p-&gt;unavailable_hard_regs,</span>
<span class="lineNum">    1485 </span>            :                                   orig_regno))
<span class="lineNum">    1486 </span>            :             {
<span class="lineNum">    1487 </span>            :               /* Don't let register cross a call if it doesn't already
<span class="lineNum">    1488 </span>            :                  cross one.  This condition is written in accordance with
<span class="lineNum">    1489 </span>            :                  that in sched-deps.c sched_analyze_reg().  */
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :               if (!reg_rename_p-&gt;crosses_call</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                   || REG_N_CALLS_CROSSED (orig_regno) &gt; 0)</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                 return gen_rtx_REG (mode, orig_regno);</span>
<span class="lineNum">    1493 </span>            :             }
<span class="lineNum">    1494 </span>            : 
<span class="lineNum">    1495 </span>            :           bad_hard_regs = true;
<span class="lineNum">    1496 </span>            :         }
<span class="lineNum">    1497 </span>            :       else
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :         return dest;</span>
<span class="lineNum">    1499 </span>            :     }
<span class="lineNum">    1500 </span>            : 
<span class="lineNum">    1501 </span><span class="lineCov">        267 :   *is_orig_reg_p_ptr = false;</span>
<span class="lineNum">    1502 </span>            : 
<span class="lineNum">    1503 </span>            :   /* We had some original hard registers that couldn't be used.
<span class="lineNum">    1504 </span>            :      Those were likely special.  Don't try to create a pseudo.  */
<span class="lineNum">    1505 </span><span class="lineCov">        267 :   if (bad_hard_regs)</span>
<span class="lineNum">    1506 </span>            :     return NULL_RTX;
<span class="lineNum">    1507 </span>            : 
<span class="lineNum">    1508 </span>            :   /* We haven't found a register from original operations.  Get a new one.
<span class="lineNum">    1509 </span>            :      FIXME: control register pressure somehow.  */
<span class="lineNum">    1510 </span><span class="lineCov">        267 :   {</span>
<span class="lineNum">    1511 </span><span class="lineCov">        267 :     rtx new_reg = gen_reg_rtx (mode);</span>
<span class="lineNum">    1512 </span>            : 
<span class="lineNum">    1513 </span><span class="lineCov">        267 :     gcc_assert (mode != VOIDmode);</span>
<span class="lineNum">    1514 </span>            : 
<span class="lineNum">    1515 </span><span class="lineCov">        267 :     max_regno = max_reg_num ();</span>
<span class="lineNum">    1516 </span><span class="lineCov">        267 :     maybe_extend_reg_info_p ();</span>
<span class="lineNum">    1517 </span><span class="lineCov">        534 :     REG_N_CALLS_CROSSED (REGNO (new_reg)) = reg_rename_p-&gt;crosses_call ? 1 : 0;</span>
<span class="lineNum">    1518 </span>            : 
<span class="lineNum">    1519 </span><span class="lineCov">        267 :     return new_reg;</span>
<span class="lineNum">    1520 </span>            :   }
<span class="lineNum">    1521 </span>            : }
<span class="lineNum">    1522 </span>            : 
<span class="lineNum">    1523 </span>            : /* True when target of EXPR is available due to EXPR_TARGET_AVAILABLE,
<a name="1524"><span class="lineNum">    1524 </span>            :    USED_REGS and REG_RENAME_P-&gt;UNAVAILABLE_HARD_REGS.  */</a>
<span class="lineNum">    1525 </span>            : static void
<span class="lineNum">    1526 </span><span class="lineCov">       3026 : verify_target_availability (expr_t expr, regset used_regs,</span>
<span class="lineNum">    1527 </span>            :                             struct reg_rename *reg_rename_p)
<span class="lineNum">    1528 </span>            : {
<span class="lineNum">    1529 </span><span class="lineCov">       3026 :   unsigned n, i, regno;</span>
<span class="lineNum">    1530 </span><span class="lineCov">       3026 :   machine_mode mode;</span>
<span class="lineNum">    1531 </span><span class="lineCov">       3026 :   bool target_available, live_available, hard_available;</span>
<span class="lineNum">    1532 </span>            : 
<span class="lineNum">    1533 </span><span class="lineCov">       3026 :   if (!REG_P (EXPR_LHS (expr)) || EXPR_TARGET_AVAILABLE (expr) &lt; 0)</span>
<span class="lineNum">    1534 </span>            :     return;
<span class="lineNum">    1535 </span>            : 
<span class="lineNum">    1536 </span><span class="lineCov">       2946 :   regno = expr_dest_regno (expr);</span>
<span class="lineNum">    1537 </span><span class="lineCov">       2946 :   mode = GET_MODE (EXPR_LHS (expr));</span>
<span class="lineNum">    1538 </span><span class="lineCov">       2946 :   target_available = EXPR_TARGET_AVAILABLE (expr) == 1;</span>
<span class="lineNum">    1539 </span><span class="lineCov">       2946 :   n = HARD_REGISTER_NUM_P (regno) ? hard_regno_nregs (regno, mode) : 1;</span>
<span class="lineNum">    1540 </span>            : 
<span class="lineNum">    1541 </span><span class="lineCov">       2946 :   live_available = hard_available = true;</span>
<span class="lineNum">    1542 </span><span class="lineCov">       5892 :   for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">    1543 </span>            :     {
<span class="lineNum">    1544 </span><span class="lineCov">       2946 :       if (bitmap_bit_p (used_regs, regno + i))</span>
<span class="lineNum">    1545 </span><span class="lineCov">       2869 :         live_available = false;</span>
<span class="lineNum">    1546 </span><span class="lineCov">       2946 :       if (TEST_HARD_REG_BIT (reg_rename_p-&gt;unavailable_hard_regs, regno + i))</span>
<span class="lineNum">    1547 </span><span class="lineCov">        344 :         hard_available = false;</span>
<span class="lineNum">    1548 </span>            :     }
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span>            :   /* When target is not available, it may be due to hard register
<span class="lineNum">    1551 </span>            :      restrictions, e.g. crosses calls, so we check hard_available too.  */
<span class="lineNum">    1552 </span><span class="lineCov">       2946 :   if (target_available)</span>
<span class="lineNum">    1553 </span><span class="lineCov">          2 :     gcc_assert (live_available);</span>
<span class="lineNum">    1554 </span>            :   else
<span class="lineNum">    1555 </span>            :     /* Check only if we haven't scheduled something on the previous fence,
<span class="lineNum">    1556 </span>            :        cause due to MAX_SOFTWARE_LOOKAHEAD_WINDOW_SIZE issues
<span class="lineNum">    1557 </span>            :        and having more than one fence, we may end having targ_un in a block
<span class="lineNum">    1558 </span>            :        in which successors target register is actually available.
<span class="lineNum">    1559 </span>            : 
<span class="lineNum">    1560 </span>            :        The last condition handles the case when a dependence from a call insn
<span class="lineNum">    1561 </span>            :        was created in sched-deps.c for insns with destination registers that
<span class="lineNum">    1562 </span>            :        never crossed a call before, but do cross one after our code motion.
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span>            :        FIXME: in the latter case, we just uselessly called find_used_regs,
<span class="lineNum">    1565 </span>            :        because we can't move this expression with any other register
<span class="lineNum">    1566 </span>            :        as well.  */
<span class="lineNum">    1567 </span><span class="lineCov">       2944 :     gcc_assert (scheduled_something_on_previous_fence || !live_available</span>
<span class="lineNum">    1568 </span>            :                 || !hard_available
<span class="lineNum">    1569 </span>            :                 || (!reload_completed &amp;&amp; reg_rename_p-&gt;crosses_call
<span class="lineNum">    1570 </span>            :                     &amp;&amp; REG_N_CALLS_CROSSED (regno) == 0));
<span class="lineNum">    1571 </span>            : }
<span class="lineNum">    1572 </span>            : 
<span class="lineNum">    1573 </span>            : /* Collect unavailable registers due to liveness for EXPR from BNDS
<span class="lineNum">    1574 </span>            :    into USED_REGS.  Save additional information about available
<span class="lineNum">    1575 </span>            :    registers and unavailable due to hardware restriction registers
<span class="lineNum">    1576 </span>            :    into REG_RENAME_P structure.  Save original insns into ORIGINAL_INSNS
<a name="1577"><span class="lineNum">    1577 </span>            :    list.  */</a>
<span class="lineNum">    1578 </span>            : static void
<span class="lineNum">    1579 </span><span class="lineCov">       3266 : collect_unavailable_regs_from_bnds (expr_t expr, blist_t bnds, regset used_regs,</span>
<span class="lineNum">    1580 </span>            :                                     struct reg_rename *reg_rename_p,
<span class="lineNum">    1581 </span>            :                                     def_list_t *original_insns)
<span class="lineNum">    1582 </span>            : {
<span class="lineNum">    1583 </span><span class="lineCov">       6532 :   for (; bnds; bnds = BLIST_NEXT (bnds))</span>
<span class="lineNum">    1584 </span>            :     {
<span class="lineNum">    1585 </span><span class="lineCov">       3266 :       bool res;</span>
<span class="lineNum">    1586 </span><span class="lineCov">       3266 :       av_set_t orig_ops = NULL;</span>
<span class="lineNum">    1587 </span><span class="lineCov">       3266 :       bnd_t bnd = BLIST_BND (bnds);</span>
<span class="lineNum">    1588 </span>            : 
<span class="lineNum">    1589 </span>            :       /* If the chosen best expr doesn't belong to current boundary,
<span class="lineNum">    1590 </span>            :          skip it.  */
<span class="lineNum">    1591 </span><span class="lineCov">       3266 :       if (!av_set_is_in_p (BND_AV1 (bnd), EXPR_VINSN (expr)))</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         continue;</span>
<span class="lineNum">    1593 </span>            : 
<span class="lineNum">    1594 </span>            :       /* Put in ORIG_OPS all exprs from this boundary that became
<span class="lineNum">    1595 </span>            :          RES on top.  */
<span class="lineNum">    1596 </span><span class="lineCov">       3266 :       orig_ops = find_sequential_best_exprs (bnd, expr, false);</span>
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span>            :       /* Compute used regs and OR it into the USED_REGS.  */
<span class="lineNum">    1599 </span><span class="lineCov">       3266 :       res = find_used_regs (BND_TO (bnd), orig_ops, used_regs,</span>
<span class="lineNum">    1600 </span>            :                             reg_rename_p, original_insns);
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span>            :       /* FIXME: the assert is true until we'd have several boundaries.  */
<span class="lineNum">    1603 </span><span class="lineCov">       3266 :       gcc_assert (res);</span>
<span class="lineNum">    1604 </span><span class="lineCov">       3266 :       av_set_clear (&amp;orig_ops);</span>
<span class="lineNum">    1605 </span>            :     }
<span class="lineNum">    1606 </span><span class="lineCov">       3266 : }</span>
<span class="lineNum">    1607 </span>            : 
<span class="lineNum">    1608 </span>            : /* Return TRUE if it is possible to replace LHSes of ORIG_INSNS with BEST_REG.
<span class="lineNum">    1609 </span>            :    If BEST_REG is valid, replace LHS of EXPR with it.  */
<span class="lineNum">    1610 </span>            : static bool
<span class="lineNum">    1611 </span><span class="lineCov">         96 : try_replace_dest_reg (ilist_t orig_insns, rtx best_reg, expr_t expr)</span>
<span class="lineNum">    1612 </span>            : {
<span class="lineNum">    1613 </span>            :   /* Try whether we'll be able to generate the insn
<span class="lineNum">    1614 </span>            :      'dest := best_reg' at the place of the original operation.  */
<span class="lineNum">    1615 </span><span class="lineCov">        206 :   for (; orig_insns; orig_insns = ILIST_NEXT (orig_insns))</span>
<span class="lineNum">    1616 </span>            :     {
<span class="lineNum">    1617 </span><span class="lineCov">        110 :       insn_t orig_insn = DEF_LIST_DEF (orig_insns)-&gt;orig_insn;</span>
<span class="lineNum">    1618 </span>            : 
<span class="lineNum">    1619 </span><span class="lineCov">        110 :       gcc_assert (EXPR_SEPARABLE_P (INSN_EXPR (orig_insn)));</span>
<span class="lineNum">    1620 </span>            : 
<span class="lineNum">    1621 </span><span class="lineCov">        550 :       if (REGNO (best_reg) != REGNO (INSN_LHS (orig_insn))</span>
<span class="lineNum">    1622 </span><span class="lineCov">        110 :           &amp;&amp; (! replace_src_with_reg_ok_p (orig_insn, best_reg)</span>
<span class="lineNum">    1623 </span><span class="lineCov">        102 :               || ! replace_dest_with_reg_ok_p (orig_insn, best_reg)))</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    1625 </span>            :     }
<span class="lineNum">    1626 </span>            : 
<span class="lineNum">    1627 </span>            :   /* Make sure that EXPR has the right destination
<span class="lineNum">    1628 </span>            :      register.  */
<span class="lineNum">    1629 </span><span class="lineCov">         96 :   if (expr_dest_regno (expr) != REGNO (best_reg))</span>
<span class="lineNum">    1630 </span><span class="lineCov">         94 :     replace_dest_with_reg_in_expr (expr, best_reg);</span>
<span class="lineNum">    1631 </span>            :   else
<span class="lineNum">    1632 </span><span class="lineCov">          2 :     EXPR_TARGET_AVAILABLE (expr) = 1;</span>
<span class="lineNum">    1633 </span>            : 
<span class="lineNum">    1634 </span>            :   return true;
<span class="lineNum">    1635 </span>            : }
<span class="lineNum">    1636 </span>            : 
<span class="lineNum">    1637 </span>            : /* Select and assign best register to EXPR searching from BNDS.
<span class="lineNum">    1638 </span>            :    Set *IS_ORIG_REG_P to TRUE if original register was selected.
<span class="lineNum">    1639 </span>            :    Return FALSE if no register can be chosen, which could happen when:
<span class="lineNum">    1640 </span>            :    * EXPR_SEPARABLE_P is true but we were unable to find suitable register;
<span class="lineNum">    1641 </span>            :    * EXPR_SEPARABLE_P is false but the insn sets/clobbers one of the registers
<a name="1642"><span class="lineNum">    1642 </span>            :      that are used on the moving path.  */</a>
<span class="lineNum">    1643 </span>            : static bool
<span class="lineNum">    1644 </span><span class="lineCov">       3266 : find_best_reg_for_expr (expr_t expr, blist_t bnds, bool *is_orig_reg_p)</span>
<span class="lineNum">    1645 </span>            : {
<span class="lineNum">    1646 </span><span class="lineCov">       3266 :   static struct reg_rename reg_rename_data;</span>
<span class="lineNum">    1647 </span>            : 
<span class="lineNum">    1648 </span><span class="lineCov">       3266 :   regset used_regs;</span>
<span class="lineNum">    1649 </span><span class="lineCov">       3266 :   def_list_t original_insns = NULL;</span>
<span class="lineNum">    1650 </span><span class="lineCov">       3266 :   bool reg_ok;</span>
<span class="lineNum">    1651 </span>            : 
<span class="lineNum">    1652 </span><span class="lineCov">       3266 :   *is_orig_reg_p = false;</span>
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span>            :   /* Don't bother to do anything if this insn doesn't set any registers.  */
<span class="lineNum">    1655 </span><span class="lineCov">       3266 :   if (bitmap_empty_p (VINSN_REG_SETS (EXPR_VINSN (expr)))</span>
<span class="lineNum">    1656 </span><span class="lineCov">       3266 :       &amp;&amp; bitmap_empty_p (VINSN_REG_CLOBBERS (EXPR_VINSN (expr))))</span>
<span class="lineNum">    1657 </span>            :     return true;
<span class="lineNum">    1658 </span>            : 
<span class="lineNum">    1659 </span><span class="lineCov">       3266 :   used_regs = get_clear_regset_from_pool ();</span>
<span class="lineNum">    1660 </span><span class="lineCov">       3266 :   CLEAR_HARD_REG_SET (reg_rename_data.unavailable_hard_regs);</span>
<span class="lineNum">    1661 </span>            : 
<span class="lineNum">    1662 </span><span class="lineCov">       3266 :   collect_unavailable_regs_from_bnds (expr, bnds, used_regs, &amp;reg_rename_data,</span>
<span class="lineNum">    1663 </span>            :                                       &amp;original_insns);
<span class="lineNum">    1664 </span>            : 
<span class="lineNum">    1665 </span>            :   /* If after reload, make sure we're working with hard regs here.  */
<span class="lineNum">    1666 </span><span class="lineCov">       3266 :   if (flag_checking &amp;&amp; reload_completed)</span>
<span class="lineNum">    1667 </span>            :     {
<span class="lineNum">    1668 </span><span class="lineCov">       2772 :       reg_set_iterator rsi;</span>
<span class="lineNum">    1669 </span><span class="lineCov">       2772 :       unsigned i;</span>
<span class="lineNum">    1670 </span>            : 
<span class="lineNum">    1671 </span><span class="lineCov">       2772 :       EXECUTE_IF_SET_IN_REG_SET (used_regs, FIRST_PSEUDO_REGISTER, i, rsi)</span>
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         gcc_unreachable ();</span>
<span class="lineNum">    1673 </span>            :     }
<span class="lineNum">    1674 </span>            : 
<span class="lineNum">    1675 </span><span class="lineCov">       3266 :   if (EXPR_SEPARABLE_P (expr))</span>
<span class="lineNum">    1676 </span>            :     {
<span class="lineNum">    1677 </span><span class="lineCov">       3026 :       rtx best_reg = NULL_RTX;</span>
<span class="lineNum">    1678 </span>            :       /* Check that we have computed availability of a target register
<span class="lineNum">    1679 </span>            :          correctly.  */
<span class="lineNum">    1680 </span><span class="lineCov">       3026 :       verify_target_availability (expr, used_regs, &amp;reg_rename_data);</span>
<span class="lineNum">    1681 </span>            : 
<span class="lineNum">    1682 </span>            :       /* Turn everything in hard regs after reload.  */
<span class="lineNum">    1683 </span><span class="lineCov">       3026 :       if (reload_completed)</span>
<span class="lineNum">    1684 </span>            :         {
<span class="lineNum">    1685 </span><span class="lineCov">       2759 :           HARD_REG_SET hard_regs_used;</span>
<span class="lineNum">    1686 </span><span class="lineCov">       2759 :           REG_SET_TO_HARD_REG_SET (hard_regs_used, used_regs);</span>
<span class="lineNum">    1687 </span>            : 
<span class="lineNum">    1688 </span>            :           /* Join hard registers unavailable due to register class
<span class="lineNum">    1689 </span>            :              restrictions and live range intersection.  */
<span class="lineNum">    1690 </span><span class="lineCov">       2759 :           IOR_HARD_REG_SET (hard_regs_used,</span>
<span class="lineNum">    1691 </span>            :                             reg_rename_data.unavailable_hard_regs);
<span class="lineNum">    1692 </span>            : 
<span class="lineNum">    1693 </span><span class="lineCov">       2759 :           best_reg = choose_best_reg (hard_regs_used, &amp;reg_rename_data,</span>
<span class="lineNum">    1694 </span>            :                                       original_insns, is_orig_reg_p);
<span class="lineNum">    1695 </span>            :         }
<span class="lineNum">    1696 </span>            :       else
<span class="lineNum">    1697 </span><span class="lineCov">        267 :         best_reg = choose_best_pseudo_reg (used_regs, &amp;reg_rename_data,</span>
<span class="lineNum">    1698 </span>            :                                            original_insns, is_orig_reg_p);
<span class="lineNum">    1699 </span>            : 
<span class="lineNum">    1700 </span><span class="lineCov">       3026 :       if (!best_reg)</span>
<span class="lineNum">    1701 </span>            :         reg_ok = false;
<span class="lineNum">    1702 </span><span class="lineCov">       1255 :       else if (*is_orig_reg_p)</span>
<span class="lineNum">    1703 </span>            :         {
<span class="lineNum">    1704 </span>            :           /* In case of unification BEST_REG may be different from EXPR's LHS
<span class="lineNum">    1705 </span>            :              when EXPR's LHS is unavailable, and there is another LHS among
<span class="lineNum">    1706 </span>            :              ORIGINAL_INSNS.  */
<span class="lineNum">    1707 </span><span class="lineCov">          8 :           reg_ok = try_replace_dest_reg (original_insns, best_reg, expr);</span>
<span class="lineNum">    1708 </span>            :         }
<span class="lineNum">    1709 </span>            :       else
<span class="lineNum">    1710 </span>            :         {
<span class="lineNum">    1711 </span>            :           /* Forbid renaming of low-cost insns.  */
<span class="lineNum">    1712 </span><span class="lineCov">       1247 :           if (sel_vinsn_cost (EXPR_VINSN (expr)) &lt; 2)</span>
<span class="lineNum">    1713 </span>            :             reg_ok = false;
<span class="lineNum">    1714 </span>            :           else
<span class="lineNum">    1715 </span><span class="lineCov">         88 :             reg_ok = try_replace_dest_reg (original_insns, best_reg, expr);</span>
<span class="lineNum">    1716 </span>            :         }
<span class="lineNum">    1717 </span>            :     }
<span class="lineNum">    1718 </span>            :   else
<span class="lineNum">    1719 </span>            :     {
<span class="lineNum">    1720 </span>            :       /* If !EXPR_SCHEDULE_AS_RHS (EXPR), just make sure INSN doesn't set
<span class="lineNum">    1721 </span>            :          any of the HARD_REGS_USED set.  */
<span class="lineNum">    1722 </span><span class="lineCov">        240 :       if (vinsn_writes_one_of_regs_p (EXPR_VINSN (expr), used_regs,</span>
<span class="lineNum">    1723 </span>            :                                       reg_rename_data.unavailable_hard_regs))
<span class="lineNum">    1724 </span>            :         {
<span class="lineNum">    1725 </span><span class="lineCov">        136 :           reg_ok = false;</span>
<span class="lineNum">    1726 </span><span class="lineCov">        136 :           gcc_assert (EXPR_TARGET_AVAILABLE (expr) &lt;= 0);</span>
<span class="lineNum">    1727 </span>            :         }
<span class="lineNum">    1728 </span>            :       else
<span class="lineNum">    1729 </span>            :         {
<span class="lineNum">    1730 </span><span class="lineCov">        104 :           reg_ok = true;</span>
<span class="lineNum">    1731 </span><span class="lineCov">        104 :           gcc_assert (EXPR_TARGET_AVAILABLE (expr) != 0);</span>
<span class="lineNum">    1732 </span>            :         }
<span class="lineNum">    1733 </span>            :     }
<span class="lineNum">    1734 </span>            : 
<span class="lineNum">    1735 </span><span class="lineCov">       3266 :   ilist_clear (&amp;original_insns);</span>
<span class="lineNum">    1736 </span><span class="lineCov">       3266 :   return_regset_to_pool (used_regs);</span>
<span class="lineNum">    1737 </span>            : 
<span class="lineNum">    1738 </span><span class="lineCov">       3266 :   return reg_ok;</span>
<span class="lineNum">    1739 </span>            : }
<span class="lineNum">    1740 </span>            : 
<span class="lineNum">    1741 </span>            : 
<a name="1742"><span class="lineNum">    1742 </span>            : /* Return true if dependence described by DS can be overcomed.  */</a>
<span class="lineNum">    1743 </span>            : static bool
<span class="lineNum">    1744 </span><span class="lineCov">       4725 : can_speculate_dep_p (ds_t ds)</span>
<span class="lineNum">    1745 </span>            : {
<span class="lineNum">    1746 </span><span class="lineCov">       4725 :   if (spec_info == NULL)</span>
<span class="lineNum">    1747 </span>            :     return false;
<span class="lineNum">    1748 </span>            : 
<span class="lineNum">    1749 </span>            :   /* Leave only speculative data.  */
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :   ds &amp;= SPECULATIVE;</span>
<span class="lineNum">    1751 </span>            : 
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :   if (ds == 0)</span>
<span class="lineNum">    1753 </span>            :     return false;
<span class="lineNum">    1754 </span>            : 
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :   {</span>
<span class="lineNum">    1756 </span>            :     /* FIXME: make sched-deps.c produce only those non-hard dependencies,
<span class="lineNum">    1757 </span>            :        that we can overcome.  */
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :     ds_t spec_mask = spec_info-&gt;mask;</span>
<span class="lineNum">    1759 </span>            : 
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :     if ((ds &amp; spec_mask) != ds)</span>
<span class="lineNum">    1761 </span>            :       return false;
<span class="lineNum">    1762 </span>            :   }
<span class="lineNum">    1763 </span>            : 
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :   if (ds_weak (ds) &lt; spec_info-&gt;data_weakness_cutoff)</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :     return false;</span>
<span class="lineNum">    1766 </span>            : 
<span class="lineNum">    1767 </span>            :   return true;
<span class="lineNum">    1768 </span>            : }
<span class="lineNum">    1769 </span>            : 
<span class="lineNum">    1770 </span>            : /* Get a speculation check instruction.
<span class="lineNum">    1771 </span>            :    C_EXPR is a speculative expression,
<span class="lineNum">    1772 </span>            :    CHECK_DS describes speculations that should be checked,
<span class="lineNum">    1773 </span>            :    ORIG_INSN is the original non-speculative insn in the stream.  */
<span class="lineNum">    1774 </span>            : static insn_t
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 : create_speculation_check (expr_t c_expr, ds_t check_ds, insn_t orig_insn)</span>
<span class="lineNum">    1776 </span>            : {
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :   rtx check_pattern;</span>
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :   rtx_insn *insn_rtx;</span>
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :   insn_t insn;</span>
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :   basic_block recovery_block;</span>
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :   rtx_insn *label;</span>
<span class="lineNum">    1782 </span>            : 
<span class="lineNum">    1783 </span>            :   /* Create a recovery block if target is going to emit branchy check, or if
<span class="lineNum">    1784 </span>            :      ORIG_INSN was speculative already.  */
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :   if (targetm.sched.needs_block_p (check_ds)</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :       || EXPR_SPEC_DONE_DS (INSN_EXPR (orig_insn)) != 0)</span>
<span class="lineNum">    1787 </span>            :     {
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :       recovery_block = sel_create_recovery_block (orig_insn);</span>
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :       label = BB_HEAD (recovery_block);</span>
<span class="lineNum">    1790 </span>            :     }
<span class="lineNum">    1791 </span>            :   else
<span class="lineNum">    1792 </span>            :     {
<span class="lineNum">    1793 </span>            :       recovery_block = NULL;
<span class="lineNum">    1794 </span>            :       label = NULL;
<span class="lineNum">    1795 </span>            :     }
<span class="lineNum">    1796 </span>            : 
<span class="lineNum">    1797 </span>            :   /* Get pattern of the check.  */
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :   check_pattern = targetm.sched.gen_spec_check (EXPR_INSN_RTX (c_expr), label,</span>
<span class="lineNum">    1799 </span>            :                                                 check_ds);
<span class="lineNum">    1800 </span>            : 
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :   gcc_assert (check_pattern != NULL);</span>
<span class="lineNum">    1802 </span>            : 
<span class="lineNum">    1803 </span>            :   /* Emit check.  */
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :   insn_rtx = create_insn_rtx_from_pattern (check_pattern, label);</span>
<span class="lineNum">    1805 </span>            : 
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :   insn = sel_gen_insn_from_rtx_after (insn_rtx, INSN_EXPR (orig_insn),</span>
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                                       INSN_SEQNO (orig_insn), orig_insn);</span>
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span>            :   /* Make check to be non-speculative.  */
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :   EXPR_SPEC_DONE_DS (INSN_EXPR (insn)) = 0;</span>
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :   INSN_SPEC_CHECKED_DS (insn) = check_ds;</span>
<span class="lineNum">    1812 </span>            : 
<span class="lineNum">    1813 </span>            :   /* Decrease priority of check by difference of load/check instruction
<span class="lineNum">    1814 </span>            :      latencies.  */
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :   EXPR_PRIORITY (INSN_EXPR (insn)) -= (sel_vinsn_cost (INSN_VINSN (orig_insn))</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                                        - sel_vinsn_cost (INSN_VINSN (insn)));</span>
<span class="lineNum">    1817 </span>            : 
<span class="lineNum">    1818 </span>            :   /* Emit copy of original insn (though with replaced target register,
<span class="lineNum">    1819 </span>            :      if needed) to the recovery block.  */
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :   if (recovery_block != NULL)</span>
<span class="lineNum">    1821 </span>            :     {
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :       rtx twin_rtx;</span>
<span class="lineNum">    1823 </span>            : 
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :       twin_rtx = copy_rtx (PATTERN (EXPR_INSN_RTX (c_expr)));</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :       twin_rtx = create_insn_rtx_from_pattern (twin_rtx, NULL_RTX);</span>
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :       sel_gen_recovery_insn_from_rtx_after (twin_rtx,</span>
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :                                             INSN_EXPR (orig_insn),</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                                             INSN_SEQNO (insn),</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                                             bb_note (recovery_block));</span>
<span class="lineNum">    1830 </span>            :     }
<span class="lineNum">    1831 </span>            : 
<span class="lineNum">    1832 </span>            :   /* If we've generated a data speculation check, make sure
<span class="lineNum">    1833 </span>            :      that all the bookkeeping instruction we'll create during
<span class="lineNum">    1834 </span>            :      this move_op () will allocate an ALAT entry so that the
<span class="lineNum">    1835 </span>            :      check won't fail.
<span class="lineNum">    1836 </span>            :      In case of control speculation we must convert C_EXPR to control
<span class="lineNum">    1837 </span>            :      speculative mode, because failing to do so will bring us an exception
<span class="lineNum">    1838 </span>            :      thrown by the non-control-speculative load.  */
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 :   check_ds = ds_get_max_dep_weak (check_ds);</span>
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :   speculate_expr (c_expr, check_ds);</span>
<span class="lineNum">    1841 </span>            : 
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :   return insn;</span>
<span class="lineNum">    1843 </span>            : }
<span class="lineNum">    1844 </span>            : 
<a name="1845"><span class="lineNum">    1845 </span>            : /* True when INSN is a &quot;regN = regN&quot; copy.  */</a>
<span class="lineNum">    1846 </span>            : static bool
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 : identical_copy_p (rtx_insn *insn)</span>
<span class="lineNum">    1848 </span>            : {
<span class="lineNum">    1849 </span><span class="lineCov">          1 :   rtx lhs, rhs, pat;</span>
<span class="lineNum">    1850 </span>            : 
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :   pat = PATTERN (insn);</span>
<span class="lineNum">    1852 </span>            : 
<span class="lineNum">    1853 </span><span class="lineCov">          1 :   if (GET_CODE (pat) != SET)</span>
<span class="lineNum">    1854 </span>            :     return false;
<span class="lineNum">    1855 </span>            : 
<span class="lineNum">    1856 </span><span class="lineCov">          1 :   lhs = SET_DEST (pat);</span>
<span class="lineNum">    1857 </span><span class="lineCov">          1 :   if (!REG_P (lhs))</span>
<span class="lineNum">    1858 </span>            :     return false;
<span class="lineNum">    1859 </span>            : 
<span class="lineNum">    1860 </span><span class="lineCov">          1 :   rhs = SET_SRC (pat);</span>
<span class="lineNum">    1861 </span><span class="lineCov">          1 :   if (!REG_P (rhs))</span>
<span class="lineNum">    1862 </span>            :     return false;
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :   return REGNO (lhs) == REGNO (rhs);</span>
<span class="lineNum">    1865 </span>            : }
<span class="lineNum">    1866 </span>            : 
<span class="lineNum">    1867 </span>            : /* Undo all transformations on *AV_PTR that were done when
<span class="lineNum">    1868 </span>            :    moving through INSN.  */
<span class="lineNum">    1869 </span>            : static void
<span class="lineNum">    1870 </span><span class="lineCov">      64524 : undo_transformations (av_set_t *av_ptr, rtx_insn *insn)</span>
<span class="lineNum">    1871 </span>            : {
<span class="lineNum">    1872 </span><span class="lineCov">      64524 :   av_set_iterator av_iter;</span>
<span class="lineNum">    1873 </span><span class="lineCov">      64524 :   expr_t expr;</span>
<span class="lineNum">    1874 </span><span class="lineCov">      64524 :   av_set_t new_set = NULL;</span>
<span class="lineNum">    1875 </span>            : 
<span class="lineNum">    1876 </span>            :   /* First, kill any EXPR that uses registers set by an insn.  This is
<span class="lineNum">    1877 </span>            :      required for correctness.  */
<span class="lineNum">    1878 </span><span class="lineCov">     193834 :   FOR_EACH_EXPR_1 (expr, av_iter, av_ptr)</span>
<span class="lineNum">    1879 </span><span class="lineCov">      64655 :     if (!sched_insns_conditions_mutex_p (insn, EXPR_INSN_RTX (expr))</span>
<span class="lineNum">    1880 </span><span class="lineCov">      64655 :         &amp;&amp; bitmap_intersect_p (INSN_REG_SETS (insn),</span>
<span class="lineNum">    1881 </span><span class="lineCov">      64655 :                                VINSN_REG_USES (EXPR_VINSN (expr)))</span>
<span class="lineNum">    1882 </span>            :         /* When an insn looks like 'r1 = r1', we could substitute through
<span class="lineNum">    1883 </span>            :            it, but the above condition will still hold.  This happened with
<span class="lineNum">    1884 </span>            :            gcc.c-torture/execute/961125-1.c.  */
<span class="lineNum">    1885 </span><span class="lineCov">      64656 :         &amp;&amp; !identical_copy_p (insn))</span>
<span class="lineNum">    1886 </span>            :       {
<span class="lineNum">    1887 </span><span class="lineCov">          1 :         if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :           sel_print (&quot;Expr %d removed due to use/set conflict\n&quot;,</span>
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                      INSN_UID (EXPR_INSN_RTX (expr)));</span>
<span class="lineNum">    1890 </span><span class="lineCov">          1 :         av_set_iter_remove (&amp;av_iter);</span>
<span class="lineNum">    1891 </span>            :       }
<span class="lineNum">    1892 </span>            : 
<span class="lineNum">    1893 </span>            :   /* Undo transformations looking at the history vector.  */
<span class="lineNum">    1894 </span><span class="lineCov">     193832 :   FOR_EACH_EXPR (expr, av_iter, *av_ptr)</span>
<span class="lineNum">    1895 </span>            :     {
<span class="lineNum">    1896 </span><span class="lineCov">      64654 :       int index = find_in_history_vect (EXPR_HISTORY_OF_CHANGES (expr),</span>
<span class="lineNum">    1897 </span>            :                                         insn, EXPR_VINSN (expr), true);
<span class="lineNum">    1898 </span>            : 
<span class="lineNum">    1899 </span><span class="lineCov">      64654 :       if (index &gt;= 0)</span>
<span class="lineNum">    1900 </span>            :         {
<span class="lineNum">    1901 </span><span class="lineCov">        133 :           expr_history_def *phist;</span>
<span class="lineNum">    1902 </span>            : 
<span class="lineNum">    1903 </span><span class="lineCov">        133 :           phist = &amp;EXPR_HISTORY_OF_CHANGES (expr)[index];</span>
<span class="lineNum">    1904 </span>            : 
<span class="lineNum">    1905 </span><span class="lineCov">        133 :           switch (phist-&gt;type)</span>
<span class="lineNum">    1906 </span>            :             {
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :             case TRANS_SPECULATION:</span>
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :               {</span>
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :                 ds_t old_ds, new_ds;</span>
<span class="lineNum">    1910 </span>            : 
<span class="lineNum">    1911 </span>            :                 /* Compute the difference between old and new speculative
<span class="lineNum">    1912 </span>            :                    statuses: that's what we need to check.
<span class="lineNum">    1913 </span>            :                    Earlier we used to assert that the status will really
<span class="lineNum">    1914 </span>            :                    change.  This no longer works because only the probability
<span class="lineNum">    1915 </span>            :                    bits in the status may have changed during compute_av_set,
<span class="lineNum">    1916 </span>            :                    and in the case of merging different probabilities of the
<span class="lineNum">    1917 </span>            :                    same speculative status along different paths we do not
<span class="lineNum">    1918 </span>            :                    record this in the history vector.  */
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                 old_ds = phist-&gt;spec_ds;</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                 new_ds = EXPR_SPEC_DONE_DS (expr);</span>
<span class="lineNum">    1921 </span>            : 
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                 old_ds &amp;= SPECULATIVE;</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                 new_ds &amp;= SPECULATIVE;</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :                 new_ds &amp;= ~old_ds;</span>
<span class="lineNum">    1925 </span>            : 
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                 EXPR_SPEC_TO_CHECK_DS (expr) |= new_ds;</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1928 </span>            :               }
<span class="lineNum">    1929 </span><span class="lineCov">        133 :             case TRANS_SUBSTITUTION:</span>
<span class="lineNum">    1930 </span><span class="lineCov">        133 :               {</span>
<span class="lineNum">    1931 </span><span class="lineCov">        133 :                 expr_def _tmp_expr, *tmp_expr = &amp;_tmp_expr;</span>
<span class="lineNum">    1932 </span><span class="lineCov">        133 :                 vinsn_t new_vi;</span>
<span class="lineNum">    1933 </span><span class="lineCov">        133 :                 bool add = true;</span>
<span class="lineNum">    1934 </span>            : 
<span class="lineNum">    1935 </span><span class="lineCov">        133 :                 new_vi = phist-&gt;old_expr_vinsn;</span>
<span class="lineNum">    1936 </span>            : 
<span class="lineNum">    1937 </span><span class="lineCov">        133 :                 gcc_assert (VINSN_SEPARABLE_P (new_vi)</span>
<span class="lineNum">    1938 </span>            :                             == EXPR_SEPARABLE_P (expr));
<span class="lineNum">    1939 </span><span class="lineCov">        133 :                 copy_expr (tmp_expr, expr);</span>
<span class="lineNum">    1940 </span>            : 
<span class="lineNum">    1941 </span><span class="lineCov">        133 :                 if (vinsn_equal_p (phist-&gt;new_expr_vinsn,</span>
<span class="lineNum">    1942 </span>            :                                    EXPR_VINSN (tmp_expr)))
<span class="lineNum">    1943 </span><span class="lineCov">        133 :                   change_vinsn_in_expr (tmp_expr, new_vi);</span>
<span class="lineNum">    1944 </span>            :                 else
<span class="lineNum">    1945 </span>            :                   /* This happens when we're unsubstituting on a bookkeeping
<span class="lineNum">    1946 </span>            :                      copy, which was in turn substituted.  The history is wrong
<span class="lineNum">    1947 </span>            :                      in this case.  Do it the hard way.  */
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                   add = substitute_reg_in_expr (tmp_expr, insn, true);</span>
<span class="lineNum">    1949 </span><span class="lineCov">        133 :                 if (add)</span>
<span class="lineNum">    1950 </span><span class="lineCov">        133 :                   av_set_add (&amp;new_set, tmp_expr);</span>
<span class="lineNum">    1951 </span><span class="lineCov">        133 :                 clear_expr (tmp_expr);</span>
<span class="lineNum">    1952 </span><span class="lineCov">        133 :                 break;</span>
<span class="lineNum">    1953 </span>            :               }
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :             default:</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :               gcc_unreachable ();</span>
<span class="lineNum">    1956 </span>            :             }
<span class="lineNum">    1957 </span>            :         }
<span class="lineNum">    1958 </span>            : 
<span class="lineNum">    1959 </span>            :     }
<span class="lineNum">    1960 </span>            : 
<span class="lineNum">    1961 </span><span class="lineCov">      64524 :   av_set_union_and_clear (av_ptr, &amp;new_set, NULL);</span>
<span class="lineNum">    1962 </span><span class="lineCov">      64524 : }</span>
<span class="lineNum">    1963 </span>            : 
<span class="lineNum">    1964 </span>            : 
<span class="lineNum">    1965 </span>            : /* Moveup_* helpers for code motion and computing av sets.  */
<span class="lineNum">    1966 </span>            : 
<span class="lineNum">    1967 </span>            : /* Propagates EXPR inside an insn group through THROUGH_INSN.
<span class="lineNum">    1968 </span>            :    The difference from the below function is that only substitution is
<span class="lineNum">    1969 </span>            :    performed.  */
<span class="lineNum">    1970 </span>            : static enum MOVEUP_EXPR_CODE
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 : moveup_expr_inside_insn_group (expr_t expr, insn_t through_insn)</span>
<span class="lineNum">    1972 </span>            : {
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :   vinsn_t vi = EXPR_VINSN (expr);</span>
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :   ds_t *has_dep_p;</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :   ds_t full_ds;</span>
<span class="lineNum">    1976 </span>            : 
<span class="lineNum">    1977 </span>            :   /* Do this only inside insn group.  */
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :   gcc_assert (INSN_SCHED_CYCLE (through_insn) &gt; 0);</span>
<span class="lineNum">    1979 </span>            : 
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :   full_ds = has_dependence_p (expr, through_insn, &amp;has_dep_p);</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :   if (full_ds == 0)</span>
<span class="lineNum">    1982 </span>            :     return MOVEUP_EXPR_SAME;
<span class="lineNum">    1983 </span>            : 
<span class="lineNum">    1984 </span>            :   /* Substitution is the possible choice in this case.  */
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :   if (has_dep_p[DEPS_IN_RHS])</span>
<span class="lineNum">    1986 </span>            :     {
<span class="lineNum">    1987 </span>            :       /* Can't substitute UNIQUE VINSNs.  */
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :       gcc_assert (!VINSN_UNIQUE_P (vi));</span>
<span class="lineNum">    1989 </span>            : 
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :       if (can_substitute_through_p (through_insn,</span>
<span class="lineNum">    1991 </span>            :                                     has_dep_p[DEPS_IN_RHS])
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :           &amp;&amp; substitute_reg_in_expr (expr, through_insn, false))</span>
<span class="lineNum">    1993 </span>            :         {
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :           EXPR_WAS_SUBSTITUTED (expr) = true;</span>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :           return MOVEUP_EXPR_CHANGED;</span>
<span class="lineNum">    1996 </span>            :         }
<span class="lineNum">    1997 </span>            : 
<span class="lineNum">    1998 </span>            :       /* Don't care about this, as even true dependencies may be allowed
<span class="lineNum">    1999 </span>            :          in an insn group.  */
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :       return MOVEUP_EXPR_SAME;</span>
<span class="lineNum">    2001 </span>            :     }
<span class="lineNum">    2002 </span>            : 
<span class="lineNum">    2003 </span>            :   /* This can catch output dependencies in COND_EXECs.  */
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :   if (has_dep_p[DEPS_IN_INSN])</span>
<span class="lineNum">    2005 </span>            :     return MOVEUP_EXPR_NULL;
<span class="lineNum">    2006 </span>            : 
<span class="lineNum">    2007 </span>            :   /* This is either an output or an anti dependence, which usually have
<span class="lineNum">    2008 </span>            :      a zero latency.  Allow this here, if we'd be wrong, tick_check_p
<span class="lineNum">    2009 </span>            :      will fix this.  */
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :   gcc_assert (has_dep_p[DEPS_IN_LHS]);</span>
<span class="lineNum">    2011 </span>            :   return MOVEUP_EXPR_AS_RHS;
<span class="lineNum">    2012 </span>            : }
<span class="lineNum">    2013 </span>            : 
<span class="lineNum">    2014 </span>            : /* True when a trapping EXPR cannot be moved through THROUGH_INSN.  */
<span class="lineNum">    2015 </span>            : #define CANT_MOVE_TRAPPING(expr, through_insn)                \
<span class="lineNum">    2016 </span>            :   (VINSN_MAY_TRAP_P (EXPR_VINSN (expr))                       \
<span class="lineNum">    2017 </span>            :    &amp;&amp; !sel_insn_has_single_succ_p ((through_insn), SUCCS_ALL) \
<span class="lineNum">    2018 </span>            :    &amp;&amp; !sel_insn_is_speculation_check (through_insn))
<span class="lineNum">    2019 </span>            : 
<span class="lineNum">    2020 </span>            : /* True when a conflict on a target register was found during moveup_expr.  */
<span class="lineNum">    2021 </span>            : static bool was_target_conflict = false;
<span class="lineNum">    2022 </span>            : 
<span class="lineNum">    2023 </span>            : /* Return true when moving a debug INSN across THROUGH_INSN will
<span class="lineNum">    2024 </span>            :    create a bookkeeping block.  We don't want to create such blocks,
<span class="lineNum">    2025 </span>            :    for they would cause codegen differences between compilations with
<span class="lineNum">    2026 </span>            :    and without debug info.  */
<span class="lineNum">    2027 </span>            : 
<span class="lineNum">    2028 </span>            : static bool
<span class="lineNum">    2029 </span><span class="lineCov">       1179 : moving_insn_creates_bookkeeping_block_p (insn_t insn,</span>
<span class="lineNum">    2030 </span>            :                                          insn_t through_insn)
<span class="lineNum">    2031 </span>            : {
<span class="lineNum">    2032 </span><span class="lineCov">       1179 :   basic_block bbi, bbt;</span>
<span class="lineNum">    2033 </span><span class="lineCov">       1179 :   edge e1, e2;</span>
<span class="lineNum">    2034 </span><span class="lineCov">       1179 :   edge_iterator ei1, ei2;</span>
<span class="lineNum">    2035 </span>            : 
<span class="lineNum">    2036 </span><span class="lineCov">       1179 :   if (!bookkeeping_can_be_created_if_moved_through_p (through_insn))</span>
<span class="lineNum">    2037 </span>            :     {
<span class="lineNum">    2038 </span><span class="lineCov">        911 :       if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :         sel_print (&quot;no bookkeeping required: &quot;);</span>
<span class="lineNum">    2040 </span><span class="lineCov">        911 :       return FALSE;</span>
<span class="lineNum">    2041 </span>            :     }
<span class="lineNum">    2042 </span>            : 
<span class="lineNum">    2043 </span><span class="lineCov">        268 :   bbi = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    2044 </span>            : 
<span class="lineNum">    2045 </span><span class="lineCov">        268 :   if (EDGE_COUNT (bbi-&gt;preds) == 1)</span>
<span class="lineNum">    2046 </span>            :     {
<span class="lineNum">    2047 </span><span class="lineCov">          2 :       if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         sel_print (&quot;only one pred edge: &quot;);</span>
<span class="lineNum">    2049 </span><span class="lineCov">          2 :       return TRUE;</span>
<span class="lineNum">    2050 </span>            :     }
<span class="lineNum">    2051 </span>            : 
<span class="lineNum">    2052 </span><span class="lineCov">        266 :   bbt = BLOCK_FOR_INSN (through_insn);</span>
<span class="lineNum">    2053 </span>            : 
<span class="lineNum">    2054 </span><span class="lineCov">        641 :   FOR_EACH_EDGE (e1, ei1, bbt-&gt;succs)</span>
<span class="lineNum">    2055 </span>            :     {
<span class="lineNum">    2056 </span><span class="lineCov">        863 :       FOR_EACH_EDGE (e2, ei2, bbi-&gt;preds)</span>
<span class="lineNum">    2057 </span>            :         {
<span class="lineNum">    2058 </span><span class="lineCov">        478 :           if (find_block_for_bookkeeping (e1, e2, TRUE))</span>
<span class="lineNum">    2059 </span>            :             {
<span class="lineNum">    2060 </span><span class="lineCov">        167 :               if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :                 sel_print (&quot;found existing block: &quot;);</span>
<span class="lineNum">    2062 </span><span class="lineCov">        167 :               return FALSE;</span>
<span class="lineNum">    2063 </span>            :             }
<span class="lineNum">    2064 </span>            :         }
<span class="lineNum">    2065 </span>            :     }
<span class="lineNum">    2066 </span>            : 
<span class="lineNum">    2067 </span><span class="lineCov">         99 :   if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :     sel_print (&quot;would create bookkeeping block: &quot;);</span>
<span class="lineNum">    2069 </span>            : 
<span class="lineNum">    2070 </span>            :   return TRUE;
<span class="lineNum">    2071 </span>            : }
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span>            : /* Return true when the conflict with newly created implicit clobbers
<span class="lineNum">    2074 </span>            :    between EXPR and THROUGH_INSN is found because of renaming.  */
<span class="lineNum">    2075 </span>            : static bool
<span class="lineNum">    2076 </span><span class="lineCov">         69 : implicit_clobber_conflict_p (insn_t through_insn, expr_t expr)</span>
<span class="lineNum">    2077 </span>            : {
<span class="lineNum">    2078 </span><span class="lineCov">         69 :   HARD_REG_SET temp;</span>
<span class="lineNum">    2079 </span><span class="lineCov">         69 :   rtx_insn *insn;</span>
<span class="lineNum">    2080 </span><span class="lineCov">         69 :   rtx reg, rhs, pat;</span>
<span class="lineNum">    2081 </span><span class="lineCov">         69 :   hard_reg_set_iterator hrsi;</span>
<span class="lineNum">    2082 </span><span class="lineCov">         69 :   unsigned regno;</span>
<span class="lineNum">    2083 </span><span class="lineCov">         69 :   bool valid;</span>
<span class="lineNum">    2084 </span>            : 
<span class="lineNum">    2085 </span>            :   /* Make a new pseudo register.  */
<span class="lineNum">    2086 </span><span class="lineCov">         69 :   reg = gen_reg_rtx (GET_MODE (EXPR_LHS (expr)));</span>
<span class="lineNum">    2087 </span><span class="lineCov">         69 :   max_regno = max_reg_num ();</span>
<span class="lineNum">    2088 </span><span class="lineCov">         69 :   maybe_extend_reg_info_p ();</span>
<span class="lineNum">    2089 </span>            : 
<span class="lineNum">    2090 </span>            :   /* Validate a change and bail out early.  */
<span class="lineNum">    2091 </span><span class="lineCov">         69 :   insn = EXPR_INSN_RTX (expr);</span>
<span class="lineNum">    2092 </span><span class="lineCov">        138 :   validate_change (insn, &amp;SET_DEST (PATTERN (insn)), reg, true);</span>
<span class="lineNum">    2093 </span><span class="lineCov">         69 :   valid = verify_changes (0);</span>
<span class="lineNum">    2094 </span><span class="lineCov">         69 :   cancel_changes (0);</span>
<span class="lineNum">    2095 </span><span class="lineCov">         69 :   if (!valid)</span>
<span class="lineNum">    2096 </span>            :     {
<span class="lineNum">    2097 </span><span class="lineCov">         63 :       if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :         sel_print (&quot;implicit clobbers failed validation, &quot;);</span>
<span class="lineNum">    2099 </span><span class="lineCov">         63 :       return true;</span>
<span class="lineNum">    2100 </span>            :     }
<span class="lineNum">    2101 </span>            : 
<span class="lineNum">    2102 </span>            :   /* Make a new insn with it.  */
<span class="lineNum">    2103 </span><span class="lineCov">          6 :   rhs = copy_rtx (VINSN_RHS (EXPR_VINSN (expr)));</span>
<span class="lineNum">    2104 </span><span class="lineCov">          6 :   pat = gen_rtx_SET (reg, rhs);</span>
<span class="lineNum">    2105 </span><span class="lineCov">          6 :   start_sequence ();</span>
<span class="lineNum">    2106 </span><span class="lineCov">          6 :   insn = emit_insn (pat);</span>
<span class="lineNum">    2107 </span><span class="lineCov">          6 :   end_sequence ();</span>
<span class="lineNum">    2108 </span>            : 
<span class="lineNum">    2109 </span>            :   /* Calculate implicit clobbers.  */
<span class="lineNum">    2110 </span><span class="lineCov">          6 :   extract_insn (insn);</span>
<span class="lineNum">    2111 </span><span class="lineCov">          6 :   preprocess_constraints (insn);</span>
<span class="lineNum">    2112 </span><span class="lineCov">          6 :   alternative_mask prefrred = get_preferred_alternatives (insn);</span>
<span class="lineNum">    2113 </span><span class="lineCov">          6 :   ira_implicitly_set_insn_hard_regs (&amp;temp, prefrred);</span>
<span class="lineNum">    2114 </span><span class="lineCov">          6 :   AND_COMPL_HARD_REG_SET (temp, ira_no_alloc_regs);</span>
<span class="lineNum">    2115 </span>            : 
<span class="lineNum">    2116 </span>            :   /* If any implicit clobber registers intersect with regular ones in
<span class="lineNum">    2117 </span>            :      through_insn, we have a dependency and thus bail out.  */
<span class="lineNum">    2118 </span><span class="lineCov">          6 :   EXECUTE_IF_SET_IN_HARD_REG_SET (temp, 0, regno, hrsi)</span>
<span class="lineNum">    2119 </span>            :     {
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :       vinsn_t vi = INSN_VINSN (through_insn);</span>
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :       if (bitmap_bit_p (VINSN_REG_SETS (vi), regno)</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :           || bitmap_bit_p (VINSN_REG_CLOBBERS (vi), regno)</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :           || bitmap_bit_p (VINSN_REG_USES (vi), regno))</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    2125 </span>            :     }
<span class="lineNum">    2126 </span>            : 
<span class="lineNum">    2127 </span>            :   return false;
<span class="lineNum">    2128 </span>            : }
<span class="lineNum">    2129 </span>            : 
<span class="lineNum">    2130 </span>            : /* Modifies EXPR so it can be moved through the THROUGH_INSN,
<span class="lineNum">    2131 </span>            :    performing necessary transformations.  Record the type of transformation
<span class="lineNum">    2132 </span>            :    made in PTRANS_TYPE, when it is not NULL.  When INSIDE_INSN_GROUP,
<span class="lineNum">    2133 </span>            :    permit all dependencies except true ones, and try to remove those
<span class="lineNum">    2134 </span>            :    too via forward substitution.  All cases when a non-eliminable
<span class="lineNum">    2135 </span>            :    non-zero cost dependency exists inside an insn group will be fixed
<a name="2136"><span class="lineNum">    2136 </span>            :    in tick_check_p instead.  */</a>
<span class="lineNum">    2137 </span>            : static enum MOVEUP_EXPR_CODE
<span class="lineNum">    2138 </span><span class="lineCov">      22385 : moveup_expr (expr_t expr, insn_t through_insn, bool inside_insn_group,</span>
<span class="lineNum">    2139 </span>            :             enum local_trans_type *ptrans_type)
<span class="lineNum">    2140 </span>            : {
<span class="lineNum">    2141 </span><span class="lineCov">      22385 :   vinsn_t vi = EXPR_VINSN (expr);</span>
<span class="lineNum">    2142 </span><span class="lineCov">      22385 :   insn_t insn = VINSN_INSN_RTX (vi);</span>
<span class="lineNum">    2143 </span><span class="lineCov">      22385 :   bool was_changed = false;</span>
<span class="lineNum">    2144 </span><span class="lineCov">      22385 :   bool as_rhs = false;</span>
<span class="lineNum">    2145 </span><span class="lineCov">      22385 :   ds_t *has_dep_p;</span>
<span class="lineNum">    2146 </span><span class="lineCov">      22385 :   ds_t full_ds;</span>
<span class="lineNum">    2147 </span>            : 
<span class="lineNum">    2148 </span>            :   /* ??? We use dependencies of non-debug insns on debug insns to
<span class="lineNum">    2149 </span>            :      indicate that the debug insns need to be reset if the non-debug
<span class="lineNum">    2150 </span>            :      insn is pulled ahead of it.  It's hard to figure out how to
<span class="lineNum">    2151 </span>            :      introduce such a notion in sel-sched, but it already fails to
<span class="lineNum">    2152 </span>            :      support debug insns in other ways, so we just go ahead and
<span class="lineNum">    2153 </span>            :      let the deug insns go corrupt for now.  */
<span class="lineNum">    2154 </span><span class="lineCov">      22385 :   if (DEBUG_INSN_P (through_insn) &amp;&amp; !DEBUG_INSN_P (insn))</span>
<span class="lineNum">    2155 </span>            :     return MOVEUP_EXPR_SAME;
<span class="lineNum">    2156 </span>            : 
<span class="lineNum">    2157 </span>            :   /* When inside_insn_group, delegate to the helper.  */
<span class="lineNum">    2158 </span><span class="lineCov">      22039 :   if (inside_insn_group)</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :     return moveup_expr_inside_insn_group (expr, through_insn);</span>
<span class="lineNum">    2160 </span>            : 
<span class="lineNum">    2161 </span>            :   /* Deal with unique insns and control dependencies.  */
<span class="lineNum">    2162 </span><span class="lineCov">      22039 :   if (VINSN_UNIQUE_P (vi))</span>
<span class="lineNum">    2163 </span>            :     {
<span class="lineNum">    2164 </span>            :       /* We can move jumps without side-effects or jumps that are
<span class="lineNum">    2165 </span>            :          mutually exclusive with instruction THROUGH_INSN (all in cases
<span class="lineNum">    2166 </span>            :          dependencies allow to do so and jump is not speculative).  */
<span class="lineNum">    2167 </span><span class="lineCov">       1917 :       if (control_flow_insn_p (insn))</span>
<span class="lineNum">    2168 </span>            :         {
<span class="lineNum">    2169 </span><span class="lineCov">        824 :           basic_block fallthru_bb;</span>
<span class="lineNum">    2170 </span>            : 
<span class="lineNum">    2171 </span>            :           /* Do not move checks and do not move jumps through other
<span class="lineNum">    2172 </span>            :              jumps.  */
<span class="lineNum">    2173 </span><span class="lineCov">        824 :           if (control_flow_insn_p (through_insn)</span>
<span class="lineNum">    2174 </span><span class="lineCov">        824 :               || sel_insn_is_speculation_check (insn))</span>
<span class="lineNum">    2175 </span><span class="lineCov">          1 :             return MOVEUP_EXPR_NULL;</span>
<span class="lineNum">    2176 </span>            : 
<span class="lineNum">    2177 </span>            :           /* Don't move jumps through CFG joins.  */
<span class="lineNum">    2178 </span><span class="lineCov">        823 :           if (bookkeeping_can_be_created_if_moved_through_p (through_insn))</span>
<span class="lineNum">    2179 </span>            :             return MOVEUP_EXPR_NULL;
<span class="lineNum">    2180 </span>            : 
<span class="lineNum">    2181 </span>            :           /* The jump should have a clear fallthru block, and
<span class="lineNum">    2182 </span>            :              this block should be in the current region.  */
<span class="lineNum">    2183 </span><span class="lineCov">        819 :           if ((fallthru_bb = fallthru_bb_of_jump (insn)) == NULL</span>
<span class="lineNum">    2184 </span><span class="lineCov">        819 :               || ! in_current_region_p (fallthru_bb))</span>
<span class="lineNum">    2185 </span><span class="lineCov">        632 :             return MOVEUP_EXPR_NULL;</span>
<span class="lineNum">    2186 </span>            : 
<span class="lineNum">    2187 </span>            :           /* And it should be mutually exclusive with through_insn.  */
<span class="lineNum">    2188 </span><span class="lineCov">        187 :           if (! sched_insns_conditions_mutex_p (insn, through_insn)</span>
<span class="lineNum">    2189 </span><span class="lineCov">        187 :               &amp;&amp; ! DEBUG_INSN_P (through_insn))</span>
<span class="lineNum">    2190 </span>            :             return MOVEUP_EXPR_NULL;
<span class="lineNum">    2191 </span>            :         }
<span class="lineNum">    2192 </span>            : 
<span class="lineNum">    2193 </span>            :       /* Don't move what we can't move.  */
<span class="lineNum">    2194 </span><span class="lineCov">       1093 :       if (EXPR_CANT_MOVE (expr)</span>
<span class="lineNum">    2195 </span><span class="lineCov">       1093 :           &amp;&amp; BLOCK_FOR_INSN (through_insn) != BLOCK_FOR_INSN (insn))</span>
<span class="lineNum">    2196 </span>            :         return MOVEUP_EXPR_NULL;
<span class="lineNum">    2197 </span>            : 
<span class="lineNum">    2198 </span>            :       /* Don't move SCHED_GROUP instruction through anything.
<span class="lineNum">    2199 </span>            :          If we don't force this, then it will be possible to start
<span class="lineNum">    2200 </span>            :          scheduling a sched_group before all its dependencies are
<span class="lineNum">    2201 </span>            :          resolved.
<span class="lineNum">    2202 </span>            :          ??? Haifa deals with this issue by delaying the SCHED_GROUP
<span class="lineNum">    2203 </span>            :          as late as possible through rank_for_schedule.  */
<span class="lineNum">    2204 </span><span class="lineCov">        922 :       if (SCHED_GROUP_P (insn))</span>
<span class="lineNum">    2205 </span>            :         return MOVEUP_EXPR_NULL;
<span class="lineNum">    2206 </span>            :     }
<span class="lineNum">    2207 </span>            :   else
<span class="lineNum">    2208 </span><span class="lineCov">      20122 :     gcc_assert (!control_flow_insn_p (insn));</span>
<span class="lineNum">    2209 </span>            : 
<span class="lineNum">    2210 </span>            :   /* Don't move debug insns if this would require bookkeeping.  */
<span class="lineNum">    2211 </span><span class="lineCov">      21011 :   if (DEBUG_INSN_P (insn)</span>
<span class="lineNum">    2212 </span><span class="lineCov">       4209 :       &amp;&amp; BLOCK_FOR_INSN (through_insn) != BLOCK_FOR_INSN (insn)</span>
<span class="lineNum">    2213 </span><span class="lineCov">      22190 :       &amp;&amp; moving_insn_creates_bookkeeping_block_p (insn, through_insn))</span>
<span class="lineNum">    2214 </span>            :     return MOVEUP_EXPR_NULL;
<span class="lineNum">    2215 </span>            : 
<span class="lineNum">    2216 </span>            :   /* Deal with data dependencies.  */
<span class="lineNum">    2217 </span><span class="lineCov">      20910 :   was_target_conflict = false;</span>
<span class="lineNum">    2218 </span><span class="lineCov">      20910 :   full_ds = has_dependence_p (expr, through_insn, &amp;has_dep_p);</span>
<span class="lineNum">    2219 </span><span class="lineCov">      20910 :   if (full_ds == 0)</span>
<span class="lineNum">    2220 </span>            :     {
<span class="lineNum">    2221 </span><span class="lineCov">      16539 :       if (!CANT_MOVE_TRAPPING (expr, through_insn))</span>
<span class="lineNum">    2222 </span><span class="lineCov">      16538 :         return MOVEUP_EXPR_SAME;</span>
<span class="lineNum">    2223 </span>            :     }
<span class="lineNum">    2224 </span>            :   else
<span class="lineNum">    2225 </span>            :     {
<span class="lineNum">    2226 </span>            :       /* We can move UNIQUE insn up only as a whole and unchanged,
<span class="lineNum">    2227 </span>            :          so it shouldn't have any dependencies.  */
<span class="lineNum">    2228 </span><span class="lineCov">       4371 :       if (VINSN_UNIQUE_P (vi))</span>
<span class="lineNum">    2229 </span>            :         return MOVEUP_EXPR_NULL;
<span class="lineNum">    2230 </span>            :     }
<span class="lineNum">    2231 </span>            : 
<span class="lineNum">    2232 </span><span class="lineCov">       3804 :   if (full_ds != 0 &amp;&amp; can_speculate_dep_p (full_ds))</span>
<span class="lineNum">    2233 </span>            :     {
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :       int res;</span>
<span class="lineNum">    2235 </span>            : 
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :       res = speculate_expr (expr, full_ds);</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :       if (res &gt;= 0)</span>
<span class="lineNum">    2238 </span>            :         {
<span class="lineNum">    2239 </span>            :           /* Speculation was successful.  */
<span class="lineNum">    2240 </span><span class="lineNoCov">          0 :           full_ds = 0;</span>
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :           was_changed = (res &gt; 0);</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :           if (res == 2)</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :             was_target_conflict = true;</span>
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :           if (ptrans_type)</span>
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :             *ptrans_type = TRANS_SPECULATION;</span>
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :           sel_clear_has_dependence ();</span>
<span class="lineNum">    2247 </span>            :         }
<span class="lineNum">    2248 </span>            :     }
<span class="lineNum">    2249 </span>            : 
<span class="lineNum">    2250 </span><span class="lineCov">       3804 :   if (has_dep_p[DEPS_IN_INSN])</span>
<span class="lineNum">    2251 </span>            :     /* We have some dependency that cannot be discarded.  */
<span class="lineNum">    2252 </span>            :     return MOVEUP_EXPR_NULL;
<span class="lineNum">    2253 </span>            : 
<span class="lineNum">    2254 </span><span class="lineCov">       3046 :   if (has_dep_p[DEPS_IN_LHS])</span>
<span class="lineNum">    2255 </span>            :     {
<span class="lineNum">    2256 </span>            :       /* Only separable insns can be moved up with the new register.
<span class="lineNum">    2257 </span>            :          Anyways, we should mark that the original register is
<span class="lineNum">    2258 </span>            :          unavailable.  */
<span class="lineNum">    2259 </span><span class="lineCov">       2348 :       if (!enable_schedule_as_rhs_p || !EXPR_SEPARABLE_P (expr))</span>
<span class="lineNum">    2260 </span>            :         return MOVEUP_EXPR_NULL;
<span class="lineNum">    2261 </span>            : 
<span class="lineNum">    2262 </span>            :       /* When renaming a hard register to a pseudo before reload, extra
<span class="lineNum">    2263 </span>            :          dependencies can occur from the implicit clobbers of the insn.
<span class="lineNum">    2264 </span>            :          Filter out such cases here.  */
<span class="lineNum">    2265 </span><span class="lineCov">        102 :       if (!reload_completed &amp;&amp; REG_P (EXPR_LHS (expr))</span>
<span class="lineNum">    2266 </span><span class="lineCov">        204 :           &amp;&amp; HARD_REGISTER_P (EXPR_LHS (expr))</span>
<span class="lineNum">    2267 </span><span class="lineCov">       1542 :           &amp;&amp; implicit_clobber_conflict_p (through_insn, expr))</span>
<span class="lineNum">    2268 </span>            :         {
<span class="lineNum">    2269 </span><span class="lineCov">         63 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :             sel_print (&quot;implicit clobbers conflict detected, &quot;);</span>
<span class="lineNum">    2271 </span><span class="lineCov">         63 :           return MOVEUP_EXPR_NULL;</span>
<span class="lineNum">    2272 </span>            :         }
<span class="lineNum">    2273 </span><span class="lineCov">       1410 :       EXPR_TARGET_AVAILABLE (expr) = false;</span>
<span class="lineNum">    2274 </span><span class="lineCov">       1410 :       was_target_conflict = true;</span>
<span class="lineNum">    2275 </span><span class="lineCov">       1410 :       as_rhs = true;</span>
<span class="lineNum">    2276 </span>            :     }
<span class="lineNum">    2277 </span>            : 
<span class="lineNum">    2278 </span>            :   /* At this point we have either separable insns, that will be lifted
<span class="lineNum">    2279 </span>            :      up only as RHSes, or non-separable insns with no dependency in lhs.
<span class="lineNum">    2280 </span>            :      If dependency is in RHS, then try to perform substitution and move up
<span class="lineNum">    2281 </span>            :      substituted RHS:
<span class="lineNum">    2282 </span>            : 
<span class="lineNum">    2283 </span>            :       Ex. 1:                              Ex.2
<span class="lineNum">    2284 </span>            :         y = x;                              y = x;
<span class="lineNum">    2285 </span>            :         z = y*2;                            y = y*2;
<span class="lineNum">    2286 </span>            : 
<span class="lineNum">    2287 </span>            :     In Ex.1 y*2 can be substituted for x*2 and the whole operation can be
<span class="lineNum">    2288 </span>            :     moved above y=x assignment as z=x*2.
<span class="lineNum">    2289 </span>            : 
<span class="lineNum">    2290 </span>            :     In Ex.2 y*2 also can be substituted for x*2, but only the right hand
<span class="lineNum">    2291 </span>            :     side can be moved because of the output dependency.  The operation was
<span class="lineNum">    2292 </span>            :     cropped to its rhs above.  */
<span class="lineNum">    2293 </span><span class="lineCov">       2108 :   if (has_dep_p[DEPS_IN_RHS])</span>
<span class="lineNum">    2294 </span>            :     {
<span class="lineNum">    2295 </span><span class="lineCov">        922 :       ds_t *rhs_dsp = &amp;has_dep_p[DEPS_IN_RHS];</span>
<span class="lineNum">    2296 </span>            : 
<span class="lineNum">    2297 </span>            :       /* Can't substitute UNIQUE VINSNs.  */
<span class="lineNum">    2298 </span><span class="lineCov">        922 :       gcc_assert (!VINSN_UNIQUE_P (vi));</span>
<span class="lineNum">    2299 </span>            : 
<span class="lineNum">    2300 </span><span class="lineCov">        922 :       if (can_speculate_dep_p (*rhs_dsp))</span>
<span class="lineNum">    2301 </span>            :         {
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :           int res;</span>
<span class="lineNum">    2303 </span>            : 
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :           res = speculate_expr (expr, *rhs_dsp);</span>
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :           if (res &gt;= 0)</span>
<span class="lineNum">    2306 </span>            :             {
<span class="lineNum">    2307 </span>            :               /* Speculation was successful.  */
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :               *rhs_dsp = 0;</span>
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :               was_changed = (res &gt; 0);</span>
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :               if (res == 2)</span>
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                 was_target_conflict = true;</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :               if (ptrans_type)</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                 *ptrans_type = TRANS_SPECULATION;</span>
<span class="lineNum">    2314 </span>            :             }
<span class="lineNum">    2315 </span>            :           else
<span class="lineNum">    2316 </span>            :             return MOVEUP_EXPR_NULL;
<span class="lineNum">    2317 </span>            :         }
<span class="lineNum">    2318 </span><span class="lineCov">        922 :       else if (can_substitute_through_p (through_insn,</span>
<span class="lineNum">    2319 </span>            :                                          *rhs_dsp)
<span class="lineNum">    2320 </span><span class="lineCov">        922 :                &amp;&amp; substitute_reg_in_expr (expr, through_insn, false))</span>
<span class="lineNum">    2321 </span>            :         {
<span class="lineNum">    2322 </span>            :           /* ??? We cannot perform substitution AND speculation on the same
<span class="lineNum">    2323 </span>            :              insn.  */
<span class="lineNum">    2324 </span><span class="lineCov">         36 :           gcc_assert (!was_changed);</span>
<span class="lineNum">    2325 </span><span class="lineCov">         36 :           was_changed = true;</span>
<span class="lineNum">    2326 </span><span class="lineCov">         36 :           if (ptrans_type)</span>
<span class="lineNum">    2327 </span><span class="lineCov">         36 :             *ptrans_type = TRANS_SUBSTITUTION;</span>
<span class="lineNum">    2328 </span><span class="lineCov">         36 :           EXPR_WAS_SUBSTITUTED (expr) = true;</span>
<span class="lineNum">    2329 </span>            :         }
<span class="lineNum">    2330 </span>            :       else
<span class="lineNum">    2331 </span><span class="lineCov">        886 :         return MOVEUP_EXPR_NULL;</span>
<span class="lineNum">    2332 </span>            :     }
<span class="lineNum">    2333 </span>            : 
<span class="lineNum">    2334 </span>            :   /* Don't move trapping insns through jumps.
<span class="lineNum">    2335 </span>            :      This check should be at the end to give a chance to control speculation
<span class="lineNum">    2336 </span>            :      to perform its duties.  */
<span class="lineNum">    2337 </span><span class="lineCov">       1222 :   if (CANT_MOVE_TRAPPING (expr, through_insn))</span>
<span class="lineNum">    2338 </span>            :     return MOVEUP_EXPR_NULL;
<span class="lineNum">    2339 </span>            : 
<span class="lineNum">    2340 </span><span class="lineCov">       1214 :   return (was_changed</span>
<span class="lineNum">    2341 </span><span class="lineCov">       1214 :           ? MOVEUP_EXPR_CHANGED</span>
<span class="lineNum">    2342 </span>            :           : (as_rhs
<span class="lineNum">    2343 </span><span class="lineCov">       1178 :              ? MOVEUP_EXPR_AS_RHS</span>
<span class="lineNum">    2344 </span>            :              : MOVEUP_EXPR_SAME));
<span class="lineNum">    2345 </span>            : }
<span class="lineNum">    2346 </span>            : 
<span class="lineNum">    2347 </span>            : /* Try to look at bitmap caches for EXPR and INSN pair, return true
<span class="lineNum">    2348 </span>            :    if successful.  When INSIDE_INSN_GROUP, also try ignore dependencies
<span class="lineNum">    2349 </span>            :    that can exist within a parallel group.  Write to RES the resulting
<span class="lineNum">    2350 </span>            :    code for moveup_expr.  */
<span class="lineNum">    2351 </span>            : static bool
<span class="lineNum">    2352 </span><span class="lineCov">     197235 : try_bitmap_cache (expr_t expr, insn_t insn,</span>
<span class="lineNum">    2353 </span>            :                   bool inside_insn_group,
<span class="lineNum">    2354 </span>            :                   enum MOVEUP_EXPR_CODE *res)
<span class="lineNum">    2355 </span>            : {
<span class="lineNum">    2356 </span><span class="lineCov">     197235 :   int expr_uid = INSN_UID (EXPR_INSN_RTX (expr));</span>
<span class="lineNum">    2357 </span>            : 
<span class="lineNum">    2358 </span>            :   /* First check whether we've analyzed this situation already.  */
<span class="lineNum">    2359 </span><span class="lineCov">     197235 :   if (bitmap_bit_p (INSN_ANALYZED_DEPS (insn), expr_uid))</span>
<span class="lineNum">    2360 </span>            :     {
<span class="lineNum">    2361 </span><span class="lineCov">     157443 :       if (bitmap_bit_p (INSN_FOUND_DEPS (insn), expr_uid))</span>
<span class="lineNum">    2362 </span>            :         {
<span class="lineNum">    2363 </span><span class="lineCov">      44345 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :             sel_print (&quot;removed (cached)\n&quot;);</span>
<span class="lineNum">    2365 </span><span class="lineCov">      44345 :           *res = MOVEUP_EXPR_NULL;</span>
<span class="lineNum">    2366 </span><span class="lineCov">      44345 :           return true;</span>
<span class="lineNum">    2367 </span>            :         }
<span class="lineNum">    2368 </span>            :       else
<span class="lineNum">    2369 </span>            :         {
<span class="lineNum">    2370 </span><span class="lineCov">     113098 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :             sel_print (&quot;unchanged (cached)\n&quot;);</span>
<span class="lineNum">    2372 </span><span class="lineCov">     113098 :           *res = MOVEUP_EXPR_SAME;</span>
<span class="lineNum">    2373 </span><span class="lineCov">     113098 :           return true;</span>
<span class="lineNum">    2374 </span>            :         }
<span class="lineNum">    2375 </span>            :     }
<span class="lineNum">    2376 </span><span class="lineCov">      39792 :   else if (bitmap_bit_p (INSN_FOUND_DEPS (insn), expr_uid))</span>
<span class="lineNum">    2377 </span>            :     {
<span class="lineNum">    2378 </span><span class="lineCov">      18320 :       if (inside_insn_group)</span>
<span class="lineNum">    2379 </span>            :         {
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2381 </span><span class="lineNoCov">          0 :             sel_print (&quot;unchanged (as RHS, cached, inside insn group)\n&quot;);</span>
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 :           *res = MOVEUP_EXPR_SAME;</span>
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :           return true;</span>
<span class="lineNum">    2384 </span>            : 
<span class="lineNum">    2385 </span>            :         }
<span class="lineNum">    2386 </span>            :       else
<span class="lineNum">    2387 </span><span class="lineCov">      18320 :         EXPR_TARGET_AVAILABLE (expr) = false;</span>
<span class="lineNum">    2388 </span>            : 
<span class="lineNum">    2389 </span>            :       /* This is the only case when propagation result can change over time,
<span class="lineNum">    2390 </span>            :          as we can dynamically switch off scheduling as RHS.  In this case,
<span class="lineNum">    2391 </span>            :          just check the flag to reach the correct decision.  */
<span class="lineNum">    2392 </span><span class="lineCov">      18320 :       if (enable_schedule_as_rhs_p)</span>
<span class="lineNum">    2393 </span>            :         {
<span class="lineNum">    2394 </span><span class="lineCov">      18195 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :             sel_print (&quot;unchanged (as RHS, cached)\n&quot;);</span>
<span class="lineNum">    2396 </span><span class="lineCov">      18195 :           *res = MOVEUP_EXPR_AS_RHS;</span>
<span class="lineNum">    2397 </span><span class="lineCov">      18195 :           return true;</span>
<span class="lineNum">    2398 </span>            :         }
<span class="lineNum">    2399 </span>            :       else
<span class="lineNum">    2400 </span>            :         {
<span class="lineNum">    2401 </span><span class="lineCov">        125 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 :             sel_print (&quot;removed (cached as RHS, but renaming&quot;</span>
<span class="lineNum">    2403 </span>            :                        &quot; is now disabled)\n&quot;);
<span class="lineNum">    2404 </span><span class="lineCov">        125 :           *res = MOVEUP_EXPR_NULL;</span>
<span class="lineNum">    2405 </span><span class="lineCov">        125 :           return true;</span>
<span class="lineNum">    2406 </span>            :         }
<span class="lineNum">    2407 </span>            :     }
<span class="lineNum">    2408 </span>            : 
<span class="lineNum">    2409 </span>            :   return false;
<span class="lineNum">    2410 </span>            : }
<span class="lineNum">    2411 </span>            : 
<span class="lineNum">    2412 </span>            : /* Try to look at bitmap caches for EXPR and INSN pair, return true
<span class="lineNum">    2413 </span>            :    if successful.  Write to RES the resulting code for moveup_expr.  */
<span class="lineNum">    2414 </span>            : static bool
<span class="lineNum">    2415 </span><span class="lineCov">      21472 : try_transformation_cache (expr_t expr, insn_t insn,</span>
<span class="lineNum">    2416 </span>            :                           enum MOVEUP_EXPR_CODE *res)
<span class="lineNum">    2417 </span>            : {
<span class="lineNum">    2418 </span><span class="lineCov">      21472 :   struct transformed_insns *pti</span>
<span class="lineNum">    2419 </span>            :     = (struct transformed_insns *)
<span class="lineNum">    2420 </span><span class="lineCov">      21472 :     htab_find_with_hash (INSN_TRANSFORMED_INSNS (insn),</span>
<span class="lineNum">    2421 </span><span class="lineCov">      21472 :                          &amp;EXPR_VINSN (expr),</span>
<span class="lineNum">    2422 </span><span class="lineCov">      21472 :                          VINSN_HASH_RTX (EXPR_VINSN (expr)));</span>
<span class="lineNum">    2423 </span><span class="lineCov">      21472 :   if (pti)</span>
<span class="lineNum">    2424 </span>            :     {
<span class="lineNum">    2425 </span>            :       /* This EXPR was already moved through this insn and was
<span class="lineNum">    2426 </span>            :          changed as a result.  Fetch the proper data from
<span class="lineNum">    2427 </span>            :          the hashtable.  */
<span class="lineNum">    2428 </span><span class="lineCov">        338 :       insert_in_history_vect (&amp;EXPR_HISTORY_OF_CHANGES (expr),</span>
<span class="lineNum">    2429 </span><span class="lineCov">        169 :                               INSN_UID (insn), pti-&gt;type,</span>
<span class="lineNum">    2430 </span>            :                               pti-&gt;vinsn_old, pti-&gt;vinsn_new,
<span class="lineNum">    2431 </span>            :                               EXPR_SPEC_DONE_DS (expr));
<span class="lineNum">    2432 </span>            : 
<span class="lineNum">    2433 </span><span class="lineCov">        169 :       if (INSN_IN_STREAM_P (VINSN_INSN_RTX (pti-&gt;vinsn_new)))</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :         pti-&gt;vinsn_new = vinsn_copy (pti-&gt;vinsn_new, true);</span>
<span class="lineNum">    2435 </span><span class="lineCov">        169 :       change_vinsn_in_expr (expr, pti-&gt;vinsn_new);</span>
<span class="lineNum">    2436 </span><span class="lineCov">        169 :       if (pti-&gt;was_target_conflict)</span>
<span class="lineNum">    2437 </span><span class="lineCov">         60 :         EXPR_TARGET_AVAILABLE (expr) = false;</span>
<span class="lineNum">    2438 </span><span class="lineCov">        169 :       if (pti-&gt;type == TRANS_SPECULATION)</span>
<span class="lineNum">    2439 </span>            :         {
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :           EXPR_SPEC_DONE_DS (expr) = pti-&gt;ds;</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :           EXPR_NEEDS_SPEC_CHECK_P (expr) |= pti-&gt;needs_check;</span>
<span class="lineNum">    2442 </span>            :         }
<span class="lineNum">    2443 </span>            : 
<span class="lineNum">    2444 </span><span class="lineCov">        169 :       if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2445 </span>            :         {
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :           sel_print (&quot;changed (cached): &quot;);</span>
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :           dump_expr (expr);</span>
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :           sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    2449 </span>            :         }
<span class="lineNum">    2450 </span>            : 
<span class="lineNum">    2451 </span><span class="lineCov">        169 :       *res = MOVEUP_EXPR_CHANGED;</span>
<span class="lineNum">    2452 </span><span class="lineCov">        169 :       return true;</span>
<span class="lineNum">    2453 </span>            :     }
<span class="lineNum">    2454 </span>            : 
<span class="lineNum">    2455 </span>            :   return false;
<span class="lineNum">    2456 </span>            : }
<span class="lineNum">    2457 </span>            : 
<span class="lineNum">    2458 </span>            : /* Update bitmap caches on INSN with result RES of propagating EXPR.  */
<span class="lineNum">    2459 </span>            : static void
<span class="lineNum">    2460 </span><span class="lineCov">      22349 : update_bitmap_cache (expr_t expr, insn_t insn, bool inside_insn_group,</span>
<span class="lineNum">    2461 </span>            :                      enum MOVEUP_EXPR_CODE res)
<span class="lineNum">    2462 </span>            : {
<span class="lineNum">    2463 </span><span class="lineCov">      22349 :   int expr_uid = INSN_UID (EXPR_INSN_RTX (expr));</span>
<span class="lineNum">    2464 </span>            : 
<span class="lineNum">    2465 </span>            :   /* Do not cache result of propagating jumps through an insn group,
<span class="lineNum">    2466 </span>            :      as it is always true, which is not useful outside the group.  */
<span class="lineNum">    2467 </span><span class="lineCov">      22349 :   if (inside_insn_group)</span>
<span class="lineNum">    2468 </span>            :     return;
<span class="lineNum">    2469 </span>            : 
<span class="lineNum">    2470 </span><span class="lineCov">      22349 :   if (res == MOVEUP_EXPR_NULL)</span>
<span class="lineNum">    2471 </span>            :     {
<span class="lineNum">    2472 </span><span class="lineCov">       4287 :       bitmap_set_bit (INSN_ANALYZED_DEPS (insn), expr_uid);</span>
<span class="lineNum">    2473 </span><span class="lineCov">       4287 :       bitmap_set_bit (INSN_FOUND_DEPS (insn), expr_uid);</span>
<span class="lineNum">    2474 </span>            :     }
<span class="lineNum">    2475 </span><span class="lineCov">      18062 :   else if (res == MOVEUP_EXPR_SAME)</span>
<span class="lineNum">    2476 </span>            :     {
<span class="lineNum">    2477 </span><span class="lineCov">      16884 :       bitmap_set_bit (INSN_ANALYZED_DEPS (insn), expr_uid);</span>
<span class="lineNum">    2478 </span><span class="lineCov">      16884 :       bitmap_clear_bit (INSN_FOUND_DEPS (insn), expr_uid);</span>
<span class="lineNum">    2479 </span>            :     }
<span class="lineNum">    2480 </span><span class="lineCov">       1178 :   else if (res == MOVEUP_EXPR_AS_RHS)</span>
<span class="lineNum">    2481 </span>            :     {
<span class="lineNum">    2482 </span><span class="lineCov">       1178 :       bitmap_clear_bit (INSN_ANALYZED_DEPS (insn), expr_uid);</span>
<span class="lineNum">    2483 </span><span class="lineCov">       1178 :       bitmap_set_bit (INSN_FOUND_DEPS (insn), expr_uid);</span>
<span class="lineNum">    2484 </span>            :     }
<span class="lineNum">    2485 </span>            :   else
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :     gcc_unreachable ();</span>
<span class="lineNum">    2487 </span>            : }
<span class="lineNum">    2488 </span>            : 
<span class="lineNum">    2489 </span>            : /* Update hashtable on INSN with changed EXPR, old EXPR_OLD_VINSN
<span class="lineNum">    2490 </span>            :    and transformation type TRANS_TYPE.  */
<span class="lineNum">    2491 </span>            : static void
<span class="lineNum">    2492 </span><span class="lineCov">         36 : update_transformation_cache (expr_t expr, insn_t insn,</span>
<span class="lineNum">    2493 </span>            :                              bool inside_insn_group,
<span class="lineNum">    2494 </span>            :                              enum local_trans_type trans_type,
<span class="lineNum">    2495 </span>            :                              vinsn_t expr_old_vinsn)
<span class="lineNum">    2496 </span>            : {
<span class="lineNum">    2497 </span><span class="lineCov">         36 :   struct transformed_insns *pti;</span>
<span class="lineNum">    2498 </span>            : 
<span class="lineNum">    2499 </span><span class="lineCov">         36 :   if (inside_insn_group)</span>
<span class="lineNum">    2500 </span>            :     return;
<span class="lineNum">    2501 </span>            : 
<span class="lineNum">    2502 </span><span class="lineCov">         36 :   pti = XNEW (struct transformed_insns);</span>
<span class="lineNum">    2503 </span><span class="lineCov">         36 :   pti-&gt;vinsn_old = expr_old_vinsn;</span>
<span class="lineNum">    2504 </span><span class="lineCov">         36 :   pti-&gt;vinsn_new = EXPR_VINSN (expr);</span>
<span class="lineNum">    2505 </span><span class="lineCov">         36 :   pti-&gt;type = trans_type;</span>
<span class="lineNum">    2506 </span><span class="lineCov">         36 :   pti-&gt;was_target_conflict = was_target_conflict;</span>
<span class="lineNum">    2507 </span><span class="lineCov">         36 :   pti-&gt;ds = EXPR_SPEC_DONE_DS (expr);</span>
<span class="lineNum">    2508 </span><span class="lineCov">         36 :   pti-&gt;needs_check = EXPR_NEEDS_SPEC_CHECK_P (expr);</span>
<span class="lineNum">    2509 </span><span class="lineCov">         36 :   vinsn_attach (pti-&gt;vinsn_old);</span>
<span class="lineNum">    2510 </span><span class="lineCov">         36 :   vinsn_attach (pti-&gt;vinsn_new);</span>
<span class="lineNum">    2511 </span><span class="lineCov">         36 :   *((struct transformed_insns **)</span>
<span class="lineNum">    2512 </span><span class="lineCov">         36 :     htab_find_slot_with_hash (INSN_TRANSFORMED_INSNS (insn),</span>
<span class="lineNum">    2513 </span>            :                               pti, VINSN_HASH_RTX (expr_old_vinsn),
<span class="lineNum">    2514 </span><span class="lineCov">         36 :                               INSERT)) = pti;</span>
<span class="lineNum">    2515 </span>            : }
<span class="lineNum">    2516 </span>            : 
<span class="lineNum">    2517 </span>            : /* Same as moveup_expr, but first looks up the result of
<a name="2518"><span class="lineNum">    2518 </span>            :    transformation in caches.  */</a>
<span class="lineNum">    2519 </span>            : static enum MOVEUP_EXPR_CODE
<span class="lineNum">    2520 </span><span class="lineCov">     198317 : moveup_expr_cached (expr_t expr, insn_t insn, bool inside_insn_group)</span>
<span class="lineNum">    2521 </span>            : {
<span class="lineNum">    2522 </span><span class="lineCov">     198317 :   enum MOVEUP_EXPR_CODE res;</span>
<span class="lineNum">    2523 </span><span class="lineCov">     198317 :   bool got_answer = false;</span>
<span class="lineNum">    2524 </span>            : 
<span class="lineNum">    2525 </span><span class="lineCov">     198317 :   if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2526 </span>            :     {
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :       sel_print (&quot;Moving &quot;);</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :       dump_expr (expr);</span>
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :       sel_print (&quot; through %d: &quot;, INSN_UID (insn));</span>
<span class="lineNum">    2530 </span>            :     }
<span class="lineNum">    2531 </span>            : 
<span class="lineNum">    2532 </span><span class="lineCov">     198317 :   if (DEBUG_INSN_P (EXPR_INSN_RTX (expr))</span>
<span class="lineNum">    2533 </span><span class="lineCov">       3938 :       &amp;&amp; BLOCK_FOR_INSN (EXPR_INSN_RTX (expr))</span>
<span class="lineNum">    2534 </span><span class="lineCov">     201741 :       &amp;&amp; (sel_bb_head (BLOCK_FOR_INSN (EXPR_INSN_RTX (expr)))</span>
<span class="lineNum">    2535 </span><span class="lineCov">       1712 :           == EXPR_INSN_RTX (expr)))</span>
<span class="lineNum">    2536 </span>            :     /* Don't use cached information for debug insns that are heads of
<span class="lineNum">    2537 </span>            :        basic blocks.  */;
<span class="lineNum">    2538 </span><span class="lineCov">     197235 :   else if (try_bitmap_cache (expr, insn, inside_insn_group, &amp;res))</span>
<span class="lineNum">    2539 </span>            :     /* When inside insn group, we do not want remove stores conflicting
<span class="lineNum">    2540 </span>            :        with previosly issued loads.  */
<span class="lineNum">    2541 </span><span class="lineCov">     175763 :     got_answer = ! inside_insn_group || res != MOVEUP_EXPR_NULL;</span>
<span class="lineNum">    2542 </span><span class="lineCov">      21472 :   else if (try_transformation_cache (expr, insn, &amp;res))</span>
<span class="lineNum">    2543 </span>            :     got_answer = true;
<span class="lineNum">    2544 </span>            : 
<span class="lineNum">    2545 </span><span class="lineCov">     176845 :   if (! got_answer)</span>
<span class="lineNum">    2546 </span>            :     {
<span class="lineNum">    2547 </span>            :       /* Invoke moveup_expr and record the results.  */
<span class="lineNum">    2548 </span><span class="lineCov">      22385 :       vinsn_t expr_old_vinsn = EXPR_VINSN (expr);</span>
<span class="lineNum">    2549 </span><span class="lineCov">      22385 :       ds_t expr_old_spec_ds = EXPR_SPEC_DONE_DS (expr);</span>
<span class="lineNum">    2550 </span><span class="lineCov">      22385 :       int expr_uid = INSN_UID (VINSN_INSN_RTX (expr_old_vinsn));</span>
<span class="lineNum">    2551 </span><span class="lineCov">      22385 :       bool unique_p = VINSN_UNIQUE_P (expr_old_vinsn);</span>
<span class="lineNum">    2552 </span><span class="lineCov">      22385 :       enum local_trans_type trans_type = TRANS_SUBSTITUTION;</span>
<span class="lineNum">    2553 </span>            : 
<span class="lineNum">    2554 </span>            :       /* ??? Invent something better than this.  We can't allow old_vinsn
<span class="lineNum">    2555 </span>            :          to go, we need it for the history vector.  */
<span class="lineNum">    2556 </span><span class="lineCov">      22385 :       vinsn_attach (expr_old_vinsn);</span>
<span class="lineNum">    2557 </span>            : 
<span class="lineNum">    2558 </span><span class="lineCov">      22385 :       res = moveup_expr (expr, insn, inside_insn_group,</span>
<span class="lineNum">    2559 </span>            :                          &amp;trans_type);
<span class="lineNum">    2560 </span><span class="lineCov">      22385 :       switch (res)</span>
<span class="lineNum">    2561 </span>            :         {
<span class="lineNum">    2562 </span><span class="lineCov">       4287 :         case MOVEUP_EXPR_NULL:</span>
<span class="lineNum">    2563 </span><span class="lineCov">       4287 :           update_bitmap_cache (expr, insn, inside_insn_group, res);</span>
<span class="lineNum">    2564 </span><span class="lineCov">       4287 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :             sel_print (&quot;removed\n&quot;);</span>
<span class="lineNum">    2566 </span>            :           break;
<span class="lineNum">    2567 </span>            : 
<span class="lineNum">    2568 </span><span class="lineCov">      16884 :         case MOVEUP_EXPR_SAME:</span>
<span class="lineNum">    2569 </span><span class="lineCov">      16884 :           update_bitmap_cache (expr, insn, inside_insn_group, res);</span>
<span class="lineNum">    2570 </span><span class="lineCov">      16884 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :             sel_print (&quot;unchanged\n&quot;);</span>
<span class="lineNum">    2572 </span>            :           break;
<span class="lineNum">    2573 </span>            : 
<span class="lineNum">    2574 </span><span class="lineCov">       1178 :         case MOVEUP_EXPR_AS_RHS:</span>
<span class="lineNum">    2575 </span><span class="lineCov">       1178 :           gcc_assert (!unique_p || inside_insn_group);</span>
<span class="lineNum">    2576 </span><span class="lineCov">       1178 :           update_bitmap_cache (expr, insn, inside_insn_group, res);</span>
<span class="lineNum">    2577 </span><span class="lineCov">       1178 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :             sel_print (&quot;unchanged (as RHS)\n&quot;);</span>
<span class="lineNum">    2579 </span>            :           break;
<span class="lineNum">    2580 </span>            : 
<span class="lineNum">    2581 </span><span class="lineCov">         36 :         case MOVEUP_EXPR_CHANGED:</span>
<span class="lineNum">    2582 </span><span class="lineCov">         36 :           gcc_assert (INSN_UID (EXPR_INSN_RTX (expr)) != expr_uid</span>
<span class="lineNum">    2583 </span>            :                       || EXPR_SPEC_DONE_DS (expr) != expr_old_spec_ds);
<span class="lineNum">    2584 </span><span class="lineCov">         72 :           insert_in_history_vect (&amp;EXPR_HISTORY_OF_CHANGES (expr),</span>
<span class="lineNum">    2585 </span><span class="lineCov">         36 :                                   INSN_UID (insn), trans_type,</span>
<span class="lineNum">    2586 </span>            :                                   expr_old_vinsn, EXPR_VINSN (expr),
<span class="lineNum">    2587 </span>            :                                   expr_old_spec_ds);
<span class="lineNum">    2588 </span><span class="lineCov">         36 :           update_transformation_cache (expr, insn, inside_insn_group,</span>
<span class="lineNum">    2589 </span>            :                                        trans_type, expr_old_vinsn);
<span class="lineNum">    2590 </span><span class="lineCov">         36 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2591 </span>            :             {
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :               sel_print (&quot;changed: &quot;);</span>
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :               dump_expr (expr);</span>
<span class="lineNum">    2594 </span><span class="lineNoCov">          0 :               sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    2595 </span>            :             }
<span class="lineNum">    2596 </span>            :           break;
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :         default:</span>
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :           gcc_unreachable ();</span>
<span class="lineNum">    2599 </span>            :         }
<span class="lineNum">    2600 </span>            : 
<span class="lineNum">    2601 </span><span class="lineCov">      22385 :       vinsn_detach (expr_old_vinsn);</span>
<span class="lineNum">    2602 </span>            :     }
<span class="lineNum">    2603 </span>            : 
<span class="lineNum">    2604 </span><span class="lineCov">     198317 :   return res;</span>
<span class="lineNum">    2605 </span>            : }
<span class="lineNum">    2606 </span>            : 
<span class="lineNum">    2607 </span>            : /* Moves an av set AVP up through INSN, performing necessary
<a name="2608"><span class="lineNum">    2608 </span>            :    transformations.  */</a>
<span class="lineNum">    2609 </span>            : static void
<span class="lineNum">    2610 </span><span class="lineCov">      56575 : moveup_set_expr (av_set_t *avp, insn_t insn, bool inside_insn_group)</span>
<span class="lineNum">    2611 </span>            : {
<span class="lineNum">    2612 </span><span class="lineCov">      56575 :   av_set_iterator i;</span>
<span class="lineNum">    2613 </span><span class="lineCov">      56575 :   expr_t expr;</span>
<span class="lineNum">    2614 </span>            : 
<span class="lineNum">    2615 </span><span class="lineCov">     438021 :   FOR_EACH_EXPR_1 (expr, i, avp)</span>
<span class="lineNum">    2616 </span>            :     {
<span class="lineNum">    2617 </span>            : 
<span class="lineNum">    2618 </span><span class="lineCov">     190723 :       switch (moveup_expr_cached (expr, insn, inside_insn_group))</span>
<span class="lineNum">    2619 </span>            :         {
<span class="lineNum">    2620 </span>            :         case MOVEUP_EXPR_SAME:
<span class="lineNum">    2621 </span>            :         case MOVEUP_EXPR_AS_RHS:
<span class="lineNum">    2622 </span>            :           break;
<span class="lineNum">    2623 </span>            : 
<span class="lineNum">    2624 </span><span class="lineCov">      48757 :         case MOVEUP_EXPR_NULL:</span>
<span class="lineNum">    2625 </span><span class="lineCov">      48757 :           av_set_iter_remove (&amp;i);</span>
<span class="lineNum">    2626 </span><span class="lineCov">      48757 :           break;</span>
<span class="lineNum">    2627 </span>            : 
<span class="lineNum">    2628 </span><span class="lineCov">        202 :         case MOVEUP_EXPR_CHANGED:</span>
<span class="lineNum">    2629 </span><span class="lineCov">        202 :           expr = merge_with_other_exprs (avp, &amp;i, expr);</span>
<span class="lineNum">    2630 </span><span class="lineCov">        202 :           break;</span>
<span class="lineNum">    2631 </span>            : 
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :         default:</span>
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :           gcc_unreachable ();</span>
<span class="lineNum">    2634 </span>            :         }
<span class="lineNum">    2635 </span>            :     }
<span class="lineNum">    2636 </span><span class="lineCov">      56575 : }</span>
<span class="lineNum">    2637 </span>            : 
<span class="lineNum">    2638 </span>            : /* Moves AVP set along PATH.  */
<span class="lineNum">    2639 </span>            : static void
<span class="lineNum">    2640 </span><span class="lineCov">       4842 : moveup_set_inside_insn_group (av_set_t *avp, ilist_t path)</span>
<span class="lineNum">    2641 </span>            : {
<span class="lineNum">    2642 </span><span class="lineCov">       4842 :   int last_cycle;</span>
<span class="lineNum">    2643 </span>            : 
<span class="lineNum">    2644 </span><span class="lineCov">       4842 :   if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :     sel_print (&quot;Moving expressions up in the insn group...\n&quot;);</span>
<span class="lineNum">    2646 </span><span class="lineCov">       4842 :   if (! path)</span>
<span class="lineNum">    2647 </span>            :     return;
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :   last_cycle = INSN_SCHED_CYCLE (ILIST_INSN (path));</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :   while (path</span>
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :          &amp;&amp; INSN_SCHED_CYCLE (ILIST_INSN (path)) == last_cycle)</span>
<span class="lineNum">    2651 </span>            :     {
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :       moveup_set_expr (avp, ILIST_INSN (path), true);</span>
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :       path = ILIST_NEXT (path);</span>
<span class="lineNum">    2654 </span>            :     }
<span class="lineNum">    2655 </span>            : }
<span class="lineNum">    2656 </span>            : 
<span class="lineNum">    2657 </span>            : /* Returns true if after moving EXPR along PATH it equals to EXPR_VLIW.  */
<span class="lineNum">    2658 </span>            : static bool
<span class="lineNum">    2659 </span><span class="lineCov">      19585 : equal_after_moveup_path_p (expr_t expr, ilist_t path, expr_t expr_vliw)</span>
<span class="lineNum">    2660 </span>            : {
<span class="lineNum">    2661 </span><span class="lineCov">      19585 :   expr_def _tmp, *tmp = &amp;_tmp;</span>
<span class="lineNum">    2662 </span><span class="lineCov">      19585 :   int last_cycle;</span>
<span class="lineNum">    2663 </span><span class="lineCov">      19585 :   bool res = true;</span>
<span class="lineNum">    2664 </span>            : 
<span class="lineNum">    2665 </span><span class="lineCov">      19585 :   copy_expr_onside (tmp, expr);</span>
<span class="lineNum">    2666 </span><span class="lineCov">      19585 :   last_cycle = path ? INSN_SCHED_CYCLE (ILIST_INSN (path)) : 0;</span>
<span class="lineNum">    2667 </span><span class="lineCov">      19585 :   while (path</span>
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :          &amp;&amp; res</span>
<span class="lineNum">    2669 </span><span class="lineCov">      19585 :          &amp;&amp; INSN_SCHED_CYCLE (ILIST_INSN (path)) == last_cycle)</span>
<span class="lineNum">    2670 </span>            :     {
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :       res = (moveup_expr_cached (tmp, ILIST_INSN (path), true)</span>
<span class="lineNum">    2672 </span>            :              != MOVEUP_EXPR_NULL);
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :       path = ILIST_NEXT (path);</span>
<span class="lineNum">    2674 </span>            :     }
<span class="lineNum">    2675 </span>            : 
<span class="lineNum">    2676 </span><span class="lineCov">      19585 :   if (res)</span>
<span class="lineNum">    2677 </span>            :     {
<span class="lineNum">    2678 </span><span class="lineCov">      19585 :       vinsn_t tmp_vinsn = EXPR_VINSN (tmp);</span>
<span class="lineNum">    2679 </span><span class="lineCov">      19585 :       vinsn_t expr_vliw_vinsn = EXPR_VINSN (expr_vliw);</span>
<span class="lineNum">    2680 </span>            : 
<span class="lineNum">    2681 </span><span class="lineCov">      19585 :       if (tmp_vinsn != expr_vliw_vinsn)</span>
<span class="lineNum">    2682 </span><span class="lineCov">      11739 :         res = vinsn_equal_p (tmp_vinsn, expr_vliw_vinsn);</span>
<span class="lineNum">    2683 </span>            :     }
<span class="lineNum">    2684 </span>            : 
<span class="lineNum">    2685 </span><span class="lineCov">      19585 :   clear_expr (tmp);</span>
<span class="lineNum">    2686 </span><span class="lineCov">      19585 :   return res;</span>
<span class="lineNum">    2687 </span>            : }
<span class="lineNum">    2688 </span>            : 
<span class="lineNum">    2689 </span>            : 
<span class="lineNum">    2690 </span>            : /* Functions that compute av and lv sets.  */
<span class="lineNum">    2691 </span>            : 
<span class="lineNum">    2692 </span>            : /* Returns true if INSN is not a downward continuation of the given path P in
<span class="lineNum">    2693 </span>            :    the current stage.  */
<span class="lineNum">    2694 </span>            : static bool
<span class="lineNum">    2695 </span><span class="lineCov">      82034 : is_ineligible_successor (insn_t insn, ilist_t p)</span>
<span class="lineNum">    2696 </span>            : {
<span class="lineNum">    2697 </span><span class="lineCov">      82034 :   insn_t prev_insn;</span>
<span class="lineNum">    2698 </span>            : 
<span class="lineNum">    2699 </span>            :   /* Check if insn is not deleted.  */
<span class="lineNum">    2700 </span><span class="lineCov">      82034 :   if (PREV_INSN (insn) &amp;&amp; NEXT_INSN (PREV_INSN (insn)) != insn)</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :     gcc_unreachable ();</span>
<span class="lineNum">    2702 </span><span class="lineCov">      82034 :   else if (NEXT_INSN (insn) &amp;&amp; PREV_INSN (NEXT_INSN (insn)) != insn)</span>
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :     gcc_unreachable ();</span>
<span class="lineNum">    2704 </span>            : 
<span class="lineNum">    2705 </span>            :   /* If it's the first insn visited, then the successor is ok.  */
<span class="lineNum">    2706 </span><span class="lineCov">      82034 :   if (!p)</span>
<span class="lineNum">    2707 </span>            :     return false;
<span class="lineNum">    2708 </span>            : 
<span class="lineNum">    2709 </span><span class="lineCov">      67689 :   prev_insn = ILIST_INSN (p);</span>
<span class="lineNum">    2710 </span>            : 
<span class="lineNum">    2711 </span><span class="lineCov">      67689 :   if (/* a backward edge.  */</span>
<span class="lineNum">    2712 </span><span class="lineCov">      67689 :       INSN_SEQNO (insn) &lt; INSN_SEQNO (prev_insn)</span>
<span class="lineNum">    2713 </span>            :       /* is already visited.  */
<span class="lineNum">    2714 </span><span class="lineCov">     467740 :       || (INSN_SEQNO (insn) == INSN_SEQNO (prev_insn)</span>
<span class="lineNum">    2715 </span><span class="lineCov">       3783 :           &amp;&amp; (ilist_is_in_p (p, insn)</span>
<span class="lineNum">    2716 </span>            :               /* We can reach another fence here and still seqno of insn
<span class="lineNum">    2717 </span>            :                  would be equal to seqno of prev_insn.  This is possible
<span class="lineNum">    2718 </span>            :                  when prev_insn is a previously created bookkeeping copy.
<span class="lineNum">    2719 </span>            :                  In that case it'd get a seqno of insn.  Thus, check here
<span class="lineNum">    2720 </span>            :                  whether insn is in current fence too.  */
<span class="lineNum">    2721 </span><span class="lineCov">       3783 :               || IN_CURRENT_FENCE_P (insn)))</span>
<span class="lineNum">    2722 </span>            :       /* Was already scheduled on this round.  */
<span class="lineNum">    2723 </span><span class="lineCov">      66816 :       || (INSN_SEQNO (insn) &gt; INSN_SEQNO (prev_insn)</span>
<span class="lineNum">    2724 </span><span class="lineCov">      63037 :           &amp;&amp; IN_CURRENT_FENCE_P (insn))</span>
<span class="lineNum">    2725 </span>            :       /* An insn from another fence could also be
<span class="lineNum">    2726 </span>            :          scheduled earlier even if this insn is not in
<span class="lineNum">    2727 </span>            :          a fence list right now.  Check INSN_SCHED_CYCLE instead.  */
<span class="lineNum">    2728 </span><span class="lineCov">     134505 :       || (!pipelining_p</span>
<span class="lineNum">    2729 </span><span class="lineCov">      19905 :           &amp;&amp; INSN_SCHED_TIMES (insn) &gt; 0))</span>
<span class="lineNum">    2730 </span><span class="lineCov">        956 :     return true;</span>
<span class="lineNum">    2731 </span>            :   else
<span class="lineNum">    2732 </span>            :     return false;
<span class="lineNum">    2733 </span>            : }
<span class="lineNum">    2734 </span>            : 
<span class="lineNum">    2735 </span>            : /* Computes the av_set below the last bb insn INSN, doing all the 'dirty work'
<span class="lineNum">    2736 </span>            :    of handling multiple successors and properly merging its av_sets.  P is
<span class="lineNum">    2737 </span>            :    the current path traversed.  WS is the size of lookahead window.
<span class="lineNum">    2738 </span>            :    Return the av set computed.  */
<span class="lineNum">    2739 </span>            : static av_set_t
<span class="lineNum">    2740 </span><span class="lineCov">       8795 : compute_av_set_at_bb_end (insn_t insn, ilist_t p, int ws)</span>
<span class="lineNum">    2741 </span>            : {
<span class="lineNum">    2742 </span><span class="lineCov">       8795 :   struct succs_info *sinfo;</span>
<span class="lineNum">    2743 </span><span class="lineCov">       8795 :   av_set_t expr_in_all_succ_branches = NULL;</span>
<span class="lineNum">    2744 </span><span class="lineCov">       8795 :   int is;</span>
<span class="lineNum">    2745 </span><span class="lineCov">       8795 :   insn_t succ, zero_succ = NULL;</span>
<span class="lineNum">    2746 </span><span class="lineCov">       8795 :   av_set_t av1 = NULL;</span>
<span class="lineNum">    2747 </span>            : 
<span class="lineNum">    2748 </span><span class="lineCov">       8795 :   gcc_assert (sel_bb_end_p (insn));</span>
<span class="lineNum">    2749 </span>            : 
<span class="lineNum">    2750 </span>            :   /* Find different kind of successors needed for correct computing of
<span class="lineNum">    2751 </span>            :      SPEC and TARGET_AVAILABLE attributes.  */
<span class="lineNum">    2752 </span><span class="lineCov">       8795 :   sinfo = compute_succs_info (insn, SUCCS_NORMAL);</span>
<span class="lineNum">    2753 </span>            : 
<span class="lineNum">    2754 </span>            :   /* Debug output.  */
<span class="lineNum">    2755 </span><span class="lineCov">       8795 :   if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2756 </span>            :     {
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :       sel_print (&quot;successors of bb end (%d): &quot;, INSN_UID (insn));</span>
<span class="lineNum">    2758 </span><span class="lineNoCov">          0 :       dump_insn_vector (sinfo-&gt;succs_ok);</span>
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :       if (sinfo-&gt;succs_ok_n != sinfo-&gt;all_succs_n)</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :         sel_print (&quot;real successors num: %d\n&quot;, sinfo-&gt;all_succs_n);</span>
<span class="lineNum">    2762 </span>            :     }
<span class="lineNum">    2763 </span>            : 
<span class="lineNum">    2764 </span>            :   /* Add insn to the tail of current path.  */
<span class="lineNum">    2765 </span><span class="lineCov">       8795 :   ilist_add (&amp;p, insn);</span>
<span class="lineNum">    2766 </span>            : 
<span class="lineNum">    2767 </span><span class="lineCov">      16091 :   FOR_EACH_VEC_ELT (sinfo-&gt;succs_ok, is, succ)</span>
<span class="lineNum">    2768 </span>            :     {
<span class="lineNum">    2769 </span><span class="lineCov">       7296 :       av_set_t succ_set;</span>
<span class="lineNum">    2770 </span>            : 
<span class="lineNum">    2771 </span>            :       /* We will edit SUCC_SET and EXPR_SPEC field of its elements.  */
<span class="lineNum">    2772 </span><span class="lineCov">       7296 :       succ_set = compute_av_set_inside_bb (succ, p, ws, true);</span>
<span class="lineNum">    2773 </span>            : 
<span class="lineNum">    2774 </span><span class="lineCov">      14592 :       av_set_split_usefulness (succ_set,</span>
<span class="lineNum">    2775 </span><span class="lineCov">       7296 :                                sinfo-&gt;probs_ok[is],</span>
<span class="lineNum">    2776 </span>            :                                sinfo-&gt;all_prob);
<span class="lineNum">    2777 </span>            : 
<span class="lineNum">    2778 </span><span class="lineCov">       7296 :       if (sinfo-&gt;all_succs_n &gt; 1)</span>
<span class="lineNum">    2779 </span>            :         {
<span class="lineNum">    2780 </span>            :           /* Find EXPR'es that came from *all* successors and save them
<span class="lineNum">    2781 </span>            :              into expr_in_all_succ_branches.  This set will be used later
<span class="lineNum">    2782 </span>            :              for calculating speculation attributes of EXPR'es.  */
<span class="lineNum">    2783 </span><span class="lineCov">       5060 :           if (is == 0)</span>
<span class="lineNum">    2784 </span>            :             {
<span class="lineNum">    2785 </span><span class="lineCov">       3808 :               expr_in_all_succ_branches = av_set_copy (succ_set);</span>
<span class="lineNum">    2786 </span>            : 
<span class="lineNum">    2787 </span>            :               /* Remember the first successor for later. */
<span class="lineNum">    2788 </span><span class="lineCov">       3808 :               zero_succ = succ;</span>
<span class="lineNum">    2789 </span>            :             }
<span class="lineNum">    2790 </span>            :           else
<span class="lineNum">    2791 </span>            :             {
<span class="lineNum">    2792 </span><span class="lineCov">       1252 :               av_set_iterator i;</span>
<span class="lineNum">    2793 </span><span class="lineCov">       1252 :               expr_t expr;</span>
<span class="lineNum">    2794 </span>            : 
<span class="lineNum">    2795 </span><span class="lineCov">      11074 :               FOR_EACH_EXPR_1 (expr, i, &amp;expr_in_all_succ_branches)</span>
<span class="lineNum">    2796 </span><span class="lineCov">       4911 :                 if (!av_set_is_in_p (succ_set, EXPR_VINSN (expr)))</span>
<span class="lineNum">    2797 </span><span class="lineCov">       2573 :                   av_set_iter_remove (&amp;i);</span>
<span class="lineNum">    2798 </span>            :             }
<span class="lineNum">    2799 </span>            :         }
<span class="lineNum">    2800 </span>            : 
<span class="lineNum">    2801 </span>            :       /* Union the av_sets.  Check liveness restrictions on target registers
<span class="lineNum">    2802 </span>            :          in special case of two successors.  */
<span class="lineNum">    2803 </span><span class="lineCov">       7296 :       if (sinfo-&gt;succs_ok_n == 2 &amp;&amp; is == 1)</span>
<span class="lineNum">    2804 </span>            :         {
<span class="lineNum">    2805 </span><span class="lineCov">       1252 :           basic_block bb0 = BLOCK_FOR_INSN (zero_succ);</span>
<span class="lineNum">    2806 </span><span class="lineCov">       1252 :           basic_block bb1 = BLOCK_FOR_INSN (succ);</span>
<span class="lineNum">    2807 </span>            : 
<span class="lineNum">    2808 </span><span class="lineCov">       1252 :           gcc_assert (BB_LV_SET_VALID_P (bb0) &amp;&amp; BB_LV_SET_VALID_P (bb1));</span>
<span class="lineNum">    2809 </span><span class="lineCov">       3756 :           av_set_union_and_live (&amp;av1, &amp;succ_set,</span>
<span class="lineNum">    2810 </span><span class="lineCov">       1252 :                                  BB_LV_SET (bb0),</span>
<span class="lineNum">    2811 </span><span class="lineCov">       2504 :                                  BB_LV_SET (bb1),</span>
<span class="lineNum">    2812 </span><span class="lineCov">       1252 :                                  insn);</span>
<span class="lineNum">    2813 </span>            :         }
<span class="lineNum">    2814 </span>            :       else
<span class="lineNum">    2815 </span><span class="lineCov">       6044 :         av_set_union_and_clear (&amp;av1, &amp;succ_set, insn);</span>
<span class="lineNum">    2816 </span>            :     }
<span class="lineNum">    2817 </span>            : 
<span class="lineNum">    2818 </span>            :   /* Check liveness restrictions via hard way when there are more than
<span class="lineNum">    2819 </span>            :      two successors.  */
<span class="lineNum">    2820 </span><span class="lineCov">       8795 :   if (sinfo-&gt;succs_ok_n &gt; 2)</span>
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :     FOR_EACH_VEC_ELT (sinfo-&gt;succs_ok, is, succ)</span>
<span class="lineNum">    2822 </span>            :       {
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :         basic_block succ_bb = BLOCK_FOR_INSN (succ);</span>
<span class="lineNum">    2824 </span>            : 
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :         gcc_assert (BB_LV_SET_VALID_P (succ_bb));</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :         mark_unavailable_targets (av1, BB_AV_SET (succ_bb),</span>
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :                                   BB_LV_SET (succ_bb));</span>
<span class="lineNum">    2828 </span>            :       }
<span class="lineNum">    2829 </span>            : 
<span class="lineNum">    2830 </span>            :   /* Finally, check liveness restrictions on paths leaving the region.  */
<span class="lineNum">    2831 </span><span class="lineCov">       8795 :   if (sinfo-&gt;all_succs_n &gt; sinfo-&gt;succs_ok_n)</span>
<span class="lineNum">    2832 </span><span class="lineCov">      11870 :     FOR_EACH_VEC_ELT (sinfo-&gt;succs_other, is, succ)</span>
<span class="lineNum">    2833 </span><span class="lineCov">       6606 :       mark_unavailable_targets</span>
<span class="lineNum">    2834 </span><span class="lineCov">      13212 :         (av1, NULL, BB_LV_SET (BLOCK_FOR_INSN (succ)));</span>
<span class="lineNum">    2835 </span>            : 
<span class="lineNum">    2836 </span><span class="lineCov">       8795 :   if (sinfo-&gt;all_succs_n &gt; 1)</span>
<span class="lineNum">    2837 </span>            :     {
<span class="lineNum">    2838 </span>            :       av_set_iterator i;
<span class="lineNum">    2839 </span>            :       expr_t expr;
<span class="lineNum">    2840 </span>            : 
<span class="lineNum">    2841 </span>            :       /* Increase the spec attribute of all EXPR'es that didn't come
<span class="lineNum">    2842 </span>            :          from all successors.  */
<span class="lineNum">    2843 </span><span class="lineCov">      21124 :       FOR_EACH_EXPR (expr, i, av1)</span>
<span class="lineNum">    2844 </span><span class="lineCov">      16139 :         if (!av_set_is_in_p (expr_in_all_succ_branches, EXPR_VINSN (expr)))</span>
<span class="lineNum">    2845 </span><span class="lineCov">       4283 :           EXPR_SPEC (expr)++;</span>
<span class="lineNum">    2846 </span>            : 
<span class="lineNum">    2847 </span><span class="lineCov">       4985 :       av_set_clear (&amp;expr_in_all_succ_branches);</span>
<span class="lineNum">    2848 </span>            : 
<span class="lineNum">    2849 </span>            :       /* Do not move conditional branches through other
<span class="lineNum">    2850 </span>            :          conditional branches.  So, remove all conditional
<span class="lineNum">    2851 </span>            :          branches from av_set if current operator is a conditional
<span class="lineNum">    2852 </span>            :          branch.  */
<span class="lineNum">    2853 </span><span class="lineCov">       4985 :       av_set_substract_cond_branches (&amp;av1);</span>
<span class="lineNum">    2854 </span>            :     }
<span class="lineNum">    2855 </span>            : 
<span class="lineNum">    2856 </span><span class="lineCov">       8795 :   ilist_remove (&amp;p);</span>
<span class="lineNum">    2857 </span><span class="lineCov">       8795 :   free_succs_info (sinfo);</span>
<span class="lineNum">    2858 </span>            : 
<span class="lineNum">    2859 </span><span class="lineCov">       8795 :   if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2860 </span>            :     {
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :       sel_print (&quot;av_succs (%d): &quot;, INSN_UID (insn));</span>
<span class="lineNum">    2862 </span><span class="lineNoCov">          0 :       dump_av_set (av1);</span>
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    2864 </span>            :     }
<span class="lineNum">    2865 </span>            : 
<span class="lineNum">    2866 </span><span class="lineCov">       8795 :   return av1;</span>
<span class="lineNum">    2867 </span>            : }
<span class="lineNum">    2868 </span>            : 
<span class="lineNum">    2869 </span>            : /* This function computes av_set for the FIRST_INSN by dragging valid
<span class="lineNum">    2870 </span>            :    av_set through all basic block insns either from the end of basic block
<span class="lineNum">    2871 </span>            :    (computed using compute_av_set_at_bb_end) or from the insn on which
<span class="lineNum">    2872 </span>            :    MAX_WS was exceeded.  It uses compute_av_set_at_bb_end to compute av_set
<span class="lineNum">    2873 </span>            :    below the basic block and handling conditional branches.
<span class="lineNum">    2874 </span>            :    FIRST_INSN - the basic block head, P - path consisting of the insns
<span class="lineNum">    2875 </span>            :    traversed on the way to the FIRST_INSN (the path is sparse, only bb heads
<span class="lineNum">    2876 </span>            :    and bb ends are added to the path), WS - current window size,
<span class="lineNum">    2877 </span>            :    NEED_COPY_P - true if we'll make a copy of av_set before returning it.  */
<span class="lineNum">    2878 </span>            : static av_set_t
<span class="lineNum">    2879 </span><span class="lineCov">      13762 : compute_av_set_inside_bb (insn_t first_insn, ilist_t p, int ws,</span>
<span class="lineNum">    2880 </span>            :                           bool need_copy_p)
<span class="lineNum">    2881 </span>            : {
<span class="lineNum">    2882 </span><span class="lineCov">      13762 :   insn_t cur_insn;</span>
<span class="lineNum">    2883 </span><span class="lineCov">      13762 :   int end_ws = ws;</span>
<span class="lineNum">    2884 </span><span class="lineCov">      27524 :   insn_t bb_end = sel_bb_end (BLOCK_FOR_INSN (first_insn));</span>
<span class="lineNum">    2885 </span><span class="lineCov">      13762 :   insn_t after_bb_end = NEXT_INSN (bb_end);</span>
<span class="lineNum">    2886 </span><span class="lineCov">      13762 :   insn_t last_insn;</span>
<span class="lineNum">    2887 </span><span class="lineCov">      13762 :   av_set_t av = NULL;</span>
<span class="lineNum">    2888 </span><span class="lineCov">      13762 :   basic_block cur_bb = BLOCK_FOR_INSN (first_insn);</span>
<span class="lineNum">    2889 </span>            : 
<span class="lineNum">    2890 </span>            :   /* Return NULL if insn is not on the legitimate downward path.  */
<span class="lineNum">    2891 </span><span class="lineCov">      13762 :   if (is_ineligible_successor (first_insn, p))</span>
<span class="lineNum">    2892 </span>            :     {
<span class="lineNum">    2893 </span><span class="lineCov">        528 :       if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :         sel_print (&quot;Insn %d is ineligible_successor\n&quot;, INSN_UID (first_insn));</span>
<span class="lineNum">    2895 </span>            : 
<span class="lineNum">    2896 </span><span class="lineCov">        528 :       return NULL;</span>
<span class="lineNum">    2897 </span>            :     }
<span class="lineNum">    2898 </span>            : 
<span class="lineNum">    2899 </span>            :   /* If insn already has valid av(insn) computed, just return it.  */
<span class="lineNum">    2900 </span><span class="lineCov">      13234 :   if (AV_SET_VALID_P (first_insn))</span>
<span class="lineNum">    2901 </span>            :     {
<span class="lineNum">    2902 </span><span class="lineCov">       3438 :       av_set_t av_set;</span>
<span class="lineNum">    2903 </span>            : 
<span class="lineNum">    2904 </span><span class="lineCov">       3438 :       if (sel_bb_head_p (first_insn))</span>
<span class="lineNum">    2905 </span><span class="lineCov">       6800 :         av_set = BB_AV_SET (BLOCK_FOR_INSN (first_insn));</span>
<span class="lineNum">    2906 </span>            :       else
<span class="lineNum">    2907 </span>            :         av_set = NULL;
<span class="lineNum">    2908 </span>            : 
<span class="lineNum">    2909 </span><span class="lineCov">       3438 :       if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2910 </span>            :         {
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 :           sel_print (&quot;Insn %d has a valid av set: &quot;, INSN_UID (first_insn));</span>
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :           dump_av_set (av_set);</span>
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :           sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    2914 </span>            :         }
<span class="lineNum">    2915 </span>            : 
<span class="lineNum">    2916 </span><span class="lineCov">       3438 :       return need_copy_p ? av_set_copy (av_set) : av_set;</span>
<span class="lineNum">    2917 </span>            :     }
<span class="lineNum">    2918 </span>            : 
<span class="lineNum">    2919 </span><span class="lineCov">       9796 :   ilist_add (&amp;p, first_insn);</span>
<span class="lineNum">    2920 </span>            : 
<span class="lineNum">    2921 </span>            :   /* As the result after this loop have completed, in LAST_INSN we'll
<span class="lineNum">    2922 </span>            :      have the insn which has valid av_set to start backward computation
<span class="lineNum">    2923 </span>            :      from: it either will be NULL because on it the window size was exceeded
<span class="lineNum">    2924 </span>            :      or other valid av_set as returned by compute_av_set for the last insn
<span class="lineNum">    2925 </span>            :      of the basic block.  */
<span class="lineNum">    2926 </span><span class="lineCov">      66415 :   for (last_insn = first_insn; last_insn != after_bb_end;</span>
<span class="lineNum">    2927 </span><span class="lineCov">     113238 :        last_insn = NEXT_INSN (last_insn))</span>
<span class="lineNum">    2928 </span>            :     {
<span class="lineNum">    2929 </span>            :       /* We may encounter valid av_set not only on bb_head, but also on
<span class="lineNum">    2930 </span>            :          those insns on which previously MAX_WS was exceeded.  */
<span class="lineNum">    2931 </span><span class="lineCov">      57620 :       if (AV_SET_VALID_P (last_insn))</span>
<span class="lineNum">    2932 </span>            :         {
<span class="lineNum">    2933 </span><span class="lineCov">        296 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2934 </span><span class="lineNoCov">          0 :             sel_print (&quot;Insn %d has a valid empty av set\n&quot;, INSN_UID (last_insn));</span>
<span class="lineNum">    2935 </span>            :           break;
<span class="lineNum">    2936 </span>            :         }
<span class="lineNum">    2937 </span>            : 
<span class="lineNum">    2938 </span>            :       /* The special case: the last insn of the BB may be an
<span class="lineNum">    2939 </span>            :          ineligible_successor due to its SEQ_NO that was set on
<span class="lineNum">    2940 </span>            :          it as a bookkeeping.  */
<span class="lineNum">    2941 </span><span class="lineCov">      57324 :       if (last_insn != first_insn</span>
<span class="lineNum">    2942 </span><span class="lineCov">      57324 :           &amp;&amp; is_ineligible_successor (last_insn, p))</span>
<span class="lineNum">    2943 </span>            :         {
<span class="lineNum">    2944 </span><span class="lineCov">        425 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :             sel_print (&quot;Insn %d is ineligible_successor\n&quot;, INSN_UID (last_insn));</span>
<span class="lineNum">    2946 </span>            :           break;
<span class="lineNum">    2947 </span>            :         }
<span class="lineNum">    2948 </span>            : 
<span class="lineNum">    2949 </span><span class="lineCov">      56899 :       if (DEBUG_INSN_P (last_insn))</span>
<span class="lineNum">    2950 </span>            :         continue;
<span class="lineNum">    2951 </span>            : 
<span class="lineNum">    2952 </span><span class="lineCov">      56473 :       if (end_ws &gt; max_ws)</span>
<span class="lineNum">    2953 </span>            :         {
<span class="lineNum">    2954 </span>            :           /* We can reach max lookahead size at bb_header, so clean av_set
<span class="lineNum">    2955 </span>            :              first.  */
<span class="lineNum">    2956 </span><span class="lineCov">        280 :           INSN_WS_LEVEL (last_insn) = global_level;</span>
<span class="lineNum">    2957 </span>            : 
<span class="lineNum">    2958 </span><span class="lineCov">        280 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :             sel_print (&quot;Insn %d is beyond the software lookahead window size\n&quot;,</span>
<span class="lineNum">    2960 </span><span class="lineNoCov">          0 :                        INSN_UID (last_insn));</span>
<span class="lineNum">    2961 </span>            :           break;
<span class="lineNum">    2962 </span>            :         }
<span class="lineNum">    2963 </span>            : 
<span class="lineNum">    2964 </span><span class="lineCov">      56193 :       end_ws++;</span>
<span class="lineNum">    2965 </span>            :     }
<span class="lineNum">    2966 </span>            : 
<span class="lineNum">    2967 </span>            :   /* Get the valid av_set into AV above the LAST_INSN to start backward
<span class="lineNum">    2968 </span>            :      computation from.  It either will be empty av_set or av_set computed from
<span class="lineNum">    2969 </span>            :      the successors on the last insn of the current bb.  */
<span class="lineNum">    2970 </span><span class="lineCov">       9796 :   if (last_insn != after_bb_end)</span>
<span class="lineNum">    2971 </span>            :     {
<span class="lineNum">    2972 </span><span class="lineCov">       1001 :       av = NULL;</span>
<span class="lineNum">    2973 </span>            : 
<span class="lineNum">    2974 </span>            :       /* This is needed only to obtain av_sets that are identical to
<span class="lineNum">    2975 </span>            :          those computed by the old compute_av_set version.  */
<span class="lineNum">    2976 </span><span class="lineCov">       1001 :       if (last_insn == first_insn &amp;&amp; !INSN_NOP_P (last_insn))</span>
<span class="lineNum">    2977 </span><span class="lineCov">         33 :         av_set_add (&amp;av, INSN_EXPR (last_insn));</span>
<span class="lineNum">    2978 </span>            :     }
<span class="lineNum">    2979 </span>            :   else
<span class="lineNum">    2980 </span>            :     /* END_WS is always already increased by 1 if LAST_INSN == AFTER_BB_END.  */
<span class="lineNum">    2981 </span><span class="lineCov">       8795 :     av = compute_av_set_at_bb_end (bb_end, p, end_ws);</span>
<span class="lineNum">    2982 </span>            : 
<span class="lineNum">    2983 </span>            :   /* Compute av_set in AV starting from below the LAST_INSN up to
<span class="lineNum">    2984 </span>            :      location above the FIRST_INSN.  */
<span class="lineNum">    2985 </span><span class="lineCov">      76211 :   for (cur_insn = PREV_INSN (last_insn); cur_insn != PREV_INSN (first_insn);</span>
<span class="lineNum">    2986 </span><span class="lineCov">     113238 :        cur_insn = PREV_INSN (cur_insn))</span>
<span class="lineNum">    2987 </span><span class="lineCov">     113238 :     if (!INSN_NOP_P (cur_insn))</span>
<span class="lineNum">    2988 </span>            :       {
<span class="lineNum">    2989 </span><span class="lineCov">      56575 :         expr_t expr;</span>
<span class="lineNum">    2990 </span>            : 
<span class="lineNum">    2991 </span><span class="lineCov">      56575 :         moveup_set_expr (&amp;av, cur_insn, false);</span>
<span class="lineNum">    2992 </span>            : 
<span class="lineNum">    2993 </span>            :         /* If the expression for CUR_INSN is already in the set,
<span class="lineNum">    2994 </span>            :            replace it by the new one.  */
<span class="lineNum">    2995 </span><span class="lineCov">      56575 :         expr = av_set_lookup (av, INSN_VINSN (cur_insn));</span>
<span class="lineNum">    2996 </span><span class="lineCov">      56575 :         if (expr != NULL)</span>
<span class="lineNum">    2997 </span>            :           {
<span class="lineNum">    2998 </span><span class="lineCov">        595 :             clear_expr (expr);</span>
<span class="lineNum">    2999 </span><span class="lineCov">        595 :             copy_expr (expr, INSN_EXPR (cur_insn));</span>
<span class="lineNum">    3000 </span>            :           }
<span class="lineNum">    3001 </span>            :         else
<span class="lineNum">    3002 </span><span class="lineCov">      55980 :           av_set_add (&amp;av, INSN_EXPR (cur_insn));</span>
<span class="lineNum">    3003 </span>            :       }
<span class="lineNum">    3004 </span>            : 
<span class="lineNum">    3005 </span>            :   /* Clear stale bb_av_set.  */
<span class="lineNum">    3006 </span><span class="lineCov">       9796 :   if (sel_bb_head_p (first_insn))</span>
<span class="lineNum">    3007 </span>            :     {
<span class="lineNum">    3008 </span><span class="lineCov">       5971 :       av_set_clear (&amp;BB_AV_SET (cur_bb));</span>
<span class="lineNum">    3009 </span><span class="lineCov">       5971 :       BB_AV_SET (cur_bb) = need_copy_p ? av_set_copy (av) : av;</span>
<span class="lineNum">    3010 </span><span class="lineCov">      11942 :       BB_AV_LEVEL (cur_bb) = global_level;</span>
<span class="lineNum">    3011 </span>            :     }
<span class="lineNum">    3012 </span>            : 
<span class="lineNum">    3013 </span><span class="lineCov">       9796 :   if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    3014 </span>            :     {
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :       sel_print (&quot;Computed av set for insn %d: &quot;, INSN_UID (first_insn));</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :       dump_av_set (av);</span>
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    3018 </span>            :     }
<span class="lineNum">    3019 </span>            : 
<span class="lineNum">    3020 </span><span class="lineCov">       9796 :   ilist_remove (&amp;p);</span>
<span class="lineNum">    3021 </span><span class="lineCov">       9796 :   return av;</span>
<span class="lineNum">    3022 </span>            : }
<span class="lineNum">    3023 </span>            : 
<span class="lineNum">    3024 </span>            : /* Compute av set before INSN.
<span class="lineNum">    3025 </span>            :    INSN - the current operation (actual rtx INSN)
<span class="lineNum">    3026 </span>            :    P - the current path, which is list of insns visited so far
<span class="lineNum">    3027 </span>            :    WS - software lookahead window size.
<span class="lineNum">    3028 </span>            :    UNIQUE_P - TRUE, if returned av_set will be changed, hence
<span class="lineNum">    3029 </span>            :    if we want to save computed av_set in s_i_d, we should make a copy of it.
<span class="lineNum">    3030 </span>            : 
<span class="lineNum">    3031 </span>            :    In the resulting set we will have only expressions that don't have delay
<a name="3032"><span class="lineNum">    3032 </span>            :    stalls and nonsubstitutable dependences.  */</a>
<span class="lineNum">    3033 </span>            : static av_set_t
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 : compute_av_set (insn_t insn, ilist_t p, int ws, bool unique_p)</span>
<span class="lineNum">    3035 </span>            : {
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :   return compute_av_set_inside_bb (insn, p, ws, unique_p);</span>
<span class="lineNum">    3037 </span>            : }
<span class="lineNum">    3038 </span>            : 
<a name="3039"><span class="lineNum">    3039 </span>            : /* Propagate a liveness set LV through INSN.  */</a>
<span class="lineNum">    3040 </span>            : static void
<span class="lineNum">    3041 </span><span class="lineCov">      19620 : propagate_lv_set (regset lv, insn_t insn)</span>
<span class="lineNum">    3042 </span>            : {
<span class="lineNum">    3043 </span><span class="lineCov">      19620 :   gcc_assert (INSN_P (insn));</span>
<span class="lineNum">    3044 </span>            : 
<span class="lineNum">    3045 </span><span class="lineCov">      39240 :   if (INSN_NOP_P (insn))</span>
<span class="lineNum">    3046 </span>            :     return;
<span class="lineNum">    3047 </span>            : 
<span class="lineNum">    3048 </span><span class="lineCov">      39146 :   df_simulate_one_insn_backwards (BLOCK_FOR_INSN (insn), insn, lv);</span>
<span class="lineNum">    3049 </span>            : }
<span class="lineNum">    3050 </span>            : 
<span class="lineNum">    3051 </span>            : /* Return livness set at the end of BB.  */
<span class="lineNum">    3052 </span>            : static regset
<span class="lineNum">    3053 </span><span class="lineCov">       2121 : compute_live_after_bb (basic_block bb)</span>
<span class="lineNum">    3054 </span>            : {
<span class="lineNum">    3055 </span><span class="lineCov">       2121 :   edge e;</span>
<span class="lineNum">    3056 </span><span class="lineCov">       2121 :   edge_iterator ei;</span>
<span class="lineNum">    3057 </span><span class="lineCov">       2121 :   regset lv = get_clear_regset_from_pool ();</span>
<span class="lineNum">    3058 </span>            : 
<span class="lineNum">    3059 </span><span class="lineCov">       2121 :   gcc_assert (!ignore_first);</span>
<span class="lineNum">    3060 </span>            : 
<span class="lineNum">    3061 </span><span class="lineCov">       7291 :   FOR_EACH_EDGE (e, ei, bb-&gt;succs)</span>
<span class="lineNum">    3062 </span><span class="lineCov">       3049 :     if (sel_bb_empty_p (e-&gt;dest))</span>
<span class="lineNum">    3063 </span>            :       {
<span class="lineNum">    3064 </span><span class="lineCov">          5 :         if (! BB_LV_SET_VALID_P (e-&gt;dest))</span>
<span class="lineNum">    3065 </span>            :           {
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :             gcc_unreachable ();</span>
<span class="lineNum">    3067 </span>            :             gcc_assert (BB_LV_SET (e-&gt;dest) == NULL);
<span class="lineNum">    3068 </span>            :             BB_LV_SET (e-&gt;dest) = compute_live_after_bb (e-&gt;dest);
<span class="lineNum">    3069 </span>            :             BB_LV_SET_VALID_P (e-&gt;dest) = true;
<span class="lineNum">    3070 </span>            :           }
<span class="lineNum">    3071 </span><span class="lineCov">         10 :         IOR_REG_SET (lv, BB_LV_SET (e-&gt;dest));</span>
<span class="lineNum">    3072 </span>            :       }
<span class="lineNum">    3073 </span>            :     else
<span class="lineNum">    3074 </span><span class="lineCov">       3044 :       IOR_REG_SET (lv, compute_live (sel_bb_head (e-&gt;dest)));</span>
<span class="lineNum">    3075 </span>            : 
<span class="lineNum">    3076 </span><span class="lineCov">       2121 :   return lv;</span>
<span class="lineNum">    3077 </span>            : }
<span class="lineNum">    3078 </span>            : 
<span class="lineNum">    3079 </span>            : /* Compute the set of all live registers at the point before INSN and save
<span class="lineNum">    3080 </span>            :    it at INSN if INSN is bb header.  */
<span class="lineNum">    3081 </span>            : regset
<span class="lineNum">    3082 </span><span class="lineCov">      22994 : compute_live (insn_t insn)</span>
<span class="lineNum">    3083 </span>            : {
<span class="lineNum">    3084 </span><span class="lineCov">      22994 :   basic_block bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    3085 </span><span class="lineCov">      22994 :   insn_t final, temp;</span>
<span class="lineNum">    3086 </span><span class="lineCov">      22994 :   regset lv;</span>
<span class="lineNum">    3087 </span>            : 
<span class="lineNum">    3088 </span>            :   /* Return the valid set if we're already on it.  */
<span class="lineNum">    3089 </span><span class="lineCov">      22994 :   if (!ignore_first)</span>
<span class="lineNum">    3090 </span>            :     {
<span class="lineNum">    3091 </span><span class="lineCov">      13166 :       regset src = NULL;</span>
<span class="lineNum">    3092 </span>            : 
<span class="lineNum">    3093 </span><span class="lineCov">      13166 :       if (sel_bb_head_p (insn) &amp;&amp; BB_LV_SET_VALID_P (bb))</span>
<span class="lineNum">    3094 </span><span class="lineCov">      16914 :         src = BB_LV_SET (bb);</span>
<span class="lineNum">    3095 </span>            :       else
<span class="lineNum">    3096 </span>            :         {
<span class="lineNum">    3097 </span><span class="lineCov">       4709 :           gcc_assert (in_current_region_p (bb));</span>
<span class="lineNum">    3098 </span><span class="lineCov">       4709 :           if (INSN_LIVE_VALID_P (insn))</span>
<span class="lineNum">    3099 </span><span class="lineCov">      18284 :             src = INSN_LIVE (insn);</span>
<span class="lineNum">    3100 </span>            :         }
<span class="lineNum">    3101 </span>            : 
<span class="lineNum">    3102 </span><span class="lineCov">      13028 :       if (src)</span>
<span class="lineNum">    3103 </span>            :         {
<span class="lineNum">    3104 </span><span class="lineCov">      13028 :           lv = get_regset_from_pool ();</span>
<span class="lineNum">    3105 </span><span class="lineCov">      13028 :           COPY_REG_SET (lv, src);</span>
<span class="lineNum">    3106 </span>            : 
<span class="lineNum">    3107 </span><span class="lineCov">      13028 :           if (sel_bb_head_p (insn) &amp;&amp; ! BB_LV_SET_VALID_P (bb))</span>
<span class="lineNum">    3108 </span>            :             {
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :               COPY_REG_SET (BB_LV_SET (bb), lv);</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :               BB_LV_SET_VALID_P (bb) = true;</span>
<span class="lineNum">    3111 </span>            :             }
<span class="lineNum">    3112 </span>            : 
<span class="lineNum">    3113 </span><span class="lineCov">      13028 :           return_regset_to_pool (lv);</span>
<span class="lineNum">    3114 </span><span class="lineCov">      13028 :           return lv;</span>
<span class="lineNum">    3115 </span>            :         }
<span class="lineNum">    3116 </span>            :     }
<span class="lineNum">    3117 </span>            : 
<span class="lineNum">    3118 </span>            :   /* We've skipped the wrong lv_set.  Don't skip the right one.  */
<span class="lineNum">    3119 </span><span class="lineCov">       9966 :   ignore_first = false;</span>
<span class="lineNum">    3120 </span><span class="lineCov">       9966 :   gcc_assert (in_current_region_p (bb));</span>
<span class="lineNum">    3121 </span>            : 
<span class="lineNum">    3122 </span>            :   /* Find a valid LV set in this block or below, if needed.
<span class="lineNum">    3123 </span>            :      Start searching from the next insn: either ignore_first is true, or
<span class="lineNum">    3124 </span>            :      INSN doesn't have a correct live set.  */
<span class="lineNum">    3125 </span><span class="lineCov">       9966 :   temp = NEXT_INSN (insn);</span>
<span class="lineNum">    3126 </span><span class="lineCov">      19932 :   final = NEXT_INSN (BB_END (bb));</span>
<span class="lineNum">    3127 </span><span class="lineCov">      11775 :   while (temp != final &amp;&amp; ! INSN_LIVE_VALID_P (temp))</span>
<span class="lineNum">    3128 </span><span class="lineCov">       3618 :     temp = NEXT_INSN (temp);</span>
<span class="lineNum">    3129 </span><span class="lineCov">       9966 :   if (temp == final)</span>
<span class="lineNum">    3130 </span>            :     {
<span class="lineNum">    3131 </span><span class="lineCov">       2121 :       lv = compute_live_after_bb (bb);</span>
<span class="lineNum">    3132 </span><span class="lineCov">       4242 :       temp = PREV_INSN (temp);</span>
<span class="lineNum">    3133 </span>            :     }
<span class="lineNum">    3134 </span>            :   else
<span class="lineNum">    3135 </span>            :     {
<span class="lineNum">    3136 </span><span class="lineCov">       7845 :       lv = get_regset_from_pool ();</span>
<span class="lineNum">    3137 </span><span class="lineCov">       7845 :       COPY_REG_SET (lv, INSN_LIVE (temp));</span>
<span class="lineNum">    3138 </span>            :     }
<span class="lineNum">    3139 </span>            : 
<span class="lineNum">    3140 </span>            :   /* Put correct lv sets on the insns which have bad sets.  */
<span class="lineNum">    3141 </span><span class="lineCov">      19932 :   final = PREV_INSN (insn);</span>
<span class="lineNum">    3142 </span><span class="lineCov">      29586 :   while (temp != final)</span>
<span class="lineNum">    3143 </span>            :     {
<span class="lineNum">    3144 </span><span class="lineCov">      19620 :       propagate_lv_set (lv, temp);</span>
<span class="lineNum">    3145 </span><span class="lineCov">      19620 :       COPY_REG_SET (INSN_LIVE (temp), lv);</span>
<span class="lineNum">    3146 </span><span class="lineCov">      19620 :       INSN_LIVE_VALID_P (temp) = true;</span>
<span class="lineNum">    3147 </span><span class="lineCov">      39240 :       temp = PREV_INSN (temp);</span>
<span class="lineNum">    3148 </span>            :     }
<span class="lineNum">    3149 </span>            : 
<span class="lineNum">    3150 </span>            :   /* Also put it in a BB.  */
<span class="lineNum">    3151 </span><span class="lineCov">       9966 :   if (sel_bb_head_p (insn))</span>
<span class="lineNum">    3152 </span>            :     {
<span class="lineNum">    3153 </span><span class="lineCov">       2757 :       basic_block bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    3154 </span>            : 
<span class="lineNum">    3155 </span><span class="lineCov">       2757 :       COPY_REG_SET (BB_LV_SET (bb), lv);</span>
<span class="lineNum">    3156 </span><span class="lineCov">       2757 :       BB_LV_SET_VALID_P (bb) = true;</span>
<span class="lineNum">    3157 </span>            :     }
<span class="lineNum">    3158 </span>            : 
<span class="lineNum">    3159 </span>            :   /* We return LV to the pool, but will not clear it there.  Thus we can
<span class="lineNum">    3160 </span>            :      legimatelly use LV till the next use of regset_pool_get ().  */
<span class="lineNum">    3161 </span><span class="lineCov">       9966 :   return_regset_to_pool (lv);</span>
<span class="lineNum">    3162 </span><span class="lineCov">       9966 :   return lv;</span>
<span class="lineNum">    3163 </span>            : }
<span class="lineNum">    3164 </span>            : 
<span class="lineNum">    3165 </span>            : /* Update liveness sets for INSN.  */
<span class="lineNum">    3166 </span>            : static inline void
<span class="lineNum">    3167 </span>            : update_liveness_on_insn (rtx_insn *insn)
<span class="lineNum">    3168 </span>            : {
<span class="lineNum">    3169 </span><span class="lineCov">       9828 :   ignore_first = true;</span>
<span class="lineNum">    3170 </span><span class="lineCov">       9828 :   compute_live (insn);</span>
<span class="lineNum">    3171 </span>            : }
<span class="lineNum">    3172 </span>            : 
<a name="3173"><span class="lineNum">    3173 </span>            : /* Compute liveness below INSN and write it into REGS.  */</a>
<span class="lineNum">    3174 </span>            : static inline void
<span class="lineNum">    3175 </span><span class="lineCov">       4987 : compute_live_below_insn (rtx_insn *insn, regset regs)</span>
<span class="lineNum">    3176 </span>            : {
<span class="lineNum">    3177 </span><span class="lineCov">       4987 :   rtx_insn *succ;</span>
<span class="lineNum">    3178 </span><span class="lineCov">       4987 :   succ_iterator si;</span>
<span class="lineNum">    3179 </span>            : 
<span class="lineNum">    3180 </span><span class="lineCov">       9974 :   FOR_EACH_SUCC_1 (succ, si, insn, SUCCS_ALL)</span>
<span class="lineNum">    3181 </span><span class="lineCov">       4987 :     IOR_REG_SET (regs, compute_live (succ));</span>
<span class="lineNum">    3182 </span><span class="lineCov">       4987 : }</span>
<span class="lineNum">    3183 </span>            : 
<span class="lineNum">    3184 </span>            : /* Update the data gathered in av and lv sets starting from INSN.  */
<span class="lineNum">    3185 </span>            : static void
<span class="lineNum">    3186 </span><span class="lineCov">       1624 : update_data_sets (rtx_insn *insn)</span>
<span class="lineNum">    3187 </span>            : {
<span class="lineNum">    3188 </span><span class="lineCov">       1624 :   update_liveness_on_insn (insn);</span>
<span class="lineNum">    3189 </span><span class="lineCov">       1624 :   if (sel_bb_head_p (insn))</span>
<span class="lineNum">    3190 </span>            :     {
<span class="lineNum">    3191 </span><span class="lineCov">       1624 :       gcc_assert (AV_LEVEL (insn) != 0);</span>
<span class="lineNum">    3192 </span><span class="lineCov">       3248 :       BB_AV_LEVEL (BLOCK_FOR_INSN (insn)) = -1;</span>
<span class="lineNum">    3193 </span><span class="lineCov">       1624 :       compute_av_set (insn, NULL, 0, 0);</span>
<span class="lineNum">    3194 </span>            :     }
<span class="lineNum">    3195 </span><span class="lineCov">       1624 : }</span>
<span class="lineNum">    3196 </span>            : 
<span class="lineNum">    3197 </span>            : 
<span class="lineNum">    3198 </span>            : /* Helper for move_op () and find_used_regs ().
<span class="lineNum">    3199 </span>            :    Return speculation type for which a check should be created on the place
<span class="lineNum">    3200 </span>            :    of INSN.  EXPR is one of the original ops we are searching for.  */
<span class="lineNum">    3201 </span>            : static ds_t
<span class="lineNum">    3202 </span><span class="lineCov">       4923 : get_spec_check_type_for_insn (insn_t insn, expr_t expr)</span>
<span class="lineNum">    3203 </span>            : {
<span class="lineNum">    3204 </span><span class="lineCov">       4923 :   ds_t to_check_ds;</span>
<span class="lineNum">    3205 </span><span class="lineCov">       4923 :   ds_t already_checked_ds = EXPR_SPEC_DONE_DS (INSN_EXPR (insn));</span>
<span class="lineNum">    3206 </span>            : 
<span class="lineNum">    3207 </span><span class="lineCov">       4923 :   to_check_ds = EXPR_SPEC_TO_CHECK_DS (expr);</span>
<span class="lineNum">    3208 </span>            : 
<span class="lineNum">    3209 </span><span class="lineCov">       4923 :   if (targetm.sched.get_insn_checked_ds)</span>
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :     already_checked_ds |= targetm.sched.get_insn_checked_ds (insn);</span>
<span class="lineNum">    3211 </span>            : 
<span class="lineNum">    3212 </span><span class="lineCov">       4923 :   if (spec_info != NULL</span>
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :       &amp;&amp; (spec_info-&gt;flags &amp; SEL_SCHED_SPEC_DONT_CHECK_CONTROL))</span>
<span class="lineNum">    3214 </span><span class="lineNoCov">          0 :     already_checked_ds |= BEGIN_CONTROL;</span>
<span class="lineNum">    3215 </span>            : 
<span class="lineNum">    3216 </span><span class="lineCov">       4923 :   already_checked_ds = ds_get_speculation_types (already_checked_ds);</span>
<span class="lineNum">    3217 </span>            : 
<span class="lineNum">    3218 </span><span class="lineCov">       4923 :   to_check_ds &amp;= ~already_checked_ds;</span>
<span class="lineNum">    3219 </span>            : 
<span class="lineNum">    3220 </span><span class="lineCov">       4923 :   return to_check_ds;</span>
<span class="lineNum">    3221 </span>            : }
<span class="lineNum">    3222 </span>            : 
<span class="lineNum">    3223 </span>            : /* Find the set of registers that are unavailable for storing expres
<span class="lineNum">    3224 </span>            :    while moving ORIG_OPS up on the path starting from INSN due to
<span class="lineNum">    3225 </span>            :    liveness (USED_REGS) or hardware restrictions (REG_RENAME_P).
<span class="lineNum">    3226 </span>            : 
<span class="lineNum">    3227 </span>            :    All the original operations found during the traversal are saved in the
<span class="lineNum">    3228 </span>            :    ORIGINAL_INSNS list.
<span class="lineNum">    3229 </span>            : 
<span class="lineNum">    3230 </span>            :    REG_RENAME_P denotes the set of hardware registers that
<span class="lineNum">    3231 </span>            :    can not be used with renaming due to the register class restrictions,
<span class="lineNum">    3232 </span>            :    mode restrictions and other (the register we'll choose should be
<span class="lineNum">    3233 </span>            :    compatible class with the original uses, shouldn't be in call_used_regs,
<span class="lineNum">    3234 </span>            :    should be HARD_REGNO_RENAME_OK etc).
<span class="lineNum">    3235 </span>            : 
<span class="lineNum">    3236 </span>            :    Returns TRUE if we've found all original insns, FALSE otherwise.
<span class="lineNum">    3237 </span>            : 
<span class="lineNum">    3238 </span>            :    This function utilizes code_motion_path_driver (formerly find_used_regs_1)
<span class="lineNum">    3239 </span>            :    to traverse the code motion paths.  This helper function finds registers
<span class="lineNum">    3240 </span>            :    that are not available for storing expres while moving ORIG_OPS up on the
<span class="lineNum">    3241 </span>            :    path starting from INSN.  A register considered as used on the moving path,
<span class="lineNum">    3242 </span>            :    if one of the following conditions is not satisfied:
<span class="lineNum">    3243 </span>            : 
<span class="lineNum">    3244 </span>            :       (1) a register not set or read on any path from xi to an instance of
<span class="lineNum">    3245 </span>            :           the original operation,
<span class="lineNum">    3246 </span>            :       (2) not among the live registers of the point immediately following the
<span class="lineNum">    3247 </span>            :           first original operation on a given downward path, except for the
<span class="lineNum">    3248 </span>            :           original target register of the operation,
<span class="lineNum">    3249 </span>            :       (3) not live on the other path of any conditional branch that is passed
<span class="lineNum">    3250 </span>            :           by the operation, in case original operations are not present on
<span class="lineNum">    3251 </span>            :           both paths of the conditional branch.
<span class="lineNum">    3252 </span>            : 
<span class="lineNum">    3253 </span>            :    All the original operations found during the traversal are saved in the
<span class="lineNum">    3254 </span>            :    ORIGINAL_INSNS list.
<span class="lineNum">    3255 </span>            : 
<span class="lineNum">    3256 </span>            :    REG_RENAME_P-&gt;CROSSES_CALL is true, if there is a call insn on the path
<span class="lineNum">    3257 </span>            :    from INSN to original insn. In this case CALL_USED_REG_SET will be added
<span class="lineNum">    3258 </span>            :    to unavailable hard regs at the point original operation is found.  */
<span class="lineNum">    3259 </span>            : 
<span class="lineNum">    3260 </span>            : static bool
<span class="lineNum">    3261 </span><span class="lineCov">       3266 : find_used_regs (insn_t insn, av_set_t orig_ops, regset used_regs,</span>
<span class="lineNum">    3262 </span>            :                 struct reg_rename  *reg_rename_p, def_list_t *original_insns)
<span class="lineNum">    3263 </span>            : {
<span class="lineNum">    3264 </span><span class="lineCov">       3266 :   def_list_iterator i;</span>
<span class="lineNum">    3265 </span><span class="lineCov">       3266 :   def_t def;</span>
<span class="lineNum">    3266 </span><span class="lineCov">       3266 :   int res;</span>
<span class="lineNum">    3267 </span><span class="lineCov">       3266 :   bool needs_spec_check_p = false;</span>
<span class="lineNum">    3268 </span><span class="lineCov">       3266 :   expr_t expr;</span>
<span class="lineNum">    3269 </span><span class="lineCov">       3266 :   av_set_iterator expr_iter;</span>
<span class="lineNum">    3270 </span><span class="lineCov">       3266 :   struct fur_static_params sparams;</span>
<span class="lineNum">    3271 </span><span class="lineCov">       3266 :   struct cmpd_local_params lparams;</span>
<span class="lineNum">    3272 </span>            : 
<span class="lineNum">    3273 </span>            :   /* We haven't visited any blocks yet.  */
<span class="lineNum">    3274 </span><span class="lineCov">       3266 :   bitmap_clear (code_motion_visited_blocks);</span>
<span class="lineNum">    3275 </span>            : 
<span class="lineNum">    3276 </span>            :   /* Init parameters for code_motion_path_driver.  */
<span class="lineNum">    3277 </span><span class="lineCov">       3266 :   sparams.crosses_call = false;</span>
<span class="lineNum">    3278 </span><span class="lineCov">       3266 :   sparams.original_insns = original_insns;</span>
<span class="lineNum">    3279 </span><span class="lineCov">       3266 :   sparams.used_regs = used_regs;</span>
<span class="lineNum">    3280 </span>            : 
<span class="lineNum">    3281 </span>            :   /* Set the appropriate hooks and data.  */
<span class="lineNum">    3282 </span><span class="lineCov">       3266 :   code_motion_path_driver_info = &amp;fur_hooks;</span>
<span class="lineNum">    3283 </span>            : 
<span class="lineNum">    3284 </span><span class="lineCov">       3266 :   res = code_motion_path_driver (insn, orig_ops, NULL, &amp;lparams, &amp;sparams);</span>
<span class="lineNum">    3285 </span>            : 
<span class="lineNum">    3286 </span><span class="lineCov">       3266 :   reg_rename_p-&gt;crosses_call |= sparams.crosses_call;</span>
<span class="lineNum">    3287 </span>            : 
<span class="lineNum">    3288 </span><span class="lineCov">       3266 :   gcc_assert (res == 1);</span>
<span class="lineNum">    3289 </span><span class="lineCov">       3266 :   gcc_assert (original_insns &amp;&amp; *original_insns);</span>
<span class="lineNum">    3290 </span>            : 
<span class="lineNum">    3291 </span>            :   /* ??? We calculate whether an expression needs a check when computing
<span class="lineNum">    3292 </span>            :      av sets.  This information is not as precise as it could be due to
<span class="lineNum">    3293 </span>            :      merging this bit in merge_expr.  We can do better in find_used_regs,
<span class="lineNum">    3294 </span>            :      but we want to avoid multiple traversals of the same code motion
<span class="lineNum">    3295 </span>            :      paths.  */
<span class="lineNum">    3296 </span><span class="lineCov">       6532 :   FOR_EACH_EXPR (expr, expr_iter, orig_ops)</span>
<span class="lineNum">    3297 </span><span class="lineCov">       3266 :     needs_spec_check_p |= EXPR_NEEDS_SPEC_CHECK_P (expr);</span>
<span class="lineNum">    3298 </span>            : 
<span class="lineNum">    3299 </span>            :   /* Mark hardware regs in REG_RENAME_P that are not suitable
<span class="lineNum">    3300 </span>            :      for renaming expr in INSN due to hardware restrictions (register class,
<span class="lineNum">    3301 </span>            :      modes compatibility etc).  */
<span class="lineNum">    3302 </span><span class="lineCov">       8253 :   FOR_EACH_DEF (def, i, *original_insns)</span>
<span class="lineNum">    3303 </span>            :     {
<span class="lineNum">    3304 </span><span class="lineCov">       4987 :       vinsn_t vinsn = INSN_VINSN (def-&gt;orig_insn);</span>
<span class="lineNum">    3305 </span>            : 
<span class="lineNum">    3306 </span><span class="lineCov">       4987 :       if (VINSN_SEPARABLE_P (vinsn))</span>
<span class="lineNum">    3307 </span><span class="lineCov">       3957 :         mark_unavailable_hard_regs (def, reg_rename_p, used_regs);</span>
<span class="lineNum">    3308 </span>            : 
<span class="lineNum">    3309 </span>            :       /* Do not allow clobbering of ld.[sa] address in case some of the
<span class="lineNum">    3310 </span>            :          original operations need a check.  */
<span class="lineNum">    3311 </span><span class="lineCov">       4987 :       if (needs_spec_check_p)</span>
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :         IOR_REG_SET (used_regs, VINSN_REG_USES (vinsn));</span>
<span class="lineNum">    3313 </span>            :     }
<span class="lineNum">    3314 </span>            : 
<span class="lineNum">    3315 </span><span class="lineCov">       3266 :   return true;</span>
<span class="lineNum">    3316 </span>            : }
<span class="lineNum">    3317 </span>            : 
<span class="lineNum">    3318 </span>            : 
<span class="lineNum">    3319 </span>            : /* Functions to choose the best insn from available ones.  */
<span class="lineNum">    3320 </span>            : 
<a name="3321"><span class="lineNum">    3321 </span>            : /* Adjusts the priority for EXPR using the backend *_adjust_priority hook.  */</a>
<span class="lineNum">    3322 </span>            : static int
<span class="lineNum">    3323 </span><span class="lineCov">      16640 : sel_target_adjust_priority (expr_t expr)</span>
<span class="lineNum">    3324 </span>            : {
<span class="lineNum">    3325 </span><span class="lineCov">      16640 :   int priority = EXPR_PRIORITY (expr);</span>
<span class="lineNum">    3326 </span><span class="lineCov">      16640 :   int new_priority;</span>
<span class="lineNum">    3327 </span>            : 
<span class="lineNum">    3328 </span><span class="lineCov">      16640 :   if (targetm.sched.adjust_priority)</span>
<span class="lineNum">    3329 </span><span class="lineCov">      16640 :     new_priority = targetm.sched.adjust_priority (EXPR_INSN_RTX (expr), priority);</span>
<span class="lineNum">    3330 </span>            :   else
<span class="lineNum">    3331 </span>            :     new_priority = priority;
<span class="lineNum">    3332 </span>            : 
<span class="lineNum">    3333 </span><span class="lineCov">      16640 :   gcc_assert (new_priority &gt;= 0);</span>
<span class="lineNum">    3334 </span>            : 
<span class="lineNum">    3335 </span>            :   /* If the priority has changed, adjust EXPR_PRIORITY_ADJ accordingly.  */
<span class="lineNum">    3336 </span><span class="lineCov">      16640 :   EXPR_PRIORITY_ADJ (expr) = new_priority - EXPR_PRIORITY (expr);</span>
<span class="lineNum">    3337 </span>            : 
<span class="lineNum">    3338 </span><span class="lineCov">      16640 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 :     sel_print (&quot;sel_target_adjust_priority: insn %d,  %d+%d = %d.\n&quot;,</span>
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :                INSN_UID (EXPR_INSN_RTX (expr)), EXPR_PRIORITY (expr),</span>
<span class="lineNum">    3341 </span>            :                EXPR_PRIORITY_ADJ (expr), new_priority);
<span class="lineNum">    3342 </span>            : 
<span class="lineNum">    3343 </span><span class="lineCov">      16640 :   return new_priority;</span>
<span class="lineNum">    3344 </span>            : }
<span class="lineNum">    3345 </span>            : 
<a name="3346"><span class="lineNum">    3346 </span>            : /* Rank two available exprs for schedule.  Never return 0 here.  */</a>
<span class="lineNum">    3347 </span>            : static int
<span class="lineNum">    3348 </span><span class="lineCov">     102530 : sel_rank_for_schedule (const void *x, const void *y)</span>
<span class="lineNum">    3349 </span>            : {
<span class="lineNum">    3350 </span><span class="lineCov">     102530 :   expr_t tmp = *(const expr_t *) y;</span>
<span class="lineNum">    3351 </span><span class="lineCov">     102530 :   expr_t tmp2 = *(const expr_t *) x;</span>
<span class="lineNum">    3352 </span><span class="lineCov">     102530 :   insn_t tmp_insn, tmp2_insn;</span>
<span class="lineNum">    3353 </span><span class="lineCov">     102530 :   vinsn_t tmp_vinsn, tmp2_vinsn;</span>
<span class="lineNum">    3354 </span><span class="lineCov">     102530 :   int val;</span>
<span class="lineNum">    3355 </span>            : 
<span class="lineNum">    3356 </span><span class="lineCov">     102530 :   tmp_vinsn = EXPR_VINSN (tmp);</span>
<span class="lineNum">    3357 </span><span class="lineCov">     102530 :   tmp2_vinsn = EXPR_VINSN (tmp2);</span>
<span class="lineNum">    3358 </span><span class="lineCov">     102530 :   tmp_insn = EXPR_INSN_RTX (tmp);</span>
<span class="lineNum">    3359 </span><span class="lineCov">     102530 :   tmp2_insn = EXPR_INSN_RTX (tmp2);</span>
<span class="lineNum">    3360 </span>            : 
<span class="lineNum">    3361 </span>            :   /* Schedule debug insns as early as possible.  */
<span class="lineNum">    3362 </span><span class="lineCov">     102530 :   if (DEBUG_INSN_P (tmp_insn) &amp;&amp; !DEBUG_INSN_P (tmp2_insn))</span>
<span class="lineNum">    3363 </span>            :     return -1;
<span class="lineNum">    3364 </span><span class="lineCov">     102530 :   else if (DEBUG_INSN_P (tmp2_insn))</span>
<span class="lineNum">    3365 </span>            :     return 1;
<span class="lineNum">    3366 </span>            : 
<span class="lineNum">    3367 </span>            :   /* Prefer SCHED_GROUP_P insns to any others.  */
<span class="lineNum">    3368 </span><span class="lineCov">     102530 :   if (SCHED_GROUP_P (tmp_insn) != SCHED_GROUP_P (tmp2_insn))</span>
<span class="lineNum">    3369 </span>            :     {
<span class="lineNum">    3370 </span><span class="lineCov">       1970 :       if (VINSN_UNIQUE_P (tmp_vinsn) &amp;&amp; VINSN_UNIQUE_P (tmp2_vinsn))</span>
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :         return SCHED_GROUP_P (tmp2_insn) ? 1 : -1;</span>
<span class="lineNum">    3372 </span>            : 
<span class="lineNum">    3373 </span>            :       /* Now uniqueness means SCHED_GROUP_P is set, because schedule groups
<span class="lineNum">    3374 </span>            :          cannot be cloned.  */
<span class="lineNum">    3375 </span><span class="lineCov">       1970 :       if (VINSN_UNIQUE_P (tmp2_vinsn))</span>
<span class="lineNum">    3376 </span>            :         return 1;
<span class="lineNum">    3377 </span><span class="lineCov">       1331 :       return -1;</span>
<span class="lineNum">    3378 </span>            :     }
<span class="lineNum">    3379 </span>            : 
<span class="lineNum">    3380 </span>            :   /* Discourage scheduling of speculative checks.  */
<span class="lineNum">    3381 </span><span class="lineCov">     100560 :   val = (sel_insn_is_speculation_check (tmp_insn)</span>
<span class="lineNum">    3382 </span><span class="lineCov">     100560 :          - sel_insn_is_speculation_check (tmp2_insn));</span>
<span class="lineNum">    3383 </span><span class="lineCov">     100560 :   if (val)</span>
<span class="lineNum">    3384 </span>            :     return val;
<span class="lineNum">    3385 </span>            : 
<span class="lineNum">    3386 </span>            :   /* Prefer not scheduled insn over scheduled one.  */
<span class="lineNum">    3387 </span><span class="lineCov">     100560 :   if (EXPR_SCHED_TIMES (tmp) &gt; 0 || EXPR_SCHED_TIMES (tmp2) &gt; 0)</span>
<span class="lineNum">    3388 </span>            :     {
<span class="lineNum">    3389 </span><span class="lineCov">      14561 :       val = EXPR_SCHED_TIMES (tmp) - EXPR_SCHED_TIMES (tmp2);</span>
<span class="lineNum">    3390 </span><span class="lineCov">      14561 :       if (val)</span>
<span class="lineNum">    3391 </span>            :         return val;
<span class="lineNum">    3392 </span>            :     }
<span class="lineNum">    3393 </span>            : 
<span class="lineNum">    3394 </span>            :   /* Prefer jump over non-jump instruction.  */
<span class="lineNum">    3395 </span><span class="lineCov">      93068 :   if (control_flow_insn_p (tmp_insn) &amp;&amp; !control_flow_insn_p (tmp2_insn))</span>
<span class="lineNum">    3396 </span>            :     return -1;
<span class="lineNum">    3397 </span><span class="lineCov">      92351 :   else if (control_flow_insn_p (tmp2_insn) &amp;&amp; !control_flow_insn_p (tmp_insn))</span>
<span class="lineNum">    3398 </span>            :     return 1;
<span class="lineNum">    3399 </span>            : 
<span class="lineNum">    3400 </span>            :   /* Prefer an expr with non-zero usefulness.  */
<span class="lineNum">    3401 </span><span class="lineCov">      91974 :   int u1 = EXPR_USEFULNESS (tmp), u2 = EXPR_USEFULNESS (tmp2);</span>
<span class="lineNum">    3402 </span>            : 
<span class="lineNum">    3403 </span><span class="lineCov">      91974 :   if (u1 == 0)</span>
<span class="lineNum">    3404 </span>            :     {
<span class="lineNum">    3405 </span><span class="lineCov">        465 :       if (u2 == 0)</span>
<span class="lineNum">    3406 </span>            :         u1 = u2 = 1;
<span class="lineNum">    3407 </span>            :       else
<span class="lineNum">    3408 </span>            :         return 1;
<span class="lineNum">    3409 </span>            :     }
<span class="lineNum">    3410 </span><span class="lineCov">      91509 :   else if (u2 == 0)</span>
<span class="lineNum">    3411 </span>            :     return -1;
<span class="lineNum">    3412 </span>            : 
<span class="lineNum">    3413 </span>            :   /* Prefer an expr with greater priority.  */
<span class="lineNum">    3414 </span><span class="lineCov">     183248 :   val = (u2 * (EXPR_PRIORITY (tmp2) + EXPR_PRIORITY_ADJ (tmp2))</span>
<span class="lineNum">    3415 </span><span class="lineCov">      91624 :          - u1 * (EXPR_PRIORITY (tmp) + EXPR_PRIORITY_ADJ (tmp)));</span>
<span class="lineNum">    3416 </span><span class="lineCov">      91624 :   if (val)</span>
<span class="lineNum">    3417 </span>            :     return val;
<span class="lineNum">    3418 </span>            : 
<span class="lineNum">    3419 </span><span class="lineCov">      21917 :   if (spec_info != NULL &amp;&amp; spec_info-&gt;mask != 0)</span>
<span class="lineNum">    3420 </span>            :     /* This code was taken from haifa-sched.c: rank_for_schedule ().  */
<span class="lineNum">    3421 </span>            :     {
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :       ds_t ds1, ds2;</span>
<span class="lineNum">    3423 </span><span class="lineNoCov">          0 :       dw_t dw1, dw2;</span>
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :       int dw;</span>
<span class="lineNum">    3425 </span>            : 
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :       ds1 = EXPR_SPEC_DONE_DS (tmp);</span>
<span class="lineNum">    3427 </span><span class="lineNoCov">          0 :       if (ds1)</span>
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 :         dw1 = ds_weak (ds1);</span>
<span class="lineNum">    3429 </span>            :       else
<span class="lineNum">    3430 </span>            :         dw1 = NO_DEP_WEAK;
<span class="lineNum">    3431 </span>            : 
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 :       ds2 = EXPR_SPEC_DONE_DS (tmp2);</span>
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :       if (ds2)</span>
<span class="lineNum">    3434 </span><span class="lineNoCov">          0 :         dw2 = ds_weak (ds2);</span>
<span class="lineNum">    3435 </span>            :       else
<span class="lineNum">    3436 </span>            :         dw2 = NO_DEP_WEAK;
<span class="lineNum">    3437 </span>            : 
<span class="lineNum">    3438 </span><span class="lineNoCov">          0 :       dw = dw2 - dw1;</span>
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :       if (dw &gt; (NO_DEP_WEAK / 8) || dw &lt; -(NO_DEP_WEAK / 8))</span>
<span class="lineNum">    3440 </span>            :         return dw;
<span class="lineNum">    3441 </span>            :     }
<span class="lineNum">    3442 </span>            : 
<span class="lineNum">    3443 </span>            :   /* Prefer an old insn to a bookkeeping insn.  */
<span class="lineNum">    3444 </span><span class="lineCov">      21917 :   if (INSN_UID (tmp_insn) &lt; first_emitted_uid</span>
<span class="lineNum">    3445 </span><span class="lineCov">      21917 :       &amp;&amp; INSN_UID (tmp2_insn) &gt;= first_emitted_uid)</span>
<span class="lineNum">    3446 </span>            :     return -1;
<span class="lineNum">    3447 </span><span class="lineCov">      21693 :   if (INSN_UID (tmp_insn) &gt;= first_emitted_uid</span>
<span class="lineNum">    3448 </span><span class="lineCov">      21693 :       &amp;&amp; INSN_UID (tmp2_insn) &lt; first_emitted_uid)</span>
<span class="lineNum">    3449 </span>            :     return 1;
<span class="lineNum">    3450 </span>            : 
<span class="lineNum">    3451 </span>            :   /* Prefer an insn with smaller UID, as a last resort.
<span class="lineNum">    3452 </span>            :      We can't safely use INSN_LUID as it is defined only for those insns
<span class="lineNum">    3453 </span>            :      that are in the stream.  */
<span class="lineNum">    3454 </span><span class="lineCov">      43058 :   return INSN_UID (tmp_insn) - INSN_UID (tmp2_insn);</span>
<span class="lineNum">    3455 </span>            : }
<span class="lineNum">    3456 </span>            : 
<span class="lineNum">    3457 </span>            : /* Filter out expressions from av set pointed to by AV_PTR
<a name="3458"><span class="lineNum">    3458 </span>            :    that are pipelined too many times.  */</a>
<span class="lineNum">    3459 </span>            : static void
<span class="lineNum">    3460 </span><span class="lineCov">       7191 : process_pipelined_exprs (av_set_t *av_ptr)</span>
<span class="lineNum">    3461 </span>            : {
<span class="lineNum">    3462 </span><span class="lineCov">       7191 :   expr_t expr;</span>
<span class="lineNum">    3463 </span><span class="lineCov">       7191 :   av_set_iterator si;</span>
<span class="lineNum">    3464 </span>            : 
<span class="lineNum">    3465 </span>            :   /* Don't pipeline already pipelined code as that would increase
<span class="lineNum">    3466 </span>            :      number of unnecessary register moves.  */
<span class="lineNum">    3467 </span><span class="lineCov">      41673 :   FOR_EACH_EXPR_1 (expr, si, av_ptr)</span>
<span class="lineNum">    3468 </span>            :     {
<span class="lineNum">    3469 </span><span class="lineCov">      34482 :       if (EXPR_SCHED_TIMES (expr)</span>
<span class="lineNum">    3470 </span><span class="lineCov">      17241 :           &gt;= PARAM_VALUE (PARAM_SELSCHED_MAX_SCHED_TIMES))</span>
<span class="lineNum">    3471 </span><span class="lineCov">        177 :         av_set_iter_remove (&amp;si);</span>
<span class="lineNum">    3472 </span>            :     }
<span class="lineNum">    3473 </span><span class="lineCov">       7191 : }</span>
<span class="lineNum">    3474 </span>            : 
<a name="3475"><span class="lineNum">    3475 </span>            : /* Filter speculative insns from AV_PTR if we don't want them.  */</a>
<span class="lineNum">    3476 </span>            : static void
<span class="lineNum">    3477 </span><span class="lineCov">       7191 : process_spec_exprs (av_set_t *av_ptr)</span>
<span class="lineNum">    3478 </span>            : {
<span class="lineNum">    3479 </span><span class="lineCov">       7191 :   expr_t expr;</span>
<span class="lineNum">    3480 </span><span class="lineCov">       7191 :   av_set_iterator si;</span>
<span class="lineNum">    3481 </span>            : 
<span class="lineNum">    3482 </span><span class="lineCov">       7191 :   if (spec_info == NULL)</span>
<span class="lineNum">    3483 </span><span class="lineCov">       7191 :     return;</span>
<span class="lineNum">    3484 </span>            : 
<span class="lineNum">    3485 </span>            :   /* Scan *AV_PTR to find out if we want to consider speculative
<span class="lineNum">    3486 </span>            :      instructions for scheduling.  */
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :   FOR_EACH_EXPR_1 (expr, si, av_ptr)</span>
<span class="lineNum">    3488 </span>            :     {
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :       ds_t ds;</span>
<span class="lineNum">    3490 </span>            : 
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :       ds = EXPR_SPEC_DONE_DS (expr);</span>
<span class="lineNum">    3492 </span>            : 
<span class="lineNum">    3493 </span>            :       /* The probability of a success is too low - don't speculate.  */
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 :       if ((ds &amp; SPECULATIVE)</span>
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :           &amp;&amp; (ds_weak (ds) &lt; spec_info-&gt;data_weakness_cutoff</span>
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :               || EXPR_USEFULNESS (expr) &lt; spec_info-&gt;control_weakness_cutoff</span>
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :               || (pipelining_p &amp;&amp; false</span>
<span class="lineNum">    3498 </span>            :                   &amp;&amp; (ds &amp; DATA_SPEC)
<span class="lineNum">    3499 </span>            :                   &amp;&amp; (ds &amp; CONTROL_SPEC))))
<span class="lineNum">    3500 </span>            :         {
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :           av_set_iter_remove (&amp;si);</span>
<span class="lineNum">    3502 </span><span class="lineNoCov">          0 :           continue;</span>
<span class="lineNum">    3503 </span>            :         }
<span class="lineNum">    3504 </span>            :     }
<span class="lineNum">    3505 </span>            : }
<span class="lineNum">    3506 </span>            : 
<span class="lineNum">    3507 </span>            : /* Search for any use-like insns in AV_PTR and decide on scheduling
<span class="lineNum">    3508 </span>            :    them.  Return one when found, and NULL otherwise.
<span class="lineNum">    3509 </span>            :    Note that we check here whether a USE could be scheduled to avoid
<a name="3510"><span class="lineNum">    3510 </span>            :    an infinite loop later.  */</a>
<span class="lineNum">    3511 </span>            : static expr_t
<span class="lineNum">    3512 </span><span class="lineCov">       7191 : process_use_exprs (av_set_t *av_ptr)</span>
<span class="lineNum">    3513 </span>            : {
<span class="lineNum">    3514 </span><span class="lineCov">       7191 :   expr_t expr;</span>
<span class="lineNum">    3515 </span><span class="lineCov">       7191 :   av_set_iterator si;</span>
<span class="lineNum">    3516 </span><span class="lineCov">       7191 :   bool uses_present_p = false;</span>
<span class="lineNum">    3517 </span><span class="lineCov">       7191 :   bool try_uses_p = true;</span>
<span class="lineNum">    3518 </span>            : 
<span class="lineNum">    3519 </span><span class="lineCov">      40815 :   FOR_EACH_EXPR_1 (expr, si, av_ptr)</span>
<span class="lineNum">    3520 </span>            :     {
<span class="lineNum">    3521 </span>            :       /* This will also initialize INSN_CODE for later use.  */
<span class="lineNum">    3522 </span><span class="lineCov">      17151 :       if (recog_memoized (EXPR_INSN_RTX (expr)) &lt; 0)</span>
<span class="lineNum">    3523 </span>            :         {
<span class="lineNum">    3524 </span>            :           /* If we have a USE in *AV_PTR that was not scheduled yet,
<span class="lineNum">    3525 </span>            :              do so because it will do good only.  */
<span class="lineNum">    3526 </span><span class="lineCov">        184 :           if (EXPR_SCHED_TIMES (expr) &lt;= 0)</span>
<span class="lineNum">    3527 </span>            :             {
<span class="lineNum">    3528 </span><span class="lineCov">        169 :               if (EXPR_TARGET_AVAILABLE (expr) == 1)</span>
<span class="lineNum">    3529 </span><span class="lineCov">        154 :                 return expr;</span>
<span class="lineNum">    3530 </span>            : 
<span class="lineNum">    3531 </span><span class="lineCov">         15 :               av_set_iter_remove (&amp;si);</span>
<span class="lineNum">    3532 </span>            :             }
<span class="lineNum">    3533 </span>            :           else
<span class="lineNum">    3534 </span>            :             {
<span class="lineNum">    3535 </span><span class="lineCov">         15 :               gcc_assert (pipelining_p);</span>
<span class="lineNum">    3536 </span>            : 
<span class="lineNum">    3537 </span>            :               uses_present_p = true;
<span class="lineNum">    3538 </span>            :             }
<span class="lineNum">    3539 </span>            :         }
<span class="lineNum">    3540 </span>            :       else
<span class="lineNum">    3541 </span>            :         try_uses_p = false;
<span class="lineNum">    3542 </span>            :     }
<span class="lineNum">    3543 </span>            : 
<span class="lineNum">    3544 </span><span class="lineCov">       7037 :   if (uses_present_p)</span>
<span class="lineNum">    3545 </span>            :     {
<span class="lineNum">    3546 </span>            :       /* If we don't want to schedule any USEs right now and we have some
<span class="lineNum">    3547 </span>            :            in *AV_PTR, remove them, else just return the first one found.  */
<span class="lineNum">    3548 </span><span class="lineCov">         15 :       if (!try_uses_p)</span>
<span class="lineNum">    3549 </span>            :         {
<span class="lineNum">    3550 </span><span class="lineCov">        113 :           FOR_EACH_EXPR_1 (expr, si, av_ptr)</span>
<span class="lineNum">    3551 </span><span class="lineCov">         49 :             if (INSN_CODE (EXPR_INSN_RTX (expr)) &lt; 0)</span>
<span class="lineNum">    3552 </span><span class="lineCov">         15 :               av_set_iter_remove (&amp;si);</span>
<span class="lineNum">    3553 </span>            :         }
<span class="lineNum">    3554 </span>            :       else
<span class="lineNum">    3555 </span>            :         {
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :           FOR_EACH_EXPR_1 (expr, si, av_ptr)</span>
<span class="lineNum">    3557 </span>            :             {
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :               gcc_assert (INSN_CODE (EXPR_INSN_RTX (expr)) &lt; 0);</span>
<span class="lineNum">    3559 </span>            : 
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :               if (EXPR_TARGET_AVAILABLE (expr) == 1)</span>
<span class="lineNum">    3561 </span><span class="lineNoCov">          0 :                 return expr;</span>
<span class="lineNum">    3562 </span>            : 
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :               av_set_iter_remove (&amp;si);</span>
<span class="lineNum">    3564 </span>            :             }
<span class="lineNum">    3565 </span>            :         }
<span class="lineNum">    3566 </span>            :     }
<span class="lineNum">    3567 </span>            : 
<span class="lineNum">    3568 </span>            :   return NULL;
<span class="lineNum">    3569 </span>            : }
<span class="lineNum">    3570 </span>            : 
<span class="lineNum">    3571 </span>            : /* Lookup EXPR in VINSN_VEC and return TRUE if found.  Also check patterns from
<span class="lineNum">    3572 </span>            :    EXPR's history of changes.  */
<span class="lineNum">    3573 </span>            : static bool
<span class="lineNum">    3574 </span><span class="lineCov">      33280 : vinsn_vec_has_expr_p (vinsn_vec_t vinsn_vec, expr_t expr)</span>
<span class="lineNum">    3575 </span>            : {
<span class="lineNum">    3576 </span><span class="lineCov">      33280 :   vinsn_t vinsn, expr_vinsn;</span>
<span class="lineNum">    3577 </span><span class="lineCov">      33280 :   int n;</span>
<span class="lineNum">    3578 </span><span class="lineCov">      33280 :   unsigned i;</span>
<span class="lineNum">    3579 </span>            : 
<span class="lineNum">    3580 </span>            :   /* Start with checking expr itself and then proceed with all the old forms
<span class="lineNum">    3581 </span>            :      of expr taken from its history vector.  */
<span class="lineNum">    3582 </span><span class="lineCov">      33280 :   for (i = 0, expr_vinsn = EXPR_VINSN (expr);</span>
<span class="lineNum">    3583 </span><span class="lineCov">      66790 :        expr_vinsn;</span>
<span class="lineNum">    3584 </span><span class="lineCov">      33510 :        expr_vinsn = (i &lt; EXPR_HISTORY_OF_CHANGES (expr).length ()</span>
<span class="lineNum">    3585 </span><span class="lineCov">      33510 :                      ? EXPR_HISTORY_OF_CHANGES (expr)[i++].old_expr_vinsn</span>
<span class="lineNum">    3586 </span>            :                      : NULL))
<span class="lineNum">    3587 </span><span class="lineCov">      38490 :     FOR_EACH_VEC_ELT (vinsn_vec, n, vinsn)</span>
<span class="lineNum">    3588 </span><span class="lineCov">       4980 :       if (VINSN_SEPARABLE_P (vinsn))</span>
<span class="lineNum">    3589 </span>            :         {
<span class="lineNum">    3590 </span><span class="lineCov">       3596 :           if (vinsn_equal_p (vinsn, expr_vinsn))</span>
<span class="lineNum">    3591 </span>            :             return true;
<span class="lineNum">    3592 </span>            :         }
<span class="lineNum">    3593 </span>            :       else
<span class="lineNum">    3594 </span>            :         {
<span class="lineNum">    3595 </span>            :           /* For non-separable instructions, the blocking insn can have
<span class="lineNum">    3596 </span>            :              another pattern due to substitution, and we can't choose
<span class="lineNum">    3597 </span>            :              different register as in the above case.  Check all registers
<span class="lineNum">    3598 </span>            :              being written instead.  */
<span class="lineNum">    3599 </span><span class="lineCov">       1384 :           if (bitmap_intersect_p (VINSN_REG_SETS (vinsn),</span>
<span class="lineNum">    3600 </span><span class="lineCov">       1384 :                                   VINSN_REG_SETS (expr_vinsn)))</span>
<span class="lineNum">    3601 </span>            :             return true;
<span class="lineNum">    3602 </span>            :         }
<span class="lineNum">    3603 </span>            : 
<span class="lineNum">    3604 </span>            :   return false;
<span class="lineNum">    3605 </span>            : }
<span class="lineNum">    3606 </span>            : 
<span class="lineNum">    3607 </span>            : /* Return true if either of expressions from ORIG_OPS can be blocked
<span class="lineNum">    3608 </span>            :    by previously created bookkeeping code.  STATIC_PARAMS points to static
<span class="lineNum">    3609 </span>            :    parameters of move_op.  */
<span class="lineNum">    3610 </span>            : static bool
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 : av_set_could_be_blocked_by_bookkeeping_p (av_set_t orig_ops, void *static_params)</span>
<span class="lineNum">    3612 </span>            : {
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :   expr_t expr;</span>
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :   av_set_iterator iter;</span>
<span class="lineNum">    3615 </span><span class="lineNoCov">          0 :   moveop_static_params_p sparams;</span>
<span class="lineNum">    3616 </span>            : 
<span class="lineNum">    3617 </span>            :   /* This checks that expressions in ORIG_OPS are not blocked by bookkeeping
<span class="lineNum">    3618 </span>            :      created while scheduling on another fence.  */
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :   FOR_EACH_EXPR (expr, iter, orig_ops)</span>
<span class="lineNum">    3620 </span><span class="lineNoCov">          0 :     if (vinsn_vec_has_expr_p (vec_bookkeeping_blocked_vinsns, expr))</span>
<span class="lineNum">    3621 </span>            :       return true;
<span class="lineNum">    3622 </span>            : 
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :   gcc_assert (code_motion_path_driver_info == &amp;move_op_hooks);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :   sparams = (moveop_static_params_p) static_params;</span>
<span class="lineNum">    3625 </span>            : 
<span class="lineNum">    3626 </span>            :   /* Expressions can be also blocked by bookkeeping created during current
<span class="lineNum">    3627 </span>            :      move_op.  */
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :   if (bitmap_bit_p (current_copies, INSN_UID (sparams-&gt;failed_insn)))</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :     FOR_EACH_EXPR (expr, iter, orig_ops)</span>
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :       if (moveup_expr_cached (expr, sparams-&gt;failed_insn, false) != MOVEUP_EXPR_NULL)</span>
<span class="lineNum">    3631 </span>            :         return true;
<span class="lineNum">    3632 </span>            : 
<span class="lineNum">    3633 </span>            :   /* Expressions in ORIG_OPS may have wrong destination register due to
<span class="lineNum">    3634 </span>            :      renaming.  Check with the right register instead.  */
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :   if (sparams-&gt;dest &amp;&amp; REG_P (sparams-&gt;dest))</span>
<span class="lineNum">    3636 </span>            :     {
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :       rtx reg = sparams-&gt;dest;</span>
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :       vinsn_t failed_vinsn = INSN_VINSN (sparams-&gt;failed_insn);</span>
<span class="lineNum">    3639 </span>            : 
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :       if (register_unavailable_p (VINSN_REG_SETS (failed_vinsn), reg)</span>
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 :           || register_unavailable_p (VINSN_REG_USES (failed_vinsn), reg)</span>
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :           || register_unavailable_p (VINSN_REG_CLOBBERS (failed_vinsn), reg))</span>
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    3644 </span>            :     }
<span class="lineNum">    3645 </span>            : 
<span class="lineNum">    3646 </span>            :   return false;
<span class="lineNum">    3647 </span>            : }
<span class="lineNum">    3648 </span>            : 
<span class="lineNum">    3649 </span>            : /* Clear VINSN_VEC and detach vinsns.  */
<span class="lineNum">    3650 </span>            : static void
<span class="lineNum">    3651 </span><span class="lineCov">       3032 : vinsn_vec_clear (vinsn_vec_t *vinsn_vec)</span>
<span class="lineNum">    3652 </span>            : {
<span class="lineNum">    3653 </span><span class="lineCov">       3032 :   unsigned len = vinsn_vec-&gt;length ();</span>
<span class="lineNum">    3654 </span><span class="lineCov">        269 :   if (len &gt; 0)</span>
<span class="lineNum">    3655 </span>            :     {
<span class="lineNum">    3656 </span>            :       vinsn_t vinsn;
<span class="lineNum">    3657 </span>            :       int n;
<span class="lineNum">    3658 </span>            : 
<span class="lineNum">    3659 </span><span class="lineCov">        197 :       FOR_EACH_VEC_ELT (*vinsn_vec, n, vinsn)</span>
<span class="lineNum">    3660 </span><span class="lineCov">        141 :         vinsn_detach (vinsn);</span>
<span class="lineNum">    3661 </span><span class="lineCov">        112 :       vinsn_vec-&gt;block_remove (0, len);</span>
<span class="lineNum">    3662 </span>            :     }
<span class="lineNum">    3663 </span><span class="lineCov">       3032 : }</span>
<span class="lineNum">    3664 </span>            : 
<a name="3665"><span class="lineNum">    3665 </span>            : /* Add the vinsn of EXPR to the VINSN_VEC.  */</a>
<span class="lineNum">    3666 </span>            : static void
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 : vinsn_vec_add (vinsn_vec_t *vinsn_vec, expr_t expr)</span>
<span class="lineNum">    3668 </span>            : {
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :   vinsn_attach (EXPR_VINSN (expr));</span>
<span class="lineNum">    3670 </span><span class="lineCov">        141 :   vinsn_vec-&gt;safe_push (EXPR_VINSN (expr));</span>
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3672 </span>            : 
<span class="lineNum">    3673 </span>            : /* Free the vector representing blocked expressions.  */
<span class="lineNum">    3674 </span>            : static void
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 : vinsn_vec_free (vinsn_vec_t &amp;vinsn_vec)</span>
<span class="lineNum">    3676 </span>            : {
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :   vinsn_vec.release ();</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3679 </span>            : 
<span class="lineNum">    3680 </span>            : /* Increase EXPR_PRIORITY_ADJ for INSN by AMOUNT.  */
<span class="lineNum">    3681 </span>            : 
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 : void sel_add_to_insn_priority (rtx insn, int amount)</span>
<span class="lineNum">    3683 </span>            : {
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :   EXPR_PRIORITY_ADJ (INSN_EXPR (insn)) += amount;</span>
<span class="lineNum">    3685 </span>            : 
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    3687 </span><span class="lineNoCov">          0 :     sel_print (&quot;sel_add_to_insn_priority: insn %d, by %d (now %d+%d).\n&quot;,</span>
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :                INSN_UID (insn), amount, EXPR_PRIORITY (INSN_EXPR (insn)),</span>
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :                EXPR_PRIORITY_ADJ (INSN_EXPR (insn)));</span>
<span class="lineNum">    3690 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3691 </span>            : 
<span class="lineNum">    3692 </span>            : /* Turn AV into a vector, filter inappropriate insns and sort it.  Return
<span class="lineNum">    3693 </span>            :    true if there is something to schedule.  BNDS and FENCE are current
<span class="lineNum">    3694 </span>            :    boundaries and fence, respectively.  If we need to stall for some cycles
<span class="lineNum">    3695 </span>            :    before an expr from AV would become available, write this number to
<span class="lineNum">    3696 </span>            :    *PNEED_STALL.  */
<span class="lineNum">    3697 </span>            : static bool
<span class="lineNum">    3698 </span><span class="lineCov">       7037 : fill_vec_av_set (av_set_t av, blist_t bnds, fence_t fence,</span>
<span class="lineNum">    3699 </span>            :                  int *pneed_stall)
<span class="lineNum">    3700 </span>            : {
<span class="lineNum">    3701 </span><span class="lineCov">       7037 :   av_set_iterator si;</span>
<span class="lineNum">    3702 </span><span class="lineCov">       7037 :   expr_t expr;</span>
<span class="lineNum">    3703 </span><span class="lineCov">       7037 :   int sched_next_worked = 0, stalled, n;</span>
<span class="lineNum">    3704 </span><span class="lineCov">       7037 :   static int av_max_prio, est_ticks_till_branch;</span>
<span class="lineNum">    3705 </span><span class="lineCov">       7037 :   int min_need_stall = -1;</span>
<span class="lineNum">    3706 </span><span class="lineCov">       7037 :   deps_t dc = BND_DC (BLIST_BND (bnds));</span>
<span class="lineNum">    3707 </span>            : 
<span class="lineNum">    3708 </span>            :   /* Bail out early when the ready list contained only USEs/CLOBBERs that are
<span class="lineNum">    3709 </span>            :      already scheduled.  */
<span class="lineNum">    3710 </span><span class="lineCov">       7037 :   if (av == NULL)</span>
<span class="lineNum">    3711 </span>            :     return false;
<span class="lineNum">    3712 </span>            : 
<span class="lineNum">    3713 </span>            :   /* Empty vector from the previous stuff.  */
<span class="lineNum">    3714 </span><span class="lineCov">       7037 :   if (vec_av_set.length () &gt; 0)</span>
<span class="lineNum">    3715 </span><span class="lineCov">       9814 :     vec_av_set.block_remove (0, vec_av_set.length ());</span>
<span class="lineNum">    3716 </span>            : 
<span class="lineNum">    3717 </span>            :   /* Turn the set into a vector for sorting and call sel_target_adjust_priority
<span class="lineNum">    3718 </span>            :      for each insn.  */
<span class="lineNum">    3719 </span><span class="lineCov">       7037 :   gcc_assert (vec_av_set.is_empty ());</span>
<span class="lineNum">    3720 </span><span class="lineCov">      23677 :   FOR_EACH_EXPR (expr, si, av)</span>
<span class="lineNum">    3721 </span>            :     {
<span class="lineNum">    3722 </span><span class="lineCov">      16640 :       vec_av_set.safe_push (expr);</span>
<span class="lineNum">    3723 </span>            : 
<span class="lineNum">    3724 </span><span class="lineCov">      16640 :       gcc_assert (EXPR_PRIORITY_ADJ (expr) == 0 || *pneed_stall);</span>
<span class="lineNum">    3725 </span>            : 
<span class="lineNum">    3726 </span>            :       /* Adjust priority using target backend hook.  */
<span class="lineNum">    3727 </span><span class="lineCov">      16640 :       sel_target_adjust_priority (expr);</span>
<span class="lineNum">    3728 </span>            :     }
<span class="lineNum">    3729 </span>            : 
<span class="lineNum">    3730 </span>            :   /* Sort the vector.  */
<span class="lineNum">    3731 </span><span class="lineCov">       7037 :   vec_av_set.qsort (sel_rank_for_schedule);</span>
<span class="lineNum">    3732 </span>            : 
<span class="lineNum">    3733 </span>            :   /* We record maximal priority of insns in av set for current instruction
<span class="lineNum">    3734 </span>            :      group.  */
<span class="lineNum">    3735 </span><span class="lineCov">       7037 :   if (FENCE_STARTS_CYCLE_P (fence))</span>
<span class="lineNum">    3736 </span><span class="lineCov">       3356 :     av_max_prio = est_ticks_till_branch = INT_MIN;</span>
<span class="lineNum">    3737 </span>            : 
<span class="lineNum">    3738 </span>            :   /* Filter out inappropriate expressions.  Loop's direction is reversed to
<span class="lineNum">    3739 </span>            :      visit &quot;best&quot; instructions first.  We assume that vec::unordered_remove
<span class="lineNum">    3740 </span>            :      moves last element in place of one being deleted.  */
<span class="lineNum">    3741 </span><span class="lineCov">      30714 :   for (n = vec_av_set.length () - 1, stalled = 0; n &gt;= 0; n--)</span>
<span class="lineNum">    3742 </span>            :     {
<span class="lineNum">    3743 </span><span class="lineCov">      16640 :       expr_t expr = vec_av_set[n];</span>
<span class="lineNum">    3744 </span><span class="lineCov">      16640 :       insn_t insn = EXPR_INSN_RTX (expr);</span>
<span class="lineNum">    3745 </span><span class="lineCov">      16640 :       signed char target_available;</span>
<span class="lineNum">    3746 </span><span class="lineCov">      16640 :       bool is_orig_reg_p = true;</span>
<span class="lineNum">    3747 </span><span class="lineCov">      16640 :       int need_cycles, new_prio;</span>
<span class="lineNum">    3748 </span><span class="lineCov">      16640 :       bool fence_insn_p = INSN_UID (insn) == INSN_UID (FENCE_INSN (fence));</span>
<span class="lineNum">    3749 </span>            : 
<span class="lineNum">    3750 </span>            :       /* Don't allow any insns other than from SCHED_GROUP if we have one.  */
<span class="lineNum">    3751 </span><span class="lineCov">      16640 :       if (FENCE_SCHED_NEXT (fence) &amp;&amp; insn != FENCE_SCHED_NEXT (fence))</span>
<span class="lineNum">    3752 </span>            :         {
<span class="lineNum">    3753 </span><span class="lineNoCov">          0 :           vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3754 </span><span class="lineCov">       8134 :           continue;</span>
<span class="lineNum">    3755 </span>            :         }
<span class="lineNum">    3756 </span>            : 
<span class="lineNum">    3757 </span>            :       /* Set number of sched_next insns (just in case there
<span class="lineNum">    3758 </span>            :          could be several).  */
<span class="lineNum">    3759 </span><span class="lineCov">      16640 :       if (FENCE_SCHED_NEXT (fence))</span>
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :         sched_next_worked++;</span>
<span class="lineNum">    3761 </span>            : 
<span class="lineNum">    3762 </span>            :       /* Check all liveness requirements and try renaming.
<span class="lineNum">    3763 </span>            :          FIXME: try to minimize calls to this.  */
<span class="lineNum">    3764 </span><span class="lineCov">      16640 :       target_available = EXPR_TARGET_AVAILABLE (expr);</span>
<span class="lineNum">    3765 </span>            : 
<span class="lineNum">    3766 </span>            :       /* If insn was already scheduled on the current fence,
<span class="lineNum">    3767 </span>            :          set TARGET_AVAILABLE to -1 no matter what expr's attribute says.  */
<span class="lineNum">    3768 </span><span class="lineCov">      16640 :       if (vinsn_vec_has_expr_p (vec_target_unavailable_vinsns, expr)</span>
<span class="lineNum">    3769 </span><span class="lineCov">      16640 :           &amp;&amp; !fence_insn_p)</span>
<span class="lineNum">    3770 </span>            :         target_available = -1;
<span class="lineNum">    3771 </span>            : 
<span class="lineNum">    3772 </span>            :       /* If the availability of the EXPR is invalidated by the insertion of
<span class="lineNum">    3773 </span>            :          bookkeeping earlier, make sure that we won't choose this expr for
<span class="lineNum">    3774 </span>            :          scheduling if it's not separable, and if it is separable, then
<span class="lineNum">    3775 </span>            :          we have to recompute the set of available registers for it.  */
<span class="lineNum">    3776 </span><span class="lineCov">      16640 :       if (vinsn_vec_has_expr_p (vec_bookkeeping_blocked_vinsns, expr))</span>
<span class="lineNum">    3777 </span>            :         {
<span class="lineNum">    3778 </span><span class="lineCov">        109 :           vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3779 </span><span class="lineCov">        109 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :             sel_print (&quot;Expr %d is blocked by bookkeeping inserted earlier\n&quot;,</span>
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :                        INSN_UID (insn));</span>
<span class="lineNum">    3782 </span><span class="lineCov">        109 :           continue;</span>
<span class="lineNum">    3783 </span>            :         }
<span class="lineNum">    3784 </span>            : 
<span class="lineNum">    3785 </span><span class="lineCov">      16531 :       if (target_available == true)</span>
<span class="lineNum">    3786 </span>            :         {
<span class="lineNum">    3787 </span>            :           /* Do nothing -- we can use an existing register.  */
<span class="lineNum">    3788 </span><span class="lineCov">      11306 :           is_orig_reg_p = EXPR_SEPARABLE_P (expr);</span>
<span class="lineNum">    3789 </span>            :         }
<span class="lineNum">    3790 </span><span class="lineCov">       5225 :       else if (/* Non-separable instruction will never</span>
<span class="lineNum">    3791 </span>            :                   get another register. */
<span class="lineNum">    3792 </span>            :                (target_available == false
<span class="lineNum">    3793 </span><span class="lineCov">       4876 :                 &amp;&amp; !EXPR_SEPARABLE_P (expr))</span>
<span class="lineNum">    3794 </span>            :                /* Don't try to find a register for low-priority expression.  */
<span class="lineNum">    3795 </span><span class="lineCov">       9442 :                || (int) vec_av_set.length () - 1 - n &gt;= max_insns_to_rename</span>
<span class="lineNum">    3796 </span>            :                /* ??? FIXME: Don't try to rename data speculation.  */
<span class="lineNum">    3797 </span><span class="lineCov">       3266 :                || (EXPR_SPEC_DONE_DS (expr) &amp; BEGIN_DATA)</span>
<span class="lineNum">    3798 </span><span class="lineCov">       8491 :                || ! find_best_reg_for_expr (expr, bnds, &amp;is_orig_reg_p))</span>
<span class="lineNum">    3799 </span>            :         {
<span class="lineNum">    3800 </span><span class="lineCov">       5025 :           vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3801 </span><span class="lineCov">       5025 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :             sel_print (&quot;Expr %d has no suitable target register\n&quot;,</span>
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :                        INSN_UID (insn));</span>
<span class="lineNum">    3804 </span>            : 
<span class="lineNum">    3805 </span>            :           /* A fence insn should not get here.  */
<span class="lineNum">    3806 </span><span class="lineCov">       5025 :           gcc_assert (!fence_insn_p);</span>
<span class="lineNum">    3807 </span>            :           continue;
<span class="lineNum">    3808 </span>            :         }
<span class="lineNum">    3809 </span>            : 
<span class="lineNum">    3810 </span>            :       /* At this point a fence insn should always be available.  */
<span class="lineNum">    3811 </span><span class="lineCov">      11506 :       gcc_assert (!fence_insn_p</span>
<span class="lineNum">    3812 </span>            :                   || INSN_UID (FENCE_INSN (fence)) == INSN_UID (EXPR_INSN_RTX (expr)));
<span class="lineNum">    3813 </span>            : 
<span class="lineNum">    3814 </span>            :       /* Filter expressions that need to be renamed or speculated when
<span class="lineNum">    3815 </span>            :          pipelining, because compensating register copies or speculation
<span class="lineNum">    3816 </span>            :          checks are likely to be placed near the beginning of the loop,
<span class="lineNum">    3817 </span>            :          causing a stall.  */
<span class="lineNum">    3818 </span><span class="lineCov">      11506 :       if (pipelining_p &amp;&amp; EXPR_ORIG_SCHED_CYCLE (expr) &gt; 0</span>
<span class="lineNum">    3819 </span><span class="lineCov">        242 :           &amp;&amp; (!is_orig_reg_p || EXPR_SPEC_DONE_DS (expr) != 0))</span>
<span class="lineNum">    3820 </span>            :         {
<span class="lineNum">    3821 </span>            :           /* Estimation of number of cycles until loop branch for
<span class="lineNum">    3822 </span>            :              renaming/speculation to be successful.  */
<span class="lineNum">    3823 </span><span class="lineCov">        149 :           int need_n_ticks_till_branch = sel_vinsn_cost (EXPR_VINSN (expr));</span>
<span class="lineNum">    3824 </span>            : 
<span class="lineNum">    3825 </span><span class="lineCov">        149 :           if ((int) current_loop_nest-&gt;ninsns &lt; 9)</span>
<span class="lineNum">    3826 </span>            :             {
<span class="lineNum">    3827 </span><span class="lineCov">          6 :               vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3828 </span><span class="lineCov">          6 :               if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :                 sel_print (&quot;Pipelining expr %d will likely cause stall\n&quot;,</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :                            INSN_UID (insn));</span>
<span class="lineNum">    3831 </span><span class="lineCov">          6 :               continue;</span>
<span class="lineNum">    3832 </span>            :             }
<span class="lineNum">    3833 </span>            : 
<span class="lineNum">    3834 </span><span class="lineCov">        286 :           if ((int) current_loop_nest-&gt;ninsns - num_insns_scheduled</span>
<span class="lineNum">    3835 </span><span class="lineCov">        143 :               &lt; need_n_ticks_till_branch * issue_rate / 2</span>
<span class="lineNum">    3836 </span><span class="lineCov">         23 :               &amp;&amp; est_ticks_till_branch &lt; need_n_ticks_till_branch)</span>
<span class="lineNum">    3837 </span>            :              {
<span class="lineNum">    3838 </span><span class="lineCov">         11 :                vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3839 </span><span class="lineCov">         11 :                if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :                  sel_print (&quot;Pipelining expr %d will likely cause stall\n&quot;,</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :                             INSN_UID (insn));</span>
<span class="lineNum">    3842 </span><span class="lineCov">         11 :                continue;</span>
<span class="lineNum">    3843 </span>            :              }
<span class="lineNum">    3844 </span>            :         }
<span class="lineNum">    3845 </span>            : 
<span class="lineNum">    3846 </span>            :       /* We want to schedule speculation checks as late as possible.  Discard
<span class="lineNum">    3847 </span>            :          them from av set if there are instructions with higher priority.  */
<span class="lineNum">    3848 </span><span class="lineCov">      11489 :       if (sel_insn_is_speculation_check (insn)</span>
<span class="lineNum">    3849 </span><span class="lineCov">      11489 :           &amp;&amp; EXPR_PRIORITY (expr) &lt; av_max_prio)</span>
<span class="lineNum">    3850 </span>            :         {
<span class="lineNum">    3851 </span><span class="lineNoCov">          0 :           stalled++;</span>
<span class="lineNum">    3852 </span><span class="lineNoCov">          0 :           min_need_stall = min_need_stall &lt; 0 ? 1 : MIN (min_need_stall, 1);</span>
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :           vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3855 </span><span class="lineNoCov">          0 :             sel_print (&quot;Delaying speculation check %d until its first use\n&quot;,</span>
<span class="lineNum">    3856 </span><span class="lineNoCov">          0 :                        INSN_UID (insn));</span>
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :           continue;</span>
<span class="lineNum">    3858 </span>            :         }
<span class="lineNum">    3859 </span>            : 
<span class="lineNum">    3860 </span>            :       /* Ignore EXPRs available from pipelining to update AV_MAX_PRIO.  */
<span class="lineNum">    3861 </span><span class="lineCov">      11489 :       if (EXPR_ORIG_SCHED_CYCLE (expr) &lt;= 0)</span>
<span class="lineNum">    3862 </span><span class="lineCov">      14915 :         av_max_prio = MAX (av_max_prio, EXPR_PRIORITY (expr));</span>
<span class="lineNum">    3863 </span>            : 
<span class="lineNum">    3864 </span>            :       /* Don't allow any insns whose data is not yet ready.
<span class="lineNum">    3865 </span>            :          Check first whether we've already tried them and failed.  */
<span class="lineNum">    3866 </span><span class="lineCov">      11489 :       if (INSN_UID (insn) &lt; FENCE_READY_TICKS_SIZE (fence))</span>
<span class="lineNum">    3867 </span>            :         {
<span class="lineNum">    3868 </span><span class="lineCov">      11156 :           need_cycles = (FENCE_READY_TICKS (fence)[INSN_UID (insn)]</span>
<span class="lineNum">    3869 </span><span class="lineCov">      11156 :                          - FENCE_CYCLE (fence));</span>
<span class="lineNum">    3870 </span><span class="lineCov">      11156 :           if (EXPR_ORIG_SCHED_CYCLE (expr) &lt;= 0)</span>
<span class="lineNum">    3871 </span><span class="lineCov">       9758 :             est_ticks_till_branch = MAX (est_ticks_till_branch,</span>
<span class="lineNum">    3872 </span>            :                                          EXPR_PRIORITY (expr) + need_cycles);
<span class="lineNum">    3873 </span>            : 
<span class="lineNum">    3874 </span><span class="lineCov">      11156 :           if (need_cycles &gt; 0)</span>
<span class="lineNum">    3875 </span>            :             {
<span class="lineNum">    3876 </span><span class="lineCov">       1320 :               stalled++;</span>
<span class="lineNum">    3877 </span><span class="lineCov">       2640 :               min_need_stall = (min_need_stall &lt; 0</span>
<span class="lineNum">    3878 </span><span class="lineCov">       1320 :                                 ? need_cycles</span>
<span class="lineNum">    3879 </span><span class="lineCov">        596 :                                 : MIN (min_need_stall, need_cycles));</span>
<span class="lineNum">    3880 </span><span class="lineCov">       1320 :               vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3881 </span>            : 
<span class="lineNum">    3882 </span><span class="lineCov">       1320 :               if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3883 </span><span class="lineNoCov">          0 :                 sel_print (&quot;Expr %d is not ready until cycle %d (cached)\n&quot;,</span>
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :                            INSN_UID (insn),</span>
<span class="lineNum">    3885 </span><span class="lineNoCov">          0 :                            FENCE_READY_TICKS (fence)[INSN_UID (insn)]);</span>
<span class="lineNum">    3886 </span><span class="lineCov">       1320 :               continue;</span>
<span class="lineNum">    3887 </span>            :             }
<span class="lineNum">    3888 </span>            :         }
<span class="lineNum">    3889 </span>            : 
<span class="lineNum">    3890 </span>            :       /* Now resort to dependence analysis to find whether EXPR might be
<span class="lineNum">    3891 </span>            :          stalled due to dependencies from FENCE's context.  */
<span class="lineNum">    3892 </span><span class="lineCov">      10169 :       need_cycles = tick_check_p (expr, dc, fence);</span>
<span class="lineNum">    3893 </span><span class="lineCov">      10169 :       new_prio = EXPR_PRIORITY (expr) + EXPR_PRIORITY_ADJ (expr) + need_cycles;</span>
<span class="lineNum">    3894 </span>            : 
<span class="lineNum">    3895 </span><span class="lineCov">      10169 :       if (EXPR_ORIG_SCHED_CYCLE (expr) &lt;= 0)</span>
<span class="lineNum">    3896 </span><span class="lineCov">      11856 :         est_ticks_till_branch = MAX (est_ticks_till_branch,</span>
<span class="lineNum">    3897 </span>            :                                      new_prio);
<span class="lineNum">    3898 </span>            : 
<span class="lineNum">    3899 </span><span class="lineCov">      10169 :       if (need_cycles &gt; 0)</span>
<span class="lineNum">    3900 </span>            :         {
<span class="lineNum">    3901 </span><span class="lineCov">       1663 :           if (INSN_UID (insn) &gt;= FENCE_READY_TICKS_SIZE (fence))</span>
<span class="lineNum">    3902 </span>            :             {
<span class="lineNum">    3903 </span><span class="lineCov">         45 :               int new_size = INSN_UID (insn) * 3 / 2;</span>
<span class="lineNum">    3904 </span>            : 
<span class="lineNum">    3905 </span><span class="lineCov">         45 :               FENCE_READY_TICKS (fence)</span>
<span class="lineNum">    3906 </span><span class="lineCov">         45 :                 = (int *) xrecalloc (FENCE_READY_TICKS (fence),</span>
<span class="lineNum">    3907 </span>            :                                      new_size, FENCE_READY_TICKS_SIZE (fence),
<span class="lineNum">    3908 </span>            :                                      sizeof (int));
<span class="lineNum">    3909 </span>            :             }
<span class="lineNum">    3910 </span><span class="lineCov">       4989 :           FENCE_READY_TICKS (fence)[INSN_UID (insn)]</span>
<span class="lineNum">    3911 </span><span class="lineCov">       1663 :             = FENCE_CYCLE (fence) + need_cycles;</span>
<span class="lineNum">    3912 </span>            : 
<span class="lineNum">    3913 </span><span class="lineCov">       1663 :           stalled++;</span>
<span class="lineNum">    3914 </span><span class="lineCov">       3326 :           min_need_stall = (min_need_stall &lt; 0</span>
<span class="lineNum">    3915 </span><span class="lineCov">       1663 :                             ? need_cycles</span>
<span class="lineNum">    3916 </span><span class="lineCov">        331 :                             : MIN (min_need_stall, need_cycles));</span>
<span class="lineNum">    3917 </span>            : 
<span class="lineNum">    3918 </span><span class="lineCov">       1663 :           vec_av_set.unordered_remove (n);</span>
<span class="lineNum">    3919 </span>            : 
<span class="lineNum">    3920 </span><span class="lineCov">       1663 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3921 </span><span class="lineNoCov">          0 :             sel_print (&quot;Expr %d is not ready yet until cycle %d\n&quot;,</span>
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                        INSN_UID (insn),</span>
<span class="lineNum">    3923 </span><span class="lineNoCov">          0 :                        FENCE_READY_TICKS (fence)[INSN_UID (insn)]);</span>
<span class="lineNum">    3924 </span><span class="lineCov">       1663 :           continue;</span>
<span class="lineNum">    3925 </span>            :         }
<span class="lineNum">    3926 </span>            : 
<span class="lineNum">    3927 </span><span class="lineCov">       8506 :       if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3928 </span><span class="lineNoCov">          0 :         sel_print (&quot;Expr %d is ok\n&quot;, INSN_UID (insn));</span>
<span class="lineNum">    3929 </span><span class="lineCov">       8506 :       min_need_stall = 0;</span>
<span class="lineNum">    3930 </span>            :     }
<span class="lineNum">    3931 </span>            : 
<span class="lineNum">    3932 </span>            :   /* Clear SCHED_NEXT.  */
<span class="lineNum">    3933 </span><span class="lineCov">       7037 :   if (FENCE_SCHED_NEXT (fence))</span>
<span class="lineNum">    3934 </span>            :     {
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :       gcc_assert (sched_next_worked == 1);</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :       FENCE_SCHED_NEXT (fence) = NULL;</span>
<span class="lineNum">    3937 </span>            :     }
<span class="lineNum">    3938 </span>            : 
<span class="lineNum">    3939 </span>            :   /* No need to stall if this variable was not initialized.  */
<span class="lineNum">    3940 </span><span class="lineCov">       7037 :   if (min_need_stall &lt; 0)</span>
<span class="lineNum">    3941 </span><span class="lineCov">         18 :     min_need_stall = 0;</span>
<span class="lineNum">    3942 </span>            : 
<span class="lineNum">    3943 </span><span class="lineCov">       7037 :   if (vec_av_set.is_empty ())</span>
<span class="lineNum">    3944 </span>            :     {
<span class="lineNum">    3945 </span>            :       /* We need to set *pneed_stall here, because later we skip this code
<span class="lineNum">    3946 </span>            :          when ready list is empty.  */
<span class="lineNum">    3947 </span><span class="lineCov">       1448 :       *pneed_stall = min_need_stall;</span>
<span class="lineNum">    3948 </span><span class="lineCov">       1448 :       return false;</span>
<span class="lineNum">    3949 </span>            :     }
<span class="lineNum">    3950 </span>            :   else
<span class="lineNum">    3951 </span><span class="lineCov">       5589 :     gcc_assert (min_need_stall == 0);</span>
<span class="lineNum">    3952 </span>            : 
<span class="lineNum">    3953 </span>            :   /* Sort the vector.  */
<span class="lineNum">    3954 </span><span class="lineCov">       5589 :   vec_av_set.qsort (sel_rank_for_schedule);</span>
<span class="lineNum">    3955 </span>            : 
<span class="lineNum">    3956 </span><span class="lineCov">       5589 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    3957 </span>            :     {
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :       sel_print (&quot;Total ready exprs: %d, stalled: %d\n&quot;,</span>
<span class="lineNum">    3959 </span>            :                  vec_av_set.length (), stalled);
<span class="lineNum">    3960 </span><span class="lineNoCov">          0 :       sel_print (&quot;Sorted av set (%d): &quot;, vec_av_set.length ());</span>
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :       FOR_EACH_VEC_ELT (vec_av_set, n, expr)</span>
<span class="lineNum">    3962 </span><span class="lineNoCov">          0 :         dump_expr (expr);</span>
<span class="lineNum">    3963 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    3964 </span>            :     }
<span class="lineNum">    3965 </span>            : 
<span class="lineNum">    3966 </span><span class="lineCov">       5589 :   *pneed_stall = 0;</span>
<span class="lineNum">    3967 </span><span class="lineCov">       5589 :   return true;</span>
<span class="lineNum">    3968 </span>            : }
<span class="lineNum">    3969 </span>            : 
<span class="lineNum">    3970 </span>            : /* Convert a vectored and sorted av set to the ready list that
<span class="lineNum">    3971 </span>            :    the rest of the backend wants to see.  */
<span class="lineNum">    3972 </span>            : static void
<span class="lineNum">    3973 </span><span class="lineCov">       5589 : convert_vec_av_set_to_ready (void)</span>
<span class="lineNum">    3974 </span>            : {
<span class="lineNum">    3975 </span><span class="lineCov">       5589 :   int n;</span>
<span class="lineNum">    3976 </span><span class="lineCov">       5589 :   expr_t expr;</span>
<span class="lineNum">    3977 </span>            : 
<span class="lineNum">    3978 </span>            :   /* Allocate and fill the ready list from the sorted vector.  */
<span class="lineNum">    3979 </span><span class="lineCov">       5589 :   ready.n_ready = vec_av_set.length ();</span>
<span class="lineNum">    3980 </span><span class="lineCov">       5589 :   ready.first = ready.n_ready - 1;</span>
<span class="lineNum">    3981 </span>            : 
<span class="lineNum">    3982 </span><span class="lineCov">       5589 :   gcc_assert (ready.n_ready &gt; 0);</span>
<span class="lineNum">    3983 </span>            : 
<span class="lineNum">    3984 </span><span class="lineCov">       5589 :   if (ready.n_ready &gt; max_issue_size)</span>
<span class="lineNum">    3985 </span>            :     {
<span class="lineNum">    3986 </span><span class="lineCov">        763 :       max_issue_size = ready.n_ready;</span>
<span class="lineNum">    3987 </span><span class="lineCov">        763 :       sched_extend_ready_list (ready.n_ready);</span>
<span class="lineNum">    3988 </span>            :     }
<span class="lineNum">    3989 </span>            : 
<span class="lineNum">    3990 </span><span class="lineCov">      14095 :   FOR_EACH_VEC_ELT (vec_av_set, n, expr)</span>
<span class="lineNum">    3991 </span>            :     {
<span class="lineNum">    3992 </span><span class="lineCov">       8506 :       vinsn_t vi = EXPR_VINSN (expr);</span>
<span class="lineNum">    3993 </span><span class="lineCov">       8506 :       insn_t insn = VINSN_INSN_RTX (vi);</span>
<span class="lineNum">    3994 </span>            : 
<span class="lineNum">    3995 </span><span class="lineCov">       8506 :       ready_try[n] = 0;</span>
<span class="lineNum">    3996 </span><span class="lineCov">       8506 :       ready.vec[n] = insn;</span>
<span class="lineNum">    3997 </span>            :     }
<span class="lineNum">    3998 </span><span class="lineCov">       5589 : }</span>
<span class="lineNum">    3999 </span>            : 
<span class="lineNum">    4000 </span>            : /* Initialize ready list from *AV_PTR for the max_issue () call.
<span class="lineNum">    4001 </span>            :    If any unrecognizable insn found in *AV_PTR, return it (and skip
<span class="lineNum">    4002 </span>            :    max_issue).  BND and FENCE are current boundary and fence,
<span class="lineNum">    4003 </span>            :    respectively.  If we need to stall for some cycles before an expr
<a name="4004"><span class="lineNum">    4004 </span>            :    from *AV_PTR would become available, write this number to *PNEED_STALL.  */</a>
<span class="lineNum">    4005 </span>            : static expr_t
<span class="lineNum">    4006 </span><span class="lineCov">       7191 : fill_ready_list (av_set_t *av_ptr, blist_t bnds, fence_t fence,</span>
<span class="lineNum">    4007 </span>            :                  int *pneed_stall)
<span class="lineNum">    4008 </span>            : {
<span class="lineNum">    4009 </span><span class="lineCov">       7191 :   expr_t expr;</span>
<span class="lineNum">    4010 </span>            : 
<span class="lineNum">    4011 </span>            :   /* We do not support multiple boundaries per fence.  */
<span class="lineNum">    4012 </span><span class="lineCov">       7191 :   gcc_assert (BLIST_NEXT (bnds) == NULL);</span>
<span class="lineNum">    4013 </span>            : 
<span class="lineNum">    4014 </span>            :   /* Process expressions required special handling, i.e.  pipelined,
<span class="lineNum">    4015 </span>            :      speculative and recog() &lt; 0 expressions first.  */
<span class="lineNum">    4016 </span><span class="lineCov">       7191 :   process_pipelined_exprs (av_ptr);</span>
<span class="lineNum">    4017 </span><span class="lineCov">       7191 :   process_spec_exprs (av_ptr);</span>
<span class="lineNum">    4018 </span>            : 
<span class="lineNum">    4019 </span>            :   /* A USE could be scheduled immediately.  */
<span class="lineNum">    4020 </span><span class="lineCov">       7191 :   expr = process_use_exprs (av_ptr);</span>
<span class="lineNum">    4021 </span><span class="lineCov">       7191 :   if (expr)</span>
<span class="lineNum">    4022 </span>            :     {
<span class="lineNum">    4023 </span><span class="lineCov">        154 :       *pneed_stall = 0;</span>
<span class="lineNum">    4024 </span><span class="lineCov">        154 :       return expr;</span>
<span class="lineNum">    4025 </span>            :     }
<span class="lineNum">    4026 </span>            : 
<span class="lineNum">    4027 </span>            :   /* Turn the av set to a vector for sorting.  */
<span class="lineNum">    4028 </span><span class="lineCov">       7037 :   if (! fill_vec_av_set (*av_ptr, bnds, fence, pneed_stall))</span>
<span class="lineNum">    4029 </span>            :     {
<span class="lineNum">    4030 </span><span class="lineCov">       1448 :       ready.n_ready = 0;</span>
<span class="lineNum">    4031 </span><span class="lineCov">       1448 :       return NULL;</span>
<span class="lineNum">    4032 </span>            :     }
<span class="lineNum">    4033 </span>            : 
<span class="lineNum">    4034 </span>            :   /* Build the final ready list.  */
<span class="lineNum">    4035 </span><span class="lineCov">       5589 :   convert_vec_av_set_to_ready ();</span>
<span class="lineNum">    4036 </span><span class="lineCov">       5589 :   return NULL;</span>
<span class="lineNum">    4037 </span>            : }
<span class="lineNum">    4038 </span>            : 
<span class="lineNum">    4039 </span>            : /* Wrapper for dfa_new_cycle ().  Returns TRUE if cycle was advanced.  */
<span class="lineNum">    4040 </span>            : static bool
<span class="lineNum">    4041 </span><span class="lineCov">       4613 : sel_dfa_new_cycle (insn_t insn, fence_t fence)</span>
<span class="lineNum">    4042 </span>            : {
<span class="lineNum">    4043 </span><span class="lineCov">       4613 :   int last_scheduled_cycle = FENCE_LAST_SCHEDULED_INSN (fence)</span>
<span class="lineNum">    4044 </span><span class="lineCov">       4613 :                              ? INSN_SCHED_CYCLE (FENCE_LAST_SCHEDULED_INSN (fence))</span>
<span class="lineNum">    4045 </span><span class="lineCov">        798 :                              : FENCE_CYCLE (fence) - 1;</span>
<span class="lineNum">    4046 </span><span class="lineCov">       4613 :   bool res = false;</span>
<span class="lineNum">    4047 </span><span class="lineCov">       4613 :   int sort_p = 0;</span>
<span class="lineNum">    4048 </span>            : 
<span class="lineNum">    4049 </span><span class="lineCov">       4613 :   if (!targetm.sched.dfa_new_cycle)</span>
<span class="lineNum">    4050 </span>            :     return false;
<span class="lineNum">    4051 </span>            : 
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :   memcpy (curr_state, FENCE_STATE (fence), dfa_state_size);</span>
<span class="lineNum">    4053 </span>            : 
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :   while (!sort_p &amp;&amp; targetm.sched.dfa_new_cycle (sched_dump, sched_verbose,</span>
<span class="lineNum">    4055 </span>            :                                                  insn, last_scheduled_cycle,
<span class="lineNum">    4056 </span>            :                                                  FENCE_CYCLE (fence), &amp;sort_p))
<span class="lineNum">    4057 </span>            :     {
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :       memcpy (FENCE_STATE (fence), curr_state, dfa_state_size);</span>
<span class="lineNum">    4059 </span><span class="lineNoCov">          0 :       advance_one_cycle (fence);</span>
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :       memcpy (curr_state, FENCE_STATE (fence), dfa_state_size);</span>
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :       res = true;</span>
<span class="lineNum">    4062 </span>            :     }
<span class="lineNum">    4063 </span>            : 
<span class="lineNum">    4064 </span>            :   return res;
<span class="lineNum">    4065 </span>            : }
<span class="lineNum">    4066 </span>            : 
<span class="lineNum">    4067 </span>            : /* Invoke reorder* target hooks on the ready list.  Return the number of insns
<span class="lineNum">    4068 </span>            :    we can issue.  FENCE is the current fence.  */
<span class="lineNum">    4069 </span>            : static int
<span class="lineNum">    4070 </span><span class="lineCov">       5589 : invoke_reorder_hooks (fence_t fence)</span>
<span class="lineNum">    4071 </span>            : {
<span class="lineNum">    4072 </span><span class="lineCov">       5589 :   int issue_more;</span>
<span class="lineNum">    4073 </span><span class="lineCov">       5589 :   bool ran_hook = false;</span>
<span class="lineNum">    4074 </span>            : 
<span class="lineNum">    4075 </span>            :   /* Call the reorder hook at the beginning of the cycle, and call
<span class="lineNum">    4076 </span>            :      the reorder2 hook in the middle of the cycle.  */
<span class="lineNum">    4077 </span><span class="lineCov">       5589 :   if (FENCE_ISSUED_INSNS (fence) == 0)</span>
<span class="lineNum">    4078 </span>            :     {
<span class="lineNum">    4079 </span><span class="lineCov">       3215 :       if (targetm.sched.reorder</span>
<span class="lineNum">    4080 </span><span class="lineCov">       3215 :           &amp;&amp; !SCHED_GROUP_P (ready_element (&amp;ready, 0))</span>
<span class="lineNum">    4081 </span><span class="lineCov">       6110 :           &amp;&amp; ready.n_ready &gt; 1)</span>
<span class="lineNum">    4082 </span>            :         {
<span class="lineNum">    4083 </span>            :           /* Don't give reorder the most prioritized insn as it can break
<span class="lineNum">    4084 </span>            :              pipelining.  */
<span class="lineNum">    4085 </span><span class="lineCov">        787 :           if (pipelining_p)</span>
<span class="lineNum">    4086 </span><span class="lineCov">        278 :             --ready.n_ready;</span>
<span class="lineNum">    4087 </span>            : 
<span class="lineNum">    4088 </span><span class="lineCov">        787 :           issue_more</span>
<span class="lineNum">    4089 </span><span class="lineCov">        787 :             = targetm.sched.reorder (sched_dump, sched_verbose,</span>
<span class="lineNum">    4090 </span>            :                                      ready_lastpos (&amp;ready),
<span class="lineNum">    4091 </span>            :                                      &amp;ready.n_ready, FENCE_CYCLE (fence));
<span class="lineNum">    4092 </span>            : 
<span class="lineNum">    4093 </span><span class="lineCov">        787 :           if (pipelining_p)</span>
<span class="lineNum">    4094 </span><span class="lineCov">        278 :             ++ready.n_ready;</span>
<span class="lineNum">    4095 </span>            : 
<span class="lineNum">    4096 </span>            :           ran_hook = true;
<span class="lineNum">    4097 </span>            :         }
<span class="lineNum">    4098 </span>            :       else
<span class="lineNum">    4099 </span>            :         /* Initialize can_issue_more for variable_issue.  */
<span class="lineNum">    4100 </span><span class="lineCov">       2428 :         issue_more = issue_rate;</span>
<span class="lineNum">    4101 </span>            :     }
<span class="lineNum">    4102 </span><span class="lineCov">       2374 :   else if (targetm.sched.reorder2</span>
<span class="lineNum">    4103 </span><span class="lineCov">       2374 :            &amp;&amp; !SCHED_GROUP_P (ready_element (&amp;ready, 0)))</span>
<span class="lineNum">    4104 </span>            :     {
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :       if (ready.n_ready == 1)</span>
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :         issue_more =</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :           targetm.sched.reorder2 (sched_dump, sched_verbose,</span>
<span class="lineNum">    4108 </span>            :                                   ready_lastpos (&amp;ready),
<span class="lineNum">    4109 </span>            :                                   &amp;ready.n_ready, FENCE_CYCLE (fence));
<span class="lineNum">    4110 </span>            :       else
<span class="lineNum">    4111 </span>            :         {
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :           if (pipelining_p)</span>
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :             --ready.n_ready;</span>
<span class="lineNum">    4114 </span>            : 
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :           issue_more =</span>
<span class="lineNum">    4116 </span><span class="lineNoCov">          0 :             targetm.sched.reorder2 (sched_dump, sched_verbose,</span>
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :                                     ready.n_ready</span>
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :                                     ? ready_lastpos (&amp;ready) : NULL,</span>
<span class="lineNum">    4119 </span>            :                                     &amp;ready.n_ready, FENCE_CYCLE (fence));
<span class="lineNum">    4120 </span>            : 
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 :           if (pipelining_p)</span>
<span class="lineNum">    4122 </span><span class="lineNoCov">          0 :             ++ready.n_ready;</span>
<span class="lineNum">    4123 </span>            :         }
<span class="lineNum">    4124 </span>            : 
<span class="lineNum">    4125 </span>            :       ran_hook = true;
<span class="lineNum">    4126 </span>            :     }
<span class="lineNum">    4127 </span>            :   else
<span class="lineNum">    4128 </span><span class="lineCov">       2374 :     issue_more = FENCE_ISSUE_MORE (fence);</span>
<span class="lineNum">    4129 </span>            : 
<span class="lineNum">    4130 </span>            :   /* Ensure that ready list and vec_av_set are in line with each other,
<span class="lineNum">    4131 </span>            :      i.e. vec_av_set[i] == ready_element (&amp;ready, i).  */
<span class="lineNum">    4132 </span><span class="lineCov">       5589 :   if (issue_more &amp;&amp; ran_hook)</span>
<span class="lineNum">    4133 </span>            :     {
<span class="lineNum">    4134 </span><span class="lineCov">        787 :       int i, j, n;</span>
<span class="lineNum">    4135 </span><span class="lineCov">        787 :       rtx_insn **arr = ready.vec;</span>
<span class="lineNum">    4136 </span><span class="lineCov">        787 :       expr_t *vec = vec_av_set.address ();</span>
<span class="lineNum">    4137 </span>            : 
<span class="lineNum">    4138 </span><span class="lineCov">       2901 :       for (i = 0, n = ready.n_ready; i &lt; n; i++)</span>
<span class="lineNum">    4139 </span><span class="lineCov">       2114 :         if (EXPR_INSN_RTX (vec[i]) != arr[i])</span>
<span class="lineNum">    4140 </span>            :           {
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :             for (j = i; j &lt; n; j++)</span>
<span class="lineNum">    4142 </span><span class="lineNoCov">          0 :               if (EXPR_INSN_RTX (vec[j]) == arr[i])</span>
<span class="lineNum">    4143 </span>            :                 break;
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :             gcc_assert (j &lt; n);</span>
<span class="lineNum">    4145 </span>            : 
<span class="lineNum">    4146 </span><span class="lineNoCov">          0 :             std::swap (vec[i], vec[j]);</span>
<span class="lineNum">    4147 </span>            :           }
<span class="lineNum">    4148 </span>            :     }
<span class="lineNum">    4149 </span>            : 
<span class="lineNum">    4150 </span><span class="lineCov">       5589 :   return issue_more;</span>
<span class="lineNum">    4151 </span>            : }
<span class="lineNum">    4152 </span>            : 
<span class="lineNum">    4153 </span>            : /* Return an EXPR corresponding to INDEX element of ready list, if
<span class="lineNum">    4154 </span>            :    FOLLOW_READY_ELEMENT is true (i.e., an expr of
<span class="lineNum">    4155 </span>            :    ready_element (&amp;ready, INDEX) will be returned), and to INDEX element of
<span class="lineNum">    4156 </span>            :    ready.vec otherwise.  */
<span class="lineNum">    4157 </span>            : static inline expr_t
<span class="lineNum">    4158 </span><span class="lineCov">      24274 : find_expr_for_ready (int index, bool follow_ready_element)</span>
<span class="lineNum">    4159 </span>            : {
<span class="lineNum">    4160 </span><span class="lineCov">      24274 :   expr_t expr;</span>
<span class="lineNum">    4161 </span><span class="lineCov">      24274 :   int real_index;</span>
<span class="lineNum">    4162 </span>            : 
<span class="lineNum">    4163 </span><span class="lineCov">      24274 :   real_index = follow_ready_element ? ready.first - index : index;</span>
<span class="lineNum">    4164 </span>            : 
<span class="lineNum">    4165 </span><span class="lineCov">      24274 :   expr = vec_av_set[real_index];</span>
<span class="lineNum">    4166 </span><span class="lineCov">      24274 :   gcc_assert (ready.vec[real_index] == EXPR_INSN_RTX (expr));</span>
<span class="lineNum">    4167 </span>            : 
<span class="lineNum">    4168 </span><span class="lineCov">      24274 :   return expr;</span>
<span class="lineNum">    4169 </span>            : }
<span class="lineNum">    4170 </span>            : 
<span class="lineNum">    4171 </span>            : /* Calculate insns worth trying via lookahead_guard hook.  Return a number
<a name="4172"><span class="lineNum">    4172 </span>            :    of such insns found.  */</a>
<span class="lineNum">    4173 </span>            : static int
<span class="lineNum">    4174 </span><span class="lineCov">       4570 : invoke_dfa_lookahead_guard (void)</span>
<span class="lineNum">    4175 </span>            : {
<span class="lineNum">    4176 </span><span class="lineCov">       4570 :   int i, n;</span>
<span class="lineNum">    4177 </span><span class="lineCov">       9140 :   bool have_hook</span>
<span class="lineNum">    4178 </span><span class="lineCov">       4570 :     = targetm.sched.first_cycle_multipass_dfa_lookahead_guard != NULL;</span>
<span class="lineNum">    4179 </span>            : 
<span class="lineNum">    4180 </span><span class="lineCov">       4570 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :     sel_print (&quot;ready after reorder: &quot;);</span>
<span class="lineNum">    4182 </span>            : 
<span class="lineNum">    4183 </span><span class="lineCov">      11569 :   for (i = 0, n = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    4184 </span>            :     {
<span class="lineNum">    4185 </span><span class="lineCov">       6999 :       expr_t expr;</span>
<span class="lineNum">    4186 </span><span class="lineCov">       6999 :       insn_t insn;</span>
<span class="lineNum">    4187 </span><span class="lineCov">       6999 :       int r;</span>
<span class="lineNum">    4188 </span>            : 
<span class="lineNum">    4189 </span>            :       /* In this loop insn is Ith element of the ready list given by
<span class="lineNum">    4190 </span>            :          ready_element, not Ith element of ready.vec.  */
<span class="lineNum">    4191 </span><span class="lineCov">       6999 :       insn = ready_element (&amp;ready, i);</span>
<span class="lineNum">    4192 </span>            : 
<span class="lineNum">    4193 </span><span class="lineCov">       6999 :       if (! have_hook || i == 0)</span>
<span class="lineNum">    4194 </span>            :         r = 0;
<span class="lineNum">    4195 </span>            :       else
<span class="lineNum">    4196 </span><span class="lineNoCov">          0 :         r = targetm.sched.first_cycle_multipass_dfa_lookahead_guard (insn, i);</span>
<span class="lineNum">    4197 </span>            : 
<span class="lineNum">    4198 </span><span class="lineCov">       6999 :       gcc_assert (INSN_CODE (insn) &gt;= 0);</span>
<span class="lineNum">    4199 </span>            : 
<span class="lineNum">    4200 </span>            :       /* Only insns with ready_try = 0 can get here
<span class="lineNum">    4201 </span>            :          from fill_ready_list.  */
<span class="lineNum">    4202 </span><span class="lineCov">       6999 :       gcc_assert (ready_try [i] == 0);</span>
<span class="lineNum">    4203 </span><span class="lineCov">       6999 :       ready_try[i] = r;</span>
<span class="lineNum">    4204 </span><span class="lineCov">       6999 :       if (!r)</span>
<span class="lineNum">    4205 </span><span class="lineCov">       6999 :         n++;</span>
<span class="lineNum">    4206 </span>            : 
<span class="lineNum">    4207 </span><span class="lineCov">       6999 :       expr = find_expr_for_ready (i, true);</span>
<span class="lineNum">    4208 </span>            : 
<span class="lineNum">    4209 </span><span class="lineCov">       6999 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4210 </span>            :         {
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :           dump_vinsn (EXPR_VINSN (expr));</span>
<span class="lineNum">    4212 </span><span class="lineNoCov">          0 :           sel_print (&quot;:%d; &quot;, ready_try[i]);</span>
<span class="lineNum">    4213 </span>            :         }
<span class="lineNum">    4214 </span>            :     }
<span class="lineNum">    4215 </span>            : 
<span class="lineNum">    4216 </span><span class="lineCov">       4570 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :     sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    4218 </span><span class="lineCov">       4570 :   return n;</span>
<span class="lineNum">    4219 </span>            : }
<span class="lineNum">    4220 </span>            : 
<a name="4221"><span class="lineNum">    4221 </span>            : /* Calculate the number of privileged insns and return it.  */</a>
<span class="lineNum">    4222 </span>            : static int
<span class="lineNum">    4223 </span><span class="lineCov">       4570 : calculate_privileged_insns (void)</span>
<span class="lineNum">    4224 </span>            : {
<span class="lineNum">    4225 </span><span class="lineCov">       4570 :   expr_t cur_expr, min_spec_expr = NULL;</span>
<span class="lineNum">    4226 </span><span class="lineCov">       4570 :   int privileged_n = 0, i;</span>
<span class="lineNum">    4227 </span>            : 
<span class="lineNum">    4228 </span><span class="lineCov">      11439 :   for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    4229 </span>            :     {
<span class="lineNum">    4230 </span><span class="lineCov">       6940 :       if (ready_try[i])</span>
<span class="lineNum">    4231 </span>            :         continue;
<span class="lineNum">    4232 </span>            : 
<span class="lineNum">    4233 </span><span class="lineCov">       6940 :       if (! min_spec_expr)</span>
<span class="lineNum">    4234 </span><span class="lineCov">       4570 :         min_spec_expr = find_expr_for_ready (i, true);</span>
<span class="lineNum">    4235 </span>            : 
<span class="lineNum">    4236 </span><span class="lineCov">       6940 :       cur_expr = find_expr_for_ready (i, true);</span>
<span class="lineNum">    4237 </span>            : 
<span class="lineNum">    4238 </span><span class="lineCov">       6940 :       if (EXPR_SPEC (cur_expr) &gt; EXPR_SPEC (min_spec_expr))</span>
<span class="lineNum">    4239 </span>            :         break;
<span class="lineNum">    4240 </span>            : 
<span class="lineNum">    4241 </span><span class="lineCov">       6869 :       ++privileged_n;</span>
<span class="lineNum">    4242 </span>            :     }
<span class="lineNum">    4243 </span>            : 
<span class="lineNum">    4244 </span><span class="lineCov">       4570 :   if (i == ready.n_ready)</span>
<span class="lineNum">    4245 </span><span class="lineCov">       4499 :     privileged_n = 0;</span>
<span class="lineNum">    4246 </span>            : 
<span class="lineNum">    4247 </span><span class="lineCov">       4570 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :     sel_print (&quot;privileged_n: %d insns with SPEC %d\n&quot;,</span>
<span class="lineNum">    4249 </span>            :                privileged_n, privileged_n ? EXPR_SPEC (min_spec_expr) : -1);
<span class="lineNum">    4250 </span><span class="lineCov">       4570 :   return privileged_n;</span>
<span class="lineNum">    4251 </span>            : }
<span class="lineNum">    4252 </span>            : 
<span class="lineNum">    4253 </span>            : /* Call the rest of the hooks after the choice was made.  Return
<span class="lineNum">    4254 </span>            :    the number of insns that still can be issued given that the current
<span class="lineNum">    4255 </span>            :    number is ISSUE_MORE.  FENCE and BEST_INSN are the current fence
<a name="4256"><span class="lineNum">    4256 </span>            :    and the insn chosen for scheduling, respectively.  */</a>
<span class="lineNum">    4257 </span>            : static int
<span class="lineNum">    4258 </span><span class="lineCov">       4613 : invoke_aftermath_hooks (fence_t fence, rtx_insn *best_insn, int issue_more)</span>
<span class="lineNum">    4259 </span>            : {
<span class="lineNum">    4260 </span><span class="lineCov">       4613 :   gcc_assert (INSN_P (best_insn));</span>
<span class="lineNum">    4261 </span>            : 
<span class="lineNum">    4262 </span>            :   /* First, call dfa_new_cycle, and then variable_issue, if available.  */
<span class="lineNum">    4263 </span><span class="lineCov">       4613 :   sel_dfa_new_cycle (best_insn, fence);</span>
<span class="lineNum">    4264 </span>            : 
<span class="lineNum">    4265 </span><span class="lineCov">       4613 :   if (targetm.sched.variable_issue)</span>
<span class="lineNum">    4266 </span>            :     {
<span class="lineNum">    4267 </span><span class="lineNoCov">          0 :       memcpy (curr_state, FENCE_STATE (fence), dfa_state_size);</span>
<span class="lineNum">    4268 </span><span class="lineNoCov">          0 :       issue_more =</span>
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :         targetm.sched.variable_issue (sched_dump, sched_verbose, best_insn,</span>
<span class="lineNum">    4270 </span>            :                                       issue_more);
<span class="lineNum">    4271 </span><span class="lineNoCov">          0 :       memcpy (FENCE_STATE (fence), curr_state, dfa_state_size);</span>
<span class="lineNum">    4272 </span>            :     }
<span class="lineNum">    4273 </span><span class="lineCov">       4613 :   else if (!DEBUG_INSN_P (best_insn)</span>
<span class="lineNum">    4274 </span><span class="lineCov">       9032 :            &amp;&amp; GET_CODE (PATTERN (best_insn)) != USE</span>
<span class="lineNum">    4275 </span><span class="lineCov">      13565 :            &amp;&amp; GET_CODE (PATTERN (best_insn)) != CLOBBER)</span>
<span class="lineNum">    4276 </span><span class="lineCov">       4469 :     issue_more--;</span>
<span class="lineNum">    4277 </span>            : 
<span class="lineNum">    4278 </span><span class="lineCov">       4613 :   return issue_more;</span>
<span class="lineNum">    4279 </span>            : }
<span class="lineNum">    4280 </span>            : 
<a name="4281"><span class="lineNum">    4281 </span>            : /* Estimate the cost of issuing INSN on DFA state STATE.  */</a>
<span class="lineNum">    4282 </span>            : static int
<span class="lineNum">    4283 </span><span class="lineCov">       1306 : estimate_insn_cost (rtx_insn *insn, state_t state)</span>
<span class="lineNum">    4284 </span>            : {
<span class="lineNum">    4285 </span><span class="lineCov">       1306 :   static state_t temp = NULL;</span>
<span class="lineNum">    4286 </span><span class="lineCov">       1306 :   int cost;</span>
<span class="lineNum">    4287 </span>            : 
<span class="lineNum">    4288 </span><span class="lineCov">       1306 :   if (!temp)</span>
<span class="lineNum">    4289 </span><span class="lineCov">         22 :     temp = xmalloc (dfa_state_size);</span>
<span class="lineNum">    4290 </span>            : 
<span class="lineNum">    4291 </span><span class="lineCov">       1306 :   memcpy (temp, state, dfa_state_size);</span>
<span class="lineNum">    4292 </span><span class="lineCov">       1306 :   cost = state_transition (temp, insn);</span>
<span class="lineNum">    4293 </span>            : 
<span class="lineNum">    4294 </span><span class="lineCov">       1306 :   if (cost &lt; 0)</span>
<span class="lineNum">    4295 </span>            :     return 0;
<span class="lineNum">    4296 </span><span class="lineCov">        101 :   else if (cost == 0)</span>
<span class="lineNum">    4297 </span><span class="lineNoCov">          0 :     return 1;</span>
<span class="lineNum">    4298 </span>            :   return cost;
<span class="lineNum">    4299 </span>            : }
<span class="lineNum">    4300 </span>            : 
<span class="lineNum">    4301 </span>            : /* Return the cost of issuing EXPR on the FENCE as estimated by DFA.
<span class="lineNum">    4302 </span>            :    This function properly handles ASMs, USEs etc.  */
<span class="lineNum">    4303 </span>            : static int
<span class="lineNum">    4304 </span><span class="lineCov">       1306 : get_expr_cost (expr_t expr, fence_t fence)</span>
<span class="lineNum">    4305 </span>            : {
<span class="lineNum">    4306 </span><span class="lineCov">       1306 :   rtx_insn *insn = EXPR_INSN_RTX (expr);</span>
<span class="lineNum">    4307 </span>            : 
<span class="lineNum">    4308 </span><span class="lineCov">       1306 :   if (recog_memoized (insn) &lt; 0)</span>
<span class="lineNum">    4309 </span>            :     {
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :       if (!FENCE_STARTS_CYCLE_P (fence)</span>
<span class="lineNum">    4311 </span><span class="lineNoCov">          0 :           &amp;&amp; INSN_ASM_P (insn))</span>
<span class="lineNum">    4312 </span>            :         /* This is asm insn which is tryed to be issued on the
<span class="lineNum">    4313 </span>            :            cycle not first.  Issue it on the next cycle.  */
<span class="lineNum">    4314 </span>            :         return 1;
<span class="lineNum">    4315 </span>            :       else
<span class="lineNum">    4316 </span>            :         /* A USE insn, or something else we don't need to
<span class="lineNum">    4317 </span>            :            understand.  We can't pass these directly to
<span class="lineNum">    4318 </span>            :            state_transition because it will trigger a
<span class="lineNum">    4319 </span>            :            fatal error for unrecognizable insns.  */
<span class="lineNum">    4320 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    4321 </span>            :     }
<span class="lineNum">    4322 </span>            :   else
<span class="lineNum">    4323 </span><span class="lineCov">       1306 :     return estimate_insn_cost (insn, FENCE_STATE (fence));</span>
<span class="lineNum">    4324 </span>            : }
<span class="lineNum">    4325 </span>            : 
<span class="lineNum">    4326 </span>            : /* Find the best insn for scheduling, either via max_issue or just take
<a name="4327"><span class="lineNum">    4327 </span>            :    the most prioritized available.  */</a>
<span class="lineNum">    4328 </span>            : static int
<span class="lineNum">    4329 </span><span class="lineCov">       4570 : choose_best_insn (fence_t fence, int privileged_n, int *index)</span>
<span class="lineNum">    4330 </span>            : {
<span class="lineNum">    4331 </span><span class="lineCov">       4570 :   int can_issue = 0;</span>
<span class="lineNum">    4332 </span>            : 
<span class="lineNum">    4333 </span><span class="lineCov">       4570 :   if (dfa_lookahead &gt; 0)</span>
<span class="lineNum">    4334 </span>            :     {
<span class="lineNum">    4335 </span><span class="lineCov">       3306 :       cycle_issued_insns = FENCE_ISSUED_INSNS (fence);</span>
<span class="lineNum">    4336 </span>            :       /* TODO: pass equivalent of first_cycle_insn_p to max_issue ().  */
<span class="lineNum">    4337 </span><span class="lineCov">       3306 :       can_issue = max_issue (&amp;ready, privileged_n,</span>
<span class="lineNum">    4338 </span>            :                              FENCE_STATE (fence), true, index);
<span class="lineNum">    4339 </span><span class="lineCov">       3306 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :         sel_print (&quot;max_issue: we can issue %d insns, already did %d insns\n&quot;,</span>
<span class="lineNum">    4341 </span>            :                    can_issue, FENCE_ISSUED_INSNS (fence));
<span class="lineNum">    4342 </span>            :     }
<span class="lineNum">    4343 </span>            :   else
<span class="lineNum">    4344 </span>            :     {
<span class="lineNum">    4345 </span>            :       /* We can't use max_issue; just return the first available element.  */
<span class="lineNum">    4346 </span>            :       int i;
<span class="lineNum">    4347 </span>            : 
<span class="lineNum">    4348 </span><span class="lineCov">       1365 :       for (i = 0; i &lt; ready.n_ready; i++)</span>
<span class="lineNum">    4349 </span>            :         {
<span class="lineNum">    4350 </span><span class="lineCov">       1306 :           expr_t expr = find_expr_for_ready (i, true);</span>
<span class="lineNum">    4351 </span>            : 
<span class="lineNum">    4352 </span><span class="lineCov">       1306 :           if (get_expr_cost (expr, fence) &lt; 1)</span>
<span class="lineNum">    4353 </span>            :             {
<span class="lineNum">    4354 </span><span class="lineCov">       1205 :               can_issue = can_issue_more;</span>
<span class="lineNum">    4355 </span><span class="lineCov">       1205 :               *index = i;</span>
<span class="lineNum">    4356 </span>            : 
<span class="lineNum">    4357 </span><span class="lineCov">       1205 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :                 sel_print (&quot;using %dth insn from the ready list\n&quot;, i + 1);</span>
<span class="lineNum">    4359 </span>            : 
<span class="lineNum">    4360 </span>            :               break;
<span class="lineNum">    4361 </span>            :             }
<span class="lineNum">    4362 </span>            :         }
<span class="lineNum">    4363 </span>            : 
<span class="lineNum">    4364 </span><span class="lineCov">       1264 :       if (i == ready.n_ready)</span>
<span class="lineNum">    4365 </span>            :         {
<span class="lineNum">    4366 </span><span class="lineCov">         59 :           can_issue = 0;</span>
<span class="lineNum">    4367 </span><span class="lineCov">         59 :           *index = -1;</span>
<span class="lineNum">    4368 </span>            :         }
<span class="lineNum">    4369 </span>            :     }
<span class="lineNum">    4370 </span>            : 
<span class="lineNum">    4371 </span><span class="lineCov">       4570 :   return can_issue;</span>
<span class="lineNum">    4372 </span>            : }
<span class="lineNum">    4373 </span>            : 
<span class="lineNum">    4374 </span>            : /* Choose the best expr from *AV_VLIW_PTR and a suitable register for it.
<span class="lineNum">    4375 </span>            :    BNDS and FENCE are current boundaries and scheduling fence respectively.
<span class="lineNum">    4376 </span>            :    Return the expr found and NULL if nothing can be issued atm.
<a name="4377"><span class="lineNum">    4377 </span>            :    Write to PNEED_STALL the number of cycles to stall if no expr was found.  */</a>
<span class="lineNum">    4378 </span>            : static expr_t
<span class="lineNum">    4379 </span><span class="lineCov">       7191 : find_best_expr (av_set_t *av_vliw_ptr, blist_t bnds, fence_t fence,</span>
<span class="lineNum">    4380 </span>            :                 int *pneed_stall)
<span class="lineNum">    4381 </span>            : {
<span class="lineNum">    4382 </span><span class="lineCov">       7191 :   expr_t best;</span>
<span class="lineNum">    4383 </span>            : 
<span class="lineNum">    4384 </span>            :   /* Choose the best insn for scheduling via:
<span class="lineNum">    4385 </span>            :      1) sorting the ready list based on priority;
<span class="lineNum">    4386 </span>            :      2) calling the reorder hook;
<span class="lineNum">    4387 </span>            :      3) calling max_issue.  */
<span class="lineNum">    4388 </span><span class="lineCov">       7191 :   best = fill_ready_list (av_vliw_ptr, bnds, fence, pneed_stall);</span>
<span class="lineNum">    4389 </span><span class="lineCov">       7191 :   if (best == NULL &amp;&amp; ready.n_ready &gt; 0)</span>
<span class="lineNum">    4390 </span>            :     {
<span class="lineNum">    4391 </span><span class="lineCov">       5589 :       int privileged_n, index;</span>
<span class="lineNum">    4392 </span>            : 
<span class="lineNum">    4393 </span><span class="lineCov">       5589 :       can_issue_more = invoke_reorder_hooks (fence);</span>
<span class="lineNum">    4394 </span><span class="lineCov">       5589 :       if (can_issue_more &gt; 0)</span>
<span class="lineNum">    4395 </span>            :         {
<span class="lineNum">    4396 </span>            :           /* Try choosing the best insn until we find one that is could be
<span class="lineNum">    4397 </span>            :              scheduled due to liveness restrictions on its destination register.
<span class="lineNum">    4398 </span>            :              In the future, we'd like to choose once and then just probe insns
<span class="lineNum">    4399 </span>            :              in the order of their priority.  */
<span class="lineNum">    4400 </span><span class="lineCov">       4570 :           invoke_dfa_lookahead_guard ();</span>
<span class="lineNum">    4401 </span><span class="lineCov">       4570 :           privileged_n = calculate_privileged_insns ();</span>
<span class="lineNum">    4402 </span><span class="lineCov">       4570 :           can_issue_more = choose_best_insn (fence, privileged_n, &amp;index);</span>
<span class="lineNum">    4403 </span><span class="lineCov">       4570 :           if (can_issue_more)</span>
<span class="lineNum">    4404 </span><span class="lineCov">       4459 :             best = find_expr_for_ready (index, true);</span>
<span class="lineNum">    4405 </span>            :         }
<span class="lineNum">    4406 </span>            :       /* We had some available insns, so if we can't issue them,
<span class="lineNum">    4407 </span>            :          we have a stall.  */
<span class="lineNum">    4408 </span><span class="lineCov">       5589 :       if (can_issue_more == 0)</span>
<span class="lineNum">    4409 </span>            :         {
<span class="lineNum">    4410 </span><span class="lineCov">       1130 :           best = NULL;</span>
<span class="lineNum">    4411 </span><span class="lineCov">       1130 :           *pneed_stall = 1;</span>
<span class="lineNum">    4412 </span>            :         }
<span class="lineNum">    4413 </span>            :     }
<span class="lineNum">    4414 </span>            : 
<span class="lineNum">    4415 </span><span class="lineCov">       7191 :   if (best != NULL)</span>
<span class="lineNum">    4416 </span>            :     {
<span class="lineNum">    4417 </span><span class="lineCov">       4613 :       can_issue_more = invoke_aftermath_hooks (fence, EXPR_INSN_RTX (best),</span>
<span class="lineNum">    4418 </span>            :                                                can_issue_more);
<span class="lineNum">    4419 </span><span class="lineCov">       4613 :       if (targetm.sched.variable_issue</span>
<span class="lineNum">    4420 </span><span class="lineNoCov">          0 :           &amp;&amp; can_issue_more == 0)</span>
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :         *pneed_stall = 1;</span>
<span class="lineNum">    4422 </span>            :     }
<span class="lineNum">    4423 </span>            : 
<span class="lineNum">    4424 </span><span class="lineCov">       7191 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4425 </span>            :     {
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :       if (best != NULL)</span>
<span class="lineNum">    4427 </span>            :         {
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :           sel_print (&quot;Best expression (vliw form): &quot;);</span>
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :           dump_expr (best);</span>
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :           sel_print (&quot;; cycle %d\n&quot;, FENCE_CYCLE (fence));</span>
<span class="lineNum">    4431 </span>            :         }
<span class="lineNum">    4432 </span>            :       else
<span class="lineNum">    4433 </span><span class="lineNoCov">          0 :         sel_print (&quot;No best expr found!\n&quot;);</span>
<span class="lineNum">    4434 </span>            :     }
<span class="lineNum">    4435 </span>            : 
<span class="lineNum">    4436 </span><span class="lineCov">       7191 :   return best;</span>
<span class="lineNum">    4437 </span>            : }
<span class="lineNum">    4438 </span>            : 
<span class="lineNum">    4439 </span>            : 
<span class="lineNum">    4440 </span>            : /* Functions that implement the core of the scheduler.  */
<span class="lineNum">    4441 </span>            : 
<span class="lineNum">    4442 </span>            : 
<span class="lineNum">    4443 </span>            : /* Emit an instruction from EXPR with SEQNO and VINSN after
<a name="4444"><span class="lineNum">    4444 </span>            :    PLACE_TO_INSERT.  */</a>
<span class="lineNum">    4445 </span>            : static insn_t
<span class="lineNum">    4446 </span><span class="lineCov">        567 : emit_insn_from_expr_after (expr_t expr, vinsn_t vinsn, int seqno,</span>
<span class="lineNum">    4447 </span>            :                            insn_t place_to_insert)
<span class="lineNum">    4448 </span>            : {
<span class="lineNum">    4449 </span>            :   /* This assert fails when we have identical instructions
<span class="lineNum">    4450 </span>            :      one of which dominates the other.  In this case move_op ()
<span class="lineNum">    4451 </span>            :      finds the first instruction and doesn't search for second one.
<span class="lineNum">    4452 </span>            :      The solution would be to compute av_set after the first found
<span class="lineNum">    4453 </span>            :      insn and, if insn present in that set, continue searching.
<span class="lineNum">    4454 </span>            :      For now we workaround this issue in move_op.  */
<span class="lineNum">    4455 </span><span class="lineCov">        567 :   gcc_assert (!INSN_IN_STREAM_P (EXPR_INSN_RTX (expr)));</span>
<span class="lineNum">    4456 </span>            : 
<span class="lineNum">    4457 </span><span class="lineCov">        567 :   if (EXPR_WAS_RENAMED (expr))</span>
<span class="lineNum">    4458 </span>            :     {
<span class="lineNum">    4459 </span><span class="lineCov">         49 :       unsigned regno = expr_dest_regno (expr);</span>
<span class="lineNum">    4460 </span>            : 
<span class="lineNum">    4461 </span><span class="lineCov">         49 :       if (HARD_REGISTER_NUM_P (regno))</span>
<span class="lineNum">    4462 </span>            :         {
<span class="lineNum">    4463 </span><span class="lineCov">         49 :           df_set_regs_ever_live (regno, true);</span>
<span class="lineNum">    4464 </span><span class="lineCov">         49 :           reg_rename_tick[regno] = ++reg_rename_this_tick;</span>
<span class="lineNum">    4465 </span>            :         }
<span class="lineNum">    4466 </span>            :     }
<span class="lineNum">    4467 </span>            : 
<span class="lineNum">    4468 </span><span class="lineCov">        567 :   return sel_gen_insn_from_expr_after (expr, vinsn, seqno,</span>
<span class="lineNum">    4469 </span><span class="lineCov">        567 :                                        place_to_insert);</span>
<span class="lineNum">    4470 </span>            : }
<span class="lineNum">    4471 </span>            : 
<span class="lineNum">    4472 </span>            : /* Return TRUE if BB can hold bookkeeping code.  */
<span class="lineNum">    4473 </span>            : static bool
<span class="lineNum">    4474 </span><span class="lineCov">        733 : block_valid_for_bookkeeping_p (basic_block bb)</span>
<span class="lineNum">    4475 </span>            : {
<span class="lineNum">    4476 </span><span class="lineCov">        733 :   insn_t bb_end = BB_END (bb);</span>
<span class="lineNum">    4477 </span>            : 
<span class="lineNum">    4478 </span><span class="lineCov">        733 :   if (!in_current_region_p (bb) || EDGE_COUNT (bb-&gt;succs) &gt; 1)</span>
<span class="lineNum">    4479 </span>            :     return false;
<span class="lineNum">    4480 </span>            : 
<span class="lineNum">    4481 </span><span class="lineCov">        685 :   if (INSN_P (bb_end))</span>
<span class="lineNum">    4482 </span>            :     {
<span class="lineNum">    4483 </span><span class="lineCov">       1342 :       if (INSN_SCHED_TIMES (bb_end) &gt; 0)</span>
<span class="lineNum">    4484 </span><span class="lineCov">         29 :         return false;</span>
<span class="lineNum">    4485 </span>            :     }
<span class="lineNum">    4486 </span>            :   else
<span class="lineNum">    4487 </span><span class="lineCov">         14 :     gcc_assert (NOTE_INSN_BASIC_BLOCK_P (bb_end));</span>
<span class="lineNum">    4488 </span>            : 
<span class="lineNum">    4489 </span>            :   return true;
<span class="lineNum">    4490 </span>            : }
<span class="lineNum">    4491 </span>            : 
<span class="lineNum">    4492 </span>            : /* Attempt to find a block that can hold bookkeeping code for path(s) incoming
<span class="lineNum">    4493 </span>            :    into E2-&gt;dest, except from E1-&gt;src (there may be a sequence of empty basic
<span class="lineNum">    4494 </span>            :    blocks between E1-&gt;src and E2-&gt;dest).  Return found block, or NULL if new
<span class="lineNum">    4495 </span>            :    one must be created.  If LAX holds, don't assume there is a simple path
<span class="lineNum">    4496 </span>            :    from E1-&gt;src to E2-&gt;dest.  */
<span class="lineNum">    4497 </span>            : static basic_block
<span class="lineNum">    4498 </span><span class="lineCov">       1010 : find_block_for_bookkeeping (edge e1, edge e2, bool lax)</span>
<span class="lineNum">    4499 </span>            : {
<span class="lineNum">    4500 </span><span class="lineCov">       1010 :   basic_block candidate_block = NULL;</span>
<span class="lineNum">    4501 </span><span class="lineCov">       1010 :   edge e;</span>
<span class="lineNum">    4502 </span>            : 
<span class="lineNum">    4503 </span>            :   /* Loop over edges from E1 to E2, inclusive.  */
<span class="lineNum">    4504 </span><span class="lineCov">       1036 :   for (e = e1; !lax || e-&gt;dest != EXIT_BLOCK_PTR_FOR_FN (cfun); e =</span>
<span class="lineNum">    4505 </span><span class="lineCov">         26 :        EDGE_SUCC (e-&gt;dest, 0))</span>
<span class="lineNum">    4506 </span>            :     {
<span class="lineNum">    4507 </span><span class="lineCov">       1036 :       if (EDGE_COUNT (e-&gt;dest-&gt;preds) == 2)</span>
<span class="lineNum">    4508 </span>            :         {
<span class="lineNum">    4509 </span><span class="lineCov">       1003 :           if (candidate_block == NULL)</span>
<span class="lineNum">    4510 </span><span class="lineCov">        997 :             candidate_block = (EDGE_PRED (e-&gt;dest, 0) == e</span>
<span class="lineNum">    4511 </span><span class="lineCov">        997 :                                ? EDGE_PRED (e-&gt;dest, 1)-&gt;src</span>
<span class="lineNum">    4512 </span><span class="lineCov">        456 :                                : EDGE_PRED (e-&gt;dest, 0)-&gt;src);</span>
<span class="lineNum">    4513 </span>            :           else
<span class="lineNum">    4514 </span>            :             /* Found additional edge leading to path from e1 to e2
<span class="lineNum">    4515 </span>            :                from aside.  */
<span class="lineNum">    4516 </span>            :             return NULL;
<span class="lineNum">    4517 </span>            :         }
<span class="lineNum">    4518 </span><span class="lineCov">         33 :       else if (EDGE_COUNT (e-&gt;dest-&gt;preds) &gt; 2)</span>
<span class="lineNum">    4519 </span>            :         /* Several edges leading to path from e1 to e2 from aside.  */
<span class="lineNum">    4520 </span>            :         return NULL;
<span class="lineNum">    4521 </span>            : 
<span class="lineNum">    4522 </span><span class="lineCov">       1017 :       if (e == e2)</span>
<span class="lineNum">    4523 </span><span class="lineCov">        733 :         return ((!lax || candidate_block)</span>
<span class="lineNum">    4524 </span><span class="lineCov">        733 :                 &amp;&amp; block_valid_for_bookkeeping_p (candidate_block)</span>
<span class="lineNum">    4525 </span><span class="lineCov">        733 :                 ? candidate_block</span>
<span class="lineNum">    4526 </span>            :                 : NULL);
<span class="lineNum">    4527 </span>            : 
<span class="lineNum">    4528 </span><span class="lineCov">        284 :       if (lax &amp;&amp; EDGE_COUNT (e-&gt;dest-&gt;succs) != 1)</span>
<span class="lineNum">    4529 </span>            :         return NULL;
<span class="lineNum">    4530 </span>            :     }
<span class="lineNum">    4531 </span>            : 
<span class="lineNum">    4532 </span>            :   if (lax)
<span class="lineNum">    4533 </span>            :     return NULL;
<span class="lineNum">    4534 </span>            : 
<span class="lineNum">    4535 </span>            :   gcc_unreachable ();
<span class="lineNum">    4536 </span>            : }
<span class="lineNum">    4537 </span>            : 
<span class="lineNum">    4538 </span>            : /* Create new basic block for bookkeeping code for path(s) incoming into
<span class="lineNum">    4539 </span>            :    E2-&gt;dest, except from E1-&gt;src.  Return created block.  */
<span class="lineNum">    4540 </span>            : static basic_block
<span class="lineNum">    4541 </span><span class="lineCov">         43 : create_block_for_bookkeeping (edge e1, edge e2)</span>
<span class="lineNum">    4542 </span>            : {
<span class="lineNum">    4543 </span><span class="lineCov">         43 :   basic_block new_bb, bb = e2-&gt;dest;</span>
<span class="lineNum">    4544 </span>            : 
<span class="lineNum">    4545 </span>            :   /* Check that we don't spoil the loop structure.  */
<span class="lineNum">    4546 </span><span class="lineCov">         43 :   if (current_loop_nest)</span>
<span class="lineNum">    4547 </span>            :     {
<span class="lineNum">    4548 </span><span class="lineCov">         39 :       basic_block latch = current_loop_nest-&gt;latch;</span>
<span class="lineNum">    4549 </span>            : 
<span class="lineNum">    4550 </span>            :       /* We do not split header.  */
<span class="lineNum">    4551 </span><span class="lineCov">         39 :       gcc_assert (e2-&gt;dest != current_loop_nest-&gt;header);</span>
<span class="lineNum">    4552 </span>            : 
<span class="lineNum">    4553 </span>            :       /* We do not redirect the only edge to the latch block.  */
<span class="lineNum">    4554 </span><span class="lineCov">         39 :       gcc_assert (e1-&gt;dest != latch</span>
<span class="lineNum">    4555 </span>            :                   || !single_pred_p (latch)
<span class="lineNum">    4556 </span>            :                   || e1 != single_pred_edge (latch));
<span class="lineNum">    4557 </span>            :     }
<span class="lineNum">    4558 </span>            : 
<span class="lineNum">    4559 </span>            :   /* Split BB to insert BOOK_INSN there.  */
<span class="lineNum">    4560 </span><span class="lineCov">         43 :   new_bb = sched_split_block (bb, NULL);</span>
<span class="lineNum">    4561 </span>            : 
<span class="lineNum">    4562 </span>            :   /* Move note_list from the upper bb.  */
<span class="lineNum">    4563 </span><span class="lineCov">         43 :   gcc_assert (BB_NOTE_LIST (new_bb) == NULL_RTX);</span>
<span class="lineNum">    4564 </span><span class="lineCov">         43 :   BB_NOTE_LIST (new_bb) = BB_NOTE_LIST (bb);</span>
<span class="lineNum">    4565 </span><span class="lineCov">         43 :   BB_NOTE_LIST (bb) = NULL;</span>
<span class="lineNum">    4566 </span>            : 
<span class="lineNum">    4567 </span><span class="lineCov">         43 :   gcc_assert (e2-&gt;dest == bb);</span>
<span class="lineNum">    4568 </span>            : 
<span class="lineNum">    4569 </span>            :   /* Skip block for bookkeeping copy when leaving E1-&gt;src.  */
<span class="lineNum">    4570 </span><span class="lineCov">         43 :   if (e1-&gt;flags &amp; EDGE_FALLTHRU)</span>
<span class="lineNum">    4571 </span><span class="lineCov">         19 :     sel_redirect_edge_and_branch_force (e1, new_bb);</span>
<span class="lineNum">    4572 </span>            :   else
<span class="lineNum">    4573 </span><span class="lineCov">         24 :     sel_redirect_edge_and_branch (e1, new_bb);</span>
<span class="lineNum">    4574 </span>            : 
<span class="lineNum">    4575 </span><span class="lineCov">         43 :   gcc_assert (e1-&gt;dest == new_bb);</span>
<span class="lineNum">    4576 </span><span class="lineCov">         43 :   gcc_assert (sel_bb_empty_p (bb));</span>
<span class="lineNum">    4577 </span>            : 
<span class="lineNum">    4578 </span>            :   /* To keep basic block numbers in sync between debug and non-debug
<span class="lineNum">    4579 </span>            :      compilations, we have to rotate blocks here.  Consider that we
<span class="lineNum">    4580 </span>            :      started from (a,b)-&gt;d, (c,d)-&gt;e, and d contained only debug
<span class="lineNum">    4581 </span>            :      insns.  It would have been removed before if the debug insns
<span class="lineNum">    4582 </span>            :      weren't there, so we'd have split e rather than d.  So what we do
<span class="lineNum">    4583 </span>            :      now is to swap the block numbers of new_bb and
<span class="lineNum">    4584 </span>            :      single_succ(new_bb) == e, so that the insns that were in e before
<span class="lineNum">    4585 </span>            :      get the new block number.  */
<span class="lineNum">    4586 </span>            : 
<span class="lineNum">    4587 </span><span class="lineCov">         43 :   if (MAY_HAVE_DEBUG_INSNS)</span>
<span class="lineNum">    4588 </span>            :     {
<span class="lineNum">    4589 </span><span class="lineCov">          7 :       basic_block succ;</span>
<span class="lineNum">    4590 </span><span class="lineCov">          7 :       insn_t insn = sel_bb_head (new_bb);</span>
<span class="lineNum">    4591 </span><span class="lineCov">          7 :       insn_t last;</span>
<span class="lineNum">    4592 </span>            : 
<span class="lineNum">    4593 </span><span class="lineCov">          7 :       if (DEBUG_INSN_P (insn)</span>
<span class="lineNum">    4594 </span><span class="lineCov">          3 :           &amp;&amp; single_succ_p (new_bb)</span>
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 :           &amp;&amp; (succ = single_succ (new_bb))</span>
<span class="lineNum">    4596 </span><span class="lineNoCov">          0 :           &amp;&amp; succ != EXIT_BLOCK_PTR_FOR_FN (cfun)</span>
<span class="lineNum">    4597 </span><span class="lineCov">          7 :           &amp;&amp; DEBUG_INSN_P ((last = sel_bb_end (new_bb))))</span>
<span class="lineNum">    4598 </span>            :         {
<span class="lineNum">    4599 </span><span class="lineNoCov">          0 :           while (insn != last &amp;&amp; (DEBUG_INSN_P (insn) || NOTE_P (insn)))</span>
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 :             insn = NEXT_INSN (insn);</span>
<span class="lineNum">    4601 </span>            : 
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :           if (insn == last)</span>
<span class="lineNum">    4603 </span>            :             {
<span class="lineNum">    4604 </span><span class="lineNoCov">          0 :               sel_global_bb_info_def gbi;</span>
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :               sel_region_bb_info_def rbi;</span>
<span class="lineNum">    4606 </span>            : 
<span class="lineNum">    4607 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    4608 </span><span class="lineNoCov">          0 :                 sel_print (&quot;Swapping block ids %i and %i\n&quot;,</span>
<span class="lineNum">    4609 </span>            :                            new_bb-&gt;index, succ-&gt;index);
<span class="lineNum">    4610 </span>            : 
<span class="lineNum">    4611 </span><span class="lineNoCov">          0 :               std::swap (new_bb-&gt;index, succ-&gt;index);</span>
<span class="lineNum">    4612 </span>            : 
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :               SET_BASIC_BLOCK_FOR_FN (cfun, new_bb-&gt;index, new_bb);</span>
<span class="lineNum">    4614 </span><span class="lineNoCov">          0 :               SET_BASIC_BLOCK_FOR_FN (cfun, succ-&gt;index, succ);</span>
<span class="lineNum">    4615 </span>            : 
<span class="lineNum">    4616 </span><span class="lineNoCov">          0 :               memcpy (&amp;gbi, SEL_GLOBAL_BB_INFO (new_bb), sizeof (gbi));</span>
<span class="lineNum">    4617 </span><span class="lineNoCov">          0 :               memcpy (SEL_GLOBAL_BB_INFO (new_bb), SEL_GLOBAL_BB_INFO (succ),</span>
<span class="lineNum">    4618 </span>            :                       sizeof (gbi));
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :               memcpy (SEL_GLOBAL_BB_INFO (succ), &amp;gbi, sizeof (gbi));</span>
<span class="lineNum">    4620 </span>            : 
<span class="lineNum">    4621 </span><span class="lineNoCov">          0 :               memcpy (&amp;rbi, SEL_REGION_BB_INFO (new_bb), sizeof (rbi));</span>
<span class="lineNum">    4622 </span><span class="lineNoCov">          0 :               memcpy (SEL_REGION_BB_INFO (new_bb), SEL_REGION_BB_INFO (succ),</span>
<span class="lineNum">    4623 </span>            :                       sizeof (rbi));
<span class="lineNum">    4624 </span><span class="lineNoCov">          0 :               memcpy (SEL_REGION_BB_INFO (succ), &amp;rbi, sizeof (rbi));</span>
<span class="lineNum">    4625 </span>            : 
<span class="lineNum">    4626 </span><span class="lineNoCov">          0 :               std::swap (BLOCK_TO_BB (new_bb-&gt;index),</span>
<span class="lineNum">    4627 </span><span class="lineNoCov">          0 :                          BLOCK_TO_BB (succ-&gt;index));</span>
<span class="lineNum">    4628 </span>            : 
<span class="lineNum">    4629 </span><span class="lineNoCov">          0 :               std::swap (CONTAINING_RGN (new_bb-&gt;index),</span>
<span class="lineNum">    4630 </span><span class="lineNoCov">          0 :                          CONTAINING_RGN (succ-&gt;index));</span>
<span class="lineNum">    4631 </span>            : 
<span class="lineNum">    4632 </span><span class="lineNoCov">          0 :               for (int i = 0; i &lt; current_nr_blocks; i++)</span>
<span class="lineNum">    4633 </span><span class="lineNoCov">          0 :                 if (BB_TO_BLOCK (i) == succ-&gt;index)</span>
<span class="lineNum">    4634 </span><span class="lineNoCov">          0 :                   BB_TO_BLOCK (i) = new_bb-&gt;index;</span>
<span class="lineNum">    4635 </span><span class="lineNoCov">          0 :                 else if (BB_TO_BLOCK (i) == new_bb-&gt;index)</span>
<span class="lineNum">    4636 </span><span class="lineNoCov">          0 :                   BB_TO_BLOCK (i) = succ-&gt;index;</span>
<span class="lineNum">    4637 </span>            : 
<span class="lineNum">    4638 </span><span class="lineNoCov">          0 :               FOR_BB_INSNS (new_bb, insn)</span>
<span class="lineNum">    4639 </span><span class="lineNoCov">          0 :                 if (INSN_P (insn))</span>
<span class="lineNum">    4640 </span><span class="lineNoCov">          0 :                   EXPR_ORIG_BB_INDEX (INSN_EXPR (insn)) = new_bb-&gt;index;</span>
<span class="lineNum">    4641 </span>            : 
<span class="lineNum">    4642 </span><span class="lineNoCov">          0 :               FOR_BB_INSNS (succ, insn)</span>
<span class="lineNum">    4643 </span><span class="lineNoCov">          0 :                 if (INSN_P (insn))</span>
<span class="lineNum">    4644 </span><span class="lineNoCov">          0 :                   EXPR_ORIG_BB_INDEX (INSN_EXPR (insn)) = succ-&gt;index;</span>
<span class="lineNum">    4645 </span>            : 
<span class="lineNum">    4646 </span><span class="lineNoCov">          0 :               if (bitmap_clear_bit (code_motion_visited_blocks, new_bb-&gt;index))</span>
<span class="lineNum">    4647 </span><span class="lineNoCov">          0 :                 bitmap_set_bit (code_motion_visited_blocks, succ-&gt;index);</span>
<span class="lineNum">    4648 </span>            : 
<span class="lineNum">    4649 </span><span class="lineNoCov">          0 :               gcc_assert (LABEL_P (BB_HEAD (new_bb))</span>
<span class="lineNum">    4650 </span>            :                           &amp;&amp; LABEL_P (BB_HEAD (succ)));
<span class="lineNum">    4651 </span>            : 
<span class="lineNum">    4652 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    4653 </span><span class="lineNoCov">          0 :                 sel_print (&quot;Swapping code labels %i and %i\n&quot;,</span>
<span class="lineNum">    4654 </span>            :                            CODE_LABEL_NUMBER (BB_HEAD (new_bb)),
<span class="lineNum">    4655 </span>            :                            CODE_LABEL_NUMBER (BB_HEAD (succ)));
<span class="lineNum">    4656 </span>            : 
<span class="lineNum">    4657 </span><span class="lineNoCov">          0 :               std::swap (CODE_LABEL_NUMBER (BB_HEAD (new_bb)),</span>
<span class="lineNum">    4658 </span><span class="lineNoCov">          0 :                          CODE_LABEL_NUMBER (BB_HEAD (succ)));</span>
<span class="lineNum">    4659 </span>            :             }
<span class="lineNum">    4660 </span>            :         }
<span class="lineNum">    4661 </span>            :     }
<span class="lineNum">    4662 </span>            : 
<span class="lineNum">    4663 </span><span class="lineCov">         43 :   return bb;</span>
<span class="lineNum">    4664 </span>            : }
<span class="lineNum">    4665 </span>            : 
<span class="lineNum">    4666 </span>            : /* Return insn after which we must insert bookkeeping code for path(s) incoming
<span class="lineNum">    4667 </span>            :    into E2-&gt;dest, except from E1-&gt;src.  If the returned insn immediately
<span class="lineNum">    4668 </span>            :    precedes a fence, assign that fence to *FENCE_TO_REWIND.  */
<span class="lineNum">    4669 </span>            : static insn_t
<span class="lineNum">    4670 </span><span class="lineCov">        532 : find_place_for_bookkeeping (edge e1, edge e2, fence_t *fence_to_rewind)</span>
<span class="lineNum">    4671 </span>            : {
<span class="lineNum">    4672 </span><span class="lineCov">        532 :   insn_t place_to_insert;</span>
<span class="lineNum">    4673 </span>            :   /* Find a basic block that can hold bookkeeping.  If it can be found, do not
<span class="lineNum">    4674 </span>            :      create new basic block, but insert bookkeeping there.  */
<span class="lineNum">    4675 </span><span class="lineCov">        532 :   basic_block book_block = find_block_for_bookkeeping (e1, e2, FALSE);</span>
<span class="lineNum">    4676 </span>            : 
<span class="lineNum">    4677 </span><span class="lineCov">        532 :   if (book_block)</span>
<span class="lineNum">    4678 </span>            :     {
<span class="lineNum">    4679 </span><span class="lineCov">        489 :       place_to_insert = BB_END (book_block);</span>
<span class="lineNum">    4680 </span>            : 
<span class="lineNum">    4681 </span>            :       /* Don't use a block containing only debug insns for
<span class="lineNum">    4682 </span>            :          bookkeeping, this causes scheduling differences between debug
<span class="lineNum">    4683 </span>            :          and non-debug compilations, for the block would have been
<span class="lineNum">    4684 </span>            :          removed already.  */
<span class="lineNum">    4685 </span><span class="lineCov">        489 :       if (DEBUG_INSN_P (place_to_insert))</span>
<span class="lineNum">    4686 </span>            :         {
<span class="lineNum">    4687 </span><span class="lineCov">         12 :           rtx_insn *insn = sel_bb_head (book_block);</span>
<span class="lineNum">    4688 </span>            : 
<span class="lineNum">    4689 </span><span class="lineCov">         12 :           while (insn != place_to_insert &amp;&amp;</span>
<span class="lineNum">    4690 </span><span class="lineCov">         12 :                  (DEBUG_INSN_P (insn) || NOTE_P (insn)))</span>
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :             insn = NEXT_INSN (insn);</span>
<span class="lineNum">    4692 </span>            : 
<span class="lineNum">    4693 </span><span class="lineCov">         12 :           if (insn == place_to_insert)</span>
<span class="lineNum">    4694 </span>            :             book_block = NULL;
<span class="lineNum">    4695 </span>            :         }
<span class="lineNum">    4696 </span>            :     }
<span class="lineNum">    4697 </span>            : 
<span class="lineNum">    4698 </span><span class="lineCov">        532 :   if (!book_block)</span>
<span class="lineNum">    4699 </span>            :     {
<span class="lineNum">    4700 </span><span class="lineCov">         43 :       book_block = create_block_for_bookkeeping (e1, e2);</span>
<span class="lineNum">    4701 </span><span class="lineCov">         43 :       place_to_insert = BB_END (book_block);</span>
<span class="lineNum">    4702 </span><span class="lineCov">         43 :       if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :         sel_print (&quot;New block is %i, split from bookkeeping block %i\n&quot;,</span>
<span class="lineNum">    4704 </span><span class="lineNoCov">          0 :                    EDGE_SUCC (book_block, 0)-&gt;dest-&gt;index, book_block-&gt;index);</span>
<span class="lineNum">    4705 </span>            :     }
<span class="lineNum">    4706 </span>            :   else
<span class="lineNum">    4707 </span>            :     {
<span class="lineNum">    4708 </span><span class="lineCov">        489 :       if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    4709 </span><span class="lineNoCov">          0 :         sel_print (&quot;Pre-existing bookkeeping block is %i\n&quot;, book_block-&gt;index);</span>
<span class="lineNum">    4710 </span>            :     }
<span class="lineNum">    4711 </span>            : 
<span class="lineNum">    4712 </span><span class="lineCov">        532 :   *fence_to_rewind = NULL;</span>
<span class="lineNum">    4713 </span>            :   /* If basic block ends with a jump, insert bookkeeping code right before it.
<span class="lineNum">    4714 </span>            :      Notice if we are crossing a fence when taking PREV_INSN.  */
<span class="lineNum">    4715 </span><span class="lineCov">        532 :   if (INSN_P (place_to_insert) &amp;&amp; control_flow_insn_p (place_to_insert))</span>
<span class="lineNum">    4716 </span>            :     {
<span class="lineNum">    4717 </span><span class="lineCov">         65 :       *fence_to_rewind = flist_lookup (fences, place_to_insert);</span>
<span class="lineNum">    4718 </span><span class="lineCov">        130 :       place_to_insert = PREV_INSN (place_to_insert);</span>
<span class="lineNum">    4719 </span>            :     }
<span class="lineNum">    4720 </span>            : 
<span class="lineNum">    4721 </span><span class="lineCov">        532 :   return place_to_insert;</span>
<span class="lineNum">    4722 </span>            : }
<span class="lineNum">    4723 </span>            : 
<span class="lineNum">    4724 </span>            : /* Find a proper seqno for bookkeeing insn inserted at PLACE_TO_INSERT
<span class="lineNum">    4725 </span>            :    for JOIN_POINT.   */
<span class="lineNum">    4726 </span>            : static int
<span class="lineNum">    4727 </span><span class="lineCov">        532 : find_seqno_for_bookkeeping (insn_t place_to_insert, insn_t join_point)</span>
<span class="lineNum">    4728 </span>            : {
<span class="lineNum">    4729 </span><span class="lineCov">        532 :   int seqno;</span>
<span class="lineNum">    4730 </span>            : 
<span class="lineNum">    4731 </span>            :   /* Check if we are about to insert bookkeeping copy before a jump, and use
<span class="lineNum">    4732 </span>            :      jump's seqno for the copy; otherwise, use JOIN_POINT's seqno.  */
<span class="lineNum">    4733 </span><span class="lineCov">        532 :   rtx_insn *next = NEXT_INSN (place_to_insert);</span>
<span class="lineNum">    4734 </span><span class="lineCov">        532 :   if (INSN_P (next)</span>
<span class="lineNum">    4735 </span>            :       &amp;&amp; JUMP_P (next)
<span class="lineNum">    4736 </span><span class="lineCov">        532 :       &amp;&amp; BLOCK_FOR_INSN (next) == BLOCK_FOR_INSN (place_to_insert))</span>
<span class="lineNum">    4737 </span>            :     {
<span class="lineNum">    4738 </span><span class="lineCov">        130 :       gcc_assert (INSN_SCHED_TIMES (next) == 0);</span>
<span class="lineNum">    4739 </span><span class="lineCov">        260 :       seqno = INSN_SEQNO (next);</span>
<span class="lineNum">    4740 </span>            :     }
<span class="lineNum">    4741 </span><span class="lineCov">        467 :   else if (INSN_SEQNO (join_point) &gt; 0)</span>
<span class="lineNum">    4742 </span>            :     seqno = INSN_SEQNO (join_point);
<span class="lineNum">    4743 </span>            :   else
<span class="lineNum">    4744 </span>            :     {
<span class="lineNum">    4745 </span><span class="lineNoCov">          0 :       seqno = get_seqno_by_preds (place_to_insert);</span>
<span class="lineNum">    4746 </span>            : 
<span class="lineNum">    4747 </span>            :       /* Sometimes the fences can move in such a way that there will be
<span class="lineNum">    4748 </span>            :          no instructions with positive seqno around this bookkeeping.
<span class="lineNum">    4749 </span>            :          This means that there will be no way to get to it by a regular
<span class="lineNum">    4750 </span>            :          fence movement.  Never mind because we pick up such pieces for
<span class="lineNum">    4751 </span>            :          rescheduling anyways, so any positive value will do for now.  */
<span class="lineNum">    4752 </span><span class="lineNoCov">          0 :       if (seqno &lt; 0)</span>
<span class="lineNum">    4753 </span>            :         {
<span class="lineNum">    4754 </span><span class="lineNoCov">          0 :           gcc_assert (pipelining_p);</span>
<span class="lineNum">    4755 </span>            :           seqno = 1;
<span class="lineNum">    4756 </span>            :         }
<span class="lineNum">    4757 </span>            :     }
<span class="lineNum">    4758 </span>            : 
<span class="lineNum">    4759 </span><span class="lineCov">        532 :   gcc_assert (seqno &gt; 0);</span>
<span class="lineNum">    4760 </span><span class="lineCov">        532 :   return seqno;</span>
<span class="lineNum">    4761 </span>            : }
<span class="lineNum">    4762 </span>            : 
<span class="lineNum">    4763 </span>            : /* Insert bookkeeping copy of C_EXPS's insn after PLACE_TO_INSERT, assigning
<span class="lineNum">    4764 </span>            :    NEW_SEQNO to it.  Return created insn.  */
<span class="lineNum">    4765 </span>            : static insn_t
<span class="lineNum">    4766 </span><span class="lineCov">        532 : emit_bookkeeping_insn (insn_t place_to_insert, expr_t c_expr, int new_seqno)</span>
<span class="lineNum">    4767 </span>            : {
<span class="lineNum">    4768 </span><span class="lineCov">        532 :   rtx_insn *new_insn_rtx = create_copy_of_insn_rtx (EXPR_INSN_RTX (c_expr));</span>
<span class="lineNum">    4769 </span>            : 
<span class="lineNum">    4770 </span><span class="lineCov">        532 :   vinsn_t new_vinsn</span>
<span class="lineNum">    4771 </span><span class="lineCov">       1064 :     = create_vinsn_from_insn_rtx (new_insn_rtx,</span>
<span class="lineNum">    4772 </span><span class="lineCov">        532 :                                   VINSN_UNIQUE_P (EXPR_VINSN (c_expr)));</span>
<span class="lineNum">    4773 </span>            : 
<span class="lineNum">    4774 </span><span class="lineCov">        532 :   insn_t new_insn = emit_insn_from_expr_after (c_expr, new_vinsn, new_seqno,</span>
<span class="lineNum">    4775 </span>            :                                                place_to_insert);
<span class="lineNum">    4776 </span>            : 
<span class="lineNum">    4777 </span><span class="lineCov">        532 :   INSN_SCHED_TIMES (new_insn) = 0;</span>
<span class="lineNum">    4778 </span><span class="lineCov">        532 :   bitmap_set_bit (current_copies, INSN_UID (new_insn));</span>
<span class="lineNum">    4779 </span>            : 
<span class="lineNum">    4780 </span><span class="lineCov">        532 :   return new_insn;</span>
<span class="lineNum">    4781 </span>            : }
<span class="lineNum">    4782 </span>            : 
<span class="lineNum">    4783 </span>            : /* Generate a bookkeeping copy of C_EXPR's insn for path(s) incoming into to
<span class="lineNum">    4784 </span>            :    E2-&gt;dest, except from E1-&gt;src (there may be a sequence of empty blocks
<span class="lineNum">    4785 </span>            :    between E1-&gt;src and E2-&gt;dest).  Return block containing the copy.
<a name="4786"><span class="lineNum">    4786 </span>            :    All scheduler data is initialized for the newly created insn.  */</a>
<span class="lineNum">    4787 </span>            : static basic_block
<span class="lineNum">    4788 </span><span class="lineCov">        532 : generate_bookkeeping_insn (expr_t c_expr, edge e1, edge e2)</span>
<span class="lineNum">    4789 </span>            : {
<span class="lineNum">    4790 </span><span class="lineCov">        532 :   insn_t join_point, place_to_insert, new_insn;</span>
<span class="lineNum">    4791 </span><span class="lineCov">        532 :   int new_seqno;</span>
<span class="lineNum">    4792 </span><span class="lineCov">        532 :   bool need_to_exchange_data_sets;</span>
<span class="lineNum">    4793 </span><span class="lineCov">        532 :   fence_t fence_to_rewind;</span>
<span class="lineNum">    4794 </span>            : 
<span class="lineNum">    4795 </span><span class="lineCov">        532 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    4796 </span><span class="lineNoCov">          0 :     sel_print (&quot;Generating bookkeeping insn (%d-&gt;%d)\n&quot;, e1-&gt;src-&gt;index,</span>
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :                e2-&gt;dest-&gt;index);</span>
<span class="lineNum">    4798 </span>            : 
<span class="lineNum">    4799 </span><span class="lineCov">        532 :   join_point = sel_bb_head (e2-&gt;dest);</span>
<span class="lineNum">    4800 </span><span class="lineCov">        532 :   place_to_insert = find_place_for_bookkeeping (e1, e2, &amp;fence_to_rewind);</span>
<span class="lineNum">    4801 </span><span class="lineCov">        532 :   new_seqno = find_seqno_for_bookkeeping (place_to_insert, join_point);</span>
<span class="lineNum">    4802 </span><span class="lineCov">        532 :   need_to_exchange_data_sets</span>
<span class="lineNum">    4803 </span><span class="lineCov">       1064 :     = sel_bb_empty_p (BLOCK_FOR_INSN (place_to_insert));</span>
<span class="lineNum">    4804 </span>            : 
<span class="lineNum">    4805 </span><span class="lineCov">        532 :   new_insn = emit_bookkeeping_insn (place_to_insert, c_expr, new_seqno);</span>
<span class="lineNum">    4806 </span>            : 
<span class="lineNum">    4807 </span><span class="lineCov">        532 :   if (fence_to_rewind)</span>
<span class="lineNum">    4808 </span><span class="lineNoCov">          0 :     FENCE_INSN (fence_to_rewind) = new_insn;</span>
<span class="lineNum">    4809 </span>            : 
<span class="lineNum">    4810 </span>            :   /* When inserting bookkeeping insn in new block, av sets should be
<span class="lineNum">    4811 </span>            :      following: old basic block (that now holds bookkeeping) data sets are
<span class="lineNum">    4812 </span>            :      the same as was before generation of bookkeeping, and new basic block
<span class="lineNum">    4813 </span>            :      (that now hold all other insns of old basic block) data sets are
<span class="lineNum">    4814 </span>            :      invalid.  So exchange data sets for these basic blocks as sel_split_block
<span class="lineNum">    4815 </span>            :      mistakenly exchanges them in this case.  Cannot do it earlier because
<span class="lineNum">    4816 </span>            :      when single instruction is added to new basic block it should hold NULL
<span class="lineNum">    4817 </span>            :      lv_set.  */
<span class="lineNum">    4818 </span><span class="lineCov">        532 :   if (need_to_exchange_data_sets)</span>
<span class="lineNum">    4819 </span><span class="lineCov">         52 :     exchange_data_sets (BLOCK_FOR_INSN (new_insn),</span>
<span class="lineNum">    4820 </span><span class="lineCov">        104 :                         BLOCK_FOR_INSN (join_point));</span>
<span class="lineNum">    4821 </span>            : 
<span class="lineNum">    4822 </span><span class="lineCov">        532 :   stat_bookkeeping_copies++;</span>
<span class="lineNum">    4823 </span><span class="lineCov">       1064 :   return BLOCK_FOR_INSN (new_insn);</span>
<span class="lineNum">    4824 </span>            : }
<span class="lineNum">    4825 </span>            : 
<span class="lineNum">    4826 </span>            : /* Remove from AV_PTR all insns that may need bookkeeping when scheduling
<span class="lineNum">    4827 </span>            :    on FENCE, but we are unable to copy them.  */
<span class="lineNum">    4828 </span>            : static void
<span class="lineNum">    4829 </span><span class="lineCov">       4842 : remove_insns_that_need_bookkeeping (fence_t fence, av_set_t *av_ptr)</span>
<span class="lineNum">    4830 </span>            : {
<span class="lineNum">    4831 </span><span class="lineCov">       4842 :   expr_t expr;</span>
<span class="lineNum">    4832 </span><span class="lineCov">       4842 :   av_set_iterator i;</span>
<span class="lineNum">    4833 </span>            : 
<span class="lineNum">    4834 </span>            :   /*  An expression does not need bookkeeping if it is available on all paths
<span class="lineNum">    4835 </span>            :       from current block to original block and current block dominates
<span class="lineNum">    4836 </span>            :       original block.  We check availability on all paths by examining
<span class="lineNum">    4837 </span>            :       EXPR_SPEC; this is not equivalent, because it may be positive even
<span class="lineNum">    4838 </span>            :       if expr is available on all paths (but if expr is not available on
<span class="lineNum">    4839 </span>            :       any path, EXPR_SPEC will be positive).  */
<span class="lineNum">    4840 </span>            : 
<span class="lineNum">    4841 </span><span class="lineCov">      28846 :   FOR_EACH_EXPR_1 (expr, i, av_ptr)</span>
<span class="lineNum">    4842 </span>            :     {
<span class="lineNum">    4843 </span><span class="lineCov">      12002 :       if (!control_flow_insn_p (EXPR_INSN_RTX (expr))</span>
<span class="lineNum">    4844 </span><span class="lineCov">      11159 :           &amp;&amp; (!bookkeeping_p || VINSN_UNIQUE_P (EXPR_VINSN (expr)))</span>
<span class="lineNum">    4845 </span><span class="lineCov">      13959 :           &amp;&amp; (EXPR_SPEC (expr)</span>
<span class="lineNum">    4846 </span><span class="lineCov">       1868 :               || !EXPR_ORIG_BB_INDEX (expr)</span>
<span class="lineNum">    4847 </span><span class="lineCov">       1868 :               || !dominated_by_p (CDI_DOMINATORS,</span>
<span class="lineNum">    4848 </span><span class="lineCov">       1868 :                                   BASIC_BLOCK_FOR_FN (cfun,</span>
<span class="lineNum">    4849 </span>            :                                                       EXPR_ORIG_BB_INDEX (expr)),
<span class="lineNum">    4850 </span><span class="lineCov">       3736 :                                   BLOCK_FOR_INSN (FENCE_INSN (fence)))))</span>
<span class="lineNum">    4851 </span>            :         {
<span class="lineNum">    4852 </span><span class="lineCov">         94 :           if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    4853 </span><span class="lineNoCov">          0 :             sel_print (&quot;Expr %d removed because it would need bookkeeping, which &quot;</span>
<span class="lineNum">    4854 </span><span class="lineNoCov">          0 :                        &quot;cannot be created\n&quot;, INSN_UID (EXPR_INSN_RTX (expr)));</span>
<span class="lineNum">    4855 </span><span class="lineCov">         94 :           av_set_iter_remove (&amp;i);</span>
<span class="lineNum">    4856 </span>            :         }
<span class="lineNum">    4857 </span>            :     }
<span class="lineNum">    4858 </span><span class="lineCov">       4842 : }</span>
<span class="lineNum">    4859 </span>            : 
<span class="lineNum">    4860 </span>            : /* Moving conditional jump through some instructions.
<span class="lineNum">    4861 </span>            : 
<span class="lineNum">    4862 </span>            :    Consider example:
<span class="lineNum">    4863 </span>            : 
<span class="lineNum">    4864 </span>            :        ...                     &lt;- current scheduling point
<span class="lineNum">    4865 </span>            :        NOTE BASIC BLOCK:       &lt;- bb header
<span class="lineNum">    4866 </span>            :        (p8)  add r14=r14+0x9;;
<span class="lineNum">    4867 </span>            :        (p8)  mov [r14]=r23
<span class="lineNum">    4868 </span>            :        (!p8) jump L1;;
<span class="lineNum">    4869 </span>            :        NOTE BASIC BLOCK:
<span class="lineNum">    4870 </span>            :        ...
<span class="lineNum">    4871 </span>            : 
<span class="lineNum">    4872 </span>            :    We can schedule jump one cycle earlier, than mov, because they cannot be
<span class="lineNum">    4873 </span>            :    executed together as their predicates are mutually exclusive.
<span class="lineNum">    4874 </span>            : 
<span class="lineNum">    4875 </span>            :    This is done in this way: first, new fallthrough basic block is created
<span class="lineNum">    4876 </span>            :    after jump (it is always can be done, because there already should be a
<span class="lineNum">    4877 </span>            :    fallthrough block, where control flow goes in case of predicate being true -
<span class="lineNum">    4878 </span>            :    in our example; otherwise there should be a dependence between those
<span class="lineNum">    4879 </span>            :    instructions and jump and we cannot schedule jump right now);
<span class="lineNum">    4880 </span>            :    next, all instructions between jump and current scheduling point are moved
<span class="lineNum">    4881 </span>            :    to this new block.  And the result is this:
<span class="lineNum">    4882 </span>            : 
<span class="lineNum">    4883 </span>            :       NOTE BASIC BLOCK:
<span class="lineNum">    4884 </span>            :       (!p8) jump L1           &lt;- current scheduling point
<span class="lineNum">    4885 </span>            :       NOTE BASIC BLOCK:       &lt;- bb header
<span class="lineNum">    4886 </span>            :       (p8)  add r14=r14+0x9;;
<span class="lineNum">    4887 </span>            :       (p8)  mov [r14]=r23
<span class="lineNum">    4888 </span>            :       NOTE BASIC BLOCK:
<span class="lineNum">    4889 </span>            :       ...
<span class="lineNum">    4890 </span>            : */
<span class="lineNum">    4891 </span>            : static void
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 : move_cond_jump (rtx_insn *insn, bnd_t bnd)</span>
<span class="lineNum">    4893 </span>            : {
<span class="lineNum">    4894 </span><span class="lineNoCov">          0 :   edge ft_edge;</span>
<span class="lineNum">    4895 </span><span class="lineNoCov">          0 :   basic_block block_from, block_next, block_new, block_bnd, bb;</span>
<span class="lineNum">    4896 </span><span class="lineNoCov">          0 :   rtx_insn *next, *prev, *link, *head;</span>
<span class="lineNum">    4897 </span>            : 
<span class="lineNum">    4898 </span><span class="lineNoCov">          0 :   block_from = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 :   block_bnd = BLOCK_FOR_INSN (BND_TO (bnd));</span>
<span class="lineNum">    4900 </span><span class="lineNoCov">          0 :   prev = BND_TO (bnd);</span>
<span class="lineNum">    4901 </span>            : 
<span class="lineNum">    4902 </span>            :   /* Moving of jump should not cross any other jumps or beginnings of new
<span class="lineNum">    4903 </span>            :      basic blocks.  The only exception is when we move a jump through
<span class="lineNum">    4904 </span>            :      mutually exclusive insns along fallthru edges.  */
<span class="lineNum">    4905 </span><span class="lineNoCov">          0 :   if (flag_checking &amp;&amp; block_from != block_bnd)</span>
<span class="lineNum">    4906 </span>            :     {
<span class="lineNum">    4907 </span><span class="lineNoCov">          0 :       bb = block_from;</span>
<span class="lineNum">    4908 </span><span class="lineNoCov">          0 :       for (link = PREV_INSN (insn); link != PREV_INSN (prev);</span>
<span class="lineNum">    4909 </span><span class="lineNoCov">          0 :            link = PREV_INSN (link))</span>
<span class="lineNum">    4910 </span>            :         {
<span class="lineNum">    4911 </span><span class="lineNoCov">          0 :           if (INSN_P (link))</span>
<span class="lineNum">    4912 </span><span class="lineNoCov">          0 :             gcc_assert (sched_insns_conditions_mutex_p (insn, link));</span>
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :           if (BLOCK_FOR_INSN (link) &amp;&amp; BLOCK_FOR_INSN (link) != bb)</span>
<span class="lineNum">    4914 </span>            :             {
<span class="lineNum">    4915 </span><span class="lineNoCov">          0 :               gcc_assert (single_pred (bb) == BLOCK_FOR_INSN (link));</span>
<span class="lineNum">    4916 </span>            :               bb = BLOCK_FOR_INSN (link);
<span class="lineNum">    4917 </span>            :             }
<span class="lineNum">    4918 </span>            :         }
<span class="lineNum">    4919 </span>            :     }
<span class="lineNum">    4920 </span>            : 
<span class="lineNum">    4921 </span>            :   /* Jump is moved to the boundary.  */
<span class="lineNum">    4922 </span><span class="lineNoCov">          0 :   next = PREV_INSN (insn);</span>
<span class="lineNum">    4923 </span><span class="lineNoCov">          0 :   BND_TO (bnd) = insn;</span>
<span class="lineNum">    4924 </span>            : 
<span class="lineNum">    4925 </span><span class="lineNoCov">          0 :   ft_edge = find_fallthru_edge_from (block_from);</span>
<span class="lineNum">    4926 </span><span class="lineNoCov">          0 :   block_next = ft_edge-&gt;dest;</span>
<span class="lineNum">    4927 </span>            :   /* There must be a fallthrough block (or where should go
<span class="lineNum">    4928 </span>            :   control flow in case of false jump predicate otherwise?).  */
<span class="lineNum">    4929 </span><span class="lineNoCov">          0 :   gcc_assert (block_next);</span>
<span class="lineNum">    4930 </span>            : 
<span class="lineNum">    4931 </span>            :   /* Create new empty basic block after source block.  */
<span class="lineNum">    4932 </span><span class="lineNoCov">          0 :   block_new = sel_split_edge (ft_edge);</span>
<span class="lineNum">    4933 </span><span class="lineNoCov">          0 :   gcc_assert (block_new-&gt;next_bb == block_next</span>
<span class="lineNum">    4934 </span>            :               &amp;&amp; block_from-&gt;next_bb == block_new);
<span class="lineNum">    4935 </span>            : 
<span class="lineNum">    4936 </span>            :   /* Move all instructions except INSN to BLOCK_NEW.  */
<span class="lineNum">    4937 </span><span class="lineNoCov">          0 :   bb = block_bnd;</span>
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 :   head = BB_HEAD (block_new);</span>
<span class="lineNum">    4939 </span><span class="lineNoCov">          0 :   while (bb != block_from-&gt;next_bb)</span>
<span class="lineNum">    4940 </span>            :     {
<span class="lineNum">    4941 </span><span class="lineNoCov">          0 :       rtx_insn *from, *to;</span>
<span class="lineNum">    4942 </span><span class="lineNoCov">          0 :       from = bb == block_bnd ? prev : sel_bb_head (bb);</span>
<span class="lineNum">    4943 </span><span class="lineNoCov">          0 :       to = bb == block_from ? next : sel_bb_end (bb);</span>
<span class="lineNum">    4944 </span>            : 
<span class="lineNum">    4945 </span>            :       /* The jump being moved can be the first insn in the block.
<span class="lineNum">    4946 </span>            :          In this case we don't have to move anything in this block.  */
<span class="lineNum">    4947 </span><span class="lineNoCov">          0 :       if (NEXT_INSN (to) != from)</span>
<span class="lineNum">    4948 </span>            :         {
<span class="lineNum">    4949 </span><span class="lineNoCov">          0 :           reorder_insns (from, to, head);</span>
<span class="lineNum">    4950 </span>            : 
<span class="lineNum">    4951 </span><span class="lineNoCov">          0 :           for (link = to; link != head; link = PREV_INSN (link))</span>
<span class="lineNum">    4952 </span><span class="lineNoCov">          0 :             EXPR_ORIG_BB_INDEX (INSN_EXPR (link)) = block_new-&gt;index;</span>
<span class="lineNum">    4953 </span>            :           head = to;
<span class="lineNum">    4954 </span>            :         }
<span class="lineNum">    4955 </span>            : 
<span class="lineNum">    4956 </span>            :       /* Cleanup possibly empty blocks left.  */
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :       block_next = bb-&gt;next_bb;</span>
<span class="lineNum">    4958 </span><span class="lineNoCov">          0 :       if (bb != block_from)</span>
<span class="lineNum">    4959 </span><span class="lineNoCov">          0 :         tidy_control_flow (bb, false);</span>
<span class="lineNum">    4960 </span>            :       bb = block_next;
<span class="lineNum">    4961 </span>            :     }
<span class="lineNum">    4962 </span>            : 
<span class="lineNum">    4963 </span>            :   /* Assert there is no jump to BLOCK_NEW, only fallthrough edge.  */
<span class="lineNum">    4964 </span><span class="lineNoCov">          0 :   gcc_assert (NOTE_INSN_BASIC_BLOCK_P (BB_HEAD (block_new)));</span>
<span class="lineNum">    4965 </span>            : 
<span class="lineNum">    4966 </span><span class="lineNoCov">          0 :   gcc_assert (!sel_bb_empty_p (block_from)</span>
<span class="lineNum">    4967 </span>            :               &amp;&amp; !sel_bb_empty_p (block_new));
<span class="lineNum">    4968 </span>            : 
<span class="lineNum">    4969 </span>            :   /* Update data sets for BLOCK_NEW to represent that INSN and
<span class="lineNum">    4970 </span>            :      instructions from the other branch of INSN is no longer
<span class="lineNum">    4971 </span>            :      available at BLOCK_NEW.  */
<span class="lineNum">    4972 </span><span class="lineNoCov">          0 :   BB_AV_LEVEL (block_new) = global_level;</span>
<span class="lineNum">    4973 </span><span class="lineNoCov">          0 :   gcc_assert (BB_LV_SET (block_new) == NULL);</span>
<span class="lineNum">    4974 </span><span class="lineNoCov">          0 :   BB_LV_SET (block_new) = get_clear_regset_from_pool ();</span>
<span class="lineNum">    4975 </span><span class="lineNoCov">          0 :   update_data_sets (sel_bb_head (block_new));</span>
<span class="lineNum">    4976 </span>            : 
<span class="lineNum">    4977 </span>            :   /* INSN is a new basic block header - so prepare its data
<span class="lineNum">    4978 </span>            :      structures and update availability and liveness sets.  */
<span class="lineNum">    4979 </span><span class="lineNoCov">          0 :   update_data_sets (insn);</span>
<span class="lineNum">    4980 </span>            : 
<span class="lineNum">    4981 </span><span class="lineNoCov">          0 :   if (sched_verbose &gt;= 4)</span>
<span class="lineNum">    4982 </span><span class="lineNoCov">          0 :     sel_print (&quot;Moving jump %d\n&quot;, INSN_UID (insn));</span>
<span class="lineNum">    4983 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4984 </span>            : 
<span class="lineNum">    4985 </span>            : /* Remove nops generated during move_op for preventing removal of empty
<span class="lineNum">    4986 </span>            :    basic blocks.  */
<span class="lineNum">    4987 </span>            : static void
<span class="lineNum">    4988 </span><span class="lineCov">       4613 : remove_temp_moveop_nops (bool full_tidying)</span>
<span class="lineNum">    4989 </span>            : {
<span class="lineNum">    4990 </span><span class="lineCov">       4613 :   int i;</span>
<span class="lineNum">    4991 </span><span class="lineCov">       4613 :   insn_t insn;</span>
<span class="lineNum">    4992 </span>            : 
<span class="lineNum">    4993 </span><span class="lineCov">       4949 :   FOR_EACH_VEC_ELT (vec_temp_moveop_nops, i, insn)</span>
<span class="lineNum">    4994 </span>            :     {
<span class="lineNum">    4995 </span><span class="lineCov">        672 :       gcc_assert (INSN_NOP_P (insn));</span>
<span class="lineNum">    4996 </span><span class="lineCov">        336 :       return_nop_to_pool (insn, full_tidying);</span>
<span class="lineNum">    4997 </span>            :     }
<span class="lineNum">    4998 </span>            : 
<span class="lineNum">    4999 </span>            :   /* Empty the vector.  */
<span class="lineNum">    5000 </span><span class="lineCov">       4613 :   if (vec_temp_moveop_nops.length () &gt; 0)</span>
<span class="lineNum">    5001 </span><span class="lineCov">        656 :     vec_temp_moveop_nops.block_remove (0, vec_temp_moveop_nops.length ());</span>
<span class="lineNum">    5002 </span><span class="lineCov">       4613 : }</span>
<span class="lineNum">    5003 </span>            : 
<span class="lineNum">    5004 </span>            : /* Records the maximal UID before moving up an instruction.  Used for
<span class="lineNum">    5005 </span>            :    distinguishing between bookkeeping copies and original insns.  */
<span class="lineNum">    5006 </span>            : static int max_uid_before_move_op = 0;
<span class="lineNum">    5007 </span>            : 
<span class="lineNum">    5008 </span>            : /* When true, we're always scheduling next insn on the already scheduled code
<span class="lineNum">    5009 </span>            :    to get the right insn data for the following bundling or other passes.  */
<span class="lineNum">    5010 </span>            : static int force_next_insn = 0;
<span class="lineNum">    5011 </span>            : 
<span class="lineNum">    5012 </span>            : /* Remove from AV_VLIW_P all instructions but next when debug counter
<a name="5013"><span class="lineNum">    5013 </span>            :    tells us so.  Next instruction is fetched from BNDS.  */</a>
<span class="lineNum">    5014 </span>            : static void
<span class="lineNum">    5015 </span><span class="lineCov">       4842 : remove_insns_for_debug (blist_t bnds, av_set_t *av_vliw_p)</span>
<span class="lineNum">    5016 </span>            : {
<span class="lineNum">    5017 </span><span class="lineCov">       4842 :   if (! dbg_cnt (sel_sched_insn_cnt) || force_next_insn)</span>
<span class="lineNum">    5018 </span>            :     /* Leave only the next insn in av_vliw.  */
<span class="lineNum">    5019 </span>            :     {
<span class="lineNum">    5020 </span><span class="lineNoCov">          0 :       av_set_iterator av_it;</span>
<span class="lineNum">    5021 </span><span class="lineNoCov">          0 :       expr_t expr;</span>
<span class="lineNum">    5022 </span><span class="lineNoCov">          0 :       bnd_t bnd = BLIST_BND (bnds);</span>
<span class="lineNum">    5023 </span><span class="lineNoCov">          0 :       insn_t next = BND_TO (bnd);</span>
<span class="lineNum">    5024 </span>            : 
<span class="lineNum">    5025 </span><span class="lineNoCov">          0 :       gcc_assert (BLIST_NEXT (bnds) == NULL);</span>
<span class="lineNum">    5026 </span>            : 
<span class="lineNum">    5027 </span><span class="lineNoCov">          0 :       FOR_EACH_EXPR_1 (expr, av_it, av_vliw_p)</span>
<span class="lineNum">    5028 </span><span class="lineNoCov">          0 :         if (EXPR_INSN_RTX (expr) != next)</span>
<span class="lineNum">    5029 </span><span class="lineNoCov">          0 :           av_set_iter_remove (&amp;av_it);</span>
<span class="lineNum">    5030 </span>            :     }
<span class="lineNum">    5031 </span><span class="lineCov">       4842 : }</span>
<span class="lineNum">    5032 </span>            : 
<span class="lineNum">    5033 </span>            : /* Compute available instructions on BNDS.  FENCE is the current fence.  Write
<span class="lineNum">    5034 </span>            :    the computed set to *AV_VLIW_P.  */
<span class="lineNum">    5035 </span>            : static void
<span class="lineNum">    5036 </span><span class="lineCov">       4842 : compute_av_set_on_boundaries (fence_t fence, blist_t bnds, av_set_t *av_vliw_p)</span>
<span class="lineNum">    5037 </span>            : {
<span class="lineNum">    5038 </span><span class="lineCov">       4842 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5039 </span>            :     {
<span class="lineNum">    5040 </span><span class="lineNoCov">          0 :       sel_print (&quot;Boundaries: &quot;);</span>
<span class="lineNum">    5041 </span><span class="lineNoCov">          0 :       dump_blist (bnds);</span>
<span class="lineNum">    5042 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    5043 </span>            :     }
<span class="lineNum">    5044 </span>            : 
<span class="lineNum">    5045 </span><span class="lineCov">       9684 :   for (; bnds; bnds = BLIST_NEXT (bnds))</span>
<span class="lineNum">    5046 </span>            :     {
<span class="lineNum">    5047 </span><span class="lineCov">       4842 :       bnd_t bnd = BLIST_BND (bnds);</span>
<span class="lineNum">    5048 </span><span class="lineCov">       4842 :       av_set_t av1_copy;</span>
<span class="lineNum">    5049 </span><span class="lineCov">       4842 :       insn_t bnd_to = BND_TO (bnd);</span>
<span class="lineNum">    5050 </span>            : 
<span class="lineNum">    5051 </span>            :       /* Rewind BND-&gt;TO to the basic block header in case some bookkeeping
<span class="lineNum">    5052 </span>            :          instructions were inserted before BND-&gt;TO and it needs to be
<span class="lineNum">    5053 </span>            :          adjusted.  */
<span class="lineNum">    5054 </span><span class="lineCov">       4842 :       if (sel_bb_head_p (bnd_to))</span>
<span class="lineNum">    5055 </span><span class="lineCov">        979 :         gcc_assert (INSN_SCHED_TIMES (bnd_to) == 0);</span>
<span class="lineNum">    5056 </span>            :       else
<span class="lineNum">    5057 </span><span class="lineCov">       3863 :         while (INSN_SCHED_TIMES (PREV_INSN (bnd_to)) == 0)</span>
<span class="lineNum">    5058 </span>            :           {
<span class="lineNum">    5059 </span><span class="lineNoCov">          0 :             bnd_to = PREV_INSN (bnd_to);</span>
<span class="lineNum">    5060 </span><span class="lineNoCov">          0 :             if (sel_bb_head_p (bnd_to))</span>
<span class="lineNum">    5061 </span>            :               break;
<span class="lineNum">    5062 </span>            :           }
<span class="lineNum">    5063 </span>            : 
<span class="lineNum">    5064 </span><span class="lineCov">       4842 :       if (BND_TO (bnd) != bnd_to)</span>
<span class="lineNum">    5065 </span>            :         {
<span class="lineNum">    5066 </span><span class="lineNoCov">          0 :           gcc_assert (FENCE_INSN (fence) == BND_TO (bnd));</span>
<span class="lineNum">    5067 </span><span class="lineNoCov">          0 :           FENCE_INSN (fence) = bnd_to;</span>
<span class="lineNum">    5068 </span><span class="lineNoCov">          0 :           BND_TO (bnd) = bnd_to;</span>
<span class="lineNum">    5069 </span>            :         }
<span class="lineNum">    5070 </span>            : 
<span class="lineNum">    5071 </span><span class="lineCov">       4842 :       av_set_clear (&amp;BND_AV (bnd));</span>
<span class="lineNum">    5072 </span><span class="lineCov">       4842 :       BND_AV (bnd) = compute_av_set (BND_TO (bnd), NULL, 0, true);</span>
<span class="lineNum">    5073 </span>            : 
<span class="lineNum">    5074 </span><span class="lineCov">       4842 :       av_set_clear (&amp;BND_AV1 (bnd));</span>
<span class="lineNum">    5075 </span><span class="lineCov">       4842 :       BND_AV1 (bnd) = av_set_copy (BND_AV (bnd));</span>
<span class="lineNum">    5076 </span>            : 
<span class="lineNum">    5077 </span><span class="lineCov">       4842 :       moveup_set_inside_insn_group (&amp;BND_AV1 (bnd), NULL);</span>
<span class="lineNum">    5078 </span>            : 
<span class="lineNum">    5079 </span><span class="lineCov">       4842 :       av1_copy = av_set_copy (BND_AV1 (bnd));</span>
<span class="lineNum">    5080 </span><span class="lineCov">       4842 :       av_set_union_and_clear (av_vliw_p, &amp;av1_copy, NULL);</span>
<span class="lineNum">    5081 </span>            :     }
<span class="lineNum">    5082 </span>            : 
<span class="lineNum">    5083 </span><span class="lineCov">       4842 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5084 </span>            :     {
<span class="lineNum">    5085 </span><span class="lineNoCov">          0 :       sel_print (&quot;Available exprs (vliw form): &quot;);</span>
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :       dump_av_set (*av_vliw_p);</span>
<span class="lineNum">    5087 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    5088 </span>            :     }
<span class="lineNum">    5089 </span><span class="lineCov">       4842 : }</span>
<span class="lineNum">    5090 </span>            : 
<span class="lineNum">    5091 </span>            : /* Calculate the sequential av set on BND corresponding to the EXPR_VLIW
<span class="lineNum">    5092 </span>            :    expression.  When FOR_MOVEOP is true, also replace the register of
<a name="5093"><span class="lineNum">    5093 </span>            :    expressions found with the register from EXPR_VLIW.  */</a>
<span class="lineNum">    5094 </span>            : static av_set_t
<span class="lineNum">    5095 </span><span class="lineCov">       7879 : find_sequential_best_exprs (bnd_t bnd, expr_t expr_vliw, bool for_moveop)</span>
<span class="lineNum">    5096 </span>            : {
<span class="lineNum">    5097 </span><span class="lineCov">       7879 :   av_set_t expr_seq = NULL;</span>
<span class="lineNum">    5098 </span><span class="lineCov">       7879 :   expr_t expr;</span>
<span class="lineNum">    5099 </span><span class="lineCov">       7879 :   av_set_iterator i;</span>
<span class="lineNum">    5100 </span>            : 
<span class="lineNum">    5101 </span><span class="lineCov">      19585 :   FOR_EACH_EXPR (expr, i, BND_AV (bnd))</span>
<span class="lineNum">    5102 </span>            :     {
<span class="lineNum">    5103 </span><span class="lineCov">      19585 :       if (equal_after_moveup_path_p (expr, NULL, expr_vliw))</span>
<span class="lineNum">    5104 </span>            :         {
<span class="lineNum">    5105 </span><span class="lineCov">       7879 :           if (for_moveop)</span>
<span class="lineNum">    5106 </span>            :             {
<span class="lineNum">    5107 </span>            :               /* The sequential expression has the right form to pass
<span class="lineNum">    5108 </span>            :                  to move_op except when renaming happened.  Put the
<span class="lineNum">    5109 </span>            :                  correct register in EXPR then.  */
<span class="lineNum">    5110 </span><span class="lineCov">       4613 :               if (EXPR_SEPARABLE_P (expr) &amp;&amp; REG_P (EXPR_LHS (expr)))</span>
<span class="lineNum">    5111 </span>            :                 {
<span class="lineNum">    5112 </span><span class="lineCov">       1232 :                   if (expr_dest_regno (expr) != expr_dest_regno (expr_vliw))</span>
<span class="lineNum">    5113 </span>            :                     {
<span class="lineNum">    5114 </span><span class="lineCov">         33 :                       replace_dest_with_reg_in_expr (expr, EXPR_LHS (expr_vliw));</span>
<span class="lineNum">    5115 </span><span class="lineCov">         33 :                       stat_renamed_scheduled++;</span>
<span class="lineNum">    5116 </span>            :                     }
<span class="lineNum">    5117 </span>            :                   /* Also put the correct TARGET_AVAILABLE bit on the expr.
<span class="lineNum">    5118 </span>            :                      This is needed when renaming came up with original
<span class="lineNum">    5119 </span>            :                      register.  */
<span class="lineNum">    5120 </span><span class="lineCov">       2398 :                   else if (EXPR_TARGET_AVAILABLE (expr)</span>
<span class="lineNum">    5121 </span><span class="lineCov">       1199 :                            != EXPR_TARGET_AVAILABLE (expr_vliw))</span>
<span class="lineNum">    5122 </span>            :                     {
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :                       gcc_assert (EXPR_TARGET_AVAILABLE (expr_vliw) == 1);</span>
<span class="lineNum">    5124 </span><span class="lineNoCov">          0 :                       EXPR_TARGET_AVAILABLE (expr) = 1;</span>
<span class="lineNum">    5125 </span>            :                     }
<span class="lineNum">    5126 </span>            :                 }
<span class="lineNum">    5127 </span><span class="lineCov">       4613 :               if (EXPR_WAS_SUBSTITUTED (expr))</span>
<span class="lineNum">    5128 </span><span class="lineCov">          1 :                 stat_substitutions_total++;</span>
<span class="lineNum">    5129 </span>            :             }
<span class="lineNum">    5130 </span>            : 
<span class="lineNum">    5131 </span><span class="lineCov">       7879 :           av_set_add (&amp;expr_seq, expr);</span>
<span class="lineNum">    5132 </span>            : 
<span class="lineNum">    5133 </span>            :           /* With substitution inside insn group, it is possible
<span class="lineNum">    5134 </span>            :              that more than one expression in expr_seq will correspond
<span class="lineNum">    5135 </span>            :              to expr_vliw.  In this case, choose one as the attempt to
<span class="lineNum">    5136 </span>            :              move both leads to miscompiles.  */
<span class="lineNum">    5137 </span><span class="lineCov">       7879 :           break;</span>
<span class="lineNum">    5138 </span>            :         }
<span class="lineNum">    5139 </span>            :     }
<span class="lineNum">    5140 </span>            : 
<span class="lineNum">    5141 </span><span class="lineCov">       7879 :   if (for_moveop &amp;&amp; sched_verbose &gt;= 2)</span>
<span class="lineNum">    5142 </span>            :     {
<span class="lineNum">    5143 </span><span class="lineNoCov">          0 :       sel_print (&quot;Best expression(s) (sequential form): &quot;);</span>
<span class="lineNum">    5144 </span><span class="lineNoCov">          0 :       dump_av_set (expr_seq);</span>
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    5146 </span>            :     }
<span class="lineNum">    5147 </span>            : 
<span class="lineNum">    5148 </span><span class="lineCov">       7879 :   return expr_seq;</span>
<span class="lineNum">    5149 </span>            : }
<span class="lineNum">    5150 </span>            : 
<span class="lineNum">    5151 </span>            : 
<a name="5152"><span class="lineNum">    5152 </span>            : /* Move nop to previous block.  */</a>
<span class="lineNum">    5153 </span>            : static void ATTRIBUTE_UNUSED
<span class="lineNum">    5154 </span><span class="lineNoCov">          0 : move_nop_to_previous_block (insn_t nop, basic_block prev_bb)</span>
<span class="lineNum">    5155 </span>            : {
<span class="lineNum">    5156 </span><span class="lineNoCov">          0 :   insn_t prev_insn, next_insn;</span>
<span class="lineNum">    5157 </span>            : 
<span class="lineNum">    5158 </span><span class="lineNoCov">          0 :   gcc_assert (sel_bb_head_p (nop)</span>
<span class="lineNum">    5159 </span>            :               &amp;&amp; prev_bb == BLOCK_FOR_INSN (nop)-&gt;prev_bb);
<span class="lineNum">    5160 </span><span class="lineNoCov">          0 :   rtx_note *note = bb_note (BLOCK_FOR_INSN (nop));</span>
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :   prev_insn = sel_bb_end (prev_bb);</span>
<span class="lineNum">    5162 </span><span class="lineNoCov">          0 :   next_insn = NEXT_INSN (nop);</span>
<span class="lineNum">    5163 </span><span class="lineNoCov">          0 :   gcc_assert (prev_insn != NULL_RTX</span>
<span class="lineNum">    5164 </span>            :               &amp;&amp; PREV_INSN (note) == prev_insn);
<span class="lineNum">    5165 </span>            : 
<span class="lineNum">    5166 </span><span class="lineNoCov">          0 :   SET_NEXT_INSN (prev_insn) = nop;</span>
<span class="lineNum">    5167 </span><span class="lineNoCov">          0 :   SET_PREV_INSN (nop) = prev_insn;</span>
<span class="lineNum">    5168 </span>            : 
<span class="lineNum">    5169 </span><span class="lineNoCov">          0 :   SET_PREV_INSN (note) = nop;</span>
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 :   SET_NEXT_INSN (note) = next_insn;</span>
<span class="lineNum">    5171 </span>            : 
<span class="lineNum">    5172 </span><span class="lineNoCov">          0 :   SET_NEXT_INSN (nop) = note;</span>
<span class="lineNum">    5173 </span><span class="lineNoCov">          0 :   SET_PREV_INSN (next_insn) = note;</span>
<span class="lineNum">    5174 </span>            : 
<span class="lineNum">    5175 </span><span class="lineNoCov">          0 :   BB_END (prev_bb) = nop;</span>
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :   BLOCK_FOR_INSN (nop) = prev_bb;</span>
<span class="lineNum">    5177 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5178 </span>            : 
<a name="5179"><span class="lineNum">    5179 </span>            : /* Prepare a place to insert the chosen expression on BND.  */</a>
<span class="lineNum">    5180 </span>            : static insn_t
<span class="lineNum">    5181 </span><span class="lineCov">       4613 : prepare_place_to_insert (bnd_t bnd)</span>
<span class="lineNum">    5182 </span>            : {
<span class="lineNum">    5183 </span><span class="lineCov">       4613 :   insn_t place_to_insert;</span>
<span class="lineNum">    5184 </span>            : 
<span class="lineNum">    5185 </span>            :   /* Init place_to_insert before calling move_op, as the later
<span class="lineNum">    5186 </span>            :      can possibly remove BND_TO (bnd).  */
<span class="lineNum">    5187 </span><span class="lineCov">       9226 :   if (/* If this is not the first insn scheduled.  */</span>
<span class="lineNum">    5188 </span><span class="lineCov">       4613 :       BND_PTR (bnd))</span>
<span class="lineNum">    5189 </span>            :     {
<span class="lineNum">    5190 </span>            :       /* Add it after last scheduled.  */
<span class="lineNum">    5191 </span><span class="lineCov">       3038 :       place_to_insert = ILIST_INSN (BND_PTR (bnd));</span>
<span class="lineNum">    5192 </span><span class="lineCov">       3038 :       if (DEBUG_INSN_P (place_to_insert))</span>
<span class="lineNum">    5193 </span>            :         {
<span class="lineNum">    5194 </span>            :           ilist_t l = BND_PTR (bnd);
<span class="lineNum">    5195 </span><span class="lineCov">        174 :           while ((l = ILIST_NEXT (l)) &amp;&amp;</span>
<span class="lineNum">    5196 </span><span class="lineCov">         93 :                  DEBUG_INSN_P (ILIST_INSN (l)))</span>
<span class="lineNum">    5197 </span>            :             ;
<span class="lineNum">    5198 </span><span class="lineCov">         94 :           if (!l)</span>
<span class="lineNum">    5199 </span>            :             place_to_insert = NULL;
<span class="lineNum">    5200 </span>            :         }
<span class="lineNum">    5201 </span>            :     }
<span class="lineNum">    5202 </span>            :   else
<span class="lineNum">    5203 </span>            :     place_to_insert = NULL;
<span class="lineNum">    5204 </span>            : 
<span class="lineNum">    5205 </span>            :   if (!place_to_insert)
<span class="lineNum">    5206 </span>            :     {
<span class="lineNum">    5207 </span>            :       /* Add it before BND_TO.  The difference is in the
<span class="lineNum">    5208 </span>            :          basic block, where INSN will be added.  */
<span class="lineNum">    5209 </span><span class="lineCov">       1656 :       place_to_insert = get_nop_from_pool (BND_TO (bnd));</span>
<span class="lineNum">    5210 </span><span class="lineCov">       4968 :       gcc_assert (BLOCK_FOR_INSN (place_to_insert)</span>
<span class="lineNum">    5211 </span>            :                   == BLOCK_FOR_INSN (BND_TO (bnd)));
<span class="lineNum">    5212 </span>            :     }
<span class="lineNum">    5213 </span>            : 
<span class="lineNum">    5214 </span><span class="lineCov">       4613 :   return place_to_insert;</span>
<span class="lineNum">    5215 </span>            : }
<span class="lineNum">    5216 </span>            : 
<span class="lineNum">    5217 </span>            : /* Find original instructions for EXPR_SEQ and move it to BND boundary.
<span class="lineNum">    5218 </span>            :    Return the expression to emit in C_EXPR.  */
<span class="lineNum">    5219 </span>            : static bool
<span class="lineNum">    5220 </span><span class="lineCov">       4613 : move_exprs_to_boundary (bnd_t bnd, expr_t expr_vliw,</span>
<span class="lineNum">    5221 </span>            :                         av_set_t expr_seq, expr_t c_expr)
<span class="lineNum">    5222 </span>            : {
<span class="lineNum">    5223 </span><span class="lineCov">       4613 :   bool b, should_move;</span>
<span class="lineNum">    5224 </span><span class="lineCov">       4613 :   unsigned book_uid;</span>
<span class="lineNum">    5225 </span><span class="lineCov">       4613 :   bitmap_iterator bi;</span>
<span class="lineNum">    5226 </span><span class="lineCov">       4613 :   int n_bookkeeping_copies_before_moveop;</span>
<span class="lineNum">    5227 </span>            : 
<span class="lineNum">    5228 </span>            :   /* Make a move.  This call will remove the original operation,
<span class="lineNum">    5229 </span>            :      insert all necessary bookkeeping instructions and update the
<span class="lineNum">    5230 </span>            :      data sets.  After that all we have to do is add the operation
<span class="lineNum">    5231 </span>            :      at before BND_TO (BND).  */
<span class="lineNum">    5232 </span><span class="lineCov">       4613 :   n_bookkeeping_copies_before_moveop = stat_bookkeeping_copies;</span>
<span class="lineNum">    5233 </span><span class="lineCov">       4613 :   max_uid_before_move_op = get_max_uid ();</span>
<span class="lineNum">    5234 </span><span class="lineCov">       4613 :   bitmap_clear (current_copies);</span>
<span class="lineNum">    5235 </span><span class="lineCov">       4613 :   bitmap_clear (current_originators);</span>
<span class="lineNum">    5236 </span>            : 
<span class="lineNum">    5237 </span><span class="lineCov">       4613 :   b = move_op (BND_TO (bnd), expr_seq, expr_vliw,</span>
<span class="lineNum">    5238 </span>            :                get_dest_from_orig_ops (expr_seq), c_expr, &amp;should_move);
<span class="lineNum">    5239 </span>            : 
<span class="lineNum">    5240 </span>            :   /* We should be able to find the expression we've chosen for
<span class="lineNum">    5241 </span>            :      scheduling.  */
<span class="lineNum">    5242 </span><span class="lineCov">       4613 :   gcc_assert (b);</span>
<span class="lineNum">    5243 </span>            : 
<span class="lineNum">    5244 </span><span class="lineCov">       4613 :   if (stat_bookkeeping_copies &gt; n_bookkeeping_copies_before_moveop)</span>
<span class="lineNum">    5245 </span><span class="lineCov">        175 :     stat_insns_needed_bookkeeping++;</span>
<span class="lineNum">    5246 </span>            : 
<span class="lineNum">    5247 </span><span class="lineCov">       4957 :   EXECUTE_IF_SET_IN_BITMAP (current_copies, 0, book_uid, bi)</span>
<span class="lineNum">    5248 </span>            :     {
<span class="lineNum">    5249 </span><span class="lineCov">        344 :       unsigned uid;</span>
<span class="lineNum">    5250 </span><span class="lineCov">        344 :       bitmap_iterator bi;</span>
<span class="lineNum">    5251 </span>            : 
<span class="lineNum">    5252 </span>            :       /* We allocate these bitmaps lazily.  */
<span class="lineNum">    5253 </span><span class="lineCov">        344 :       if (! INSN_ORIGINATORS_BY_UID (book_uid))</span>
<span class="lineNum">    5254 </span><span class="lineCov">       1032 :         INSN_ORIGINATORS_BY_UID (book_uid) = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    5255 </span>            : 
<span class="lineNum">    5256 </span><span class="lineCov">        344 :       bitmap_copy (INSN_ORIGINATORS_BY_UID (book_uid),</span>
<span class="lineNum">    5257 </span>            :                    current_originators);
<span class="lineNum">    5258 </span>            : 
<span class="lineNum">    5259 </span>            :       /* Transitively add all originators' originators.  */
<span class="lineNum">    5260 </span><span class="lineCov">       1592 :       EXECUTE_IF_SET_IN_BITMAP (current_originators, 0, uid, bi)</span>
<span class="lineNum">    5261 </span><span class="lineCov">       1248 :        if (INSN_ORIGINATORS_BY_UID (uid))</span>
<span class="lineNum">    5262 </span><span class="lineCov">        505 :          bitmap_ior_into (INSN_ORIGINATORS_BY_UID (book_uid),</span>
<span class="lineNum">    5263 </span><span class="lineCov">       1515 :                           INSN_ORIGINATORS_BY_UID (uid));</span>
<span class="lineNum">    5264 </span>            :     }
<span class="lineNum">    5265 </span>            : 
<span class="lineNum">    5266 </span><span class="lineCov">       4613 :   return should_move;</span>
<span class="lineNum">    5267 </span>            : }
<span class="lineNum">    5268 </span>            : 
<span class="lineNum">    5269 </span>            : 
<a name="5270"><span class="lineNum">    5270 </span>            : /* Debug a DFA state as an array of bytes.  */</a>
<span class="lineNum">    5271 </span>            : static void
<span class="lineNum">    5272 </span><span class="lineNoCov">          0 : debug_state (state_t state)</span>
<span class="lineNum">    5273 </span>            : {
<span class="lineNum">    5274 </span><span class="lineNoCov">          0 :   unsigned char *p;</span>
<span class="lineNum">    5275 </span><span class="lineNoCov">          0 :   unsigned int i, size = dfa_state_size;</span>
<span class="lineNum">    5276 </span>            : 
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 :   sel_print (&quot;state (%u):&quot;, size);</span>
<span class="lineNum">    5278 </span><span class="lineNoCov">          0 :   for (i = 0, p = (unsigned char *) state; i &lt; size; i++)</span>
<span class="lineNum">    5279 </span><span class="lineNoCov">          0 :     sel_print (&quot; %d&quot;, p[i]);</span>
<span class="lineNum">    5280 </span><span class="lineNoCov">          0 :   sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    5281 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5282 </span>            : 
<span class="lineNum">    5283 </span>            : /* Advance state on FENCE with INSN.  Return true if INSN is
<span class="lineNum">    5284 </span>            :    an ASM, and we should advance state once more.  */
<span class="lineNum">    5285 </span>            : static bool
<span class="lineNum">    5286 </span><span class="lineCov">       4613 : advance_state_on_fence (fence_t fence, insn_t insn)</span>
<span class="lineNum">    5287 </span>            : {
<span class="lineNum">    5288 </span><span class="lineCov">       4613 :   bool asm_p;</span>
<span class="lineNum">    5289 </span>            : 
<span class="lineNum">    5290 </span><span class="lineCov">       4767 :   if (recog_memoized (insn) &gt;= 0)</span>
<span class="lineNum">    5291 </span>            :     {
<span class="lineNum">    5292 </span><span class="lineCov">       4459 :       int res;</span>
<span class="lineNum">    5293 </span><span class="lineCov">       4459 :       state_t temp_state = alloca (dfa_state_size);</span>
<span class="lineNum">    5294 </span>            : 
<span class="lineNum">    5295 </span><span class="lineCov">       4459 :       gcc_assert (!INSN_ASM_P (insn));</span>
<span class="lineNum">    5296 </span><span class="lineCov">       4459 :       asm_p = false;</span>
<span class="lineNum">    5297 </span>            : 
<span class="lineNum">    5298 </span><span class="lineCov">       4459 :       memcpy (temp_state, FENCE_STATE (fence), dfa_state_size);</span>
<span class="lineNum">    5299 </span><span class="lineCov">       4459 :       res = state_transition (FENCE_STATE (fence), insn);</span>
<span class="lineNum">    5300 </span><span class="lineCov">       4459 :       gcc_assert (res &lt; 0);</span>
<span class="lineNum">    5301 </span>            : 
<span class="lineNum">    5302 </span><span class="lineCov">       4459 :       if (memcmp (temp_state, FENCE_STATE (fence), dfa_state_size))</span>
<span class="lineNum">    5303 </span>            :         {
<span class="lineNum">    5304 </span><span class="lineCov">       4419 :           FENCE_ISSUED_INSNS (fence)++;</span>
<span class="lineNum">    5305 </span>            : 
<span class="lineNum">    5306 </span>            :           /* We should never issue more than issue_rate insns.  */
<span class="lineNum">    5307 </span><span class="lineCov">       4419 :           if (FENCE_ISSUED_INSNS (fence) &gt; issue_rate)</span>
<span class="lineNum">    5308 </span><span class="lineNoCov">          0 :             gcc_unreachable ();</span>
<span class="lineNum">    5309 </span>            :         }
<span class="lineNum">    5310 </span>            :     }
<span class="lineNum">    5311 </span>            :   else
<span class="lineNum">    5312 </span>            :     {
<span class="lineNum">    5313 </span>            :       /* This could be an ASM insn which we'd like to schedule
<span class="lineNum">    5314 </span>            :          on the next cycle.  */
<span class="lineNum">    5315 </span><span class="lineCov">        154 :       asm_p = INSN_ASM_P (insn);</span>
<span class="lineNum">    5316 </span><span class="lineCov">        154 :       if (!FENCE_STARTS_CYCLE_P (fence) &amp;&amp; asm_p)</span>
<span class="lineNum">    5317 </span><span class="lineCov">          9 :         advance_one_cycle (fence);</span>
<span class="lineNum">    5318 </span>            :     }
<span class="lineNum">    5319 </span>            : 
<span class="lineNum">    5320 </span><span class="lineCov">       4613 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5321 </span><span class="lineNoCov">          0 :     debug_state (FENCE_STATE (fence));</span>
<span class="lineNum">    5322 </span><span class="lineCov">       4613 :   if (!DEBUG_INSN_P (insn))</span>
<span class="lineNum">    5323 </span><span class="lineCov">       4516 :     FENCE_STARTS_CYCLE_P (fence) = 0;</span>
<span class="lineNum">    5324 </span><span class="lineCov">       4613 :   FENCE_ISSUE_MORE (fence) = can_issue_more;</span>
<span class="lineNum">    5325 </span><span class="lineCov">       4613 :   return asm_p;</span>
<span class="lineNum">    5326 </span>            : }
<span class="lineNum">    5327 </span>            : 
<span class="lineNum">    5328 </span>            : /* Update FENCE on which INSN was scheduled and this INSN, too.  NEED_STALL
<span class="lineNum">    5329 </span>            :    is nonzero if we need to stall after issuing INSN.  */
<span class="lineNum">    5330 </span>            : static void
<span class="lineNum">    5331 </span><span class="lineCov">       4613 : update_fence_and_insn (fence_t fence, insn_t insn, int need_stall)</span>
<span class="lineNum">    5332 </span>            : {
<span class="lineNum">    5333 </span><span class="lineCov">       4613 :   bool asm_p;</span>
<span class="lineNum">    5334 </span>            : 
<span class="lineNum">    5335 </span>            :   /* First, reflect that something is scheduled on this fence.  */
<span class="lineNum">    5336 </span><span class="lineCov">       4613 :   asm_p = advance_state_on_fence (fence, insn);</span>
<span class="lineNum">    5337 </span><span class="lineCov">       4613 :   FENCE_LAST_SCHEDULED_INSN (fence) = insn;</span>
<span class="lineNum">    5338 </span><span class="lineCov">       4613 :   vec_safe_push (FENCE_EXECUTING_INSNS (fence), insn);</span>
<span class="lineNum">    5339 </span><span class="lineCov">       4613 :   if (SCHED_GROUP_P (insn))</span>
<span class="lineNum">    5340 </span>            :     {
<span class="lineNum">    5341 </span><span class="lineCov">        650 :       FENCE_SCHED_NEXT (fence) = INSN_SCHED_NEXT (insn);</span>
<span class="lineNum">    5342 </span><span class="lineCov">        325 :       SCHED_GROUP_P (insn) = 0;</span>
<span class="lineNum">    5343 </span>            :     }
<span class="lineNum">    5344 </span>            :   else
<span class="lineNum">    5345 </span><span class="lineCov">       4288 :     FENCE_SCHED_NEXT (fence) = NULL;</span>
<span class="lineNum">    5346 </span><span class="lineCov">       4613 :   if (INSN_UID (insn) &lt; FENCE_READY_TICKS_SIZE (fence))</span>
<span class="lineNum">    5347 </span><span class="lineCov">       8876 :     FENCE_READY_TICKS (fence) [INSN_UID (insn)] = 0;</span>
<span class="lineNum">    5348 </span>            : 
<span class="lineNum">    5349 </span>            :   /* Set instruction scheduling info.  This will be used in bundling,
<span class="lineNum">    5350 </span>            :      pipelining, tick computations etc.  */
<span class="lineNum">    5351 </span><span class="lineCov">       4613 :   ++INSN_SCHED_TIMES (insn);</span>
<span class="lineNum">    5352 </span><span class="lineCov">       4613 :   EXPR_TARGET_AVAILABLE (INSN_EXPR (insn)) = true;</span>
<span class="lineNum">    5353 </span><span class="lineCov">       4613 :   EXPR_ORIG_SCHED_CYCLE (INSN_EXPR (insn)) = FENCE_CYCLE (fence);</span>
<span class="lineNum">    5354 </span><span class="lineCov">       4613 :   INSN_AFTER_STALL_P (insn) = FENCE_AFTER_STALL_P (fence);</span>
<span class="lineNum">    5355 </span><span class="lineCov">       4613 :   INSN_SCHED_CYCLE (insn) = FENCE_CYCLE (fence);</span>
<span class="lineNum">    5356 </span>            : 
<span class="lineNum">    5357 </span>            :   /* This does not account for adjust_cost hooks, just add the biggest
<span class="lineNum">    5358 </span>            :      constant the hook may add to the latency.  TODO: make this
<span class="lineNum">    5359 </span>            :      a target dependent constant.  */
<span class="lineNum">    5360 </span><span class="lineCov">       4613 :   INSN_READY_CYCLE (insn)</span>
<span class="lineNum">    5361 </span><span class="lineCov">       4613 :     = INSN_SCHED_CYCLE (insn) + (INSN_CODE (insn) &lt; 0</span>
<span class="lineNum">    5362 </span><span class="lineCov">       9072 :                                  ? 1</span>
<span class="lineNum">    5363 </span><span class="lineCov">       4459 :                                  : maximal_insn_latency (insn) + 1);</span>
<span class="lineNum">    5364 </span>            : 
<span class="lineNum">    5365 </span>            :   /* Change these fields last, as they're used above.  */
<span class="lineNum">    5366 </span><span class="lineCov">       4613 :   FENCE_AFTER_STALL_P (fence) = 0;</span>
<span class="lineNum">    5367 </span><span class="lineCov">       4613 :   if (asm_p || need_stall)</span>
<span class="lineNum">    5368 </span><span class="lineCov">         10 :     advance_one_cycle (fence);</span>
<span class="lineNum">    5369 </span>            : 
<span class="lineNum">    5370 </span>            :   /* Indicate that we've scheduled something on this fence.  */
<span class="lineNum">    5371 </span><span class="lineCov">       4613 :   FENCE_SCHEDULED_P (fence) = true;</span>
<span class="lineNum">    5372 </span><span class="lineCov">       4613 :   scheduled_something_on_previous_fence = true;</span>
<span class="lineNum">    5373 </span>            : 
<span class="lineNum">    5374 </span>            :   /* Print debug information when insn's fields are updated.  */
<span class="lineNum">    5375 </span><span class="lineCov">       4613 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5376 </span>            :     {
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :       sel_print (&quot;Scheduling insn: &quot;);</span>
<span class="lineNum">    5378 </span><span class="lineNoCov">          0 :       dump_insn_1 (insn, 1);</span>
<span class="lineNum">    5379 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    5380 </span>            :     }
<span class="lineNum">    5381 </span><span class="lineCov">       4613 : }</span>
<span class="lineNum">    5382 </span>            : 
<span class="lineNum">    5383 </span>            : /* Update boundary BND (and, if needed, FENCE) with INSN, remove the
<span class="lineNum">    5384 </span>            :    old boundary from BNDSP, add new boundaries to BNDS_TAIL_P and
<a name="5385"><span class="lineNum">    5385 </span>            :    return it.  */</a>
<span class="lineNum">    5386 </span>            : static blist_t *
<span class="lineNum">    5387 </span><span class="lineCov">       4613 : update_boundaries (fence_t fence, bnd_t bnd, insn_t insn, blist_t *bndsp,</span>
<span class="lineNum">    5388 </span>            :                    blist_t *bnds_tailp)
<span class="lineNum">    5389 </span>            : {
<span class="lineNum">    5390 </span><span class="lineCov">       4613 :   succ_iterator si;</span>
<span class="lineNum">    5391 </span><span class="lineCov">       4613 :   insn_t succ;</span>
<span class="lineNum">    5392 </span>            : 
<span class="lineNum">    5393 </span><span class="lineCov">       4613 :   advance_deps_context (BND_DC (bnd), insn);</span>
<span class="lineNum">    5394 </span><span class="lineCov">       8655 :   FOR_EACH_SUCC_1 (succ, si, insn,</span>
<span class="lineNum">    5395 </span>            :                    SUCCS_NORMAL | SUCCS_SKIP_TO_LOOP_EXITS)
<span class="lineNum">    5396 </span>            :     {
<span class="lineNum">    5397 </span><span class="lineCov">       4042 :       ilist_t ptr = ilist_copy (BND_PTR (bnd));</span>
<span class="lineNum">    5398 </span>            : 
<span class="lineNum">    5399 </span><span class="lineCov">       4042 :       ilist_add (&amp;ptr, insn);</span>
<span class="lineNum">    5400 </span>            : 
<span class="lineNum">    5401 </span><span class="lineCov">         95 :       if (DEBUG_INSN_P (insn) &amp;&amp; sel_bb_end_p (insn)</span>
<span class="lineNum">    5402 </span><span class="lineCov">       4043 :           &amp;&amp; is_ineligible_successor (succ, ptr))</span>
<span class="lineNum">    5403 </span>            :         {
<span class="lineNum">    5404 </span>            :           ilist_clear (&amp;ptr);
<span class="lineNum">    5405 </span>            :           continue;
<span class="lineNum">    5406 </span>            :         }
<span class="lineNum">    5407 </span>            : 
<span class="lineNum">    5408 </span><span class="lineCov">       4042 :       if (FENCE_INSN (fence) == insn &amp;&amp; !sel_bb_end_p (insn))</span>
<span class="lineNum">    5409 </span>            :         {
<span class="lineNum">    5410 </span><span class="lineCov">       2667 :           if (sched_verbose &gt;= 9)</span>
<span class="lineNum">    5411 </span><span class="lineNoCov">          0 :             sel_print (&quot;Updating fence insn from %i to %i\n&quot;,</span>
<span class="lineNum">    5412 </span><span class="lineNoCov">          0 :                        INSN_UID (insn), INSN_UID (succ));</span>
<span class="lineNum">    5413 </span><span class="lineCov">       2667 :           FENCE_INSN (fence) = succ;</span>
<span class="lineNum">    5414 </span>            :         }
<span class="lineNum">    5415 </span><span class="lineCov">       4042 :       blist_add (bnds_tailp, succ, ptr, BND_DC (bnd));</span>
<span class="lineNum">    5416 </span><span class="lineCov">       4042 :       bnds_tailp = &amp;BLIST_NEXT (*bnds_tailp);</span>
<span class="lineNum">    5417 </span>            :     }
<span class="lineNum">    5418 </span>            : 
<span class="lineNum">    5419 </span><span class="lineCov">       4613 :   blist_remove (bndsp);</span>
<span class="lineNum">    5420 </span><span class="lineCov">       4613 :   return bnds_tailp;</span>
<span class="lineNum">    5421 </span>            : }
<span class="lineNum">    5422 </span>            : 
<span class="lineNum">    5423 </span>            : /* Schedule EXPR_VLIW on BND.  Return the insn emitted.  */
<span class="lineNum">    5424 </span>            : static insn_t
<span class="lineNum">    5425 </span><span class="lineCov">       4613 : schedule_expr_on_boundary (bnd_t bnd, expr_t expr_vliw, int seqno)</span>
<span class="lineNum">    5426 </span>            : {
<span class="lineNum">    5427 </span><span class="lineCov">       4613 :   av_set_t expr_seq;</span>
<span class="lineNum">    5428 </span><span class="lineCov">       4613 :   expr_t c_expr = XALLOCA (expr_def);</span>
<span class="lineNum">    5429 </span><span class="lineCov">       4613 :   insn_t place_to_insert;</span>
<span class="lineNum">    5430 </span><span class="lineCov">       4613 :   insn_t insn;</span>
<span class="lineNum">    5431 </span><span class="lineCov">       4613 :   bool should_move;</span>
<span class="lineNum">    5432 </span>            : 
<span class="lineNum">    5433 </span><span class="lineCov">       4613 :   expr_seq = find_sequential_best_exprs (bnd, expr_vliw, true);</span>
<span class="lineNum">    5434 </span>            : 
<span class="lineNum">    5435 </span>            :   /* In case of scheduling a jump skipping some other instructions,
<span class="lineNum">    5436 </span>            :      prepare CFG.  After this, jump is at the boundary and can be
<span class="lineNum">    5437 </span>            :      scheduled as usual insn by MOVE_OP.  */
<span class="lineNum">    5438 </span><span class="lineCov">       4613 :   if (vinsn_cond_branch_p (EXPR_VINSN (expr_vliw)))</span>
<span class="lineNum">    5439 </span>            :     {
<span class="lineNum">    5440 </span><span class="lineCov">        759 :       insn = EXPR_INSN_RTX (expr_vliw);</span>
<span class="lineNum">    5441 </span>            : 
<span class="lineNum">    5442 </span>            :       /* Speculative jumps are not handled.  */
<span class="lineNum">    5443 </span><span class="lineCov">        759 :       if (insn != BND_TO (bnd)</span>
<span class="lineNum">    5444 </span><span class="lineCov">        759 :           &amp;&amp; !sel_insn_is_speculation_check (insn))</span>
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 :         move_cond_jump (insn, bnd);</span>
<span class="lineNum">    5446 </span>            :     }
<span class="lineNum">    5447 </span>            : 
<span class="lineNum">    5448 </span>            :   /* Find a place for C_EXPR to schedule.  */
<span class="lineNum">    5449 </span><span class="lineCov">       4613 :   place_to_insert = prepare_place_to_insert (bnd);</span>
<span class="lineNum">    5450 </span><span class="lineCov">       4613 :   should_move = move_exprs_to_boundary (bnd, expr_vliw, expr_seq, c_expr);</span>
<span class="lineNum">    5451 </span><span class="lineCov">       4613 :   clear_expr (c_expr);</span>
<span class="lineNum">    5452 </span>            : 
<span class="lineNum">    5453 </span>            :   /* Add the instruction.  The corner case to care about is when
<span class="lineNum">    5454 </span>            :      the expr_seq set has more than one expr, and we chose the one that
<span class="lineNum">    5455 </span>            :      is not equal to expr_vliw.  Then expr_vliw may be insn in stream, and
<span class="lineNum">    5456 </span>            :      we can't use it.  Generate the new vinsn.  */
<span class="lineNum">    5457 </span><span class="lineCov">       4613 :   if (INSN_IN_STREAM_P (EXPR_INSN_RTX (expr_vliw)))</span>
<span class="lineNum">    5458 </span>            :     {
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :       vinsn_t vinsn_new;</span>
<span class="lineNum">    5460 </span>            : 
<span class="lineNum">    5461 </span><span class="lineNoCov">          0 :       vinsn_new = vinsn_copy (EXPR_VINSN (expr_vliw), false);</span>
<span class="lineNum">    5462 </span><span class="lineNoCov">          0 :       change_vinsn_in_expr (expr_vliw, vinsn_new);</span>
<span class="lineNum">    5463 </span><span class="lineNoCov">          0 :       should_move = false;</span>
<span class="lineNum">    5464 </span>            :     }
<span class="lineNum">    5465 </span><span class="lineCov">       4613 :   if (should_move)</span>
<span class="lineNum">    5466 </span><span class="lineCov">       4578 :     insn = sel_move_insn (expr_vliw, seqno, place_to_insert);</span>
<span class="lineNum">    5467 </span>            :   else
<span class="lineNum">    5468 </span><span class="lineCov">         35 :     insn = emit_insn_from_expr_after (expr_vliw, NULL, seqno,</span>
<span class="lineNum">    5469 </span>            :                                       place_to_insert);
<span class="lineNum">    5470 </span>            : 
<span class="lineNum">    5471 </span>            :   /* Return the nops generated for preserving of data sets back
<span class="lineNum">    5472 </span>            :      into pool.  */
<span class="lineNum">    5473 </span><span class="lineCov">       9226 :   if (INSN_NOP_P (place_to_insert))</span>
<span class="lineNum">    5474 </span><span class="lineCov">       1656 :     return_nop_to_pool (place_to_insert, !DEBUG_INSN_P (insn));</span>
<span class="lineNum">    5475 </span><span class="lineCov">       4613 :   remove_temp_moveop_nops (!DEBUG_INSN_P (insn));</span>
<span class="lineNum">    5476 </span>            : 
<span class="lineNum">    5477 </span><span class="lineCov">       4613 :   av_set_clear (&amp;expr_seq);</span>
<span class="lineNum">    5478 </span>            : 
<span class="lineNum">    5479 </span>            :   /* Save the expression scheduled so to reset target availability if we'll
<span class="lineNum">    5480 </span>            :      meet it later on the same fence.  */
<span class="lineNum">    5481 </span><span class="lineCov">       4613 :   if (EXPR_WAS_RENAMED (expr_vliw))</span>
<span class="lineNum">    5482 </span><span class="lineCov">         33 :     vinsn_vec_add (&amp;vec_target_unavailable_vinsns, INSN_EXPR (insn));</span>
<span class="lineNum">    5483 </span>            : 
<span class="lineNum">    5484 </span>            :   /* Check that the recent movement didn't destroyed loop
<span class="lineNum">    5485 </span>            :      structure.  */
<span class="lineNum">    5486 </span><span class="lineCov">       4613 :   gcc_assert (!pipelining_p</span>
<span class="lineNum">    5487 </span>            :               || current_loop_nest == NULL
<span class="lineNum">    5488 </span>            :               || loop_latch_edge (current_loop_nest));
<span class="lineNum">    5489 </span><span class="lineCov">       4613 :   return insn;</span>
<span class="lineNum">    5490 </span>            : }
<span class="lineNum">    5491 </span>            : 
<a name="5492"><span class="lineNum">    5492 </span>            : /* Stall for N cycles on FENCE.  */</a>
<span class="lineNum">    5493 </span>            : static void
<span class="lineNum">    5494 </span><span class="lineCov">       2560 : stall_for_cycles (fence_t fence, int n)</span>
<span class="lineNum">    5495 </span>            : {
<span class="lineNum">    5496 </span><span class="lineCov">       2560 :   int could_more;</span>
<span class="lineNum">    5497 </span>            : 
<span class="lineNum">    5498 </span><span class="lineCov">       2712 :   could_more = n &gt; 1 || FENCE_ISSUED_INSNS (fence) &lt; issue_rate;</span>
<span class="lineNum">    5499 </span><span class="lineCov">       5559 :   while (n--)</span>
<span class="lineNum">    5500 </span><span class="lineCov">       2999 :     advance_one_cycle (fence);</span>
<span class="lineNum">    5501 </span><span class="lineCov">       2560 :   if (could_more)</span>
<span class="lineNum">    5502 </span><span class="lineCov">       2408 :     FENCE_AFTER_STALL_P (fence) = 1;</span>
<span class="lineNum">    5503 </span><span class="lineCov">       2560 : }</span>
<span class="lineNum">    5504 </span>            : 
<span class="lineNum">    5505 </span>            : /* Gather a parallel group of insns at FENCE and assign their seqno
<span class="lineNum">    5506 </span>            :    to SEQNO.  All scheduled insns are gathered in SCHEDULED_INSNS_TAILPP
<a name="5507"><span class="lineNum">    5507 </span>            :    list for later recalculation of seqnos.  */</a>
<span class="lineNum">    5508 </span>            : static void
<span class="lineNum">    5509 </span><span class="lineCov">       1714 : fill_insns (fence_t fence, int seqno, ilist_t **scheduled_insns_tailpp)</span>
<span class="lineNum">    5510 </span>            : {
<span class="lineNum">    5511 </span><span class="lineCov">       1714 :   blist_t bnds = NULL, *bnds_tailp;</span>
<span class="lineNum">    5512 </span><span class="lineCov">       1714 :   av_set_t av_vliw = NULL;</span>
<span class="lineNum">    5513 </span><span class="lineCov">       1714 :   insn_t insn = FENCE_INSN (fence);</span>
<span class="lineNum">    5514 </span>            : 
<span class="lineNum">    5515 </span><span class="lineCov">       1714 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    5516 </span><span class="lineNoCov">          0 :     sel_print (&quot;Starting fill_insns for insn %d, cycle %d\n&quot;,</span>
<span class="lineNum">    5517 </span><span class="lineNoCov">          0 :                INSN_UID (insn), FENCE_CYCLE (fence));</span>
<span class="lineNum">    5518 </span>            : 
<span class="lineNum">    5519 </span><span class="lineCov">       1714 :   blist_add (&amp;bnds, insn, NULL, FENCE_DC (fence));</span>
<span class="lineNum">    5520 </span><span class="lineCov">       1714 :   bnds_tailp = &amp;BLIST_NEXT (bnds);</span>
<span class="lineNum">    5521 </span><span class="lineCov">       1714 :   set_target_context (FENCE_TC (fence));</span>
<span class="lineNum">    5522 </span><span class="lineCov">       1714 :   can_issue_more = FENCE_ISSUE_MORE (fence);</span>
<span class="lineNum">    5523 </span><span class="lineCov">       3428 :   target_bb = INSN_BB (insn);</span>
<span class="lineNum">    5524 </span>            : 
<span class="lineNum">    5525 </span>            :   /* Do while we can add any operation to the current group.  */
<span class="lineNum">    5526 </span><span class="lineCov">       4842 :   do</span>
<span class="lineNum">    5527 </span>            :     {
<span class="lineNum">    5528 </span><span class="lineCov">       4842 :       blist_t *bnds_tailp1, *bndsp;</span>
<span class="lineNum">    5529 </span><span class="lineCov">       4842 :       expr_t expr_vliw;</span>
<span class="lineNum">    5530 </span><span class="lineCov">       4842 :       int need_stall = false;</span>
<span class="lineNum">    5531 </span><span class="lineCov">       4842 :       int was_stall = 0, scheduled_insns = 0;</span>
<span class="lineNum">    5532 </span><span class="lineCov">       4842 :       int max_insns = pipelining_p ? issue_rate : 2 * issue_rate;</span>
<span class="lineNum">    5533 </span><span class="lineCov">       4842 :       int max_stall = pipelining_p ? 1 : 3;</span>
<span class="lineNum">    5534 </span><span class="lineCov">       4842 :       bool last_insn_was_debug = false;</span>
<span class="lineNum">    5535 </span><span class="lineCov">       4842 :       bool was_debug_bb_end_p = false;</span>
<span class="lineNum">    5536 </span>            : 
<span class="lineNum">    5537 </span><span class="lineCov">       4842 :       compute_av_set_on_boundaries (fence, bnds, &amp;av_vliw);</span>
<span class="lineNum">    5538 </span><span class="lineCov">       4842 :       remove_insns_that_need_bookkeeping (fence, &amp;av_vliw);</span>
<span class="lineNum">    5539 </span><span class="lineCov">       4842 :       remove_insns_for_debug (bnds, &amp;av_vliw);</span>
<span class="lineNum">    5540 </span>            : 
<span class="lineNum">    5541 </span>            :       /* Return early if we have nothing to schedule.  */
<span class="lineNum">    5542 </span><span class="lineCov">       4842 :       if (av_vliw == NULL)</span>
<span class="lineNum">    5543 </span>            :         break;
<span class="lineNum">    5544 </span>            : 
<span class="lineNum">    5545 </span>            :       /* Choose the best expression and, if needed, destination register
<span class="lineNum">    5546 </span>            :          for it.  */
<span class="lineNum">    5547 </span><span class="lineCov">       7191 :       do</span>
<span class="lineNum">    5548 </span>            :         {
<span class="lineNum">    5549 </span><span class="lineCov">       7191 :           expr_vliw = find_best_expr (&amp;av_vliw, bnds, fence, &amp;need_stall);</span>
<span class="lineNum">    5550 </span><span class="lineCov">       7191 :           if (! expr_vliw &amp;&amp; need_stall)</span>
<span class="lineNum">    5551 </span>            :             {
<span class="lineNum">    5552 </span>            :               /* All expressions required a stall.  Do not recompute av sets
<span class="lineNum">    5553 </span>            :                  as we'll get the same answer (modulo the insns between
<span class="lineNum">    5554 </span>            :                  the fence and its boundary, which will not be available for
<span class="lineNum">    5555 </span>            :                  pipelining).
<span class="lineNum">    5556 </span>            :                  If we are going to stall for too long, break to recompute av
<span class="lineNum">    5557 </span>            :                  sets and bring more insns for pipelining.  */
<span class="lineNum">    5558 </span><span class="lineCov">       2560 :               was_stall++;</span>
<span class="lineNum">    5559 </span><span class="lineCov">       2560 :               if (need_stall &lt;= 3)</span>
<span class="lineNum">    5560 </span><span class="lineCov">       2387 :                 stall_for_cycles (fence, need_stall);</span>
<span class="lineNum">    5561 </span>            :               else
<span class="lineNum">    5562 </span>            :                 {
<span class="lineNum">    5563 </span><span class="lineCov">        173 :                   stall_for_cycles (fence, 1);</span>
<span class="lineNum">    5564 </span><span class="lineCov">        173 :                   break;</span>
<span class="lineNum">    5565 </span>            :                 }
<span class="lineNum">    5566 </span>            :             }
<span class="lineNum">    5567 </span>            :         }
<span class="lineNum">    5568 </span><span class="lineCov">       7018 :       while (! expr_vliw &amp;&amp; need_stall);</span>
<span class="lineNum">    5569 </span>            : 
<span class="lineNum">    5570 </span>            :       /* Now either we've selected expr_vliw or we have nothing to schedule.  */
<span class="lineNum">    5571 </span><span class="lineCov">       4804 :       if (!expr_vliw)</span>
<span class="lineNum">    5572 </span>            :         {
<span class="lineNum">    5573 </span><span class="lineCov">        191 :           av_set_clear (&amp;av_vliw);</span>
<span class="lineNum">    5574 </span><span class="lineCov">        191 :           break;</span>
<span class="lineNum">    5575 </span>            :         }
<span class="lineNum">    5576 </span>            : 
<span class="lineNum">    5577 </span>            :       bndsp = &amp;bnds;
<span class="lineNum">    5578 </span>            :       bnds_tailp1 = bnds_tailp;
<span class="lineNum">    5579 </span>            : 
<span class="lineNum">    5580 </span><span class="lineCov">       8655 :       do</span>
<span class="lineNum">    5581 </span>            :         /* This code will be executed only once until we'd have several
<span class="lineNum">    5582 </span>            :            boundaries per fence.  */
<span class="lineNum">    5583 </span>            :         {
<span class="lineNum">    5584 </span><span class="lineCov">       8655 :           bnd_t bnd = BLIST_BND (*bndsp);</span>
<span class="lineNum">    5585 </span>            : 
<span class="lineNum">    5586 </span><span class="lineCov">       8655 :           if (!av_set_is_in_p (BND_AV1 (bnd), EXPR_VINSN (expr_vliw)))</span>
<span class="lineNum">    5587 </span>            :             {
<span class="lineNum">    5588 </span><span class="lineCov">       4042 :               bndsp = &amp;BLIST_NEXT (*bndsp);</span>
<span class="lineNum">    5589 </span><span class="lineCov">       4042 :               continue;</span>
<span class="lineNum">    5590 </span>            :             }
<span class="lineNum">    5591 </span>            : 
<span class="lineNum">    5592 </span><span class="lineCov">       4613 :           insn = schedule_expr_on_boundary (bnd, expr_vliw, seqno);</span>
<span class="lineNum">    5593 </span><span class="lineCov">       4613 :           last_insn_was_debug = DEBUG_INSN_P (insn);</span>
<span class="lineNum">    5594 </span><span class="lineCov">       4613 :           if (last_insn_was_debug)</span>
<span class="lineNum">    5595 </span><span class="lineCov">         97 :             was_debug_bb_end_p = (insn == BND_TO (bnd) &amp;&amp; sel_bb_end_p (insn));</span>
<span class="lineNum">    5596 </span><span class="lineCov">       4613 :           update_fence_and_insn (fence, insn, need_stall);</span>
<span class="lineNum">    5597 </span><span class="lineCov">       4613 :           bnds_tailp = update_boundaries (fence, bnd, insn, bndsp, bnds_tailp);</span>
<span class="lineNum">    5598 </span>            : 
<span class="lineNum">    5599 </span>            :           /* Add insn to the list of scheduled on this cycle instructions.  */
<span class="lineNum">    5600 </span><span class="lineCov">       4613 :           ilist_add (*scheduled_insns_tailpp, insn);</span>
<span class="lineNum">    5601 </span><span class="lineCov">       4613 :           *scheduled_insns_tailpp = &amp;ILIST_NEXT (**scheduled_insns_tailpp);</span>
<span class="lineNum">    5602 </span>            :         }
<span class="lineNum">    5603 </span><span class="lineCov">       8655 :       while (*bndsp != *bnds_tailp1);</span>
<span class="lineNum">    5604 </span>            : 
<span class="lineNum">    5605 </span><span class="lineCov">       4613 :       av_set_clear (&amp;av_vliw);</span>
<span class="lineNum">    5606 </span><span class="lineCov">       4613 :       if (!last_insn_was_debug)</span>
<span class="lineNum">    5607 </span><span class="lineCov">       4516 :         scheduled_insns++;</span>
<span class="lineNum">    5608 </span>            : 
<span class="lineNum">    5609 </span>            :       /* We currently support information about candidate blocks only for
<span class="lineNum">    5610 </span>            :          one 'target_bb' block.  Hence we can't schedule after jump insn,
<span class="lineNum">    5611 </span>            :          as this will bring two boundaries and, hence, necessity to handle
<span class="lineNum">    5612 </span>            :          information for two or more blocks concurrently.  */
<span class="lineNum">    5613 </span><span class="lineCov">       4516 :       if ((last_insn_was_debug ? was_debug_bb_end_p : sel_bb_end_p (insn))</span>
<span class="lineNum">    5614 </span><span class="lineCov">       8155 :           || (was_stall</span>
<span class="lineNum">    5615 </span><span class="lineCov">       3240 :               &amp;&amp; (was_stall &gt;= max_stall</span>
<span class="lineNum">    5616 </span><span class="lineCov">       1620 :                   || scheduled_insns &gt;= max_insns)))</span>
<span class="lineNum">    5617 </span>            :         break;
<span class="lineNum">    5618 </span>            :     }
<span class="lineNum">    5619 </span><span class="lineCov">       3128 :   while (bnds);</span>
<span class="lineNum">    5620 </span>            : 
<span class="lineNum">    5621 </span><span class="lineCov">       1714 :   gcc_assert (!FENCE_BNDS (fence));</span>
<span class="lineNum">    5622 </span>            : 
<span class="lineNum">    5623 </span>            :   /* Update boundaries of the FENCE.  */
<span class="lineNum">    5624 </span><span class="lineCov">       2857 :   while (bnds)</span>
<span class="lineNum">    5625 </span>            :     {
<span class="lineNum">    5626 </span><span class="lineCov">       1143 :       ilist_t ptr = BND_PTR (BLIST_BND (bnds));</span>
<span class="lineNum">    5627 </span>            : 
<span class="lineNum">    5628 </span><span class="lineCov">       1143 :       if (ptr)</span>
<span class="lineNum">    5629 </span>            :         {
<span class="lineNum">    5630 </span><span class="lineCov">       1004 :           insn = ILIST_INSN (ptr);</span>
<span class="lineNum">    5631 </span>            : 
<span class="lineNum">    5632 </span><span class="lineCov">       2008 :           if (!ilist_is_in_p (FENCE_BNDS (fence), insn))</span>
<span class="lineNum">    5633 </span><span class="lineCov">        927 :             ilist_add (&amp;FENCE_BNDS (fence), insn);</span>
<span class="lineNum">    5634 </span>            :         }
<span class="lineNum">    5635 </span>            : 
<span class="lineNum">    5636 </span><span class="lineCov">       1143 :       blist_remove (&amp;bnds);</span>
<span class="lineNum">    5637 </span>            :     }
<span class="lineNum">    5638 </span>            : 
<span class="lineNum">    5639 </span>            :   /* Update target context on the fence.  */
<span class="lineNum">    5640 </span><span class="lineCov">       1714 :   reset_target_context (FENCE_TC (fence), false);</span>
<span class="lineNum">    5641 </span><span class="lineCov">       1714 : }</span>
<span class="lineNum">    5642 </span>            : 
<span class="lineNum">    5643 </span>            : /* All exprs in ORIG_OPS must have the same destination register or memory.
<a name="5644"><span class="lineNum">    5644 </span>            :    Return that destination.  */</a>
<span class="lineNum">    5645 </span>            : static rtx
<span class="lineNum">    5646 </span><span class="lineCov">       4613 : get_dest_from_orig_ops (av_set_t orig_ops)</span>
<span class="lineNum">    5647 </span>            : {
<span class="lineNum">    5648 </span><span class="lineCov">       4613 :   rtx dest = NULL_RTX;</span>
<span class="lineNum">    5649 </span><span class="lineCov">       4613 :   av_set_iterator av_it;</span>
<span class="lineNum">    5650 </span><span class="lineCov">       4613 :   expr_t expr;</span>
<span class="lineNum">    5651 </span><span class="lineCov">       4613 :   bool first_p = true;</span>
<span class="lineNum">    5652 </span>            : 
<span class="lineNum">    5653 </span><span class="lineCov">       9226 :   FOR_EACH_EXPR (expr, av_it, orig_ops)</span>
<span class="lineNum">    5654 </span>            :     {
<span class="lineNum">    5655 </span><span class="lineCov">       4613 :       rtx x = EXPR_LHS (expr);</span>
<span class="lineNum">    5656 </span>            : 
<span class="lineNum">    5657 </span><span class="lineCov">       4613 :       if (first_p)</span>
<span class="lineNum">    5658 </span>            :         {
<span class="lineNum">    5659 </span>            :           first_p = false;
<span class="lineNum">    5660 </span>            :           dest = x;
<span class="lineNum">    5661 </span>            :         }
<span class="lineNum">    5662 </span>            :       else
<span class="lineNum">    5663 </span><span class="lineNoCov">          0 :         gcc_assert (dest == x</span>
<span class="lineNum">    5664 </span>            :                     || (dest != NULL_RTX &amp;&amp; x != NULL_RTX
<span class="lineNum">    5665 </span>            :                         &amp;&amp; rtx_equal_p (dest, x)));
<span class="lineNum">    5666 </span>            :     }
<span class="lineNum">    5667 </span>            : 
<span class="lineNum">    5668 </span><span class="lineCov">       4613 :   return dest;</span>
<span class="lineNum">    5669 </span>            : }
<span class="lineNum">    5670 </span>            : 
<span class="lineNum">    5671 </span>            : /* Update data sets for the bookkeeping block and record those expressions
<span class="lineNum">    5672 </span>            :    which become no longer available after inserting this bookkeeping.  */
<span class="lineNum">    5673 </span>            : static void
<span class="lineNum">    5674 </span><span class="lineCov">        532 : update_and_record_unavailable_insns (basic_block book_block)</span>
<span class="lineNum">    5675 </span>            : {
<span class="lineNum">    5676 </span><span class="lineCov">        532 :   av_set_iterator i;</span>
<span class="lineNum">    5677 </span><span class="lineCov">        532 :   av_set_t old_av_set = NULL;</span>
<span class="lineNum">    5678 </span><span class="lineCov">        532 :   expr_t cur_expr;</span>
<span class="lineNum">    5679 </span><span class="lineCov">        532 :   rtx_insn *bb_end = sel_bb_end (book_block);</span>
<span class="lineNum">    5680 </span>            : 
<span class="lineNum">    5681 </span>            :   /* First, get correct liveness in the bookkeeping block.  The problem is
<span class="lineNum">    5682 </span>            :      the range between the bookeeping insn and the end of block.  */
<span class="lineNum">    5683 </span><span class="lineCov">        532 :   update_liveness_on_insn (bb_end);</span>
<span class="lineNum">    5684 </span><span class="lineCov">        532 :   if (control_flow_insn_p (bb_end))</span>
<span class="lineNum">    5685 </span><span class="lineCov">         65 :     update_liveness_on_insn (PREV_INSN (bb_end));</span>
<span class="lineNum">    5686 </span>            : 
<span class="lineNum">    5687 </span>            :   /* If there's valid av_set on BOOK_BLOCK, then there might exist another
<span class="lineNum">    5688 </span>            :      fence above, where we may choose to schedule an insn which is
<span class="lineNum">    5689 </span>            :      actually blocked from moving up with the bookkeeping we create here.  */
<span class="lineNum">    5690 </span><span class="lineCov">        532 :   if (AV_SET_VALID_P (sel_bb_head (book_block)))</span>
<span class="lineNum">    5691 </span>            :     {
<span class="lineNum">    5692 </span><span class="lineCov">        415 :       old_av_set = av_set_copy (BB_AV_SET (book_block));</span>
<span class="lineNum">    5693 </span><span class="lineCov">        415 :       update_data_sets (sel_bb_head (book_block));</span>
<span class="lineNum">    5694 </span>            : 
<span class="lineNum">    5695 </span>            :       /* Traverse all the expressions in the old av_set and check whether
<span class="lineNum">    5696 </span>            :          CUR_EXPR is in new AV_SET.  */
<span class="lineNum">    5697 </span><span class="lineCov">       1951 :       FOR_EACH_EXPR (cur_expr, i, old_av_set)</span>
<span class="lineNum">    5698 </span>            :         {
<span class="lineNum">    5699 </span><span class="lineCov">       1536 :           expr_t new_expr = av_set_lookup (BB_AV_SET (book_block),</span>
<span class="lineNum">    5700 </span><span class="lineCov">       1536 :                                            EXPR_VINSN (cur_expr));</span>
<span class="lineNum">    5701 </span>            : 
<span class="lineNum">    5702 </span><span class="lineCov">       1536 :           if (! new_expr</span>
<span class="lineNum">    5703 </span>            :               /* In this case, we can just turn off the E_T_A bit, but we can't
<span class="lineNum">    5704 </span>            :                  represent this information with the current vector.  */
<span class="lineNum">    5705 </span><span class="lineCov">       3036 :               || EXPR_TARGET_AVAILABLE (new_expr)</span>
<span class="lineNum">    5706 </span><span class="lineCov">       1518 :                  != EXPR_TARGET_AVAILABLE (cur_expr))</span>
<span class="lineNum">    5707 </span>            :             /* Unfortunately, the below code could be also fired up on
<span class="lineNum">    5708 </span>            :                separable insns, e.g. when moving insns through the new
<span class="lineNum">    5709 </span>            :                speculation check as in PR 53701.  */
<span class="lineNum">    5710 </span><span class="lineCov">        108 :             vinsn_vec_add (&amp;vec_bookkeeping_blocked_vinsns, cur_expr);</span>
<span class="lineNum">    5711 </span>            :         }
<span class="lineNum">    5712 </span>            : 
<span class="lineNum">    5713 </span><span class="lineCov">        415 :       av_set_clear (&amp;old_av_set);</span>
<span class="lineNum">    5714 </span>            :     }
<span class="lineNum">    5715 </span><span class="lineCov">        532 : }</span>
<span class="lineNum">    5716 </span>            : 
<span class="lineNum">    5717 </span>            : /* The main effect of this function is that sparams-&gt;c_expr is merged
<span class="lineNum">    5718 </span>            :    with (or copied to) lparams-&gt;c_expr_merged.  If there's only one successor,
<span class="lineNum">    5719 </span>            :    we avoid merging anything by copying sparams-&gt;c_expr to lparams-&gt;c_expr_merged.
<span class="lineNum">    5720 </span>            :    lparams-&gt;c_expr_merged is copied back to sparams-&gt;c_expr after all
<span class="lineNum">    5721 </span>            :    successors has been traversed.  lparams-&gt;c_expr_local is an expr allocated
<span class="lineNum">    5722 </span>            :    on stack in the caller function, and is used if there is more than one
<span class="lineNum">    5723 </span>            :    successor.
<span class="lineNum">    5724 </span>            : 
<span class="lineNum">    5725 </span>            :    SUCC is one of the SUCCS_NORMAL successors of INSN,
<span class="lineNum">    5726 </span>            :    MOVEOP_DRV_CALL_RES is the result of call code_motion_path_driver on succ,
<a name="5727"><span class="lineNum">    5727 </span>            :    LPARAMS and STATIC_PARAMS contain the parameters described above.  */</a>
<span class="lineNum">    5728 </span>            : static void
<span class="lineNum">    5729 </span><span class="lineCov">       1353 : move_op_merge_succs (insn_t insn ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    5730 </span>            :                      insn_t succ ATTRIBUTE_UNUSED,
<span class="lineNum">    5731 </span>            :                      int moveop_drv_call_res,
<span class="lineNum">    5732 </span>            :                      cmpd_local_params_p lparams, void *static_params)
<span class="lineNum">    5733 </span>            : {
<span class="lineNum">    5734 </span><span class="lineCov">       1353 :   moveop_static_params_p sparams = (moveop_static_params_p) static_params;</span>
<span class="lineNum">    5735 </span>            : 
<span class="lineNum">    5736 </span>            :   /* Nothing to do, if original expr wasn't found below.  */
<span class="lineNum">    5737 </span><span class="lineCov">       1353 :   if (moveop_drv_call_res != 1)</span>
<span class="lineNum">    5738 </span>            :     return;
<span class="lineNum">    5739 </span>            : 
<span class="lineNum">    5740 </span>            :   /* If this is a first successor.  */
<span class="lineNum">    5741 </span><span class="lineCov">       1209 :   if (!lparams-&gt;c_expr_merged)</span>
<span class="lineNum">    5742 </span>            :     {
<span class="lineNum">    5743 </span><span class="lineCov">        899 :       lparams-&gt;c_expr_merged = sparams-&gt;c_expr;</span>
<span class="lineNum">    5744 </span><span class="lineCov">        899 :       sparams-&gt;c_expr = lparams-&gt;c_expr_local;</span>
<span class="lineNum">    5745 </span>            :     }
<span class="lineNum">    5746 </span>            :   else
<span class="lineNum">    5747 </span>            :     {
<span class="lineNum">    5748 </span>            :       /* We must merge all found expressions to get reasonable
<span class="lineNum">    5749 </span>            :          EXPR_SPEC_DONE_DS for the resulting insn.  If we don't
<span class="lineNum">    5750 </span>            :          do so then we can first find the expr with epsilon
<span class="lineNum">    5751 </span>            :          speculation success probability and only then with the
<span class="lineNum">    5752 </span>            :          good probability.  As a result the insn will get epsilon
<span class="lineNum">    5753 </span>            :          probability and will never be scheduled because of
<span class="lineNum">    5754 </span>            :          weakness_cutoff in find_best_expr.
<span class="lineNum">    5755 </span>            : 
<span class="lineNum">    5756 </span>            :          We call merge_expr_data here instead of merge_expr
<span class="lineNum">    5757 </span>            :          because due to speculation C_EXPR and X may have the
<span class="lineNum">    5758 </span>            :          same insns with different speculation types.  And as of
<span class="lineNum">    5759 </span>            :          now such insns are considered non-equal.
<span class="lineNum">    5760 </span>            : 
<span class="lineNum">    5761 </span>            :          However, EXPR_SCHED_TIMES is different -- we must get
<span class="lineNum">    5762 </span>            :          SCHED_TIMES from a real insn, not a bookkeeping copy.
<span class="lineNum">    5763 </span>            :          We force this here.  Instead, we may consider merging
<span class="lineNum">    5764 </span>            :          SCHED_TIMES to the maximum instead of minimum in the
<span class="lineNum">    5765 </span>            :          below function.  */
<span class="lineNum">    5766 </span><span class="lineCov">        310 :       int old_times = EXPR_SCHED_TIMES (lparams-&gt;c_expr_merged);</span>
<span class="lineNum">    5767 </span>            : 
<span class="lineNum">    5768 </span><span class="lineCov">        310 :       merge_expr_data (lparams-&gt;c_expr_merged, sparams-&gt;c_expr, NULL);</span>
<span class="lineNum">    5769 </span><span class="lineCov">        310 :       if (EXPR_SCHED_TIMES (sparams-&gt;c_expr) == 0)</span>
<span class="lineNum">    5770 </span><span class="lineCov">        302 :         EXPR_SCHED_TIMES (lparams-&gt;c_expr_merged) = old_times;</span>
<span class="lineNum">    5771 </span>            : 
<span class="lineNum">    5772 </span><span class="lineCov">        310 :       clear_expr (sparams-&gt;c_expr);</span>
<span class="lineNum">    5773 </span>            :     }
<span class="lineNum">    5774 </span>            : }
<span class="lineNum">    5775 </span>            : 
<span class="lineNum">    5776 </span>            : /*  Add used regs for the successor SUCC into SPARAMS-&gt;USED_REGS.
<span class="lineNum">    5777 </span>            : 
<span class="lineNum">    5778 </span>            :    SUCC is one of the SUCCS_NORMAL successors of INSN,
<span class="lineNum">    5779 </span>            :    MOVEOP_DRV_CALL_RES is the result of call code_motion_path_driver on succ or 0,
<span class="lineNum">    5780 </span>            :      if SUCC is one of SUCCS_BACK or SUCCS_OUT.
<a name="5781"><span class="lineNum">    5781 </span>            :    STATIC_PARAMS contain USED_REGS set.  */</a>
<span class="lineNum">    5782 </span>            : static void
<span class="lineNum">    5783 </span><span class="lineCov">      15586 : fur_merge_succs (insn_t insn ATTRIBUTE_UNUSED, insn_t succ,</span>
<span class="lineNum">    5784 </span>            :                  int moveop_drv_call_res,
<span class="lineNum">    5785 </span>            :                  cmpd_local_params_p lparams ATTRIBUTE_UNUSED,
<span class="lineNum">    5786 </span>            :                  void *static_params)
<span class="lineNum">    5787 </span>            : {
<span class="lineNum">    5788 </span><span class="lineCov">      15586 :   regset succ_live;</span>
<span class="lineNum">    5789 </span><span class="lineCov">      15586 :   fur_static_params_p sparams = (fur_static_params_p) static_params;</span>
<span class="lineNum">    5790 </span>            : 
<span class="lineNum">    5791 </span>            :   /* Here we compute live regsets only for branches that do not lie
<span class="lineNum">    5792 </span>            :      on the code motion paths.  These branches correspond to value
<span class="lineNum">    5793 </span>            :      MOVEOP_DRV_CALL_RES==0 and include SUCCS_BACK and SUCCS_OUT, though
<span class="lineNum">    5794 </span>            :      for such branches code_motion_path_driver is not called.  */
<span class="lineNum">    5795 </span><span class="lineCov">      15586 :   if (moveop_drv_call_res != 0)</span>
<span class="lineNum">    5796 </span>            :     return;
<span class="lineNum">    5797 </span>            : 
<span class="lineNum">    5798 </span>            :   /* Mark all registers that do not meet the following condition:
<span class="lineNum">    5799 </span>            :      (3) not live on the other path of any conditional branch
<span class="lineNum">    5800 </span>            :      that is passed by the operation, in case original
<span class="lineNum">    5801 </span>            :      operations are not present on both paths of the
<span class="lineNum">    5802 </span>            :      conditional branch.  */
<span class="lineNum">    5803 </span><span class="lineCov">       5135 :   succ_live = compute_live (succ);</span>
<span class="lineNum">    5804 </span><span class="lineCov">       5135 :   IOR_REG_SET (sparams-&gt;used_regs, succ_live);</span>
<span class="lineNum">    5805 </span>            : }
<span class="lineNum">    5806 </span>            : 
<span class="lineNum">    5807 </span>            : /* This function is called after the last successor.  Copies LP-&gt;C_EXPR_MERGED
<a name="5808"><span class="lineNum">    5808 </span>            :    into SP-&gt;CEXPR.  */</a>
<span class="lineNum">    5809 </span>            : static void
<span class="lineNum">    5810 </span><span class="lineCov">        899 : move_op_after_merge_succs (cmpd_local_params_p lp, void *sparams)</span>
<span class="lineNum">    5811 </span>            : {
<span class="lineNum">    5812 </span><span class="lineCov">        899 :   moveop_static_params_p sp = (moveop_static_params_p) sparams;</span>
<span class="lineNum">    5813 </span>            : 
<span class="lineNum">    5814 </span><span class="lineCov">        899 :   sp-&gt;c_expr = lp-&gt;c_expr_merged;</span>
<span class="lineNum">    5815 </span><span class="lineCov">        899 : }</span>
<span class="lineNum">    5816 </span>            : 
<span class="lineNum">    5817 </span>            : /* Track bookkeeping copies created, insns scheduled, and blocks for
<span class="lineNum">    5818 </span>            :    rescheduling when INSN is found by move_op.  */
<span class="lineNum">    5819 </span>            : static void
<span class="lineNum">    5820 </span><span class="lineCov">       4923 : track_scheduled_insns_and_blocks (rtx_insn *insn)</span>
<span class="lineNum">    5821 </span>            : {
<span class="lineNum">    5822 </span>            :   /* Even if this insn can be a copy that will be removed during current move_op,
<span class="lineNum">    5823 </span>            :      we still need to count it as an originator.  */
<span class="lineNum">    5824 </span><span class="lineCov">       4923 :   bitmap_set_bit (current_originators, INSN_UID (insn));</span>
<span class="lineNum">    5825 </span>            : 
<span class="lineNum">    5826 </span><span class="lineCov">       4923 :   if (!bitmap_clear_bit (current_copies, INSN_UID (insn)))</span>
<span class="lineNum">    5827 </span>            :     {
<span class="lineNum">    5828 </span>            :       /* Note that original block needs to be rescheduled, as we pulled an
<span class="lineNum">    5829 </span>            :          instruction out of it.  */
<span class="lineNum">    5830 </span><span class="lineCov">       4735 :       if (INSN_SCHED_TIMES (insn) &gt; 0)</span>
<span class="lineNum">    5831 </span><span class="lineCov">        206 :         bitmap_set_bit (blocks_to_reschedule, BLOCK_FOR_INSN (insn)-&gt;index);</span>
<span class="lineNum">    5832 </span><span class="lineCov">       9264 :       else if (INSN_UID (insn) &lt; first_emitted_uid &amp;&amp; !DEBUG_INSN_P (insn))</span>
<span class="lineNum">    5833 </span><span class="lineCov">       4240 :         num_insns_scheduled++;</span>
<span class="lineNum">    5834 </span>            :     }
<span class="lineNum">    5835 </span>            : 
<span class="lineNum">    5836 </span>            :   /* For instructions we must immediately remove insn from the
<span class="lineNum">    5837 </span>            :      stream, so subsequent update_data_sets () won't include this
<span class="lineNum">    5838 </span>            :      insn into av_set.
<span class="lineNum">    5839 </span>            :      For expr we must make insn look like &quot;INSN_REG (insn) := c_expr&quot;.  */
<span class="lineNum">    5840 </span><span class="lineCov">       4923 :   if (INSN_UID (insn) &gt; max_uid_before_move_op)</span>
<span class="lineNum">    5841 </span><span class="lineCov">        176 :     stat_bookkeeping_copies--;</span>
<span class="lineNum">    5842 </span><span class="lineCov">       4923 : }</span>
<span class="lineNum">    5843 </span>            : 
<span class="lineNum">    5844 </span>            : /* Emit a register-register copy for INSN if needed.  Return true if
<span class="lineNum">    5845 </span>            :    emitted one.  PARAMS is the move_op static parameters.  */
<span class="lineNum">    5846 </span>            : static bool
<span class="lineNum">    5847 </span><span class="lineCov">       4923 : maybe_emit_renaming_copy (rtx_insn *insn,</span>
<span class="lineNum">    5848 </span>            :                           moveop_static_params_p params)
<span class="lineNum">    5849 </span>            : {
<span class="lineNum">    5850 </span><span class="lineCov">       4923 :   bool insn_emitted  = false;</span>
<span class="lineNum">    5851 </span><span class="lineCov">       4923 :   rtx cur_reg;</span>
<span class="lineNum">    5852 </span>            : 
<span class="lineNum">    5853 </span>            :   /* Bail out early when expression can not be renamed at all.  */
<span class="lineNum">    5854 </span><span class="lineCov">       4923 :   if (!EXPR_SEPARABLE_P (params-&gt;c_expr))</span>
<span class="lineNum">    5855 </span>            :     return false;
<span class="lineNum">    5856 </span>            : 
<span class="lineNum">    5857 </span><span class="lineCov">       1268 :   cur_reg = expr_dest_reg (params-&gt;c_expr);</span>
<span class="lineNum">    5858 </span><span class="lineCov">       1268 :   gcc_assert (cur_reg &amp;&amp; params-&gt;dest &amp;&amp; REG_P (params-&gt;dest));</span>
<span class="lineNum">    5859 </span>            : 
<span class="lineNum">    5860 </span>            :   /* If original operation has expr and the register chosen for
<span class="lineNum">    5861 </span>            :      that expr is not original operation's dest reg, substitute
<span class="lineNum">    5862 </span>            :      operation's right hand side with the register chosen.  */
<span class="lineNum">    5863 </span><span class="lineCov">       3804 :   if (REGNO (params-&gt;dest) != REGNO (cur_reg))</span>
<span class="lineNum">    5864 </span>            :     {
<span class="lineNum">    5865 </span><span class="lineCov">         36 :       insn_t reg_move_insn, reg_move_insn_rtx;</span>
<span class="lineNum">    5866 </span>            : 
<span class="lineNum">    5867 </span><span class="lineCov">         36 :       reg_move_insn_rtx = create_insn_rtx_with_rhs (INSN_VINSN (insn),</span>
<span class="lineNum">    5868 </span>            :                                                     params-&gt;dest);
<span class="lineNum">    5869 </span><span class="lineCov">        144 :       reg_move_insn = sel_gen_insn_from_rtx_after (reg_move_insn_rtx,</span>
<span class="lineNum">    5870 </span><span class="lineCov">        108 :                                                    INSN_EXPR (insn),</span>
<span class="lineNum">    5871 </span><span class="lineCov">         36 :                                                    INSN_SEQNO (insn),</span>
<span class="lineNum">    5872 </span>            :                                                    insn);
<span class="lineNum">    5873 </span><span class="lineCov">         36 :       EXPR_SPEC_DONE_DS (INSN_EXPR (reg_move_insn)) = 0;</span>
<span class="lineNum">    5874 </span><span class="lineCov">         36 :       replace_dest_with_reg_in_expr (params-&gt;c_expr, params-&gt;dest);</span>
<span class="lineNum">    5875 </span>            : 
<span class="lineNum">    5876 </span><span class="lineCov">         36 :       insn_emitted = true;</span>
<span class="lineNum">    5877 </span><span class="lineCov">         36 :       params-&gt;was_renamed = true;</span>
<span class="lineNum">    5878 </span>            :     }
<span class="lineNum">    5879 </span>            : 
<span class="lineNum">    5880 </span>            :   return insn_emitted;
<span class="lineNum">    5881 </span>            : }
<span class="lineNum">    5882 </span>            : 
<span class="lineNum">    5883 </span>            : /* Emit a speculative check for INSN speculated as EXPR if needed.
<span class="lineNum">    5884 </span>            :    Return true if we've  emitted one.  PARAMS is the move_op static
<span class="lineNum">    5885 </span>            :    parameters.  */
<span class="lineNum">    5886 </span>            : static bool
<span class="lineNum">    5887 </span><span class="lineCov">       4923 : maybe_emit_speculative_check (rtx_insn *insn, expr_t expr,</span>
<span class="lineNum">    5888 </span>            :                               moveop_static_params_p params)
<span class="lineNum">    5889 </span>            : {
<span class="lineNum">    5890 </span><span class="lineCov">       4923 :   bool insn_emitted = false;</span>
<span class="lineNum">    5891 </span><span class="lineCov">       4923 :   insn_t x;</span>
<span class="lineNum">    5892 </span><span class="lineCov">       4923 :   ds_t check_ds;</span>
<span class="lineNum">    5893 </span>            : 
<span class="lineNum">    5894 </span><span class="lineCov">       4923 :   check_ds = get_spec_check_type_for_insn (insn, expr);</span>
<span class="lineNum">    5895 </span><span class="lineCov">       4923 :   if (check_ds != 0)</span>
<span class="lineNum">    5896 </span>            :     {
<span class="lineNum">    5897 </span>            :       /* A speculation check should be inserted.  */
<span class="lineNum">    5898 </span><span class="lineNoCov">          0 :       x = create_speculation_check (params-&gt;c_expr, check_ds, insn);</span>
<span class="lineNum">    5899 </span><span class="lineNoCov">          0 :       insn_emitted = true;</span>
<span class="lineNum">    5900 </span>            :     }
<span class="lineNum">    5901 </span>            :   else
<span class="lineNum">    5902 </span>            :     {
<span class="lineNum">    5903 </span><span class="lineCov">       4923 :       EXPR_SPEC_DONE_DS (INSN_EXPR (insn)) = 0;</span>
<span class="lineNum">    5904 </span><span class="lineCov">       4923 :       x = insn;</span>
<span class="lineNum">    5905 </span>            :     }
<span class="lineNum">    5906 </span>            : 
<span class="lineNum">    5907 </span><span class="lineCov">       4923 :   gcc_assert (EXPR_SPEC_DONE_DS (INSN_EXPR (x)) == 0</span>
<span class="lineNum">    5908 </span>            :               &amp;&amp; EXPR_SPEC_TO_CHECK_DS (INSN_EXPR (x)) == 0);
<span class="lineNum">    5909 </span><span class="lineCov">       4923 :   return insn_emitted;</span>
<span class="lineNum">    5910 </span>            : }
<span class="lineNum">    5911 </span>            : 
<span class="lineNum">    5912 </span>            : /* Handle transformations that leave an insn in place of original
<span class="lineNum">    5913 </span>            :    insn such as renaming/speculation.  Return true if one of such
<a name="5914"><span class="lineNum">    5914 </span>            :    transformations actually happened, and we have emitted this insn.  */</a>
<span class="lineNum">    5915 </span>            : static bool
<span class="lineNum">    5916 </span><span class="lineCov">       4923 : handle_emitting_transformations (rtx_insn *insn, expr_t expr,</span>
<span class="lineNum">    5917 </span>            :                                  moveop_static_params_p params)
<span class="lineNum">    5918 </span>            : {
<span class="lineNum">    5919 </span><span class="lineCov">       4923 :   bool insn_emitted = false;</span>
<span class="lineNum">    5920 </span>            : 
<span class="lineNum">    5921 </span><span class="lineCov">       4923 :   insn_emitted = maybe_emit_renaming_copy (insn, params);</span>
<span class="lineNum">    5922 </span><span class="lineCov">       4923 :   insn_emitted |= maybe_emit_speculative_check (insn, expr, params);</span>
<span class="lineNum">    5923 </span>            : 
<span class="lineNum">    5924 </span><span class="lineCov">       4923 :   return insn_emitted;</span>
<span class="lineNum">    5925 </span>            : }
<span class="lineNum">    5926 </span>            : 
<span class="lineNum">    5927 </span>            : /* If INSN is the only insn in the basic block (not counting JUMP,
<span class="lineNum">    5928 </span>            :    which may be a jump to next insn, and DEBUG_INSNs), we want to
<span class="lineNum">    5929 </span>            :    leave a NOP there till the return to fill_insns.  */
<a name="5930"><span class="lineNum">    5930 </span>            : </a>
<span class="lineNum">    5931 </span>            : static bool
<span class="lineNum">    5932 </span><span class="lineCov">       4923 : need_nop_to_preserve_insn_bb (rtx_insn *insn)</span>
<span class="lineNum">    5933 </span>            : {
<span class="lineNum">    5934 </span><span class="lineCov">       4923 :   insn_t bb_head, bb_end, bb_next, in_next;</span>
<span class="lineNum">    5935 </span><span class="lineCov">       4923 :   basic_block bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    5936 </span>            : 
<span class="lineNum">    5937 </span><span class="lineCov">       4923 :   bb_head = sel_bb_head (bb);</span>
<span class="lineNum">    5938 </span><span class="lineCov">       4923 :   bb_end = sel_bb_end (bb);</span>
<span class="lineNum">    5939 </span>            : 
<span class="lineNum">    5940 </span><span class="lineCov">       4923 :   if (bb_head == bb_end)</span>
<span class="lineNum">    5941 </span>            :     return true;
<span class="lineNum">    5942 </span>            : 
<span class="lineNum">    5943 </span><span class="lineCov">       5229 :   while (bb_head != bb_end &amp;&amp; DEBUG_INSN_P (bb_head))</span>
<span class="lineNum">    5944 </span><span class="lineCov">        672 :     bb_head = NEXT_INSN (bb_head);</span>
<span class="lineNum">    5945 </span>            : 
<span class="lineNum">    5946 </span><span class="lineCov">       4893 :   if (bb_head == bb_end)</span>
<span class="lineNum">    5947 </span>            :     return true;
<span class="lineNum">    5948 </span>            : 
<span class="lineNum">    5949 </span><span class="lineCov">       4939 :   while (bb_head != bb_end &amp;&amp; DEBUG_INSN_P (bb_end))</span>
<span class="lineNum">    5950 </span><span class="lineCov">         92 :     bb_end = PREV_INSN (bb_end);</span>
<span class="lineNum">    5951 </span>            : 
<span class="lineNum">    5952 </span><span class="lineCov">       4893 :   if (bb_head == bb_end)</span>
<span class="lineNum">    5953 </span>            :     return true;
<span class="lineNum">    5954 </span>            : 
<span class="lineNum">    5955 </span><span class="lineCov">       9778 :   bb_next = NEXT_INSN (bb_head);</span>
<span class="lineNum">    5956 </span><span class="lineCov">       4954 :   while (bb_next != bb_end &amp;&amp; DEBUG_INSN_P (bb_next))</span>
<span class="lineNum">    5957 </span><span class="lineCov">        130 :     bb_next = NEXT_INSN (bb_next);</span>
<span class="lineNum">    5958 </span>            : 
<span class="lineNum">    5959 </span><span class="lineCov">       4889 :   if (bb_next == bb_end &amp;&amp; JUMP_P (bb_end))</span>
<span class="lineNum">    5960 </span>            :     return true;
<span class="lineNum">    5961 </span>            : 
<span class="lineNum">    5962 </span><span class="lineCov">       9174 :   in_next = NEXT_INSN (insn);</span>
<span class="lineNum">    5963 </span><span class="lineCov">       4644 :   while (DEBUG_INSN_P (in_next))</span>
<span class="lineNum">    5964 </span><span class="lineCov">        114 :     in_next = NEXT_INSN (in_next);</span>
<span class="lineNum">    5965 </span>            : 
<span class="lineNum">    5966 </span><span class="lineCov">       4587 :   if (IN_CURRENT_FENCE_P (in_next))</span>
<span class="lineNum">    5967 </span><span class="lineNoCov">          0 :     return true;</span>
<span class="lineNum">    5968 </span>            : 
<span class="lineNum">    5969 </span>            :   return false;
<span class="lineNum">    5970 </span>            : }
<span class="lineNum">    5971 </span>            : 
<span class="lineNum">    5972 </span>            : /* Remove INSN from stream.  When ONLY_DISCONNECT is true, its data
<a name="5973"><span class="lineNum">    5973 </span>            :    is not removed but reused when INSN is re-emitted.  */</a>
<span class="lineNum">    5974 </span>            : static void
<span class="lineNum">    5975 </span><span class="lineCov">       4923 : remove_insn_from_stream (rtx_insn *insn, bool only_disconnect)</span>
<span class="lineNum">    5976 </span>            : {
<span class="lineNum">    5977 </span>            :   /* If there's only one insn in the BB, make sure that a nop is
<span class="lineNum">    5978 </span>            :      inserted into it, so the basic block won't disappear when we'll
<span class="lineNum">    5979 </span>            :      delete INSN below with sel_remove_insn. It should also survive
<span class="lineNum">    5980 </span>            :      till the return to fill_insns.  */
<span class="lineNum">    5981 </span><span class="lineCov">       4923 :   if (need_nop_to_preserve_insn_bb (insn))</span>
<span class="lineNum">    5982 </span>            :     {
<span class="lineNum">    5983 </span><span class="lineCov">        336 :       insn_t nop = get_nop_from_pool (insn);</span>
<span class="lineNum">    5984 </span><span class="lineCov">        672 :       gcc_assert (INSN_NOP_P (nop));</span>
<span class="lineNum">    5985 </span><span class="lineCov">        336 :       vec_temp_moveop_nops.safe_push (nop);</span>
<span class="lineNum">    5986 </span>            :     }
<span class="lineNum">    5987 </span>            : 
<span class="lineNum">    5988 </span><span class="lineCov">       4923 :   sel_remove_insn (insn, only_disconnect, false);</span>
<span class="lineNum">    5989 </span><span class="lineCov">       4923 : }</span>
<span class="lineNum">    5990 </span>            : 
<span class="lineNum">    5991 </span>            : /* This function is called when original expr is found.
<span class="lineNum">    5992 </span>            :    INSN - current insn traversed, EXPR - the corresponding expr found.
<span class="lineNum">    5993 </span>            :    LPARAMS is the local parameters of code modion driver, STATIC_PARAMS
<span class="lineNum">    5994 </span>            :    is static parameters of move_op.  */
<span class="lineNum">    5995 </span>            : static void
<span class="lineNum">    5996 </span><span class="lineCov">       4923 : move_op_orig_expr_found (insn_t insn, expr_t expr,</span>
<span class="lineNum">    5997 </span>            :                          cmpd_local_params_p lparams ATTRIBUTE_UNUSED,
<span class="lineNum">    5998 </span>            :                          void *static_params)
<span class="lineNum">    5999 </span>            : {
<span class="lineNum">    6000 </span><span class="lineCov">       4923 :   bool only_disconnect;</span>
<span class="lineNum">    6001 </span><span class="lineCov">       4923 :   moveop_static_params_p params = (moveop_static_params_p) static_params;</span>
<span class="lineNum">    6002 </span>            : 
<span class="lineNum">    6003 </span><span class="lineCov">       4923 :   copy_expr_onside (params-&gt;c_expr, INSN_EXPR (insn));</span>
<span class="lineNum">    6004 </span><span class="lineCov">       4923 :   track_scheduled_insns_and_blocks (insn);</span>
<span class="lineNum">    6005 </span><span class="lineCov">       4923 :   handle_emitting_transformations (insn, expr, params);</span>
<span class="lineNum">    6006 </span><span class="lineCov">       4923 :   only_disconnect = params-&gt;uid == INSN_UID (insn);</span>
<span class="lineNum">    6007 </span>            : 
<span class="lineNum">    6008 </span>            :   /* Mark that we've disconnected an insn.  */
<span class="lineNum">    6009 </span><span class="lineCov">       4923 :   if (only_disconnect)</span>
<span class="lineNum">    6010 </span><span class="lineCov">       4578 :     params-&gt;uid = -1;</span>
<span class="lineNum">    6011 </span><span class="lineCov">       4923 :   remove_insn_from_stream (insn, only_disconnect);</span>
<span class="lineNum">    6012 </span><span class="lineCov">       4923 : }</span>
<span class="lineNum">    6013 </span>            : 
<span class="lineNum">    6014 </span>            : /* The function is called when original expr is found.
<span class="lineNum">    6015 </span>            :    INSN - current insn traversed, EXPR - the corresponding expr found,
<span class="lineNum">    6016 </span>            :    crosses_call and original_insns in STATIC_PARAMS are updated.  */
<span class="lineNum">    6017 </span>            : static void
<span class="lineNum">    6018 </span><span class="lineCov">       4987 : fur_orig_expr_found (insn_t insn, expr_t expr ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    6019 </span>            :                      cmpd_local_params_p lparams ATTRIBUTE_UNUSED,
<span class="lineNum">    6020 </span>            :                      void *static_params)
<span class="lineNum">    6021 </span>            : {
<span class="lineNum">    6022 </span><span class="lineCov">       4987 :   fur_static_params_p params = (fur_static_params_p) static_params;</span>
<span class="lineNum">    6023 </span><span class="lineCov">       4987 :   regset tmp;</span>
<span class="lineNum">    6024 </span>            : 
<span class="lineNum">    6025 </span><span class="lineCov">       4987 :   if (CALL_P (insn))</span>
<span class="lineNum">    6026 </span><span class="lineNoCov">          0 :     params-&gt;crosses_call = true;</span>
<span class="lineNum">    6027 </span>            : 
<span class="lineNum">    6028 </span><span class="lineCov">       4987 :   def_list_add (params-&gt;original_insns, insn, params-&gt;crosses_call);</span>
<span class="lineNum">    6029 </span>            : 
<span class="lineNum">    6030 </span>            :   /* Mark the registers that do not meet the following condition:
<span class="lineNum">    6031 </span>            :     (2) not among the live registers of the point
<span class="lineNum">    6032 </span>            :         immediately following the first original operation on
<span class="lineNum">    6033 </span>            :         a given downward path, except for the original target
<span class="lineNum">    6034 </span>            :         register of the operation.  */
<span class="lineNum">    6035 </span><span class="lineCov">       4987 :   tmp = get_clear_regset_from_pool ();</span>
<span class="lineNum">    6036 </span><span class="lineCov">       4987 :   compute_live_below_insn (insn, tmp);</span>
<span class="lineNum">    6037 </span><span class="lineCov">       4987 :   AND_COMPL_REG_SET (tmp, INSN_REG_SETS (insn));</span>
<span class="lineNum">    6038 </span><span class="lineCov">       4987 :   AND_COMPL_REG_SET (tmp, INSN_REG_CLOBBERS (insn));</span>
<span class="lineNum">    6039 </span><span class="lineCov">       4987 :   IOR_REG_SET (params-&gt;used_regs, tmp);</span>
<span class="lineNum">    6040 </span><span class="lineCov">       4987 :   return_regset_to_pool (tmp);</span>
<span class="lineNum">    6041 </span>            : 
<span class="lineNum">    6042 </span>            :   /* (*1) We need to add to USED_REGS registers that are read by
<span class="lineNum">    6043 </span>            :      INSN's lhs. This may lead to choosing wrong src register.
<span class="lineNum">    6044 </span>            :      E.g. (scheduling const expr enabled):
<span class="lineNum">    6045 </span>            : 
<span class="lineNum">    6046 </span>            :         429: ax=0x0     &lt;- Can't use AX for this expr (0x0)
<span class="lineNum">    6047 </span>            :         433: dx=[bp-0x18]
<span class="lineNum">    6048 </span>            :         427: [ax+dx+0x1]=ax
<span class="lineNum">    6049 </span>            :           REG_DEAD: ax
<span class="lineNum">    6050 </span>            :         168: di=dx
<span class="lineNum">    6051 </span>            :           REG_DEAD: dx
<span class="lineNum">    6052 </span>            :      */
<span class="lineNum">    6053 </span>            :   /* FIXME: see comment above and enable MEM_P
<span class="lineNum">    6054 </span>            :      in vinsn_separable_p.  */
<span class="lineNum">    6055 </span><span class="lineCov">       4987 :   gcc_assert (!VINSN_SEPARABLE_P (INSN_VINSN (insn))</span>
<span class="lineNum">    6056 </span>            :               || !MEM_P (INSN_LHS (insn)));
<span class="lineNum">    6057 </span><span class="lineCov">       4987 : }</span>
<span class="lineNum">    6058 </span>            : 
<span class="lineNum">    6059 </span>            : /* This function is called on the ascending pass, before returning from
<a name="6060"><span class="lineNum">    6060 </span>            :    current basic block.  */</a>
<span class="lineNum">    6061 </span>            : static void
<span class="lineNum">    6062 </span><span class="lineCov">       5822 : move_op_at_first_insn (insn_t insn, cmpd_local_params_p lparams,</span>
<span class="lineNum">    6063 </span>            :                        void *static_params)
<span class="lineNum">    6064 </span>            : {
<span class="lineNum">    6065 </span><span class="lineCov">       5822 :   moveop_static_params_p sparams = (moveop_static_params_p) static_params;</span>
<span class="lineNum">    6066 </span><span class="lineCov">       5822 :   basic_block book_block = NULL;</span>
<span class="lineNum">    6067 </span>            : 
<span class="lineNum">    6068 </span>            :   /* When we have removed the boundary insn for scheduling, which also
<span class="lineNum">    6069 </span>            :      happened to be the end insn in its bb, we don't need to update sets.  */
<span class="lineNum">    6070 </span><span class="lineCov">       5822 :   if (!lparams-&gt;removed_last_insn</span>
<span class="lineNum">    6071 </span><span class="lineCov">       5136 :       &amp;&amp; lparams-&gt;e1</span>
<span class="lineNum">    6072 </span><span class="lineCov">       7031 :       &amp;&amp; sel_bb_head_p (insn))</span>
<span class="lineNum">    6073 </span>            :     {
<span class="lineNum">    6074 </span>            :       /* We should generate bookkeeping code only if we are not at the
<span class="lineNum">    6075 </span>            :          top level of the move_op.  */
<span class="lineNum">    6076 </span><span class="lineCov">       1209 :       if (sel_num_cfg_preds_gt_1 (insn))</span>
<span class="lineNum">    6077 </span><span class="lineCov">        532 :         book_block = generate_bookkeeping_insn (sparams-&gt;c_expr,</span>
<span class="lineNum">    6078 </span>            :                                                 lparams-&gt;e1, lparams-&gt;e2);
<span class="lineNum">    6079 </span>            :       /* Update data sets for the current insn.  */
<span class="lineNum">    6080 </span><span class="lineCov">       1209 :       update_data_sets (insn);</span>
<span class="lineNum">    6081 </span>            :     }
<span class="lineNum">    6082 </span>            : 
<span class="lineNum">    6083 </span>            :   /* If bookkeeping code was inserted, we need to update av sets of basic
<span class="lineNum">    6084 </span>            :      block that received bookkeeping.  After generation of bookkeeping insn,
<span class="lineNum">    6085 </span>            :      bookkeeping block does not contain valid av set because we are not following
<span class="lineNum">    6086 </span>            :      the original algorithm in every detail with regards to e.g. renaming
<span class="lineNum">    6087 </span>            :      simple reg-reg copies.  Consider example:
<span class="lineNum">    6088 </span>            : 
<span class="lineNum">    6089 </span>            :      bookkeeping block           scheduling fence
<span class="lineNum">    6090 </span>            :      \            /
<span class="lineNum">    6091 </span>            :       \    join  /
<span class="lineNum">    6092 </span>            :        ----------
<span class="lineNum">    6093 </span>            :        |        |
<span class="lineNum">    6094 </span>            :        ----------
<span class="lineNum">    6095 </span>            :       /           \
<span class="lineNum">    6096 </span>            :      /             \
<span class="lineNum">    6097 </span>            :      r1 := r2          r1 := r3
<span class="lineNum">    6098 </span>            : 
<span class="lineNum">    6099 </span>            :      We try to schedule insn &quot;r1 := r3&quot; on the current
<span class="lineNum">    6100 </span>            :      scheduling fence.  Also, note that av set of bookkeeping block
<span class="lineNum">    6101 </span>            :      contain both insns &quot;r1 := r2&quot; and &quot;r1 := r3&quot;.  When the insn has
<span class="lineNum">    6102 </span>            :      been scheduled, the CFG is as follows:
<span class="lineNum">    6103 </span>            : 
<span class="lineNum">    6104 </span>            :      r1 := r3               r1 := r3
<span class="lineNum">    6105 </span>            :      bookkeeping block           scheduling fence
<span class="lineNum">    6106 </span>            :      \            /
<span class="lineNum">    6107 </span>            :       \    join  /
<span class="lineNum">    6108 </span>            :        ----------
<span class="lineNum">    6109 </span>            :        |        |
<span class="lineNum">    6110 </span>            :        ----------
<span class="lineNum">    6111 </span>            :       /          \
<span class="lineNum">    6112 </span>            :      /            \
<span class="lineNum">    6113 </span>            :      r1 := r2
<span class="lineNum">    6114 </span>            : 
<span class="lineNum">    6115 </span>            :      Here, insn &quot;r1 := r3&quot; was scheduled at the current scheduling point
<span class="lineNum">    6116 </span>            :      and bookkeeping code was generated at the bookeeping block.  This
<span class="lineNum">    6117 </span>            :      way insn &quot;r1 := r2&quot; is no longer available as a whole instruction
<span class="lineNum">    6118 </span>            :      (but only as expr) ahead of insn &quot;r1 := r3&quot; in bookkeeping block.
<span class="lineNum">    6119 </span>            :      This situation is handled by calling update_data_sets.
<span class="lineNum">    6120 </span>            : 
<span class="lineNum">    6121 </span>            :      Since update_data_sets is called only on the bookkeeping block, and
<span class="lineNum">    6122 </span>            :      it also may have predecessors with av_sets, containing instructions that
<span class="lineNum">    6123 </span>            :      are no longer available, we save all such expressions that become
<span class="lineNum">    6124 </span>            :      unavailable during data sets update on the bookkeeping block in
<span class="lineNum">    6125 </span>            :      VEC_BOOKKEEPING_BLOCKED_VINSNS.  Later we avoid selecting such
<span class="lineNum">    6126 </span>            :      expressions for scheduling.  This allows us to avoid recomputation of
<span class="lineNum">    6127 </span>            :      av_sets outside the code motion path.  */
<span class="lineNum">    6128 </span>            : 
<span class="lineNum">    6129 </span><span class="lineCov">       1209 :   if (book_block)</span>
<span class="lineNum">    6130 </span><span class="lineCov">        532 :     update_and_record_unavailable_insns (book_block);</span>
<span class="lineNum">    6131 </span>            : 
<span class="lineNum">    6132 </span>            :   /* If INSN was previously marked for deletion, it's time to do it.  */
<span class="lineNum">    6133 </span><span class="lineCov">       5822 :   if (lparams-&gt;removed_last_insn)</span>
<span class="lineNum">    6134 </span><span class="lineCov">       1372 :     insn = PREV_INSN (insn);</span>
<span class="lineNum">    6135 </span>            : 
<span class="lineNum">    6136 </span>            :   /* Do not tidy control flow at the topmost moveop, as we can erroneously
<span class="lineNum">    6137 </span>            :      kill a block with a single nop in which the insn should be emitted.  */
<span class="lineNum">    6138 </span><span class="lineCov">       5822 :   if (lparams-&gt;e1)</span>
<span class="lineNum">    6139 </span><span class="lineCov">       2418 :     tidy_control_flow (BLOCK_FOR_INSN (insn), true);</span>
<span class="lineNum">    6140 </span><span class="lineCov">       5822 : }</span>
<span class="lineNum">    6141 </span>            : 
<span class="lineNum">    6142 </span>            : /* This function is called on the ascending pass, before returning from the
<a name="6143"><span class="lineNum">    6143 </span>            :    current basic block.  */</a>
<span class="lineNum">    6144 </span>            : static void
<span class="lineNum">    6145 </span><span class="lineCov">      13327 : fur_at_first_insn (insn_t insn,</span>
<span class="lineNum">    6146 </span>            :                    cmpd_local_params_p lparams ATTRIBUTE_UNUSED,
<span class="lineNum">    6147 </span>            :                    void *static_params ATTRIBUTE_UNUSED)
<span class="lineNum">    6148 </span>            : {
<span class="lineNum">    6149 </span><span class="lineCov">      13327 :   gcc_assert (!sel_bb_head_p (insn) || AV_SET_VALID_P (insn)</span>
<span class="lineNum">    6150 </span>            :               || AV_LEVEL (insn) == -1);
<span class="lineNum">    6151 </span><span class="lineCov">      13327 : }</span>
<span class="lineNum">    6152 </span>            : 
<span class="lineNum">    6153 </span>            : /* Called on the backward stage of recursion to call moveup_expr for insn
<a name="6154"><span class="lineNum">    6154 </span>            :    and sparams-&gt;c_expr.  */</a>
<span class="lineNum">    6155 </span>            : static void
<span class="lineNum">    6156 </span><span class="lineCov">       7594 : move_op_ascend (insn_t insn, void *static_params)</span>
<span class="lineNum">    6157 </span>            : {
<span class="lineNum">    6158 </span><span class="lineCov">       7594 :   enum MOVEUP_EXPR_CODE res;</span>
<span class="lineNum">    6159 </span><span class="lineCov">       7594 :   moveop_static_params_p sparams = (moveop_static_params_p) static_params;</span>
<span class="lineNum">    6160 </span>            : 
<span class="lineNum">    6161 </span><span class="lineCov">      15188 :   if (! INSN_NOP_P (insn))</span>
<span class="lineNum">    6162 </span>            :     {
<span class="lineNum">    6163 </span><span class="lineCov">       7594 :       res = moveup_expr_cached (sparams-&gt;c_expr, insn, false);</span>
<span class="lineNum">    6164 </span><span class="lineCov">       7594 :       gcc_assert (res != MOVEUP_EXPR_NULL);</span>
<span class="lineNum">    6165 </span>            :     }
<span class="lineNum">    6166 </span>            : 
<span class="lineNum">    6167 </span>            :   /* Update liveness for this insn as it was invalidated.  */
<span class="lineNum">    6168 </span><span class="lineCov">       7594 :   update_liveness_on_insn (insn);</span>
<span class="lineNum">    6169 </span><span class="lineCov">       7594 : }</span>
<span class="lineNum">    6170 </span>            : 
<span class="lineNum">    6171 </span>            : /* This function is called on enter to the basic block.
<span class="lineNum">    6172 </span>            :    Returns TRUE if this block already have been visited and
<a name="6173"><span class="lineNum">    6173 </span>            :    code_motion_path_driver should return 1, FALSE otherwise.  */</a>
<span class="lineNum">    6174 </span>            : static int
<span class="lineNum">    6175 </span><span class="lineCov">      14774 : fur_on_enter (insn_t insn ATTRIBUTE_UNUSED, cmpd_local_params_p local_params,</span>
<span class="lineNum">    6176 </span>            :               void *static_params, bool visited_p)
<span class="lineNum">    6177 </span>            : {
<span class="lineNum">    6178 </span><span class="lineCov">      14774 :   fur_static_params_p sparams = (fur_static_params_p) static_params;</span>
<span class="lineNum">    6179 </span>            : 
<span class="lineNum">    6180 </span><span class="lineCov">      14774 :   if (visited_p)</span>
<span class="lineNum">    6181 </span>            :     {
<span class="lineNum">    6182 </span>            :       /* If we have found something below this block, there should be at
<span class="lineNum">    6183 </span>            :          least one insn in ORIGINAL_INSNS.  */
<span class="lineNum">    6184 </span><span class="lineCov">        390 :       gcc_assert (*sparams-&gt;original_insns);</span>
<span class="lineNum">    6185 </span>            : 
<span class="lineNum">    6186 </span>            :       /* Adjust CROSSES_CALL, since we may have come to this block along
<span class="lineNum">    6187 </span>            :          different path.  */
<span class="lineNum">    6188 </span><span class="lineCov">        390 :       DEF_LIST_DEF (*sparams-&gt;original_insns)-&gt;crosses_call</span>
<span class="lineNum">    6189 </span><span class="lineCov">        390 :           |= sparams-&gt;crosses_call;</span>
<span class="lineNum">    6190 </span>            :     }
<span class="lineNum">    6191 </span>            :   else
<span class="lineNum">    6192 </span><span class="lineCov">      14384 :     local_params-&gt;old_original_insns = *sparams-&gt;original_insns;</span>
<span class="lineNum">    6193 </span>            : 
<span class="lineNum">    6194 </span><span class="lineCov">      14774 :   return 1;</span>
<span class="lineNum">    6195 </span>            : }
<span class="lineNum">    6196 </span>            : 
<a name="6197"><span class="lineNum">    6197 </span>            : /* Same as above but for move_op.   */</a>
<span class="lineNum">    6198 </span>            : static int
<span class="lineNum">    6199 </span><span class="lineCov">       5966 : move_op_on_enter (insn_t insn ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    6200 </span>            :                   cmpd_local_params_p local_params ATTRIBUTE_UNUSED,
<span class="lineNum">    6201 </span>            :                   void *static_params ATTRIBUTE_UNUSED, bool visited_p)
<span class="lineNum">    6202 </span>            : {
<span class="lineNum">    6203 </span><span class="lineCov">       5966 :   if (visited_p)</span>
<span class="lineNum">    6204 </span><span class="lineCov">          3 :     return -1;</span>
<span class="lineNum">    6205 </span>            :   return 1;
<span class="lineNum">    6206 </span>            : }
<span class="lineNum">    6207 </span>            : 
<span class="lineNum">    6208 </span>            : /* This function is called while descending current basic block if current
<span class="lineNum">    6209 </span>            :    insn is not the original EXPR we're searching for.
<span class="lineNum">    6210 </span>            : 
<span class="lineNum">    6211 </span>            :    Return value: FALSE, if code_motion_path_driver should perform a local
<span class="lineNum">    6212 </span>            :                         cleanup and return 0 itself;
<a name="6213"><span class="lineNum">    6213 </span>            :                  TRUE, if code_motion_path_driver should continue.  */</a>
<span class="lineNum">    6214 </span>            : static bool
<span class="lineNum">    6215 </span><span class="lineCov">       7594 : move_op_orig_expr_not_found (insn_t insn, av_set_t orig_ops ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    6216 </span>            :                             void *static_params)
<span class="lineNum">    6217 </span>            : {
<span class="lineNum">    6218 </span><span class="lineCov">       7594 :   moveop_static_params_p sparams = (moveop_static_params_p) static_params;</span>
<span class="lineNum">    6219 </span>            : 
<span class="lineNum">    6220 </span><span class="lineCov">       7594 :   sparams-&gt;failed_insn = insn;</span>
<span class="lineNum">    6221 </span>            : 
<span class="lineNum">    6222 </span>            :   /* If we're scheduling separate expr, in order to generate correct code
<span class="lineNum">    6223 </span>            :      we need to stop the search at bookkeeping code generated with the
<span class="lineNum">    6224 </span>            :      same destination register or memory.  */
<span class="lineNum">    6225 </span><span class="lineCov">       7594 :   if (lhs_of_insn_equals_to_dest_p (insn, sparams-&gt;dest))</span>
<span class="lineNum">    6226 </span><span class="lineNoCov">          0 :     return false;</span>
<span class="lineNum">    6227 </span>            :   return true;
<span class="lineNum">    6228 </span>            : }
<span class="lineNum">    6229 </span>            : 
<span class="lineNum">    6230 </span>            : /* This function is called while descending current basic block if current
<span class="lineNum">    6231 </span>            :    insn is not the original EXPR we're searching for.
<span class="lineNum">    6232 </span>            : 
<span class="lineNum">    6233 </span>            :    Return value: TRUE (code_motion_path_driver should continue).  */
<span class="lineNum">    6234 </span>            : static bool
<span class="lineNum">    6235 </span><span class="lineCov">      56930 : fur_orig_expr_not_found (insn_t insn, av_set_t orig_ops, void *static_params)</span>
<span class="lineNum">    6236 </span>            : {
<span class="lineNum">    6237 </span><span class="lineCov">      56930 :   bool mutexed;</span>
<span class="lineNum">    6238 </span><span class="lineCov">      56930 :   expr_t r;</span>
<span class="lineNum">    6239 </span><span class="lineCov">      56930 :   av_set_iterator avi;</span>
<span class="lineNum">    6240 </span><span class="lineCov">      56930 :   fur_static_params_p sparams = (fur_static_params_p) static_params;</span>
<span class="lineNum">    6241 </span>            : 
<span class="lineNum">    6242 </span><span class="lineCov">      56930 :   if (CALL_P (insn))</span>
<span class="lineNum">    6243 </span><span class="lineCov">       1252 :     sparams-&gt;crosses_call = true;</span>
<span class="lineNum">    6244 </span><span class="lineCov">      55678 :   else if (DEBUG_INSN_P (insn))</span>
<span class="lineNum">    6245 </span>            :     return true;
<span class="lineNum">    6246 </span>            : 
<span class="lineNum">    6247 </span>            :   /* If current insn we are looking at cannot be executed together
<span class="lineNum">    6248 </span>            :      with original insn, then we can skip it safely.
<span class="lineNum">    6249 </span>            : 
<span class="lineNum">    6250 </span>            :      Example: ORIG_OPS = { (p6) r14 = sign_extend (r15); }
<span class="lineNum">    6251 </span>            :               INSN = (!p6) r14 = r14 + 1;
<span class="lineNum">    6252 </span>            : 
<span class="lineNum">    6253 </span>            :      Here we can schedule ORIG_OP with lhs = r14, though only
<span class="lineNum">    6254 </span>            :      looking at the set of used and set registers of INSN we must
<span class="lineNum">    6255 </span>            :      forbid it.  So, add set/used in INSN registers to the
<span class="lineNum">    6256 </span>            :      untouchable set only if there is an insn in ORIG_OPS that can
<span class="lineNum">    6257 </span>            :      affect INSN.  */
<span class="lineNum">    6258 </span><span class="lineCov">      56803 :   mutexed = true;</span>
<span class="lineNum">    6259 </span><span class="lineCov">      56803 :   FOR_EACH_EXPR (r, avi, orig_ops)</span>
<span class="lineNum">    6260 </span><span class="lineCov">      56803 :     if (!sched_insns_conditions_mutex_p (insn, EXPR_INSN_RTX (r)))</span>
<span class="lineNum">    6261 </span>            :       {
<span class="lineNum">    6262 </span>            :         mutexed = false;
<span class="lineNum">    6263 </span>            :         break;
<span class="lineNum">    6264 </span>            :       }
<span class="lineNum">    6265 </span>            : 
<span class="lineNum">    6266 </span>            :   /* Mark all registers that do not meet the following condition:
<span class="lineNum">    6267 </span>            :      (1) Not set or read on any path from xi to an instance of the
<span class="lineNum">    6268 </span>            :          original operation.  */
<span class="lineNum">    6269 </span><span class="lineCov">      56803 :   if (!mutexed)</span>
<span class="lineNum">    6270 </span>            :     {
<span class="lineNum">    6271 </span><span class="lineCov">      56803 :       IOR_REG_SET (sparams-&gt;used_regs, INSN_REG_SETS (insn));</span>
<span class="lineNum">    6272 </span><span class="lineCov">      56803 :       IOR_REG_SET (sparams-&gt;used_regs, INSN_REG_USES (insn));</span>
<span class="lineNum">    6273 </span><span class="lineCov">      56803 :       IOR_REG_SET (sparams-&gt;used_regs, INSN_REG_CLOBBERS (insn));</span>
<span class="lineNum">    6274 </span>            :     }
<span class="lineNum">    6275 </span>            : 
<span class="lineNum">    6276 </span>            :   return true;
<span class="lineNum">    6277 </span>            : }
<span class="lineNum">    6278 </span>            : 
<span class="lineNum">    6279 </span>            : /* Hooks and data to perform move_op operations with code_motion_path_driver.  */
<span class="lineNum">    6280 </span>            : struct code_motion_path_driver_info_def move_op_hooks = {
<span class="lineNum">    6281 </span>            :   move_op_on_enter,
<span class="lineNum">    6282 </span>            :   move_op_orig_expr_found,
<span class="lineNum">    6283 </span>            :   move_op_orig_expr_not_found,
<span class="lineNum">    6284 </span>            :   move_op_merge_succs,
<span class="lineNum">    6285 </span>            :   move_op_after_merge_succs,
<span class="lineNum">    6286 </span>            :   move_op_ascend,
<span class="lineNum">    6287 </span>            :   move_op_at_first_insn,
<span class="lineNum">    6288 </span>            :   SUCCS_NORMAL,
<span class="lineNum">    6289 </span>            :   &quot;move_op&quot;
<span class="lineNum">    6290 </span>            : };
<span class="lineNum">    6291 </span>            : 
<span class="lineNum">    6292 </span>            : /* Hooks and data to perform find_used_regs operations
<span class="lineNum">    6293 </span>            :    with code_motion_path_driver.  */
<span class="lineNum">    6294 </span>            : struct code_motion_path_driver_info_def fur_hooks = {
<span class="lineNum">    6295 </span>            :   fur_on_enter,
<span class="lineNum">    6296 </span>            :   fur_orig_expr_found,
<span class="lineNum">    6297 </span>            :   fur_orig_expr_not_found,
<span class="lineNum">    6298 </span>            :   fur_merge_succs,
<span class="lineNum">    6299 </span>            :   NULL, /* fur_after_merge_succs */
<span class="lineNum">    6300 </span>            :   NULL, /* fur_ascend */
<span class="lineNum">    6301 </span>            :   fur_at_first_insn,
<span class="lineNum">    6302 </span>            :   SUCCS_ALL,
<span class="lineNum">    6303 </span>            :   &quot;find_used_regs&quot;
<span class="lineNum">    6304 </span>            : };
<span class="lineNum">    6305 </span>            : 
<span class="lineNum">    6306 </span>            : /* Traverse all successors of INSN.  For each successor that is SUCCS_NORMAL
<span class="lineNum">    6307 </span>            :    code_motion_path_driver is called recursively.  Original operation
<span class="lineNum">    6308 </span>            :    was found at least on one path that is starting with one of INSN's
<span class="lineNum">    6309 </span>            :    successors (this fact is asserted).  ORIG_OPS is expressions we're looking
<span class="lineNum">    6310 </span>            :    for, PATH is the path we've traversed, STATIC_PARAMS is the parameters
<span class="lineNum">    6311 </span>            :    of either move_op or find_used_regs depending on the caller.
<span class="lineNum">    6312 </span>            : 
<span class="lineNum">    6313 </span>            :    Return 0 if we haven't found expression, 1 if we found it, -1 if we don't
<span class="lineNum">    6314 </span>            :    know for sure at this point.  */
<span class="lineNum">    6315 </span>            : static int
<span class="lineNum">    6316 </span><span class="lineCov">       9239 : code_motion_process_successors (insn_t insn, av_set_t orig_ops,</span>
<span class="lineNum">    6317 </span>            :                                 ilist_t path, void *static_params)
<span class="lineNum">    6318 </span>            : {
<span class="lineNum">    6319 </span><span class="lineCov">       9239 :   int res = 0;</span>
<span class="lineNum">    6320 </span><span class="lineCov">       9239 :   succ_iterator succ_i;</span>
<span class="lineNum">    6321 </span><span class="lineCov">       9239 :   insn_t succ;</span>
<span class="lineNum">    6322 </span><span class="lineCov">       9239 :   basic_block bb;</span>
<span class="lineNum">    6323 </span><span class="lineCov">       9239 :   int old_index;</span>
<span class="lineNum">    6324 </span><span class="lineCov">       9239 :   unsigned old_succs;</span>
<span class="lineNum">    6325 </span>            : 
<span class="lineNum">    6326 </span><span class="lineCov">       9239 :   struct cmpd_local_params lparams;</span>
<span class="lineNum">    6327 </span><span class="lineCov">       9239 :   expr_def _x;</span>
<span class="lineNum">    6328 </span>            : 
<span class="lineNum">    6329 </span><span class="lineCov">       9239 :   lparams.c_expr_local = &amp;_x;</span>
<span class="lineNum">    6330 </span><span class="lineCov">       9239 :   lparams.c_expr_merged = NULL;</span>
<span class="lineNum">    6331 </span>            : 
<span class="lineNum">    6332 </span>            :   /* We need to process only NORMAL succs for move_op, and collect live
<span class="lineNum">    6333 </span>            :      registers from ALL branches (including those leading out of the
<span class="lineNum">    6334 </span>            :      region) for find_used_regs.
<span class="lineNum">    6335 </span>            : 
<span class="lineNum">    6336 </span>            :      In move_op, there can be a case when insn's bb number has changed
<span class="lineNum">    6337 </span>            :      due to created bookkeeping.  This happens very rare, as we need to
<span class="lineNum">    6338 </span>            :      move expression from the beginning to the end of the same block.
<span class="lineNum">    6339 </span>            :      Rescan successors in this case.  */
<span class="lineNum">    6340 </span>            : 
<span class="lineNum">    6341 </span><span class="lineCov">       9242 :  rescan:</span>
<span class="lineNum">    6342 </span><span class="lineCov">       9242 :   bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    6343 </span><span class="lineCov">       9242 :   old_index = bb-&gt;index;</span>
<span class="lineNum">    6344 </span><span class="lineCov">       9242 :   old_succs = EDGE_COUNT (bb-&gt;succs);</span>
<span class="lineNum">    6345 </span>            : 
<span class="lineNum">    6346 </span><span class="lineCov">      26178 :   FOR_EACH_SUCC_1 (succ, succ_i, insn, code_motion_path_driver_info-&gt;succ_flags)</span>
<span class="lineNum">    6347 </span>            :     {
<span class="lineNum">    6348 </span><span class="lineCov">      16939 :       int b;</span>
<span class="lineNum">    6349 </span>            : 
<span class="lineNum">    6350 </span><span class="lineCov">      16939 :       lparams.e1 = succ_i.e1;</span>
<span class="lineNum">    6351 </span><span class="lineCov">      16939 :       lparams.e2 = succ_i.e2;</span>
<span class="lineNum">    6352 </span>            : 
<span class="lineNum">    6353 </span>            :       /* Go deep into recursion only for NORMAL edges (non-backedges within the
<span class="lineNum">    6354 </span>            :          current region).  */
<span class="lineNum">    6355 </span><span class="lineCov">      16939 :       if (succ_i.current_flags == SUCCS_NORMAL)</span>
<span class="lineNum">    6356 </span><span class="lineCov">      12864 :         b = code_motion_path_driver (succ, orig_ops, path, &amp;lparams,</span>
<span class="lineNum">    6357 </span>            :                                      static_params);
<span class="lineNum">    6358 </span>            :       else
<span class="lineNum">    6359 </span>            :         b = 0;
<span class="lineNum">    6360 </span>            : 
<span class="lineNum">    6361 </span>            :       /* Merge c_expres found or unify live register sets from different
<span class="lineNum">    6362 </span>            :          successors.  */
<span class="lineNum">    6363 </span><span class="lineCov">      16939 :       code_motion_path_driver_info-&gt;merge_succs (insn, succ, b, &amp;lparams,</span>
<span class="lineNum">    6364 </span>            :                                                  static_params);
<span class="lineNum">    6365 </span><span class="lineCov">      16939 :       if (b == 1)</span>
<span class="lineNum">    6366 </span>            :         res = b;
<span class="lineNum">    6367 </span><span class="lineCov">       5279 :       else if (b == -1 &amp;&amp; res != 1)</span>
<span class="lineNum">    6368 </span><span class="lineNoCov">          0 :         res = b;</span>
<span class="lineNum">    6369 </span>            : 
<span class="lineNum">    6370 </span>            :       /* We have simplified the control flow below this point.  In this case,
<span class="lineNum">    6371 </span>            :          the iterator becomes invalid.  We need to try again.
<span class="lineNum">    6372 </span>            :          If we have removed the insn itself, it could be only an
<span class="lineNum">    6373 </span>            :          unconditional jump.  Thus, do not rescan but break immediately --
<span class="lineNum">    6374 </span>            :          we have already visited the only successor block.  */
<span class="lineNum">    6375 </span><span class="lineCov">      33878 :       if (!BLOCK_FOR_INSN (insn))</span>
<span class="lineNum">    6376 </span>            :         {
<span class="lineNum">    6377 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6378 </span><span class="lineNoCov">          0 :             sel_print (&quot;Not doing rescan: already visited the only successor&quot;</span>
<span class="lineNum">    6379 </span>            :                        &quot; of block %d\n&quot;, old_index);
<span class="lineNum">    6380 </span>            :           break;
<span class="lineNum">    6381 </span>            :         }
<span class="lineNum">    6382 </span><span class="lineCov">      16939 :       if (BLOCK_FOR_INSN (insn)-&gt;index != old_index</span>
<span class="lineNum">    6383 </span><span class="lineCov">      33875 :           || EDGE_COUNT (bb-&gt;succs) != old_succs)</span>
<span class="lineNum">    6384 </span>            :         {
<span class="lineNum">    6385 </span><span class="lineCov">          3 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6386 </span><span class="lineNoCov">          0 :             sel_print (&quot;Rescan: CFG was simplified below insn %d, block %d\n&quot;,</span>
<span class="lineNum">    6387 </span><span class="lineNoCov">          0 :                        INSN_UID (insn), BLOCK_FOR_INSN (insn)-&gt;index);</span>
<span class="lineNum">    6388 </span><span class="lineCov">          3 :           insn = sel_bb_end (BLOCK_FOR_INSN (insn));</span>
<span class="lineNum">    6389 </span><span class="lineCov">          3 :           goto rescan;</span>
<span class="lineNum">    6390 </span>            :         }
<span class="lineNum">    6391 </span>            :     }
<span class="lineNum">    6392 </span>            : 
<span class="lineNum">    6393 </span>            :   /* Here, RES==1 if original expr was found at least for one of the
<span class="lineNum">    6394 </span>            :      successors.  After the loop, RES may happen to have zero value
<span class="lineNum">    6395 </span>            :      only if at some point the expr searched is present in av_set, but is
<span class="lineNum">    6396 </span>            :      not found below.  In most cases, this situation is an error.
<span class="lineNum">    6397 </span>            :      The exception is when the original operation is blocked by
<span class="lineNum">    6398 </span>            :      bookkeeping generated for another fence or for another path in current
<span class="lineNum">    6399 </span>            :      move_op.  */
<span class="lineNum">    6400 </span><span class="lineCov">       9239 :   gcc_checking_assert (res == 1</span>
<span class="lineNum">    6401 </span>            :                        || (res == 0
<span class="lineNum">    6402 </span>            :                             &amp;&amp; av_set_could_be_blocked_by_bookkeeping_p (orig_ops, static_params))
<span class="lineNum">    6403 </span>            :                        || res == -1);
<span class="lineNum">    6404 </span>            : 
<span class="lineNum">    6405 </span>            :   /* Merge data, clean up, etc.  */
<span class="lineNum">    6406 </span><span class="lineCov">       9239 :   if (res != -1 &amp;&amp; code_motion_path_driver_info-&gt;after_merge_succs)</span>
<span class="lineNum">    6407 </span><span class="lineCov">        899 :     code_motion_path_driver_info-&gt;after_merge_succs (&amp;lparams, static_params);</span>
<span class="lineNum">    6408 </span>            : 
<span class="lineNum">    6409 </span><span class="lineCov">       9239 :   return res;</span>
<span class="lineNum">    6410 </span>            : }
<span class="lineNum">    6411 </span>            : 
<span class="lineNum">    6412 </span>            : 
<span class="lineNum">    6413 </span>            : /* Perform a cleanup when the driver is about to terminate.  ORIG_OPS_P
<span class="lineNum">    6414 </span>            :    is the pointer to the av set with expressions we were looking for,
<span class="lineNum">    6415 </span>            :    PATH_P is the pointer to the traversed path.  */
<span class="lineNum">    6416 </span>            : static inline void
<span class="lineNum">    6417 </span>            : code_motion_path_driver_cleanup (av_set_t *orig_ops_p, ilist_t *path_p)
<span class="lineNum">    6418 </span>            : {
<span class="lineNum">    6419 </span><span class="lineNoCov">          0 :   ilist_remove (path_p);</span>
<span class="lineNum">    6420 </span><span class="lineNoCov">          0 :   av_set_clear (orig_ops_p);</span>
<span class="lineNum">    6421 </span>            : }
<span class="lineNum">    6422 </span>            : 
<span class="lineNum">    6423 </span>            : /* The driver function that implements move_op or find_used_regs
<span class="lineNum">    6424 </span>            :    functionality dependent whether code_motion_path_driver_INFO is set to
<span class="lineNum">    6425 </span>            :    &amp;MOVE_OP_HOOKS or &amp;FUR_HOOKS.  This function implements the common parts
<span class="lineNum">    6426 </span>            :    of code (CFG traversal etc) that are shared among both functions.  INSN
<span class="lineNum">    6427 </span>            :    is the insn we're starting the search from, ORIG_OPS are the expressions
<span class="lineNum">    6428 </span>            :    we're searching for, PATH is traversed path, LOCAL_PARAMS_IN are local
<span class="lineNum">    6429 </span>            :    parameters of the driver, and STATIC_PARAMS are static parameters of
<span class="lineNum">    6430 </span>            :    the caller.
<span class="lineNum">    6431 </span>            : 
<span class="lineNum">    6432 </span>            :    Returns whether original instructions were found.  Note that top-level
<span class="lineNum">    6433 </span>            :    code_motion_path_driver always returns true.  */
<span class="lineNum">    6434 </span>            : static int
<span class="lineNum">    6435 </span><span class="lineCov">      20743 : code_motion_path_driver (insn_t insn, av_set_t orig_ops, ilist_t path,</span>
<span class="lineNum">    6436 </span>            :                          cmpd_local_params_p local_params_in,
<span class="lineNum">    6437 </span>            :                          void *static_params)
<span class="lineNum">    6438 </span>            : {
<span class="lineNum">    6439 </span><span class="lineCov">      20743 :   expr_t expr = NULL;</span>
<span class="lineNum">    6440 </span><span class="lineCov">      20743 :   basic_block bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    6441 </span><span class="lineCov">      20743 :   insn_t first_insn, bb_tail, before_first;</span>
<span class="lineNum">    6442 </span><span class="lineCov">      20743 :   bool removed_last_insn = false;</span>
<span class="lineNum">    6443 </span>            : 
<span class="lineNum">    6444 </span><span class="lineCov">      20743 :   if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6445 </span>            :     {
<span class="lineNum">    6446 </span><span class="lineNoCov">          0 :       sel_print (&quot;%s (&quot;, code_motion_path_driver_info-&gt;routine_name);</span>
<span class="lineNum">    6447 </span><span class="lineNoCov">          0 :       dump_insn (insn);</span>
<span class="lineNum">    6448 </span><span class="lineNoCov">          0 :       sel_print (&quot;,&quot;);</span>
<span class="lineNum">    6449 </span><span class="lineNoCov">          0 :       dump_av_set (orig_ops);</span>
<span class="lineNum">    6450 </span><span class="lineNoCov">          0 :       sel_print (&quot;)\n&quot;);</span>
<span class="lineNum">    6451 </span>            :     }
<span class="lineNum">    6452 </span>            : 
<span class="lineNum">    6453 </span><span class="lineCov">      20743 :   gcc_assert (orig_ops);</span>
<span class="lineNum">    6454 </span>            : 
<span class="lineNum">    6455 </span>            :   /* If no original operations exist below this insn, return immediately.  */
<span class="lineNum">    6456 </span><span class="lineCov">      20743 :   if (is_ineligible_successor (insn, path))</span>
<span class="lineNum">    6457 </span>            :     {
<span class="lineNum">    6458 </span><span class="lineCov">          3 :       if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6459 </span><span class="lineNoCov">          0 :         sel_print (&quot;Insn %d is ineligible successor\n&quot;, INSN_UID (insn));</span>
<span class="lineNum">    6460 </span><span class="lineCov">          3 :       return false;</span>
<span class="lineNum">    6461 </span>            :     }
<span class="lineNum">    6462 </span>            : 
<span class="lineNum">    6463 </span>            :   /* The block can have invalid av set, in which case it was created earlier
<span class="lineNum">    6464 </span>            :      during move_op.  Return immediately.  */
<span class="lineNum">    6465 </span><span class="lineCov">      20740 :   if (sel_bb_head_p (insn))</span>
<span class="lineNum">    6466 </span>            :     {
<span class="lineNum">    6467 </span><span class="lineCov">      13137 :       if (! AV_SET_VALID_P (insn))</span>
<span class="lineNum">    6468 </span>            :         {
<span class="lineNum">    6469 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6470 </span><span class="lineNoCov">          0 :             sel_print (&quot;Returned from block %d as it had invalid av set\n&quot;,</span>
<span class="lineNum">    6471 </span>            :                        bb-&gt;index);
<span class="lineNum">    6472 </span><span class="lineNoCov">          0 :           return false;</span>
<span class="lineNum">    6473 </span>            :         }
<span class="lineNum">    6474 </span>            : 
<span class="lineNum">    6475 </span><span class="lineCov">      13137 :       if (bitmap_bit_p (code_motion_visited_blocks, bb-&gt;index))</span>
<span class="lineNum">    6476 </span>            :         {
<span class="lineNum">    6477 </span>            :           /* We have already found an original operation on this branch, do not
<span class="lineNum">    6478 </span>            :              go any further and just return TRUE here.  If we don't stop here,
<span class="lineNum">    6479 </span>            :              function can have exponential behavior even on the small code
<span class="lineNum">    6480 </span>            :              with many different paths (e.g. with data speculation and
<span class="lineNum">    6481 </span>            :              recovery blocks).  */
<span class="lineNum">    6482 </span><span class="lineCov">        393 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6483 </span><span class="lineNoCov">          0 :             sel_print (&quot;Block %d already visited in this traversal\n&quot;, bb-&gt;index);</span>
<span class="lineNum">    6484 </span><span class="lineCov">        393 :           if (code_motion_path_driver_info-&gt;on_enter)</span>
<span class="lineNum">    6485 </span><span class="lineCov">        393 :             return code_motion_path_driver_info-&gt;on_enter (insn,</span>
<span class="lineNum">    6486 </span>            :                                                            local_params_in,
<span class="lineNum">    6487 </span>            :                                                            static_params,
<span class="lineNum">    6488 </span><span class="lineCov">        393 :                                                            true);</span>
<span class="lineNum">    6489 </span>            :         }
<span class="lineNum">    6490 </span>            :     }
<span class="lineNum">    6491 </span>            : 
<span class="lineNum">    6492 </span><span class="lineCov">      20347 :   if (code_motion_path_driver_info-&gt;on_enter)</span>
<span class="lineNum">    6493 </span><span class="lineCov">      20347 :     code_motion_path_driver_info-&gt;on_enter (insn, local_params_in,</span>
<span class="lineNum">    6494 </span>            :                                             static_params, false);
<span class="lineNum">    6495 </span><span class="lineCov">      20347 :   orig_ops = av_set_copy (orig_ops);</span>
<span class="lineNum">    6496 </span>            : 
<span class="lineNum">    6497 </span>            :   /* Filter the orig_ops set.  */
<span class="lineNum">    6498 </span><span class="lineCov">      20347 :   if (AV_SET_VALID_P (insn))</span>
<span class="lineNum">    6499 </span><span class="lineCov">      12744 :     av_set_code_motion_filter (&amp;orig_ops, AV_SET (insn));</span>
<span class="lineNum">    6500 </span>            : 
<span class="lineNum">    6501 </span>            :   /* If no more original ops, return immediately.  */
<span class="lineNum">    6502 </span><span class="lineCov">      20347 :   if (!orig_ops)</span>
<span class="lineNum">    6503 </span>            :     {
<span class="lineNum">    6504 </span><span class="lineCov">       1198 :       if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6505 </span><span class="lineNoCov">          0 :         sel_print (&quot;No intersection with av set of block %d\n&quot;, bb-&gt;index);</span>
<span class="lineNum">    6506 </span><span class="lineCov">       1198 :       return false;</span>
<span class="lineNum">    6507 </span>            :     }
<span class="lineNum">    6508 </span>            : 
<span class="lineNum">    6509 </span>            :   /* For non-speculative insns we have to leave only one form of the
<span class="lineNum">    6510 </span>            :      original operation, because if we don't, we may end up with
<span class="lineNum">    6511 </span>            :      different C_EXPRes and, consequently, with bookkeepings for different
<span class="lineNum">    6512 </span>            :      expression forms along the same code motion path.  That may lead to
<span class="lineNum">    6513 </span>            :      generation of incorrect code.  So for each code motion we stick to
<span class="lineNum">    6514 </span>            :      the single form of the instruction,  except for speculative insns
<span class="lineNum">    6515 </span>            :      which we need to keep in different forms with all speculation
<span class="lineNum">    6516 </span>            :      types.  */
<span class="lineNum">    6517 </span><span class="lineCov">      19149 :   av_set_leave_one_nonspec (&amp;orig_ops);</span>
<span class="lineNum">    6518 </span>            : 
<span class="lineNum">    6519 </span>            :   /* It is not possible that all ORIG_OPS are filtered out.  */
<span class="lineNum">    6520 </span><span class="lineCov">      19149 :   gcc_assert (orig_ops);</span>
<span class="lineNum">    6521 </span>            : 
<span class="lineNum">    6522 </span>            :   /* It is enough to place only heads and tails of visited basic blocks into
<span class="lineNum">    6523 </span>            :      the PATH.  */
<span class="lineNum">    6524 </span><span class="lineCov">      19149 :   ilist_add (&amp;path, insn);</span>
<span class="lineNum">    6525 </span><span class="lineCov">      19149 :   first_insn = insn;</span>
<span class="lineNum">    6526 </span><span class="lineCov">      19149 :   bb_tail = sel_bb_end (bb);</span>
<span class="lineNum">    6527 </span>            : 
<span class="lineNum">    6528 </span>            :   /* Descend the basic block in search of the original expr; this part
<span class="lineNum">    6529 </span>            :      corresponds to the part of the original move_op procedure executed
<span class="lineNum">    6530 </span>            :      before the recursive call.  */
<span class="lineNum">    6531 </span><span class="lineCov">      74434 :   for (;;)</span>
<span class="lineNum">    6532 </span>            :     {
<span class="lineNum">    6533 </span>            :       /* Look at the insn and decide if it could be an ancestor of currently
<span class="lineNum">    6534 </span>            :          scheduling operation.  If it is so, then the insn &quot;dest = op&quot; could
<span class="lineNum">    6535 </span>            :          either be replaced with &quot;dest = reg&quot;, because REG now holds the result
<span class="lineNum">    6536 </span>            :          of OP, or just removed, if we've scheduled the insn as a whole.
<span class="lineNum">    6537 </span>            : 
<span class="lineNum">    6538 </span>            :          If this insn doesn't contain currently scheduling OP, then proceed
<span class="lineNum">    6539 </span>            :          with searching and look at its successors.  Operations we're searching
<span class="lineNum">    6540 </span>            :          for could have changed when moving up through this insn via
<span class="lineNum">    6541 </span>            :          substituting.  In this case, perform unsubstitution on them first.
<span class="lineNum">    6542 </span>            : 
<span class="lineNum">    6543 </span>            :          When traversing the DAG below this insn is finished, insert
<span class="lineNum">    6544 </span>            :          bookkeeping code, if the insn is a joint point, and remove
<span class="lineNum">    6545 </span>            :          leftovers.  */
<span class="lineNum">    6546 </span>            : 
<span class="lineNum">    6547 </span><span class="lineCov">      74434 :       expr = av_set_lookup (orig_ops, INSN_VINSN (insn));</span>
<span class="lineNum">    6548 </span><span class="lineCov">      74434 :       if (expr)</span>
<span class="lineNum">    6549 </span>            :         {
<span class="lineNum">    6550 </span><span class="lineCov">       9910 :           insn_t last_insn = PREV_INSN (insn);</span>
<span class="lineNum">    6551 </span>            : 
<span class="lineNum">    6552 </span>            :           /* We have found the original operation.   */
<span class="lineNum">    6553 </span><span class="lineCov">       9910 :           if (sched_verbose &gt;= 6)</span>
<span class="lineNum">    6554 </span><span class="lineNoCov">          0 :             sel_print (&quot;Found original operation at insn %d\n&quot;, INSN_UID (insn));</span>
<span class="lineNum">    6555 </span>            : 
<span class="lineNum">    6556 </span><span class="lineCov">       9910 :           code_motion_path_driver_info-&gt;orig_expr_found</span>
<span class="lineNum">    6557 </span><span class="lineCov">       9910 :             (insn, expr, local_params_in, static_params);</span>
<span class="lineNum">    6558 </span>            : 
<span class="lineNum">    6559 </span>            :           /* Step back, so on the way back we'll start traversing from the
<span class="lineNum">    6560 </span>            :              previous insn (or we'll see that it's bb_note and skip that
<span class="lineNum">    6561 </span>            :              loop).  */
<span class="lineNum">    6562 </span><span class="lineCov">       9910 :           if (insn == first_insn)</span>
<span class="lineNum">    6563 </span>            :             {
<span class="lineNum">    6564 </span><span class="lineCov">       4397 :               first_insn = NEXT_INSN (last_insn);</span>
<span class="lineNum">    6565 </span><span class="lineCov">       4397 :               removed_last_insn = sel_bb_end_p (last_insn);</span>
<span class="lineNum">    6566 </span>            :             }
<span class="lineNum">    6567 </span>            :           insn = last_insn;
<span class="lineNum">    6568 </span>            :           break;
<span class="lineNum">    6569 </span>            :         }
<span class="lineNum">    6570 </span>            :       else
<span class="lineNum">    6571 </span>            :         {
<span class="lineNum">    6572 </span>            :           /* We haven't found the original expr, continue descending the basic
<span class="lineNum">    6573 </span>            :              block.  */
<span class="lineNum">    6574 </span><span class="lineCov">      64524 :           if (code_motion_path_driver_info-&gt;orig_expr_not_found</span>
<span class="lineNum">    6575 </span><span class="lineCov">      64524 :               (insn, orig_ops, static_params))</span>
<span class="lineNum">    6576 </span>            :             {
<span class="lineNum">    6577 </span>            :               /* Av set ops could have been changed when moving through this
<span class="lineNum">    6578 </span>            :                  insn.  To find them below it, we have to un-substitute them.  */
<span class="lineNum">    6579 </span><span class="lineCov">      64524 :               undo_transformations (&amp;orig_ops, insn);</span>
<span class="lineNum">    6580 </span>            :             }
<span class="lineNum">    6581 </span>            :           else
<span class="lineNum">    6582 </span>            :             {
<span class="lineNum">    6583 </span>            :               /* Clean up and return, if the hook tells us to do so.  It may
<span class="lineNum">    6584 </span>            :                  happen if we've encountered the previously created
<span class="lineNum">    6585 </span>            :                  bookkeeping.  */
<span class="lineNum">    6586 </span><span class="lineNoCov">          0 :               code_motion_path_driver_cleanup (&amp;orig_ops, &amp;path);</span>
<span class="lineNum">    6587 </span><span class="lineNoCov">          0 :               return -1;</span>
<span class="lineNum">    6588 </span>            :             }
<span class="lineNum">    6589 </span>            : 
<span class="lineNum">    6590 </span><span class="lineCov">      64524 :           gcc_assert (orig_ops);</span>
<span class="lineNum">    6591 </span>            :         }
<span class="lineNum">    6592 </span>            : 
<span class="lineNum">    6593 </span>            :       /* Stop at insn if we got to the end of BB.  */
<span class="lineNum">    6594 </span><span class="lineCov">      64524 :       if (insn == bb_tail)</span>
<span class="lineNum">    6595 </span>            :         break;
<span class="lineNum">    6596 </span>            : 
<span class="lineNum">    6597 </span><span class="lineCov">     110570 :       insn = NEXT_INSN (insn);</span>
<span class="lineNum">    6598 </span><span class="lineCov">      55285 :     }</span>
<span class="lineNum">    6599 </span>            : 
<span class="lineNum">    6600 </span>            :   /* Here INSN either points to the insn before the original insn (may be
<span class="lineNum">    6601 </span>            :      bb_note, if original insn was a bb_head) or to the bb_end.  */
<span class="lineNum">    6602 </span><span class="lineCov">      19149 :   if (!expr)</span>
<span class="lineNum">    6603 </span>            :     {
<span class="lineNum">    6604 </span><span class="lineCov">       9239 :       int res;</span>
<span class="lineNum">    6605 </span><span class="lineCov">       9239 :       rtx_insn *last_insn = PREV_INSN (insn);</span>
<span class="lineNum">    6606 </span><span class="lineCov">       9239 :       bool added_to_path;</span>
<span class="lineNum">    6607 </span>            : 
<span class="lineNum">    6608 </span><span class="lineCov">       9239 :       gcc_assert (insn == sel_bb_end (bb));</span>
<span class="lineNum">    6609 </span>            : 
<span class="lineNum">    6610 </span>            :       /* Add bb tail to PATH (but it doesn't make any sense if it's a bb_head -
<span class="lineNum">    6611 </span>            :          it's already in PATH then).  */
<span class="lineNum">    6612 </span><span class="lineCov">       9239 :       if (insn != first_insn)</span>
<span class="lineNum">    6613 </span>            :         {
<span class="lineNum">    6614 </span><span class="lineCov">       8269 :           ilist_add (&amp;path, insn);</span>
<span class="lineNum">    6615 </span><span class="lineCov">       8269 :           added_to_path = true;</span>
<span class="lineNum">    6616 </span>            :         }
<span class="lineNum">    6617 </span>            :       else
<span class="lineNum">    6618 </span>            :         added_to_path = false;
<span class="lineNum">    6619 </span>            : 
<span class="lineNum">    6620 </span>            :       /* Process_successors should be able to find at least one
<span class="lineNum">    6621 </span>            :          successor for which code_motion_path_driver returns TRUE.  */
<span class="lineNum">    6622 </span><span class="lineCov">       9239 :       res = code_motion_process_successors (insn, orig_ops,</span>
<span class="lineNum">    6623 </span>            :                                             path, static_params);
<span class="lineNum">    6624 </span>            : 
<span class="lineNum">    6625 </span>            :       /* Jump in the end of basic block could have been removed or replaced
<span class="lineNum">    6626 </span>            :          during code_motion_process_successors, so recompute insn as the
<span class="lineNum">    6627 </span>            :          last insn in bb.  */
<span class="lineNum">    6628 </span><span class="lineCov">       9239 :       if (NEXT_INSN (last_insn) != insn)</span>
<span class="lineNum">    6629 </span>            :         {
<span class="lineNum">    6630 </span><span class="lineNoCov">          0 :           insn = sel_bb_end (bb);</span>
<span class="lineNum">    6631 </span><span class="lineNoCov">          0 :           first_insn = sel_bb_head (bb);</span>
<span class="lineNum">    6632 </span>            :         }
<span class="lineNum">    6633 </span>            : 
<span class="lineNum">    6634 </span>            :       /* Remove bb tail from path.  */
<span class="lineNum">    6635 </span><span class="lineCov">       9239 :       if (added_to_path)</span>
<span class="lineNum">    6636 </span><span class="lineCov">       8269 :         ilist_remove (&amp;path);</span>
<span class="lineNum">    6637 </span>            : 
<span class="lineNum">    6638 </span><span class="lineCov">       9239 :       if (res != 1)</span>
<span class="lineNum">    6639 </span>            :         {
<span class="lineNum">    6640 </span>            :           /* This is the case when one of the original expr is no longer available
<span class="lineNum">    6641 </span>            :              due to bookkeeping created on this branch with the same register.
<span class="lineNum">    6642 </span>            :              In the original algorithm, which doesn't have update_data_sets call
<span class="lineNum">    6643 </span>            :              on a bookkeeping block, it would simply result in returning
<span class="lineNum">    6644 </span>            :              FALSE when we've encountered a previously generated bookkeeping
<span class="lineNum">    6645 </span>            :              insn in moveop_orig_expr_not_found.  */
<span class="lineNum">    6646 </span><span class="lineNoCov">          0 :           code_motion_path_driver_cleanup (&amp;orig_ops, &amp;path);</span>
<span class="lineNum">    6647 </span><span class="lineNoCov">          0 :           return res;</span>
<span class="lineNum">    6648 </span>            :         }
<span class="lineNum">    6649 </span>            :     }
<span class="lineNum">    6650 </span>            : 
<span class="lineNum">    6651 </span>            :   /* Don't need it any more.  */
<span class="lineNum">    6652 </span><span class="lineCov">      19149 :   av_set_clear (&amp;orig_ops);</span>
<span class="lineNum">    6653 </span>            : 
<span class="lineNum">    6654 </span>            :   /* Backward pass: now, when we have C_EXPR computed, we'll drag it to
<span class="lineNum">    6655 </span>            :      the beginning of the basic block.  */
<span class="lineNum">    6656 </span><span class="lineCov">      38298 :   before_first = PREV_INSN (first_insn);</span>
<span class="lineNum">    6657 </span><span class="lineCov">      83673 :   while (insn != before_first)</span>
<span class="lineNum">    6658 </span>            :     {
<span class="lineNum">    6659 </span><span class="lineCov">      64524 :       if (code_motion_path_driver_info-&gt;ascend)</span>
<span class="lineNum">    6660 </span><span class="lineCov">       7594 :         code_motion_path_driver_info-&gt;ascend (insn, static_params);</span>
<span class="lineNum">    6661 </span>            : 
<span class="lineNum">    6662 </span><span class="lineCov">     129048 :       insn = PREV_INSN (insn);</span>
<span class="lineNum">    6663 </span>            :     }
<span class="lineNum">    6664 </span>            : 
<span class="lineNum">    6665 </span>            :   /* Now we're at the bb head.  */
<span class="lineNum">    6666 </span><span class="lineCov">      19149 :   insn = first_insn;</span>
<span class="lineNum">    6667 </span><span class="lineCov">      19149 :   ilist_remove (&amp;path);</span>
<span class="lineNum">    6668 </span><span class="lineCov">      19149 :   local_params_in-&gt;removed_last_insn = removed_last_insn;</span>
<span class="lineNum">    6669 </span><span class="lineCov">      19149 :   code_motion_path_driver_info-&gt;at_first_insn (insn, local_params_in, static_params);</span>
<span class="lineNum">    6670 </span>            : 
<span class="lineNum">    6671 </span>            :   /* This should be the very last operation as at bb head we could change
<span class="lineNum">    6672 </span>            :      the numbering by creating bookkeeping blocks.  */
<span class="lineNum">    6673 </span><span class="lineCov">      19149 :   if (removed_last_insn)</span>
<span class="lineNum">    6674 </span><span class="lineCov">       1372 :     insn = PREV_INSN (insn);</span>
<span class="lineNum">    6675 </span>            : 
<span class="lineNum">    6676 </span>            :   /* If we have simplified the control flow and removed the first jump insn,
<span class="lineNum">    6677 </span>            :      there's no point in marking this block in the visited blocks bitmap.  */
<span class="lineNum">    6678 </span><span class="lineCov">      38298 :   if (BLOCK_FOR_INSN (insn))</span>
<span class="lineNum">    6679 </span><span class="lineCov">      38298 :     bitmap_set_bit (code_motion_visited_blocks, BLOCK_FOR_INSN (insn)-&gt;index);</span>
<span class="lineNum">    6680 </span>            :   return true;
<span class="lineNum">    6681 </span>            : }
<span class="lineNum">    6682 </span>            : 
<span class="lineNum">    6683 </span>            : /* Move up the operations from ORIG_OPS set traversing the dag starting
<span class="lineNum">    6684 </span>            :    from INSN.  PATH represents the edges traversed so far.
<span class="lineNum">    6685 </span>            :    DEST is the register chosen for scheduling the current expr.  Insert
<span class="lineNum">    6686 </span>            :    bookkeeping code in the join points.  EXPR_VLIW is the chosen expression,
<span class="lineNum">    6687 </span>            :    C_EXPR is how it looks like at the given cfg point.
<span class="lineNum">    6688 </span>            :    Set *SHOULD_MOVE to indicate whether we have only disconnected
<span class="lineNum">    6689 </span>            :    one of the insns found.
<span class="lineNum">    6690 </span>            : 
<span class="lineNum">    6691 </span>            :    Returns whether original instructions were found, which is asserted
<a name="6692"><span class="lineNum">    6692 </span>            :    to be true in the caller.  */</a>
<span class="lineNum">    6693 </span>            : static bool
<span class="lineNum">    6694 </span><span class="lineCov">       4613 : move_op (insn_t insn, av_set_t orig_ops, expr_t expr_vliw,</span>
<span class="lineNum">    6695 </span>            :          rtx dest, expr_t c_expr, bool *should_move)
<span class="lineNum">    6696 </span>            : {
<span class="lineNum">    6697 </span><span class="lineCov">       4613 :   struct moveop_static_params sparams;</span>
<span class="lineNum">    6698 </span><span class="lineCov">       4613 :   struct cmpd_local_params lparams;</span>
<span class="lineNum">    6699 </span><span class="lineCov">       4613 :   int res;</span>
<span class="lineNum">    6700 </span>            : 
<span class="lineNum">    6701 </span>            :   /* Init params for code_motion_path_driver.  */
<span class="lineNum">    6702 </span><span class="lineCov">       4613 :   sparams.dest = dest;</span>
<span class="lineNum">    6703 </span><span class="lineCov">       4613 :   sparams.c_expr = c_expr;</span>
<span class="lineNum">    6704 </span><span class="lineCov">       4613 :   sparams.uid = INSN_UID (EXPR_INSN_RTX (expr_vliw));</span>
<span class="lineNum">    6705 </span><span class="lineCov">       4613 :   sparams.failed_insn = NULL;</span>
<span class="lineNum">    6706 </span><span class="lineCov">       4613 :   sparams.was_renamed = false;</span>
<span class="lineNum">    6707 </span><span class="lineCov">       4613 :   lparams.e1 = NULL;</span>
<span class="lineNum">    6708 </span>            : 
<span class="lineNum">    6709 </span>            :   /* We haven't visited any blocks yet.  */
<span class="lineNum">    6710 </span><span class="lineCov">       4613 :   bitmap_clear (code_motion_visited_blocks);</span>
<span class="lineNum">    6711 </span>            : 
<span class="lineNum">    6712 </span>            :   /* Set appropriate hooks and data.  */
<span class="lineNum">    6713 </span><span class="lineCov">       4613 :   code_motion_path_driver_info = &amp;move_op_hooks;</span>
<span class="lineNum">    6714 </span><span class="lineCov">       4613 :   res = code_motion_path_driver (insn, orig_ops, NULL, &amp;lparams, &amp;sparams);</span>
<span class="lineNum">    6715 </span>            : 
<span class="lineNum">    6716 </span><span class="lineCov">       4613 :   gcc_assert (res != -1);</span>
<span class="lineNum">    6717 </span>            : 
<span class="lineNum">    6718 </span><span class="lineCov">       4613 :   if (sparams.was_renamed)</span>
<span class="lineNum">    6719 </span><span class="lineCov">         33 :     EXPR_WAS_RENAMED (expr_vliw) = true;</span>
<span class="lineNum">    6720 </span>            : 
<span class="lineNum">    6721 </span><span class="lineCov">       4613 :   *should_move = (sparams.uid == -1);</span>
<span class="lineNum">    6722 </span>            : 
<span class="lineNum">    6723 </span><span class="lineCov">       4613 :   return res;</span>
<span class="lineNum">    6724 </span>            : }
<span class="lineNum">    6725 </span>            : 
<span class="lineNum">    6726 </span>            : 
<span class="lineNum">    6727 </span>            : /* Functions that work with regions.  */
<span class="lineNum">    6728 </span>            : 
<span class="lineNum">    6729 </span>            : /* Current number of seqno used in init_seqno and init_seqno_1.  */
<span class="lineNum">    6730 </span>            : static int cur_seqno;
<span class="lineNum">    6731 </span>            : 
<span class="lineNum">    6732 </span>            : /* A helper for init_seqno.  Traverse the region starting from BB and
<span class="lineNum">    6733 </span>            :    compute seqnos for visited insns, marking visited bbs in VISITED_BBS.
<span class="lineNum">    6734 </span>            :    Clear visited blocks from BLOCKS_TO_RESCHEDULE.  */
<span class="lineNum">    6735 </span>            : static void
<span class="lineNum">    6736 </span><span class="lineCov">       1015 : init_seqno_1 (basic_block bb, sbitmap visited_bbs, bitmap blocks_to_reschedule)</span>
<span class="lineNum">    6737 </span>            : {
<span class="lineNum">    6738 </span><span class="lineCov">       1015 :   int bbi = BLOCK_TO_BB (bb-&gt;index);</span>
<span class="lineNum">    6739 </span><span class="lineCov">       1015 :   insn_t insn;</span>
<span class="lineNum">    6740 </span><span class="lineCov">       1015 :   insn_t succ_insn;</span>
<span class="lineNum">    6741 </span><span class="lineCov">       1015 :   succ_iterator si;</span>
<span class="lineNum">    6742 </span>            : 
<span class="lineNum">    6743 </span><span class="lineCov">       1015 :   rtx_note *note = bb_note (bb);</span>
<span class="lineNum">    6744 </span><span class="lineCov">       1015 :   bitmap_set_bit (visited_bbs, bbi);</span>
<span class="lineNum">    6745 </span><span class="lineCov">       1015 :   if (blocks_to_reschedule)</span>
<span class="lineNum">    6746 </span><span class="lineCov">         64 :     bitmap_clear_bit (blocks_to_reschedule, bb-&gt;index);</span>
<span class="lineNum">    6747 </span>            : 
<span class="lineNum">    6748 </span><span class="lineCov">       1459 :   FOR_EACH_SUCC_1 (succ_insn, si, BB_END (bb),</span>
<span class="lineNum">    6749 </span>            :                    SUCCS_NORMAL | SUCCS_SKIP_TO_LOOP_EXITS)
<span class="lineNum">    6750 </span>            :     {
<span class="lineNum">    6751 </span><span class="lineCov">        444 :       basic_block succ = BLOCK_FOR_INSN (succ_insn);</span>
<span class="lineNum">    6752 </span><span class="lineCov">        444 :       int succ_bbi = BLOCK_TO_BB (succ-&gt;index);</span>
<span class="lineNum">    6753 </span>            : 
<span class="lineNum">    6754 </span><span class="lineCov">        444 :       gcc_assert (in_current_region_p (succ));</span>
<span class="lineNum">    6755 </span>            : 
<span class="lineNum">    6756 </span><span class="lineCov">        444 :       if (!bitmap_bit_p (visited_bbs, succ_bbi))</span>
<span class="lineNum">    6757 </span>            :         {
<span class="lineNum">    6758 </span><span class="lineCov">        314 :           gcc_assert (succ_bbi &gt; bbi);</span>
<span class="lineNum">    6759 </span>            : 
<span class="lineNum">    6760 </span><span class="lineCov">        314 :           init_seqno_1 (succ, visited_bbs, blocks_to_reschedule);</span>
<span class="lineNum">    6761 </span>            :         }
<span class="lineNum">    6762 </span><span class="lineCov">        130 :       else if (blocks_to_reschedule)</span>
<span class="lineNum">    6763 </span><span class="lineCov">         27 :         bitmap_set_bit (forced_ebb_heads, succ-&gt;index);</span>
<span class="lineNum">    6764 </span>            :     }
<span class="lineNum">    6765 </span>            : 
<span class="lineNum">    6766 </span><span class="lineCov">       5507 :   for (insn = BB_END (bb); insn != note; insn = PREV_INSN (insn))</span>
<span class="lineNum">    6767 </span><span class="lineCov">       4492 :     INSN_SEQNO (insn) = cur_seqno--;</span>
<span class="lineNum">    6768 </span><span class="lineCov">       1015 : }</span>
<span class="lineNum">    6769 </span>            : 
<span class="lineNum">    6770 </span>            : /* Initialize seqnos for the current region.  BLOCKS_TO_RESCHEDULE contains
<span class="lineNum">    6771 </span>            :    blocks on which we're rescheduling when pipelining, FROM is the block where
<span class="lineNum">    6772 </span>            :    traversing region begins (it may not be the head of the region when
<span class="lineNum">    6773 </span>            :    pipelining, but the head of the loop instead).
<span class="lineNum">    6774 </span>            : 
<span class="lineNum">    6775 </span>            :    Returns the maximal seqno found.  */
<span class="lineNum">    6776 </span>            : static int
<span class="lineNum">    6777 </span><span class="lineCov">        701 : init_seqno (bitmap blocks_to_reschedule, basic_block from)</span>
<span class="lineNum">    6778 </span>            : {
<span class="lineNum">    6779 </span><span class="lineCov">        701 :   bitmap_iterator bi;</span>
<span class="lineNum">    6780 </span><span class="lineCov">        701 :   unsigned bbi;</span>
<span class="lineNum">    6781 </span>            : 
<span class="lineNum">    6782 </span><span class="lineCov">        701 :   auto_sbitmap visited_bbs (current_nr_blocks);</span>
<span class="lineNum">    6783 </span>            : 
<span class="lineNum">    6784 </span><span class="lineCov">        701 :   if (blocks_to_reschedule)</span>
<span class="lineNum">    6785 </span>            :     {
<span class="lineNum">    6786 </span><span class="lineCov">         38 :       bitmap_ones (visited_bbs);</span>
<span class="lineNum">    6787 </span><span class="lineCov">        105 :       EXECUTE_IF_SET_IN_BITMAP (blocks_to_reschedule, 0, bbi, bi)</span>
<span class="lineNum">    6788 </span>            :         {
<span class="lineNum">    6789 </span><span class="lineCov">         86 :           gcc_assert (BLOCK_TO_BB (bbi) &lt; current_nr_blocks);</span>
<span class="lineNum">    6790 </span><span class="lineCov">        172 :           bitmap_clear_bit (visited_bbs, BLOCK_TO_BB (bbi));</span>
<span class="lineNum">    6791 </span>            :         }
<span class="lineNum">    6792 </span>            :     }
<span class="lineNum">    6793 </span>            :   else
<span class="lineNum">    6794 </span>            :     {
<span class="lineNum">    6795 </span><span class="lineCov">       1364 :       bitmap_clear (visited_bbs);</span>
<span class="lineNum">    6796 </span><span class="lineCov">        682 :       from = EBB_FIRST_BB (0);</span>
<span class="lineNum">    6797 </span>            :     }
<span class="lineNum">    6798 </span>            : 
<span class="lineNum">    6799 </span><span class="lineCov">        701 :   cur_seqno = sched_max_luid - 1;</span>
<span class="lineNum">    6800 </span><span class="lineCov">       1402 :   init_seqno_1 (from, visited_bbs, blocks_to_reschedule);</span>
<span class="lineNum">    6801 </span>            : 
<span class="lineNum">    6802 </span>            :   /* cur_seqno may be positive if the number of instructions is less than
<span class="lineNum">    6803 </span>            :      sched_max_luid - 1 (when rescheduling or if some instructions have been
<span class="lineNum">    6804 </span>            :      removed by the call to purge_empty_blocks in sel_sched_region_1).  */
<span class="lineNum">    6805 </span><span class="lineCov">        701 :   gcc_assert (cur_seqno &gt;= 0);</span>
<span class="lineNum">    6806 </span>            : 
<span class="lineNum">    6807 </span><span class="lineCov">       1402 :   return sched_max_luid - 1;</span>
<span class="lineNum">    6808 </span>            : }
<span class="lineNum">    6809 </span>            : 
<a name="6810"><span class="lineNum">    6810 </span>            : /* Initialize scheduling parameters for current region.  */</a>
<span class="lineNum">    6811 </span>            : static void
<span class="lineNum">    6812 </span><span class="lineCov">        682 : sel_setup_region_sched_flags (void)</span>
<span class="lineNum">    6813 </span>            : {
<span class="lineNum">    6814 </span><span class="lineCov">        682 :   enable_schedule_as_rhs_p = 1;</span>
<span class="lineNum">    6815 </span><span class="lineCov">        682 :   bookkeeping_p = 1;</span>
<span class="lineNum">    6816 </span><span class="lineCov">       1364 :   pipelining_p = (bookkeeping_p</span>
<span class="lineNum">    6817 </span><span class="lineCov">        682 :                   &amp;&amp; (flag_sel_sched_pipelining != 0)</span>
<span class="lineNum">    6818 </span><span class="lineCov">        343 :                   &amp;&amp; current_loop_nest != NULL</span>
<span class="lineNum">    6819 </span><span class="lineCov">         88 :                   &amp;&amp; loop_has_exit_edges (current_loop_nest));</span>
<span class="lineNum">    6820 </span><span class="lineCov">        682 :   max_insns_to_rename = PARAM_VALUE (PARAM_SELSCHED_INSNS_TO_RENAME);</span>
<span class="lineNum">    6821 </span><span class="lineCov">        682 :   max_ws = MAX_WS;</span>
<span class="lineNum">    6822 </span><span class="lineCov">        682 : }</span>
<span class="lineNum">    6823 </span>            : 
<span class="lineNum">    6824 </span>            : /* Return true if all basic blocks of current region are empty.  */
<span class="lineNum">    6825 </span>            : static bool
<span class="lineNum">    6826 </span><span class="lineCov">        696 : current_region_empty_p (void)</span>
<span class="lineNum">    6827 </span>            : {
<span class="lineNum">    6828 </span><span class="lineCov">        696 :   int i;</span>
<span class="lineNum">    6829 </span><span class="lineCov">        735 :   for (i = 0; i &lt; current_nr_blocks; i++)</span>
<span class="lineNum">    6830 </span><span class="lineCov">        721 :     if (! sel_bb_empty_p (BASIC_BLOCK_FOR_FN (cfun, BB_TO_BLOCK (i))))</span>
<span class="lineNum">    6831 </span>            :       return false;
<span class="lineNum">    6832 </span>            : 
<span class="lineNum">    6833 </span>            :   return true;
<span class="lineNum">    6834 </span>            : }
<span class="lineNum">    6835 </span>            : 
<a name="6836"><span class="lineNum">    6836 </span>            : /* Prepare and verify loop nest for pipelining.  */</a>
<span class="lineNum">    6837 </span>            : static void
<span class="lineNum">    6838 </span><span class="lineCov">        343 : setup_current_loop_nest (int rgn, bb_vec_t *bbs)</span>
<span class="lineNum">    6839 </span>            : {
<span class="lineNum">    6840 </span><span class="lineCov">        343 :   current_loop_nest = get_loop_nest_for_rgn (rgn);</span>
<span class="lineNum">    6841 </span>            : 
<span class="lineNum">    6842 </span><span class="lineCov">        343 :   if (!current_loop_nest)</span>
<span class="lineNum">    6843 </span>            :     return;
<span class="lineNum">    6844 </span>            : 
<span class="lineNum">    6845 </span>            :   /* If this loop has any saved loop preheaders from nested loops,
<span class="lineNum">    6846 </span>            :      add these basic blocks to the current region.  */
<span class="lineNum">    6847 </span><span class="lineCov">         44 :   sel_add_loop_preheaders (bbs);</span>
<span class="lineNum">    6848 </span>            : 
<span class="lineNum">    6849 </span>            :   /* Check that we're starting with a valid information.  */
<span class="lineNum">    6850 </span><span class="lineCov">         44 :   gcc_assert (loop_latch_edge (current_loop_nest));</span>
<span class="lineNum">    6851 </span><span class="lineCov">         44 :   gcc_assert (LOOP_MARKED_FOR_PIPELINING_P (current_loop_nest));</span>
<span class="lineNum">    6852 </span>            : }
<span class="lineNum">    6853 </span>            : 
<a name="6854"><span class="lineNum">    6854 </span>            : /* Compute instruction priorities for current region.  */</a>
<span class="lineNum">    6855 </span>            : static void
<span class="lineNum">    6856 </span><span class="lineCov">        682 : sel_compute_priorities (int rgn)</span>
<span class="lineNum">    6857 </span>            : {
<span class="lineNum">    6858 </span><span class="lineCov">        682 :   sched_rgn_compute_dependencies (rgn);</span>
<span class="lineNum">    6859 </span>            : 
<span class="lineNum">    6860 </span>            :   /* Compute insn priorities in haifa style.  Then free haifa style
<span class="lineNum">    6861 </span>            :      dependencies that we've calculated for this.  */
<span class="lineNum">    6862 </span><span class="lineCov">        682 :   compute_priorities ();</span>
<span class="lineNum">    6863 </span>            : 
<span class="lineNum">    6864 </span><span class="lineCov">        682 :   if (sched_verbose &gt;= 5)</span>
<span class="lineNum">    6865 </span><span class="lineNoCov">          0 :     debug_rgn_dependencies (0);</span>
<span class="lineNum">    6866 </span>            : 
<span class="lineNum">    6867 </span><span class="lineCov">        682 :   free_rgn_deps ();</span>
<span class="lineNum">    6868 </span><span class="lineCov">        682 : }</span>
<span class="lineNum">    6869 </span>            : 
<span class="lineNum">    6870 </span>            : /* Init scheduling data for RGN.  Returns true when this region should not
<span class="lineNum">    6871 </span>            :    be scheduled.  */
<span class="lineNum">    6872 </span>            : static bool
<span class="lineNum">    6873 </span><span class="lineCov">        696 : sel_region_init (int rgn)</span>
<span class="lineNum">    6874 </span>            : {
<span class="lineNum">    6875 </span><span class="lineCov">        696 :   int i;</span>
<span class="lineNum">    6876 </span><span class="lineCov">        696 :   bb_vec_t bbs;</span>
<span class="lineNum">    6877 </span>            : 
<span class="lineNum">    6878 </span><span class="lineCov">        696 :   rgn_setup_region (rgn);</span>
<span class="lineNum">    6879 </span>            : 
<span class="lineNum">    6880 </span>            :   /* Even if sched_is_disabled_for_current_region_p() is true, we still
<span class="lineNum">    6881 </span>            :      do region initialization here so the region can be bundled correctly,
<span class="lineNum">    6882 </span>            :      but we'll skip the scheduling in sel_sched_region ().  */
<span class="lineNum">    6883 </span><span class="lineCov">        696 :   if (current_region_empty_p ())</span>
<span class="lineNum">    6884 </span>            :     return true;
<span class="lineNum">    6885 </span>            : 
<span class="lineNum">    6886 </span><span class="lineCov">        682 :   bbs.create (current_nr_blocks);</span>
<span class="lineNum">    6887 </span>            : 
<span class="lineNum">    6888 </span><span class="lineCov">       1633 :   for (i = 0; i &lt; current_nr_blocks; i++)</span>
<span class="lineNum">    6889 </span><span class="lineCov">        951 :     bbs.quick_push (BASIC_BLOCK_FOR_FN (cfun, BB_TO_BLOCK (i)));</span>
<span class="lineNum">    6890 </span>            : 
<span class="lineNum">    6891 </span><span class="lineCov">        682 :   sel_init_bbs (bbs);</span>
<span class="lineNum">    6892 </span>            : 
<span class="lineNum">    6893 </span><span class="lineCov">        682 :   if (flag_sel_sched_pipelining)</span>
<span class="lineNum">    6894 </span><span class="lineCov">        343 :     setup_current_loop_nest (rgn, &amp;bbs);</span>
<span class="lineNum">    6895 </span>            : 
<span class="lineNum">    6896 </span><span class="lineCov">        682 :   sel_setup_region_sched_flags ();</span>
<span class="lineNum">    6897 </span>            : 
<span class="lineNum">    6898 </span>            :   /* Initialize luids and dependence analysis which both sel-sched and haifa
<span class="lineNum">    6899 </span>            :      need.  */
<span class="lineNum">    6900 </span><span class="lineCov">        682 :   sched_init_luids (bbs);</span>
<span class="lineNum">    6901 </span><span class="lineCov">        682 :   sched_deps_init (false);</span>
<span class="lineNum">    6902 </span>            : 
<span class="lineNum">    6903 </span>            :   /* Initialize haifa data.  */
<span class="lineNum">    6904 </span><span class="lineCov">        682 :   rgn_setup_sched_infos ();</span>
<span class="lineNum">    6905 </span><span class="lineCov">        682 :   sel_set_sched_flags ();</span>
<span class="lineNum">    6906 </span><span class="lineCov">        682 :   haifa_init_h_i_d (bbs);</span>
<span class="lineNum">    6907 </span>            : 
<span class="lineNum">    6908 </span><span class="lineCov">        682 :   sel_compute_priorities (rgn);</span>
<span class="lineNum">    6909 </span><span class="lineCov">        682 :   init_deps_global ();</span>
<span class="lineNum">    6910 </span>            : 
<span class="lineNum">    6911 </span>            :   /* Main initialization.  */
<span class="lineNum">    6912 </span><span class="lineCov">        682 :   sel_setup_sched_infos ();</span>
<span class="lineNum">    6913 </span><span class="lineCov">        682 :   sel_init_global_and_expr (bbs);</span>
<span class="lineNum">    6914 </span>            : 
<span class="lineNum">    6915 </span><span class="lineCov">        682 :   bbs.release ();</span>
<span class="lineNum">    6916 </span>            : 
<span class="lineNum">    6917 </span><span class="lineCov">        682 :   blocks_to_reschedule = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    6918 </span>            : 
<span class="lineNum">    6919 </span>            :   /* Init correct liveness sets on each instruction of a single-block loop.
<span class="lineNum">    6920 </span>            :      This is the only situation when we can't update liveness when calling
<span class="lineNum">    6921 </span>            :      compute_live for the first insn of the loop.  */
<span class="lineNum">    6922 </span><span class="lineCov">        682 :   if (current_loop_nest)</span>
<span class="lineNum">    6923 </span>            :     {
<span class="lineNum">    6924 </span><span class="lineCov">         44 :       int header =</span>
<span class="lineNum">    6925 </span><span class="lineCov">         44 :         (sel_is_loop_preheader_p (BASIC_BLOCK_FOR_FN (cfun, BB_TO_BLOCK (0)))</span>
<span class="lineNum">    6926 </span><span class="lineCov">         44 :          ? 1</span>
<span class="lineNum">    6927 </span><span class="lineCov">         44 :          : 0);</span>
<span class="lineNum">    6928 </span>            : 
<span class="lineNum">    6929 </span><span class="lineCov">         44 :       if (current_nr_blocks == header + 1)</span>
<span class="lineNum">    6930 </span><span class="lineCov">         13 :         update_liveness_on_insn</span>
<span class="lineNum">    6931 </span><span class="lineCov">         13 :           (sel_bb_head (BASIC_BLOCK_FOR_FN (cfun, BB_TO_BLOCK (header))));</span>
<span class="lineNum">    6932 </span>            :     }
<span class="lineNum">    6933 </span>            : 
<span class="lineNum">    6934 </span>            :   /* Set hooks so that no newly generated insn will go out unnoticed.  */
<span class="lineNum">    6935 </span><span class="lineCov">        682 :   sel_register_cfg_hooks ();</span>
<span class="lineNum">    6936 </span>            : 
<span class="lineNum">    6937 </span>            :   /* !!! We call target.sched.init () for the whole region, but we invoke
<span class="lineNum">    6938 </span>            :      targetm.sched.finish () for every ebb.  */
<span class="lineNum">    6939 </span><span class="lineCov">        682 :   if (targetm.sched.init)</span>
<span class="lineNum">    6940 </span>            :     /* None of the arguments are actually used in any target.  */
<span class="lineNum">    6941 </span><span class="lineNoCov">          0 :     targetm.sched.init (sched_dump, sched_verbose, -1);</span>
<span class="lineNum">    6942 </span>            : 
<span class="lineNum">    6943 </span><span class="lineCov">        682 :   first_emitted_uid = get_max_uid () + 1;</span>
<span class="lineNum">    6944 </span><span class="lineCov">        682 :   preheader_removed = false;</span>
<span class="lineNum">    6945 </span>            : 
<span class="lineNum">    6946 </span>            :   /* Reset register allocation ticks array.  */
<span class="lineNum">    6947 </span><span class="lineCov">        682 :   memset (reg_rename_tick, 0, sizeof reg_rename_tick);</span>
<span class="lineNum">    6948 </span><span class="lineCov">        682 :   reg_rename_this_tick = 0;</span>
<span class="lineNum">    6949 </span>            : 
<span class="lineNum">    6950 </span><span class="lineCov">        682 :   bitmap_initialize (forced_ebb_heads, 0);</span>
<span class="lineNum">    6951 </span><span class="lineCov">        682 :   bitmap_clear (forced_ebb_heads);</span>
<span class="lineNum">    6952 </span>            : 
<span class="lineNum">    6953 </span><span class="lineCov">        682 :   setup_nop_vinsn ();</span>
<span class="lineNum">    6954 </span><span class="lineCov">        682 :   current_copies = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    6955 </span><span class="lineCov">        682 :   current_originators = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    6956 </span><span class="lineCov">        682 :   code_motion_visited_blocks = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    6957 </span>            : 
<span class="lineNum">    6958 </span><span class="lineCov">        682 :   return false;</span>
<span class="lineNum">    6959 </span>            : }
<span class="lineNum">    6960 </span>            : 
<span class="lineNum">    6961 </span>            : /* Simplify insns after the scheduling.  */
<span class="lineNum">    6962 </span>            : static void
<span class="lineNum">    6963 </span><span class="lineCov">        682 : simplify_changed_insns (void)</span>
<span class="lineNum">    6964 </span>            : {
<span class="lineNum">    6965 </span><span class="lineCov">        682 :   int i;</span>
<span class="lineNum">    6966 </span>            : 
<span class="lineNum">    6967 </span><span class="lineCov">       1649 :   for (i = 0; i &lt; current_nr_blocks; i++)</span>
<span class="lineNum">    6968 </span>            :     {
<span class="lineNum">    6969 </span><span class="lineCov">        967 :       basic_block bb = BASIC_BLOCK_FOR_FN (cfun, BB_TO_BLOCK (i));</span>
<span class="lineNum">    6970 </span><span class="lineCov">        967 :       rtx_insn *insn;</span>
<span class="lineNum">    6971 </span>            : 
<span class="lineNum">    6972 </span><span class="lineCov">      12413 :       FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    6973 </span><span class="lineCov">       5723 :         if (INSN_P (insn))</span>
<span class="lineNum">    6974 </span>            :           {
<span class="lineNum">    6975 </span><span class="lineCov">       8566 :             expr_t expr = INSN_EXPR (insn);</span>
<span class="lineNum">    6976 </span>            : 
<span class="lineNum">    6977 </span><span class="lineCov">       4283 :             if (EXPR_WAS_SUBSTITUTED (expr))</span>
<span class="lineNum">    6978 </span><span class="lineNoCov">          0 :               validate_simplify_insn (insn);</span>
<span class="lineNum">    6979 </span>            :           }
<span class="lineNum">    6980 </span>            :     }
<span class="lineNum">    6981 </span><span class="lineCov">        682 : }</span>
<span class="lineNum">    6982 </span>            : 
<span class="lineNum">    6983 </span>            : /* Find boundaries of the EBB starting from basic block BB, marking blocks of
<span class="lineNum">    6984 </span>            :    this EBB in SCHEDULED_BLOCKS and appropriately filling in HEAD, TAIL,
<a name="6985"><span class="lineNum">    6985 </span>            :    PREV_HEAD, and NEXT_TAIL fields of CURRENT_SCHED_INFO structure.  */</a>
<span class="lineNum">    6986 </span>            : static void
<span class="lineNum">    6987 </span><span class="lineCov">        558 : find_ebb_boundaries (basic_block bb, bitmap scheduled_blocks)</span>
<span class="lineNum">    6988 </span>            : {
<span class="lineNum">    6989 </span><span class="lineCov">        558 :   rtx_insn *head, *tail;</span>
<span class="lineNum">    6990 </span><span class="lineCov">        558 :   basic_block bb1 = bb;</span>
<span class="lineNum">    6991 </span><span class="lineCov">        558 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6992 </span><span class="lineNoCov">          0 :     sel_print (&quot;Finishing schedule in bbs: &quot;);</span>
<span class="lineNum">    6993 </span>            : 
<span class="lineNum">    6994 </span><span class="lineCov">        680 :   do</span>
<span class="lineNum">    6995 </span>            :     {
<span class="lineNum">    6996 </span><span class="lineCov">        680 :       bitmap_set_bit (scheduled_blocks, BLOCK_TO_BB (bb1-&gt;index));</span>
<span class="lineNum">    6997 </span>            : 
<span class="lineNum">    6998 </span><span class="lineCov">        680 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    6999 </span><span class="lineNoCov">          0 :         sel_print (&quot;%d; &quot;, bb1-&gt;index);</span>
<span class="lineNum">    7000 </span>            :     }
<span class="lineNum">    7001 </span><span class="lineCov">        680 :   while (!bb_ends_ebb_p (bb1) &amp;&amp; (bb1 = bb_next_bb (bb1)));</span>
<span class="lineNum">    7002 </span>            : 
<span class="lineNum">    7003 </span><span class="lineCov">        558 :   if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7004 </span><span class="lineNoCov">          0 :     sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    7005 </span>            : 
<span class="lineNum">    7006 </span><span class="lineCov">        558 :   get_ebb_head_tail (bb, bb1, &amp;head, &amp;tail);</span>
<span class="lineNum">    7007 </span>            : 
<span class="lineNum">    7008 </span><span class="lineCov">        558 :   current_sched_info-&gt;head = head;</span>
<span class="lineNum">    7009 </span><span class="lineCov">        558 :   current_sched_info-&gt;tail = tail;</span>
<span class="lineNum">    7010 </span><span class="lineCov">        558 :   current_sched_info-&gt;prev_head = PREV_INSN (head);</span>
<span class="lineNum">    7011 </span><span class="lineCov">        558 :   current_sched_info-&gt;next_tail = NEXT_INSN (tail);</span>
<span class="lineNum">    7012 </span><span class="lineCov">        558 : }</span>
<span class="lineNum">    7013 </span>            : 
<span class="lineNum">    7014 </span>            : /* Regenerate INSN_SCHED_CYCLEs for insns of current EBB.  */
<span class="lineNum">    7015 </span>            : static void
<span class="lineNum">    7016 </span><span class="lineNoCov">          0 : reset_sched_cycles_in_current_ebb (void)</span>
<span class="lineNum">    7017 </span>            : {
<span class="lineNum">    7018 </span><span class="lineNoCov">          0 :   int last_clock = 0;</span>
<span class="lineNum">    7019 </span><span class="lineNoCov">          0 :   int haifa_last_clock = -1;</span>
<span class="lineNum">    7020 </span><span class="lineNoCov">          0 :   int haifa_clock = 0;</span>
<span class="lineNum">    7021 </span><span class="lineNoCov">          0 :   int issued_insns = 0;</span>
<span class="lineNum">    7022 </span><span class="lineNoCov">          0 :   insn_t insn;</span>
<span class="lineNum">    7023 </span>            : 
<span class="lineNum">    7024 </span><span class="lineNoCov">          0 :   if (targetm.sched.init)</span>
<span class="lineNum">    7025 </span>            :     {
<span class="lineNum">    7026 </span>            :       /* None of the arguments are actually used in any target.
<span class="lineNum">    7027 </span>            :          NB: We should have md_reset () hook for cases like this.  */
<span class="lineNum">    7028 </span><span class="lineNoCov">          0 :       targetm.sched.init (sched_dump, sched_verbose, -1);</span>
<span class="lineNum">    7029 </span>            :     }
<span class="lineNum">    7030 </span>            : 
<span class="lineNum">    7031 </span><span class="lineNoCov">          0 :   state_reset (curr_state);</span>
<span class="lineNum">    7032 </span><span class="lineNoCov">          0 :   advance_state (curr_state);</span>
<span class="lineNum">    7033 </span>            : 
<span class="lineNum">    7034 </span><span class="lineNoCov">          0 :   for (insn = current_sched_info-&gt;head;</span>
<span class="lineNum">    7035 </span><span class="lineNoCov">          0 :        insn != current_sched_info-&gt;next_tail;</span>
<span class="lineNum">    7036 </span><span class="lineNoCov">          0 :        insn = NEXT_INSN (insn))</span>
<span class="lineNum">    7037 </span>            :     {
<span class="lineNum">    7038 </span><span class="lineNoCov">          0 :       int cost, haifa_cost;</span>
<span class="lineNum">    7039 </span><span class="lineNoCov">          0 :       int sort_p;</span>
<span class="lineNum">    7040 </span><span class="lineNoCov">          0 :       bool asm_p, real_insn, after_stall, all_issued;</span>
<span class="lineNum">    7041 </span><span class="lineNoCov">          0 :       int clock;</span>
<span class="lineNum">    7042 </span>            : 
<span class="lineNum">    7043 </span><span class="lineNoCov">          0 :       if (!INSN_P (insn))</span>
<span class="lineNum">    7044 </span><span class="lineNoCov">          0 :         continue;</span>
<span class="lineNum">    7045 </span>            : 
<span class="lineNum">    7046 </span><span class="lineNoCov">          0 :       asm_p = false;</span>
<span class="lineNum">    7047 </span><span class="lineNoCov">          0 :       real_insn = recog_memoized (insn) &gt;= 0;</span>
<span class="lineNum">    7048 </span><span class="lineNoCov">          0 :       clock = INSN_SCHED_CYCLE (insn);</span>
<span class="lineNum">    7049 </span>            : 
<span class="lineNum">    7050 </span><span class="lineNoCov">          0 :       cost = clock - last_clock;</span>
<span class="lineNum">    7051 </span>            : 
<span class="lineNum">    7052 </span>            :       /* Initialize HAIFA_COST.  */
<span class="lineNum">    7053 </span><span class="lineNoCov">          0 :       if (! real_insn)</span>
<span class="lineNum">    7054 </span>            :         {
<span class="lineNum">    7055 </span><span class="lineNoCov">          0 :           asm_p = INSN_ASM_P (insn);</span>
<span class="lineNum">    7056 </span>            : 
<span class="lineNum">    7057 </span><span class="lineNoCov">          0 :           if (asm_p)</span>
<span class="lineNum">    7058 </span>            :             /* This is asm insn which *had* to be scheduled first
<span class="lineNum">    7059 </span>            :                on the cycle.  */
<span class="lineNum">    7060 </span>            :             haifa_cost = 1;
<span class="lineNum">    7061 </span>            :           else
<span class="lineNum">    7062 </span>            :             /* This is a use/clobber insn.  It should not change
<span class="lineNum">    7063 </span>            :                cost.  */
<span class="lineNum">    7064 </span><span class="lineNoCov">          0 :             haifa_cost = 0;</span>
<span class="lineNum">    7065 </span>            :         }
<span class="lineNum">    7066 </span>            :       else
<span class="lineNum">    7067 </span><span class="lineNoCov">          0 :         haifa_cost = estimate_insn_cost (insn, curr_state);</span>
<span class="lineNum">    7068 </span>            : 
<span class="lineNum">    7069 </span>            :       /* Stall for whatever cycles we've stalled before.  */
<span class="lineNum">    7070 </span><span class="lineNoCov">          0 :       after_stall = 0;</span>
<span class="lineNum">    7071 </span><span class="lineNoCov">          0 :       if (INSN_AFTER_STALL_P (insn) &amp;&amp; cost &gt; haifa_cost)</span>
<span class="lineNum">    7072 </span>            :         {
<span class="lineNum">    7073 </span>            :           haifa_cost = cost;
<span class="lineNum">    7074 </span>            :           after_stall = 1;
<span class="lineNum">    7075 </span>            :         }
<span class="lineNum">    7076 </span><span class="lineNoCov">          0 :       all_issued = issued_insns == issue_rate;</span>
<span class="lineNum">    7077 </span><span class="lineNoCov">          0 :       if (haifa_cost == 0 &amp;&amp; all_issued)</span>
<span class="lineNum">    7078 </span>            :         haifa_cost = 1;
<span class="lineNum">    7079 </span><span class="lineNoCov">          0 :       if (haifa_cost &gt; 0)</span>
<span class="lineNum">    7080 </span>            :         {
<span class="lineNum">    7081 </span>            :           int i = 0;
<span class="lineNum">    7082 </span>            : 
<span class="lineNum">    7083 </span><span class="lineNoCov">          0 :           while (haifa_cost--)</span>
<span class="lineNum">    7084 </span>            :             {
<span class="lineNum">    7085 </span><span class="lineNoCov">          0 :               advance_state (curr_state);</span>
<span class="lineNum">    7086 </span><span class="lineNoCov">          0 :               issued_insns = 0;</span>
<span class="lineNum">    7087 </span><span class="lineNoCov">          0 :               i++;</span>
<span class="lineNum">    7088 </span>            : 
<span class="lineNum">    7089 </span><span class="lineNoCov">          0 :               if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7090 </span>            :                 {
<span class="lineNum">    7091 </span><span class="lineNoCov">          0 :                   sel_print (&quot;advance_state (state_transition)\n&quot;);</span>
<span class="lineNum">    7092 </span><span class="lineNoCov">          0 :                   debug_state (curr_state);</span>
<span class="lineNum">    7093 </span>            :                 }
<span class="lineNum">    7094 </span>            : 
<span class="lineNum">    7095 </span>            :               /* The DFA may report that e.g. insn requires 2 cycles to be
<span class="lineNum">    7096 </span>            :                  issued, but on the next cycle it says that insn is ready
<span class="lineNum">    7097 </span>            :                  to go.  Check this here.  */
<span class="lineNum">    7098 </span><span class="lineNoCov">          0 :               if (!after_stall</span>
<span class="lineNum">    7099 </span><span class="lineNoCov">          0 :                   &amp;&amp; real_insn</span>
<span class="lineNum">    7100 </span><span class="lineNoCov">          0 :                   &amp;&amp; haifa_cost &gt; 0</span>
<span class="lineNum">    7101 </span><span class="lineNoCov">          0 :                   &amp;&amp; estimate_insn_cost (insn, curr_state) == 0)</span>
<span class="lineNum">    7102 </span>            :                 break;
<span class="lineNum">    7103 </span>            : 
<span class="lineNum">    7104 </span>            :               /* When the data dependency stall is longer than the DFA stall,
<span class="lineNum">    7105 </span>            :                  and when we have issued exactly issue_rate insns and stalled,
<span class="lineNum">    7106 </span>            :                  it could be that after this longer stall the insn will again
<span class="lineNum">    7107 </span>            :                  become unavailable  to the DFA restrictions.  Looks strange
<span class="lineNum">    7108 </span>            :                  but happens e.g. on x86-64.  So recheck DFA on the last
<span class="lineNum">    7109 </span>            :                  iteration.  */
<span class="lineNum">    7110 </span><span class="lineNoCov">          0 :               if ((after_stall || all_issued)</span>
<span class="lineNum">    7111 </span>            :                   &amp;&amp; real_insn
<span class="lineNum">    7112 </span><span class="lineNoCov">          0 :                   &amp;&amp; haifa_cost == 0)</span>
<span class="lineNum">    7113 </span><span class="lineNoCov">          0 :                 haifa_cost = estimate_insn_cost (insn, curr_state);</span>
<span class="lineNum">    7114 </span>            :             }
<span class="lineNum">    7115 </span>            : 
<span class="lineNum">    7116 </span><span class="lineNoCov">          0 :           haifa_clock += i;</span>
<span class="lineNum">    7117 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7118 </span><span class="lineNoCov">          0 :             sel_print (&quot;haifa clock: %d\n&quot;, haifa_clock);</span>
<span class="lineNum">    7119 </span>            :         }
<span class="lineNum">    7120 </span>            :       else
<span class="lineNum">    7121 </span><span class="lineNoCov">          0 :         gcc_assert (haifa_cost == 0);</span>
<span class="lineNum">    7122 </span>            : 
<span class="lineNum">    7123 </span><span class="lineNoCov">          0 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7124 </span><span class="lineNoCov">          0 :         sel_print (&quot;Haifa cost for insn %d: %d\n&quot;, INSN_UID (insn), haifa_cost);</span>
<span class="lineNum">    7125 </span>            : 
<span class="lineNum">    7126 </span><span class="lineNoCov">          0 :       if (targetm.sched.dfa_new_cycle)</span>
<span class="lineNum">    7127 </span><span class="lineNoCov">          0 :         while (targetm.sched.dfa_new_cycle (sched_dump, sched_verbose, insn,</span>
<span class="lineNum">    7128 </span>            :                                             haifa_last_clock, haifa_clock,
<span class="lineNum">    7129 </span><span class="lineNoCov">          0 :                                             &amp;sort_p))</span>
<span class="lineNum">    7130 </span>            :           {
<span class="lineNum">    7131 </span><span class="lineNoCov">          0 :             advance_state (curr_state);</span>
<span class="lineNum">    7132 </span><span class="lineNoCov">          0 :             issued_insns = 0;</span>
<span class="lineNum">    7133 </span><span class="lineNoCov">          0 :             haifa_clock++;</span>
<span class="lineNum">    7134 </span><span class="lineNoCov">          0 :             if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7135 </span>            :               {
<span class="lineNum">    7136 </span><span class="lineNoCov">          0 :                 sel_print (&quot;advance_state (dfa_new_cycle)\n&quot;);</span>
<span class="lineNum">    7137 </span><span class="lineNoCov">          0 :                 debug_state (curr_state);</span>
<span class="lineNum">    7138 </span><span class="lineNoCov">          0 :                 sel_print (&quot;haifa clock: %d\n&quot;, haifa_clock + 1);</span>
<span class="lineNum">    7139 </span>            :               }
<span class="lineNum">    7140 </span>            :           }
<span class="lineNum">    7141 </span>            : 
<span class="lineNum">    7142 </span><span class="lineNoCov">          0 :       if (real_insn)</span>
<span class="lineNum">    7143 </span>            :         {
<span class="lineNum">    7144 </span><span class="lineNoCov">          0 :           static state_t temp = NULL;</span>
<span class="lineNum">    7145 </span>            : 
<span class="lineNum">    7146 </span><span class="lineNoCov">          0 :           if (!temp)</span>
<span class="lineNum">    7147 </span><span class="lineNoCov">          0 :             temp = xmalloc (dfa_state_size);</span>
<span class="lineNum">    7148 </span><span class="lineNoCov">          0 :           memcpy (temp, curr_state, dfa_state_size);</span>
<span class="lineNum">    7149 </span>            : 
<span class="lineNum">    7150 </span><span class="lineNoCov">          0 :           cost = state_transition (curr_state, insn);</span>
<span class="lineNum">    7151 </span><span class="lineNoCov">          0 :           if (memcmp (temp, curr_state, dfa_state_size))</span>
<span class="lineNum">    7152 </span><span class="lineNoCov">          0 :             issued_insns++;</span>
<span class="lineNum">    7153 </span>            : 
<span class="lineNum">    7154 </span><span class="lineNoCov">          0 :           if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7155 </span>            :             {
<span class="lineNum">    7156 </span><span class="lineNoCov">          0 :               sel_print (&quot;scheduled insn %d, clock %d\n&quot;, INSN_UID (insn),</span>
<span class="lineNum">    7157 </span>            :                          haifa_clock + 1);
<span class="lineNum">    7158 </span><span class="lineNoCov">          0 :               debug_state (curr_state);</span>
<span class="lineNum">    7159 </span>            :             }
<span class="lineNum">    7160 </span><span class="lineNoCov">          0 :           gcc_assert (cost &lt; 0);</span>
<span class="lineNum">    7161 </span>            :         }
<span class="lineNum">    7162 </span>            : 
<span class="lineNum">    7163 </span><span class="lineNoCov">          0 :       if (targetm.sched.variable_issue)</span>
<span class="lineNum">    7164 </span><span class="lineNoCov">          0 :         targetm.sched.variable_issue (sched_dump, sched_verbose, insn, 0);</span>
<span class="lineNum">    7165 </span>            : 
<span class="lineNum">    7166 </span><span class="lineNoCov">          0 :       INSN_SCHED_CYCLE (insn) = haifa_clock;</span>
<span class="lineNum">    7167 </span>            : 
<span class="lineNum">    7168 </span><span class="lineNoCov">          0 :       last_clock = clock;</span>
<span class="lineNum">    7169 </span><span class="lineNoCov">          0 :       haifa_last_clock = haifa_clock;</span>
<span class="lineNum">    7170 </span>            :     }
<span class="lineNum">    7171 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7172 </span>            : 
<span class="lineNum">    7173 </span>            : /* Put TImode markers on insns starting a new issue group.  */
<span class="lineNum">    7174 </span>            : static void
<span class="lineNum">    7175 </span><span class="lineCov">        558 : put_TImodes (void)</span>
<span class="lineNum">    7176 </span>            : {
<span class="lineNum">    7177 </span><span class="lineCov">        558 :   int last_clock = -1;</span>
<span class="lineNum">    7178 </span><span class="lineCov">        558 :   insn_t insn;</span>
<span class="lineNum">    7179 </span>            : 
<span class="lineNum">    7180 </span><span class="lineCov">       3705 :   for (insn = current_sched_info-&gt;head; insn != current_sched_info-&gt;next_tail;</span>
<span class="lineNum">    7181 </span><span class="lineCov">       6294 :        insn = NEXT_INSN (insn))</span>
<span class="lineNum">    7182 </span>            :     {
<span class="lineNum">    7183 </span><span class="lineCov">       3147 :       int cost, clock;</span>
<span class="lineNum">    7184 </span>            : 
<span class="lineNum">    7185 </span><span class="lineCov">       3147 :       if (!INSN_P (insn))</span>
<span class="lineNum">    7186 </span>            :         continue;
<span class="lineNum">    7187 </span>            : 
<span class="lineNum">    7188 </span><span class="lineCov">       6048 :       clock = INSN_SCHED_CYCLE (insn);</span>
<span class="lineNum">    7189 </span><span class="lineCov">       3024 :       cost = (last_clock == -1) ? 1 : clock - last_clock;</span>
<span class="lineNum">    7190 </span>            : 
<span class="lineNum">    7191 </span><span class="lineCov">       2456 :       gcc_assert (cost &gt;= 0);</span>
<span class="lineNum">    7192 </span>            : 
<span class="lineNum">    7193 </span><span class="lineCov">       3024 :       if (issue_rate &gt; 1</span>
<span class="lineNum">    7194 </span><span class="lineCov">       6048 :           &amp;&amp; GET_CODE (PATTERN (insn)) != USE</span>
<span class="lineNum">    7195 </span><span class="lineCov">       9038 :           &amp;&amp; GET_CODE (PATTERN (insn)) != CLOBBER)</span>
<span class="lineNum">    7196 </span>            :         {
<span class="lineNum">    7197 </span><span class="lineCov">       3002 :           if (reload_completed &amp;&amp; cost &gt; 0)</span>
<span class="lineNum">    7198 </span><span class="lineCov">       6741 :             PUT_MODE (insn, TImode);</span>
<span class="lineNum">    7199 </span>            : 
<span class="lineNum">    7200 </span>            :           last_clock = clock;
<span class="lineNum">    7201 </span>            :         }
<span class="lineNum">    7202 </span>            : 
<span class="lineNum">    7203 </span><span class="lineCov">       3024 :       if (sched_verbose &gt;= 2)</span>
<span class="lineNum">    7204 </span><span class="lineNoCov">          0 :         sel_print (&quot;Cost for insn %d is %d\n&quot;, INSN_UID (insn), cost);</span>
<span class="lineNum">    7205 </span>            :     }
<span class="lineNum">    7206 </span><span class="lineCov">        558 : }</span>
<span class="lineNum">    7207 </span>            : 
<span class="lineNum">    7208 </span>            : /* Perform MD_FINISH on EBBs comprising current region.  When
<span class="lineNum">    7209 </span>            :    RESET_SCHED_CYCLES_P is true, run a pass emulating the scheduler
<span class="lineNum">    7210 </span>            :    to produce correct sched cycles on insns.  */
<span class="lineNum">    7211 </span>            : static void
<span class="lineNum">    7212 </span><span class="lineCov">        480 : sel_region_target_finish (bool reset_sched_cycles_p)</span>
<span class="lineNum">    7213 </span>            : {
<span class="lineNum">    7214 </span><span class="lineCov">        480 :   int i;</span>
<span class="lineNum">    7215 </span><span class="lineCov">        480 :   bitmap scheduled_blocks = BITMAP_ALLOC (NULL);</span>
<span class="lineNum">    7216 </span>            : 
<span class="lineNum">    7217 </span><span class="lineCov">       1200 :   for (i = 0; i &lt; current_nr_blocks; i++)</span>
<span class="lineNum">    7218 </span>            :     {
<span class="lineNum">    7219 </span><span class="lineCov">        720 :       if (bitmap_bit_p (scheduled_blocks, i))</span>
<span class="lineNum">    7220 </span>            :         continue;
<span class="lineNum">    7221 </span>            : 
<span class="lineNum">    7222 </span>            :       /* While pipelining outer loops, skip bundling for loop
<span class="lineNum">    7223 </span>            :          preheaders.  Those will be rescheduled in the outer loop.  */
<span class="lineNum">    7224 </span><span class="lineCov">        598 :       if (sel_is_loop_preheader_p (EBB_FIRST_BB (i)))</span>
<span class="lineNum">    7225 </span>            :         continue;
<span class="lineNum">    7226 </span>            : 
<span class="lineNum">    7227 </span><span class="lineCov">        558 :       find_ebb_boundaries (EBB_FIRST_BB (i), scheduled_blocks);</span>
<span class="lineNum">    7228 </span>            : 
<span class="lineNum">    7229 </span><span class="lineCov">        558 :       if (no_real_insns_p (current_sched_info-&gt;head, current_sched_info-&gt;tail))</span>
<span class="lineNum">    7230 </span>            :         continue;
<span class="lineNum">    7231 </span>            : 
<span class="lineNum">    7232 </span><span class="lineCov">        558 :       if (reset_sched_cycles_p)</span>
<span class="lineNum">    7233 </span><span class="lineNoCov">          0 :         reset_sched_cycles_in_current_ebb ();</span>
<span class="lineNum">    7234 </span>            : 
<span class="lineNum">    7235 </span><span class="lineCov">        558 :       if (targetm.sched.init)</span>
<span class="lineNum">    7236 </span><span class="lineNoCov">          0 :         targetm.sched.init (sched_dump, sched_verbose, -1);</span>
<span class="lineNum">    7237 </span>            : 
<span class="lineNum">    7238 </span><span class="lineCov">        558 :       put_TImodes ();</span>
<span class="lineNum">    7239 </span>            : 
<span class="lineNum">    7240 </span><span class="lineCov">        558 :       if (targetm.sched.finish)</span>
<span class="lineNum">    7241 </span>            :         {
<span class="lineNum">    7242 </span><span class="lineNoCov">          0 :           targetm.sched.finish (sched_dump, sched_verbose);</span>
<span class="lineNum">    7243 </span>            : 
<span class="lineNum">    7244 </span>            :           /* Extend luids so that insns generated by the target will
<span class="lineNum">    7245 </span>            :              get zero luid.  */
<span class="lineNum">    7246 </span><span class="lineNoCov">          0 :           sched_extend_luids ();</span>
<span class="lineNum">    7247 </span>            :         }
<span class="lineNum">    7248 </span>            :     }
<span class="lineNum">    7249 </span>            : 
<span class="lineNum">    7250 </span><span class="lineCov">        480 :   BITMAP_FREE (scheduled_blocks);</span>
<span class="lineNum">    7251 </span><span class="lineCov">        480 : }</span>
<span class="lineNum">    7252 </span>            : 
<span class="lineNum">    7253 </span>            : /* Free the scheduling data for the current region.  When RESET_SCHED_CYCLES_P
<span class="lineNum">    7254 </span>            :    is true, make an additional pass emulating scheduler to get correct insn
<span class="lineNum">    7255 </span>            :    cycles for md_finish calls.  */
<span class="lineNum">    7256 </span>            : static void
<span class="lineNum">    7257 </span><span class="lineCov">        682 : sel_region_finish (bool reset_sched_cycles_p)</span>
<span class="lineNum">    7258 </span>            : {
<span class="lineNum">    7259 </span><span class="lineCov">        682 :   simplify_changed_insns ();</span>
<span class="lineNum">    7260 </span><span class="lineCov">        682 :   sched_finish_ready_list ();</span>
<span class="lineNum">    7261 </span><span class="lineCov">        682 :   free_nop_pool ();</span>
<span class="lineNum">    7262 </span>            : 
<span class="lineNum">    7263 </span>            :   /* Free the vectors.  */
<span class="lineNum">    7264 </span><span class="lineCov">        682 :   vec_av_set.release ();</span>
<span class="lineNum">    7265 </span><span class="lineCov">        682 :   BITMAP_FREE (current_copies);</span>
<span class="lineNum">    7266 </span><span class="lineCov">        682 :   BITMAP_FREE (current_originators);</span>
<span class="lineNum">    7267 </span><span class="lineCov">        682 :   BITMAP_FREE (code_motion_visited_blocks);</span>
<span class="lineNum">    7268 </span><span class="lineCov">        682 :   vinsn_vec_free (vec_bookkeeping_blocked_vinsns);</span>
<span class="lineNum">    7269 </span><span class="lineCov">        682 :   vinsn_vec_free (vec_target_unavailable_vinsns);</span>
<span class="lineNum">    7270 </span>            : 
<span class="lineNum">    7271 </span>            :   /* If LV_SET of the region head should be updated, do it now because
<span class="lineNum">    7272 </span>            :      there will be no other chance.  */
<span class="lineNum">    7273 </span><span class="lineCov">        682 :   {</span>
<span class="lineNum">    7274 </span><span class="lineCov">        682 :     succ_iterator si;</span>
<span class="lineNum">    7275 </span><span class="lineCov">        682 :     insn_t insn;</span>
<span class="lineNum">    7276 </span>            : 
<span class="lineNum">    7277 </span><span class="lineCov">       1364 :     FOR_EACH_SUCC_1 (insn, si, bb_note (EBB_FIRST_BB (0)),</span>
<span class="lineNum">    7278 </span>            :                      SUCCS_NORMAL | SUCCS_SKIP_TO_LOOP_EXITS)
<span class="lineNum">    7279 </span>            :       {
<span class="lineNum">    7280 </span><span class="lineCov">        682 :         basic_block bb = BLOCK_FOR_INSN (insn);</span>
<span class="lineNum">    7281 </span>            : 
<span class="lineNum">    7282 </span><span class="lineCov">        682 :         if (!BB_LV_SET_VALID_P (bb))</span>
<span class="lineNum">    7283 </span><span class="lineNoCov">          0 :           compute_live (insn);</span>
<span class="lineNum">    7284 </span>            :       }
<span class="lineNum">    7285 </span>            :   }
<span class="lineNum">    7286 </span>            : 
<span class="lineNum">    7287 </span>            :   /* Emulate the Haifa scheduler for bundling.  */
<span class="lineNum">    7288 </span><span class="lineCov">        682 :   if (reload_completed)</span>
<span class="lineNum">    7289 </span><span class="lineCov">        480 :     sel_region_target_finish (reset_sched_cycles_p);</span>
<span class="lineNum">    7290 </span>            : 
<span class="lineNum">    7291 </span><span class="lineCov">        682 :   sel_finish_global_and_expr ();</span>
<span class="lineNum">    7292 </span>            : 
<span class="lineNum">    7293 </span><span class="lineCov">        682 :   bitmap_clear (forced_ebb_heads);</span>
<span class="lineNum">    7294 </span>            : 
<span class="lineNum">    7295 </span><span class="lineCov">        682 :   free_nop_vinsn ();</span>
<span class="lineNum">    7296 </span>            : 
<span class="lineNum">    7297 </span><span class="lineCov">        682 :   finish_deps_global ();</span>
<span class="lineNum">    7298 </span><span class="lineCov">        682 :   sched_finish_luids ();</span>
<span class="lineNum">    7299 </span><span class="lineCov">        682 :   h_d_i_d.release ();</span>
<span class="lineNum">    7300 </span>            : 
<span class="lineNum">    7301 </span><span class="lineCov">        682 :   sel_finish_bbs ();</span>
<span class="lineNum">    7302 </span><span class="lineCov">        682 :   BITMAP_FREE (blocks_to_reschedule);</span>
<span class="lineNum">    7303 </span>            : 
<span class="lineNum">    7304 </span><span class="lineCov">        682 :   sel_unregister_cfg_hooks ();</span>
<span class="lineNum">    7305 </span>            : 
<span class="lineNum">    7306 </span><span class="lineCov">        682 :   max_issue_size = 0;</span>
<span class="lineNum">    7307 </span><span class="lineCov">        682 : }</span>
<span class="lineNum">    7308 </span>            : 
<span class="lineNum">    7309 </span>            : 
<span class="lineNum">    7310 </span>            : /* Functions that implement the scheduler driver.  */
<span class="lineNum">    7311 </span>            : 
<span class="lineNum">    7312 </span>            : /* Schedule a parallel instruction group on each of FENCES.  MAX_SEQNO
<span class="lineNum">    7313 </span>            :    is the current maximum seqno.  SCHEDULED_INSNS_TAILPP is the list
<span class="lineNum">    7314 </span>            :    of insns scheduled -- these would be postprocessed later.  */
<span class="lineNum">    7315 </span>            : static void
<span class="lineNum">    7316 </span><span class="lineCov">       1516 : schedule_on_fences (flist_t fences, int max_seqno,</span>
<span class="lineNum">    7317 </span>            :                     ilist_t **scheduled_insns_tailpp)
<span class="lineNum">    7318 </span>            : {
<span class="lineNum">    7319 </span><span class="lineCov">       1516 :   flist_t old_fences = fences;</span>
<span class="lineNum">    7320 </span>            : 
<span class="lineNum">    7321 </span><span class="lineCov">       1516 :   if (sched_verbose &gt;= 1)</span>
<span class="lineNum">    7322 </span>            :     {
<span class="lineNum">    7323 </span><span class="lineNoCov">          0 :       sel_print (&quot;\nScheduling on fences: &quot;);</span>
<span class="lineNum">    7324 </span><span class="lineNoCov">          0 :       dump_flist (fences);</span>
<span class="lineNum">    7325 </span><span class="lineNoCov">          0 :       sel_print (&quot;\n&quot;);</span>
<span class="lineNum">    7326 </span>            :     }
<span class="lineNum">    7327 </span>            : 
<span class="lineNum">    7328 </span><span class="lineCov">       1516 :   scheduled_something_on_previous_fence = false;</span>
<span class="lineNum">    7329 </span><span class="lineCov">       3230 :   for (; fences; fences = FLIST_NEXT (fences))</span>
<span class="lineNum">    7330 </span>            :     {
<span class="lineNum">    7331 </span>            :       fence_t fence = NULL;
<span class="lineNum">    7332 </span>            :       int seqno = 0;
<span class="lineNum">    7333 </span>            :       flist_t fences2;
<span class="lineNum">    7334 </span>            :       bool first_p = true;
<span class="lineNum">    7335 </span>            : 
<span class="lineNum">    7336 </span>            :       /* Choose the next fence group to schedule.
<span class="lineNum">    7337 </span>            :          The fact that insn can be scheduled only once
<span class="lineNum">    7338 </span>            :          on the cycle is guaranteed by two properties:
<span class="lineNum">    7339 </span>            :          1. seqnos of parallel groups decrease with each iteration.
<span class="lineNum">    7340 </span>            :          2. If is_ineligible_successor () sees the larger seqno, it
<span class="lineNum">    7341 </span>            :          checks if candidate insn is_in_current_fence_p ().  */
<span class="lineNum">    7342 </span><span class="lineCov">       3948 :       for (fences2 = old_fences; fences2; fences2 = FLIST_NEXT (fences2))</span>
<span class="lineNum">    7343 </span>            :         {
<span class="lineNum">    7344 </span><span class="lineCov">       2234 :           fence_t f = FLIST_FENCE (fences2);</span>
<span class="lineNum">    7345 </span>            : 
<span class="lineNum">    7346 </span><span class="lineCov">       2234 :           if (!FENCE_PROCESSED_P (f))</span>
<span class="lineNum">    7347 </span>            :             {
<span class="lineNum">    7348 </span><span class="lineCov">       1974 :               int i = INSN_SEQNO (FENCE_INSN (f));</span>
<span class="lineNum">    7349 </span>            : 
<span class="lineNum">    7350 </span><span class="lineCov">       1974 :               if (first_p || i &gt; seqno)</span>
<span class="lineNum">    7351 </span>            :                 {
<span class="lineNum">    7352 </span><span class="lineCov">       1765 :                   seqno = i;</span>
<span class="lineNum">    7353 </span><span class="lineCov">       1765 :                   fence = f;</span>
<span class="lineNum">    7354 </span><span class="lineCov">       1765 :                   first_p = false;</span>
<span class="lineNum">    7355 </span>            :                 }
<span class="lineNum">    7356 </span>            :               else
<span class="lineNum">    7357 </span>            :                 /* ??? Seqnos of different groups should be different.  */
<span class="lineNum">    7358 </span>            :                 gcc_assert (1 || i != seqno);
<span class="lineNum">    7359 </span>            :             }
<span class="lineNum">    7360 </span>            :         }
<span class="lineNum">    7361 </span>            : 
<span class="lineNum">    7362 </span><span class="lineCov">       1714 :       gcc_assert (fence);</span>
<span class="lineNum">    7363 </span>            : 
<span class="lineNum">    7364 </span>            :       /* As FENCE is nonnull, SEQNO is initialized.  */
<span class="lineNum">    7365 </span><span class="lineCov">       1714 :       seqno -= max_seqno + 1;</span>
<span class="lineNum">    7366 </span><span class="lineCov">       1714 :       fill_insns (fence, seqno, scheduled_insns_tailpp);</span>
<span class="lineNum">    7367 </span><span class="lineCov">       1714 :       FENCE_PROCESSED_P (fence) = true;</span>
<span class="lineNum">    7368 </span>            :     }
<span class="lineNum">    7369 </span>            : 
<span class="lineNum">    7370 </span>            :   /* All av_sets are invalidated by GLOBAL_LEVEL increase, thus we
<span class="lineNum">    7371 </span>            :      don't need to keep bookkeeping-invalidated and target-unavailable
<span class="lineNum">    7372 </span>            :      vinsns any more.  */
<span class="lineNum">    7373 </span><span class="lineCov">       1516 :   vinsn_vec_clear (&amp;vec_bookkeeping_blocked_vinsns);</span>
<span class="lineNum">    7374 </span><span class="lineCov">       1516 :   vinsn_vec_clear (&amp;vec_target_unavailable_vinsns);</span>
<span class="lineNum">    7375 </span><span class="lineCov">       1516 : }</span>
<span class="lineNum">    7376 </span>            : 
<span class="lineNum">    7377 </span>            : /* Calculate MIN_SEQNO and MAX_SEQNO.  */
<span class="lineNum">    7378 </span>            : static void
<span class="lineNum">    7379 </span><span class="lineCov">       1516 : find_min_max_seqno (flist_t fences, int *min_seqno, int *max_seqno)</span>
<span class="lineNum">    7380 </span>            : {
<span class="lineNum">    7381 </span><span class="lineCov">       1516 :   *min_seqno = *max_seqno = INSN_SEQNO (FENCE_INSN (FLIST_FENCE (fences)));</span>
<span class="lineNum">    7382 </span>            : 
<span class="lineNum">    7383 </span>            :   /* The first element is already processed.  */
<span class="lineNum">    7384 </span><span class="lineCov">       1714 :   while ((fences = FLIST_NEXT (fences)))</span>
<span class="lineNum">    7385 </span>            :     {
<span class="lineNum">    7386 </span><span class="lineCov">        198 :       int seqno = INSN_SEQNO (FENCE_INSN (FLIST_FENCE (fences)));</span>
<span class="lineNum">    7387 </span>            : 
<span class="lineNum">    7388 </span><span class="lineCov">        198 :       if (*min_seqno &gt; seqno)</span>
<span class="lineNum">    7389 </span><span class="lineCov">        145 :         *min_seqno = seqno;</span>
<span class="lineNum">    7390 </span><span class="lineCov">         53 :       else if (*max_seqno &lt; seqno)</span>
<span class="lineNum">    7391 </span><span class="lineCov">         43 :         *max_seqno = seqno;</span>
<span class="lineNum">    7392 </span>            :     }
<span class="lineNum">    7393 </span><span class="lineCov">       1516 : }</span>
<span class="lineNum">    7394 </span>            : 
<span class="lineNum">    7395 </span>            : /* Calculate new fences from FENCES.  Write the current time to PTIME.  */
<span class="lineNum">    7396 </span>            : static flist_t
<span class="lineNum">    7397 </span><span class="lineCov">       1516 : calculate_new_fences (flist_t fences, int orig_max_seqno, int *ptime)</span>
<span class="lineNum">    7398 </span>            : {
<span class="lineNum">    7399 </span><span class="lineCov">       1516 :   flist_t old_fences = fences;</span>
<span class="lineNum">    7400 </span><span class="lineCov">       1516 :   struct flist_tail_def _new_fences, *new_fences = &amp;_new_fences;</span>
<span class="lineNum">    7401 </span><span class="lineCov">       1516 :   int max_time = 0;</span>
<span class="lineNum">    7402 </span>            : 
<span class="lineNum">    7403 </span><span class="lineCov">       1516 :   flist_tail_init (new_fences);</span>
<span class="lineNum">    7404 </span><span class="lineCov">       3230 :   for (; fences; fences = FLIST_NEXT (fences))</span>
<span class="lineNum">    7405 </span>            :     {
<span class="lineNum">    7406 </span><span class="lineCov">       1714 :       fence_t fence = FLIST_FENCE (fences);</span>
<span class="lineNum">    7407 </span><span class="lineCov">       1714 :       insn_t insn;</span>
<span class="lineNum">    7408 </span>            : 
<span class="lineNum">    7409 </span><span class="lineCov">       1714 :       if (!FENCE_BNDS (fence))</span>
<span class="lineNum">    7410 </span>            :         {
<span class="lineNum">    7411 </span>            :           /* This fence doesn't have any successors.  */
<span class="lineNum">    7412 </span><span class="lineCov">        787 :           if (!FENCE_SCHEDULED_P (fence))</span>
<span class="lineNum">    7413 </span>            :             {
<span class="lineNum">    7414 </span>            :               /* Nothing was scheduled on this fence.  */
<span class="lineNum">    7415 </span><span class="lineCov">        139 :               int seqno;</span>
<span class="lineNum">    7416 </span>            : 
<span class="lineNum">    7417 </span><span class="lineCov">        139 :               insn = FENCE_INSN (fence);</span>
<span class="lineNum">    7418 </span><span class="lineCov">        139 :               seqno = INSN_SEQNO (insn);</span>
<span class="lineNum">    7419 </span><span class="lineCov">        139 :               gcc_assert (seqno &gt; 0 &amp;&amp; seqno &lt;= orig_max_seqno);</span>
<span class="lineNum">    7420 </span>            : 
<span class="lineNum">    7421 </span><span class="lineCov">        139 :               if (sched_verbose &gt;= 1)</span>
<span class="lineNum">    7422 </span><span class="lineNoCov">          0 :                 sel_print (&quot;Fence %d[%d] has not changed\n&quot;,</span>
<span class="lineNum">    7423 </span><span class="lineNoCov">          0 :                            INSN_UID (insn),</span>
<span class="lineNum">    7424 </span><span class="lineNoCov">          0 :                            BLOCK_NUM (insn));</span>
<span class="lineNum">    7425 </span><span class="lineCov">        139 :               move_fence_to_fences (fences, new_fences);</span>
<span class="lineNum">    7426 </span>            :             }
<span class="lineNum">    7427 </span>            :         }
<span class="lineNum">    7428 </span>            :       else
<span class="lineNum">    7429 </span><span class="lineCov">        927 :         extract_new_fences_from (fences, new_fences, orig_max_seqno);</span>
<span class="lineNum">    7430 </span><span class="lineCov">       1819 :       max_time = MAX (max_time, FENCE_CYCLE (fence));</span>
<span class="lineNum">    7431 </span>            :     }
<span class="lineNum">    7432 </span>            : 
<span class="lineNum">    7433 </span><span class="lineCov">       1516 :   flist_clear (&amp;old_fences);</span>
<span class="lineNum">    7434 </span><span class="lineCov">       1516 :   *ptime = max_time;</span>
<span class="lineNum">    7435 </span><span class="lineCov">       1516 :   return FLIST_TAIL_HEAD (new_fences);</span>
<span class="lineNum">    7436 </span>            : }
<span class="lineNum">    7437 </span>            : 
<span class="lineNum">    7438 </span>            : /* Update seqnos of insns given by PSCHEDULED_INSNS.  MIN_SEQNO and MAX_SEQNO
<span class="lineNum">    7439 </span>            :    are the miminum and maximum seqnos of the group, HIGHEST_SEQNO_IN_USE is
<span class="lineNum">    7440 </span>            :    the highest seqno used in a region.  Return the updated highest seqno.  */
<span class="lineNum">    7441 </span>            : static int
<span class="lineNum">    7442 </span><span class="lineCov">       1516 : update_seqnos_and_stage (int min_seqno, int max_seqno,</span>
<span class="lineNum">    7443 </span>            :                          int highest_seqno_in_use,
<span class="lineNum">    7444 </span>            :                          ilist_t *pscheduled_insns)
<span class="lineNum">    7445 </span>            : {
<span class="lineNum">    7446 </span><span class="lineCov">       1516 :   int new_hs;</span>
<span class="lineNum">    7447 </span><span class="lineCov">       1516 :   ilist_iterator ii;</span>
<span class="lineNum">    7448 </span><span class="lineCov">       1516 :   insn_t insn;</span>
<span class="lineNum">    7449 </span>            : 
<span class="lineNum">    7450 </span>            :   /* Actually, new_hs is the seqno of the instruction, that was
<span class="lineNum">    7451 </span>            :      scheduled first (i.e. it is the first one in SCHEDULED_INSNS).  */
<span class="lineNum">    7452 </span><span class="lineCov">       1516 :   if (*pscheduled_insns)</span>
<span class="lineNum">    7453 </span>            :     {
<span class="lineNum">    7454 </span><span class="lineCov">       1401 :       new_hs = (INSN_SEQNO (ILIST_INSN (*pscheduled_insns))</span>
<span class="lineNum">    7455 </span><span class="lineCov">       1401 :                 + highest_seqno_in_use + max_seqno - min_seqno + 2);</span>
<span class="lineNum">    7456 </span><span class="lineCov">       1401 :       gcc_assert (new_hs &gt; highest_seqno_in_use);</span>
<span class="lineNum">    7457 </span>            :     }
<span class="lineNum">    7458 </span>            :   else
<span class="lineNum">    7459 </span>            :     new_hs = highest_seqno_in_use;
<span class="lineNum">    7460 </span>            : 
<span class="lineNum">    7461 </span><span class="lineCov">       6129 :   FOR_EACH_INSN (insn, ii, *pscheduled_insns)</span>
<span class="lineNum">    7462 </span>            :     {
<span class="lineNum">    7463 </span><span class="lineCov">       4613 :       gcc_assert (INSN_SEQNO (insn) &lt; 0);</span>
<span class="lineNum">    7464 </span><span class="lineCov">      13839 :       INSN_SEQNO (insn) += highest_seqno_in_use + max_seqno - min_seqno + 2;</span>
<span class="lineNum">    7465 </span><span class="lineCov">       4613 :       gcc_assert (INSN_SEQNO (insn) &lt;= new_hs);</span>
<span class="lineNum">    7466 </span>            : 
<span class="lineNum">    7467 </span>            :       /* When not pipelining, purge unneeded insn info on the scheduled insns.
<span class="lineNum">    7468 </span>            :          For example, having reg_last array of INSN_DEPS_CONTEXT in memory may
<span class="lineNum">    7469 </span>            :          require &gt; 1GB of memory e.g. on limit-fnargs.c.  */
<span class="lineNum">    7470 </span><span class="lineCov">       4613 :       if (! pipelining_p)</span>
<span class="lineNum">    7471 </span><span class="lineCov">       3349 :         free_data_for_scheduled_insn (insn);</span>
<span class="lineNum">    7472 </span>            :     }
<span class="lineNum">    7473 </span>            : 
<span class="lineNum">    7474 </span><span class="lineCov">       1516 :   ilist_clear (pscheduled_insns);</span>
<span class="lineNum">    7475 </span><span class="lineCov">       1516 :   global_level++;</span>
<span class="lineNum">    7476 </span>            : 
<span class="lineNum">    7477 </span><span class="lineCov">       1516 :   return new_hs;</span>
<span class="lineNum">    7478 </span>            : }
<span class="lineNum">    7479 </span>            : 
<span class="lineNum">    7480 </span>            : /* The main driver for scheduling a region.  This function is responsible
<span class="lineNum">    7481 </span>            :    for correct propagation of fences (i.e. scheduling points) and creating
<span class="lineNum">    7482 </span>            :    a group of parallel insns at each of them.  It also supports
<span class="lineNum">    7483 </span>            :    pipelining.  ORIG_MAX_SEQNO is the maximal seqno before this pass
<a name="7484"><span class="lineNum">    7484 </span>            :    of scheduling.  */</a>
<span class="lineNum">    7485 </span>            : static void
<span class="lineNum">    7486 </span><span class="lineCov">        701 : sel_sched_region_2 (int orig_max_seqno)</span>
<span class="lineNum">    7487 </span>            : {
<span class="lineNum">    7488 </span><span class="lineCov">        701 :   int highest_seqno_in_use = orig_max_seqno;</span>
<span class="lineNum">    7489 </span><span class="lineCov">        701 :   int max_time = 0;</span>
<span class="lineNum">    7490 </span>            : 
<span class="lineNum">    7491 </span><span class="lineCov">        701 :   stat_bookkeeping_copies = 0;</span>
<span class="lineNum">    7492 </span><span class="lineCov">        701 :   stat_insns_needed_bookkeeping = 0;</span>
<span class="lineNum">    7493 </span><span class="lineCov">        701 :   stat_renamed_scheduled = 0;</span>
<span class="lineNum">    7494 </span><span class="lineCov">        701 :   stat_substitutions_total = 0;</span>
<span class="lineNum">    7495 </span><span class="lineCov">        701 :   num_insns_scheduled = 0;</span>
<span class="lineNum">    7496 </span>            : 
<span class="lineNum">    7497 </span><span class="lineCov">       2217 :   while (fences)</span>
<span class="lineNum">    7498 </span>            :     {
<span class="lineNum">    7499 </span><span class="lineCov">       1516 :       int min_seqno, max_seqno;</span>
<span class="lineNum">    7500 </span><span class="lineCov">       1516 :       ilist_t scheduled_insns = NULL;</span>
<span class="lineNum">    7501 </span><span class="lineCov">       1516 :       ilist_t *scheduled_insns_tailp = &amp;scheduled_insns;</span>
<span class="lineNum">    7502 </span>            : 
<span class="lineNum">    7503 </span><span class="lineCov">       1516 :       find_min_max_seqno (fences, &amp;min_seqno, &amp;max_seqno);</span>
<span class="lineNum">    7504 </span><span class="lineCov">       1516 :       schedule_on_fences (fences, max_seqno, &amp;scheduled_insns_tailp);</span>
<span class="lineNum">    7505 </span><span class="lineCov">       1516 :       fences = calculate_new_fences (fences, orig_max_seqno, &amp;max_time);</span>
<span class="lineNum">    7506 </span><span class="lineCov">       1516 :       highest_seqno_in_use = update_seqnos_and_stage (min_seqno, max_seqno,</span>
<span class="lineNum">    7507 </span>            :                                                       highest_seqno_in_use,
<span class="lineNum">    7508 </span>            :                                                       &amp;scheduled_insns);
<span class="lineNum">    7509 </span>            :     }
<span class="lineNum">    7510 </span>            : 
<span class="lineNum">    7511 </span><span class="lineCov">        701 :   if (sched_verbose &gt;= 1)</span>
<span class="lineNum">    7512 </span>            :     {
<span class="lineNum">    7513 </span><span class="lineNoCov">          0 :       sel_print (&quot;Total scheduling time: %d cycles\n&quot;, max_time);</span>
<span class="lineNum">    7514 </span><span class="lineNoCov">          0 :       sel_print (&quot;Scheduled %d bookkeeping copies, %d insns needed &quot;</span>
<span class="lineNum">    7515 </span>            :                  &quot;bookkeeping, %d insns renamed, %d insns substituted\n&quot;,
<span class="lineNum">    7516 </span>            :                  stat_bookkeeping_copies,
<span class="lineNum">    7517 </span>            :                  stat_insns_needed_bookkeeping,
<span class="lineNum">    7518 </span>            :                  stat_renamed_scheduled,
<span class="lineNum">    7519 </span>            :                  stat_substitutions_total);
<span class="lineNum">    7520 </span>            :     }
<span class="lineNum">    7521 </span><span class="lineCov">        701 : }</span>
<span class="lineNum">    7522 </span>            : 
<span class="lineNum">    7523 </span>            : /* Schedule a region.  When pipelining, search for possibly never scheduled
<span class="lineNum">    7524 </span>            :    bookkeeping code and schedule it.  Reschedule pipelined code without
<span class="lineNum">    7525 </span>            :    pipelining after.  */
<span class="lineNum">    7526 </span>            : static void
<span class="lineNum">    7527 </span><span class="lineCov">        682 : sel_sched_region_1 (void)</span>
<span class="lineNum">    7528 </span>            : {
<span class="lineNum">    7529 </span><span class="lineCov">        682 :   int orig_max_seqno;</span>
<span class="lineNum">    7530 </span>            : 
<span class="lineNum">    7531 </span>            :   /* Remove empty blocks that might be in the region from the beginning.  */
<span class="lineNum">    7532 </span><span class="lineCov">        682 :   purge_empty_blocks ();</span>
<span class="lineNum">    7533 </span>            : 
<span class="lineNum">    7534 </span><span class="lineCov">        682 :   orig_max_seqno = init_seqno (NULL, NULL);</span>
<span class="lineNum">    7535 </span><span class="lineCov">        682 :   gcc_assert (orig_max_seqno &gt;= 1);</span>
<span class="lineNum">    7536 </span>            : 
<span class="lineNum">    7537 </span>            :   /* When pipelining outer loops, create fences on the loop header,
<span class="lineNum">    7538 </span>            :      not preheader.  */
<span class="lineNum">    7539 </span><span class="lineCov">        682 :   fences = NULL;</span>
<span class="lineNum">    7540 </span><span class="lineCov">        682 :   if (current_loop_nest)</span>
<span class="lineNum">    7541 </span><span class="lineCov">         44 :     init_fences (BB_END (EBB_FIRST_BB (0)));</span>
<span class="lineNum">    7542 </span>            :   else
<span class="lineNum">    7543 </span><span class="lineCov">        638 :     init_fences (bb_note (EBB_FIRST_BB (0)));</span>
<span class="lineNum">    7544 </span><span class="lineCov">        682 :   global_level = 1;</span>
<span class="lineNum">    7545 </span>            : 
<span class="lineNum">    7546 </span><span class="lineCov">        682 :   sel_sched_region_2 (orig_max_seqno);</span>
<span class="lineNum">    7547 </span>            : 
<span class="lineNum">    7548 </span><span class="lineCov">        682 :   gcc_assert (fences == NULL);</span>
<span class="lineNum">    7549 </span>            : 
<span class="lineNum">    7550 </span><span class="lineCov">        682 :   if (pipelining_p)</span>
<span class="lineNum">    7551 </span>            :     {
<span class="lineNum">    7552 </span><span class="lineCov">         43 :       int i;</span>
<span class="lineNum">    7553 </span><span class="lineCov">         43 :       basic_block bb;</span>
<span class="lineNum">    7554 </span><span class="lineCov">         43 :       struct flist_tail_def _new_fences;</span>
<span class="lineNum">    7555 </span><span class="lineCov">         43 :       flist_tail_t new_fences = &amp;_new_fences;</span>
<span class="lineNum">    7556 </span><span class="lineCov">         43 :       bool do_p = true;</span>
<span class="lineNum">    7557 </span>            : 
<span class="lineNum">    7558 </span><span class="lineCov">         43 :       pipelining_p = false;</span>
<span class="lineNum">    7559 </span><span class="lineCov">         43 :       max_ws = MIN (max_ws, issue_rate * 3 / 2);</span>
<span class="lineNum">    7560 </span><span class="lineCov">         43 :       bookkeeping_p = false;</span>
<span class="lineNum">    7561 </span><span class="lineCov">         43 :       enable_schedule_as_rhs_p = false;</span>
<span class="lineNum">    7562 </span>            : 
<span class="lineNum">    7563 </span>            :       /* Schedule newly created code, that has not been scheduled yet.  */
<span class="lineNum">    7564 </span><span class="lineCov">         43 :       do_p = true;</span>
<span class="lineNum">    7565 </span>            : 
<span class="lineNum">    7566 </span><span class="lineCov">         86 :       while (do_p)</span>
<span class="lineNum">    7567 </span>            :         {
<span class="lineNum">    7568 </span>            :           do_p = false;
<span class="lineNum">    7569 </span>            : 
<span class="lineNum">    7570 </span><span class="lineCov">        940 :           for (i = 0; i &lt; current_nr_blocks; i++)</span>
<span class="lineNum">    7571 </span>            :             {
<span class="lineNum">    7572 </span><span class="lineCov">        439 :               basic_block bb = EBB_FIRST_BB (i);</span>
<span class="lineNum">    7573 </span>            : 
<span class="lineNum">    7574 </span><span class="lineCov">        439 :               if (bitmap_bit_p (blocks_to_reschedule, bb-&gt;index))</span>
<span class="lineNum">    7575 </span>            :                 {
<span class="lineNum">    7576 </span><span class="lineCov">         86 :                   if (! bb_ends_ebb_p (bb))</span>
<span class="lineNum">    7577 </span><span class="lineCov">         30 :                     bitmap_set_bit (blocks_to_reschedule, bb_next_bb (bb)-&gt;index);</span>
<span class="lineNum">    7578 </span><span class="lineCov">         86 :                   if (sel_bb_empty_p (bb))</span>
<span class="lineNum">    7579 </span>            :                     {
<span class="lineNum">    7580 </span><span class="lineNoCov">          0 :                       bitmap_clear_bit (blocks_to_reschedule, bb-&gt;index);</span>
<span class="lineNum">    7581 </span><span class="lineNoCov">          0 :                       continue;</span>
<span class="lineNum">    7582 </span>            :                     }
<span class="lineNum">    7583 </span><span class="lineCov">         86 :                   clear_outdated_rtx_info (bb);</span>
<span class="lineNum">    7584 </span><span class="lineCov">         86 :                   if (sel_insn_is_speculation_check (BB_END (bb))</span>
<span class="lineNum">    7585 </span><span class="lineCov">         86 :                       &amp;&amp; JUMP_P (BB_END (bb)))</span>
<span class="lineNum">    7586 </span><span class="lineNoCov">          0 :                     bitmap_set_bit (blocks_to_reschedule,</span>
<span class="lineNum">    7587 </span><span class="lineNoCov">          0 :                                     BRANCH_EDGE (bb)-&gt;dest-&gt;index);</span>
<span class="lineNum">    7588 </span>            :                 }
<span class="lineNum">    7589 </span><span class="lineCov">        353 :               else if (! sel_bb_empty_p (bb)</span>
<span class="lineNum">    7590 </span><span class="lineCov">        353 :                        &amp;&amp; INSN_SCHED_TIMES (sel_bb_head (bb)) &lt;= 0)</span>
<span class="lineNum">    7591 </span><span class="lineCov">         28 :                 bitmap_set_bit (blocks_to_reschedule, bb-&gt;index);</span>
<span class="lineNum">    7592 </span>            :             }
<span class="lineNum">    7593 </span>            : 
<span class="lineNum">    7594 </span><span class="lineCov">        370 :           for (i = 0; i &lt; current_nr_blocks; i++)</span>
<span class="lineNum">    7595 </span>            :             {
<span class="lineNum">    7596 </span><span class="lineCov">        327 :               bb = EBB_FIRST_BB (i);</span>
<span class="lineNum">    7597 </span>            : 
<span class="lineNum">    7598 </span>            :               /* While pipelining outer loops, skip bundling for loop
<span class="lineNum">    7599 </span>            :                  preheaders.  Those will be rescheduled in the outer
<span class="lineNum">    7600 </span>            :                  loop.  */
<span class="lineNum">    7601 </span><span class="lineCov">        327 :               if (sel_is_loop_preheader_p (bb))</span>
<span class="lineNum">    7602 </span>            :                 {
<span class="lineNum">    7603 </span><span class="lineCov">         62 :                   clear_outdated_rtx_info (bb);</span>
<span class="lineNum">    7604 </span><span class="lineCov">         62 :                   continue;</span>
<span class="lineNum">    7605 </span>            :                 }
<span class="lineNum">    7606 </span>            : 
<span class="lineNum">    7607 </span><span class="lineCov">        265 :               if (bitmap_bit_p (blocks_to_reschedule, bb-&gt;index))</span>
<span class="lineNum">    7608 </span>            :                 {
<span class="lineNum">    7609 </span><span class="lineCov">         19 :                   flist_tail_init (new_fences);</span>
<span class="lineNum">    7610 </span>            : 
<span class="lineNum">    7611 </span><span class="lineCov">         19 :                   orig_max_seqno = init_seqno (blocks_to_reschedule, bb);</span>
<span class="lineNum">    7612 </span>            : 
<span class="lineNum">    7613 </span>            :                   /* Mark BB as head of the new ebb.  */
<span class="lineNum">    7614 </span><span class="lineCov">         19 :                   bitmap_set_bit (forced_ebb_heads, bb-&gt;index);</span>
<span class="lineNum">    7615 </span>            : 
<span class="lineNum">    7616 </span><span class="lineCov">         19 :                   gcc_assert (fences == NULL);</span>
<span class="lineNum">    7617 </span>            : 
<span class="lineNum">    7618 </span><span class="lineCov">         19 :                   init_fences (bb_note (bb));</span>
<span class="lineNum">    7619 </span>            : 
<span class="lineNum">    7620 </span><span class="lineCov">         19 :                   sel_sched_region_2 (orig_max_seqno);</span>
<span class="lineNum">    7621 </span>            : 
<span class="lineNum">    7622 </span><span class="lineCov">         19 :                   do_p = true;</span>
<span class="lineNum">    7623 </span><span class="lineCov">         19 :                   break;</span>
<span class="lineNum">    7624 </span>            :                 }
<span class="lineNum">    7625 </span>            :             }
<span class="lineNum">    7626 </span>            :         }
<span class="lineNum">    7627 </span>            :     }
<span class="lineNum">    7628 </span><span class="lineCov">        682 : }</span>
<span class="lineNum">    7629 </span>            : 
<a name="7630"><span class="lineNum">    7630 </span>            : /* Schedule the RGN region.  */</a>
<span class="lineNum">    7631 </span>            : void
<span class="lineNum">    7632 </span><span class="lineCov">        696 : sel_sched_region (int rgn)</span>
<span class="lineNum">    7633 </span>            : {
<span class="lineNum">    7634 </span><span class="lineCov">        696 :   bool schedule_p;</span>
<span class="lineNum">    7635 </span><span class="lineCov">        696 :   bool reset_sched_cycles_p;</span>
<span class="lineNum">    7636 </span>            : 
<span class="lineNum">    7637 </span><span class="lineCov">        696 :   if (sel_region_init (rgn))</span>
<span class="lineNum">    7638 </span>            :     return;
<span class="lineNum">    7639 </span>            : 
<span class="lineNum">    7640 </span><span class="lineCov">        682 :   if (sched_verbose &gt;= 1)</span>
<span class="lineNum">    7641 </span><span class="lineNoCov">          0 :     sel_print (&quot;Scheduling region %d\n&quot;, rgn);</span>
<span class="lineNum">    7642 </span>            : 
<span class="lineNum">    7643 </span><span class="lineCov">        682 :   schedule_p = (!sched_is_disabled_for_current_region_p ()</span>
<span class="lineNum">    7644 </span><span class="lineCov">        682 :                 &amp;&amp; dbg_cnt (sel_sched_region_cnt));</span>
<span class="lineNum">    7645 </span><span class="lineCov">        682 :   reset_sched_cycles_p = pipelining_p;</span>
<span class="lineNum">    7646 </span><span class="lineCov">        682 :   if (schedule_p)</span>
<span class="lineNum">    7647 </span><span class="lineCov">        682 :     sel_sched_region_1 ();</span>
<span class="lineNum">    7648 </span>            :   else
<span class="lineNum">    7649 </span>            :     {
<span class="lineNum">    7650 </span>            :       /* Schedule always selecting the next insn to make the correct data
<span class="lineNum">    7651 </span>            :          for bundling or other later passes.  */
<span class="lineNum">    7652 </span><span class="lineNoCov">          0 :       pipelining_p = false;</span>
<span class="lineNum">    7653 </span><span class="lineNoCov">          0 :       force_next_insn = 1;</span>
<span class="lineNum">    7654 </span><span class="lineNoCov">          0 :       sel_sched_region_1 ();</span>
<span class="lineNum">    7655 </span><span class="lineNoCov">          0 :       force_next_insn = 0;</span>
<span class="lineNum">    7656 </span>            :     }
<span class="lineNum">    7657 </span><span class="lineCov">        682 :   reset_sched_cycles_p = pipelining_p;</span>
<span class="lineNum">    7658 </span><span class="lineCov">        682 :   sel_region_finish (reset_sched_cycles_p);</span>
<span class="lineNum">    7659 </span>            : }
<span class="lineNum">    7660 </span>            : 
<a name="7661"><span class="lineNum">    7661 </span>            : /* Perform global init for the scheduler.  */</a>
<span class="lineNum">    7662 </span>            : static void
<span class="lineNum">    7663 </span><span class="lineCov">        117 : sel_global_init (void)</span>
<span class="lineNum">    7664 </span>            : {
<span class="lineNum">    7665 </span>            :   /* Remove empty blocks: their presence can break assumptions elsewhere,
<span class="lineNum">    7666 </span>            :      e.g. the logic to invoke update_liveness_on_insn in sel_region_init.  */
<span class="lineNum">    7667 </span><span class="lineCov">        117 :   cleanup_cfg (0);</span>
<span class="lineNum">    7668 </span>            : 
<span class="lineNum">    7669 </span><span class="lineCov">        117 :   calculate_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    7670 </span><span class="lineCov">        117 :   alloc_sched_pools ();</span>
<span class="lineNum">    7671 </span>            : 
<span class="lineNum">    7672 </span>            :   /* Setup the infos for sched_init.  */
<span class="lineNum">    7673 </span><span class="lineCov">        117 :   sel_setup_sched_infos ();</span>
<span class="lineNum">    7674 </span><span class="lineCov">        117 :   setup_sched_dump ();</span>
<span class="lineNum">    7675 </span>            : 
<span class="lineNum">    7676 </span><span class="lineCov">        117 :   sched_rgn_init (false);</span>
<span class="lineNum">    7677 </span><span class="lineCov">        117 :   sched_init ();</span>
<span class="lineNum">    7678 </span>            : 
<span class="lineNum">    7679 </span><span class="lineCov">        117 :   sched_init_bbs ();</span>
<span class="lineNum">    7680 </span>            :   /* Reset AFTER_RECOVERY if it has been set by the 1st scheduler pass.  */
<span class="lineNum">    7681 </span><span class="lineCov">        117 :   after_recovery = 0;</span>
<span class="lineNum">    7682 </span><span class="lineCov">        117 :   can_issue_more = issue_rate;</span>
<span class="lineNum">    7683 </span>            : 
<span class="lineNum">    7684 </span><span class="lineCov">        117 :   sched_extend_target ();</span>
<span class="lineNum">    7685 </span><span class="lineCov">        117 :   sched_deps_init (true);</span>
<span class="lineNum">    7686 </span><span class="lineCov">        117 :   setup_nop_and_exit_insns ();</span>
<span class="lineNum">    7687 </span><span class="lineCov">        117 :   sel_extend_global_bb_info ();</span>
<span class="lineNum">    7688 </span><span class="lineCov">        117 :   init_lv_sets ();</span>
<span class="lineNum">    7689 </span><span class="lineCov">        117 :   init_hard_regs_data ();</span>
<span class="lineNum">    7690 </span><span class="lineCov">        117 : }</span>
<span class="lineNum">    7691 </span>            : 
<a name="7692"><span class="lineNum">    7692 </span>            : /* Free the global data of the scheduler.  */</a>
<span class="lineNum">    7693 </span>            : static void
<span class="lineNum">    7694 </span><span class="lineCov">        117 : sel_global_finish (void)</span>
<span class="lineNum">    7695 </span>            : {
<span class="lineNum">    7696 </span><span class="lineCov">        117 :   free_bb_note_pool ();</span>
<span class="lineNum">    7697 </span><span class="lineCov">        117 :   free_lv_sets ();</span>
<span class="lineNum">    7698 </span><span class="lineCov">        117 :   sel_finish_global_bb_info ();</span>
<span class="lineNum">    7699 </span>            : 
<span class="lineNum">    7700 </span><span class="lineCov">        117 :   free_regset_pool ();</span>
<span class="lineNum">    7701 </span><span class="lineCov">        117 :   free_nop_and_exit_insns ();</span>
<span class="lineNum">    7702 </span>            : 
<span class="lineNum">    7703 </span><span class="lineCov">        117 :   sched_rgn_finish ();</span>
<span class="lineNum">    7704 </span><span class="lineCov">        117 :   sched_deps_finish ();</span>
<span class="lineNum">    7705 </span><span class="lineCov">        117 :   sched_finish ();</span>
<span class="lineNum">    7706 </span>            : 
<span class="lineNum">    7707 </span><span class="lineCov">        117 :   if (current_loops)</span>
<span class="lineNum">    7708 </span><span class="lineCov">         32 :     sel_finish_pipelining ();</span>
<span class="lineNum">    7709 </span>            : 
<span class="lineNum">    7710 </span><span class="lineCov">        117 :   free_sched_pools ();</span>
<span class="lineNum">    7711 </span><span class="lineCov">        117 :   free_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    7712 </span><span class="lineCov">        117 : }</span>
<span class="lineNum">    7713 </span>            : 
<a name="7714"><span class="lineNum">    7714 </span>            : /* Return true when we need to skip selective scheduling.  Used for debugging.  */</a>
<span class="lineNum">    7715 </span>            : bool
<span class="lineNum">    7716 </span><span class="lineCov">        117 : maybe_skip_selective_scheduling (void)</span>
<span class="lineNum">    7717 </span>            : {
<span class="lineNum">    7718 </span><span class="lineCov">        117 :   return ! dbg_cnt (sel_sched_cnt);</span>
<span class="lineNum">    7719 </span>            : }
<span class="lineNum">    7720 </span>            : 
<a name="7721"><span class="lineNum">    7721 </span>            : /* The entry point.  */</a>
<span class="lineNum">    7722 </span>            : void
<span class="lineNum">    7723 </span><span class="lineCov">        117 : run_selective_scheduling (void)</span>
<span class="lineNum">    7724 </span>            : {
<span class="lineNum">    7725 </span><span class="lineCov">        117 :   int rgn;</span>
<span class="lineNum">    7726 </span>            : 
<span class="lineNum">    7727 </span><span class="lineCov">        117 :   if (n_basic_blocks_for_fn (cfun) == NUM_FIXED_BLOCKS)</span>
<span class="lineNum">    7728 </span>            :     return;
<span class="lineNum">    7729 </span>            : 
<span class="lineNum">    7730 </span><span class="lineCov">        117 :   sel_global_init ();</span>
<span class="lineNum">    7731 </span>            : 
<span class="lineNum">    7732 </span><span class="lineCov">        813 :   for (rgn = 0; rgn &lt; nr_regions; rgn++)</span>
<span class="lineNum">    7733 </span><span class="lineCov">        696 :     sel_sched_region (rgn);</span>
<span class="lineNum">    7734 </span>            : 
<span class="lineNum">    7735 </span><span class="lineCov">        117 :   sel_global_finish ();</span>
<span class="lineNum">    7736 </span>            : }
<span class="lineNum">    7737 </span>            : 
<span class="lineNum">    7738 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
