/  
/proc  ProcTypes::Proc
/proc/pc  Reg#(Bit#(32))
/proc/rf  RFile::RFile
/proc/rf/rfile  Vector::Vector#(32, Reg#(Bit#(32)))
/proc/rf/rfile/_element_1  Reg#(Bit#(32))
/proc/rf/rfile/_element_2  Reg#(Bit#(32))
/proc/rf/rfile/_element_3  Reg#(Bit#(32))
/proc/rf/rfile/_element_4  Reg#(Bit#(32))
/proc/rf/rfile/_element_5  Reg#(Bit#(32))
/proc/rf/rfile/_element_6  Reg#(Bit#(32))
/proc/rf/rfile/_element_7  Reg#(Bit#(32))
/proc/rf/rfile/_element_8  Reg#(Bit#(32))
/proc/rf/rfile/_element_9  Reg#(Bit#(32))
/proc/rf/rfile/_element_10  Reg#(Bit#(32))
/proc/rf/rfile/_element_11  Reg#(Bit#(32))
/proc/rf/rfile/_element_12  Reg#(Bit#(32))
/proc/rf/rfile/_element_13  Reg#(Bit#(32))
/proc/rf/rfile/_element_14  Reg#(Bit#(32))
/proc/rf/rfile/_element_15  Reg#(Bit#(32))
/proc/rf/rfile/_element_16  Reg#(Bit#(32))
/proc/rf/rfile/_element_17  Reg#(Bit#(32))
/proc/rf/rfile/_element_18  Reg#(Bit#(32))
/proc/rf/rfile/_element_19  Reg#(Bit#(32))
/proc/rf/rfile/_element_20  Reg#(Bit#(32))
/proc/rf/rfile/_element_21  Reg#(Bit#(32))
/proc/rf/rfile/_element_22  Reg#(Bit#(32))
/proc/rf/rfile/_element_23  Reg#(Bit#(32))
/proc/rf/rfile/_element_24  Reg#(Bit#(32))
/proc/rf/rfile/_element_25  Reg#(Bit#(32))
/proc/rf/rfile/_element_26  Reg#(Bit#(32))
/proc/rf/rfile/_element_27  Reg#(Bit#(32))
/proc/rf/rfile/_element_28  Reg#(Bit#(32))
/proc/rf/rfile/_element_29  Reg#(Bit#(32))
/proc/rf/rfile/_element_30  Reg#(Bit#(32))
/proc/rf/rfile/_element_31  Reg#(Bit#(32))
/proc/rf/rfile/_element_0  Reg#(Bit#(32))
/proc/iMem  IMemory::IMemory
/proc/iMem/mem  RegFile::RegFile#(Bit#(16), Bit#(32))
/proc/iMem/memInit  CMemTypes::MemInitIfc
/proc/iMem/memInit/initialized  Reg#(Bool)
/proc/dMem  DMemory::DMemory
/proc/dMem/mem  RegFile::RegFile#(Bit#(16), Bit#(32))
/proc/dMem/memInit  CMemTypes::MemInitIfc
/proc/dMem/memInit/initialized  Reg#(Bool)
/proc/csrf  CsrFile::CsrFile
/proc/csrf/startReg  Reg#(Bool)
/proc/csrf/numInsts  Reg#(Bit#(32))
/proc/csrf/cycles  Reg#(Bit#(32))
/proc/csrf/coreId  Reg#(Bit#(32))
/proc/csrf/numMem  Reg#(Bit#(32))
/proc/csrf/numCtr  Reg#(Bit#(32))
/proc/csrf/numBPMiss  Reg#(Bit#(32))
/proc/csrf/numJMiss  Reg#(Bit#(32))
/proc/csrf/numJrMiss  Reg#(Bit#(32))
/proc/csrf/numBrMiss  Reg#(Bit#(32))
/proc/csrf/numJ  Reg#(Bit#(32))
/proc/csrf/numJr  Reg#(Bit#(32))
/proc/csrf/numBr  Reg#(Bit#(32))
/proc/csrf/toHostFifo  Fifo::Fifo#(2, ProcTypes::CpuToHostData)
/proc/csrf/toHostFifo/data  Vector::Vector#(2, Reg#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/data/_element_1  Reg#(ProcTypes::CpuToHostData)
/proc/csrf/toHostFifo/data/_element_0  Reg#(ProcTypes::CpuToHostData)
/proc/csrf/toHostFifo/enqP  Reg#(Bit#(1))
/proc/csrf/toHostFifo/deqP  Reg#(Bit#(1))
/proc/csrf/toHostFifo/empty  Reg#(Bool)
/proc/csrf/toHostFifo/full  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq  Vector::Vector#(3, Reg#(Maybe#(ProcTypes::CpuToHostData)))
/proc/csrf/toHostFifo/enqReq/ehrReg  Reg#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(ProcTypes::CpuToHostData)))
/proc/csrf/toHostFifo/enqReq/wires/_element_1  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/wires/_element_2  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/wires/_element_0  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/toHostFifo/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/toHostFifo/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(ProcTypes::CpuToHostData)))
/proc/csrf/toHostFifo/enqReq/ignored_wires/_element_1  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/ignored_wires/_element_2  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/ignored_wires/_element_0  RWire#(Maybe#(ProcTypes::CpuToHostData))
/proc/csrf/toHostFifo/enqReq/canonicalize  
/proc/csrf/toHostFifo/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/csrf/toHostFifo/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/toHostFifo/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/toHostFifo/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/toHostFifo/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/toHostFifo/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/deqReq/canonicalize  
/proc/csrf/toHostFifo/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/csrf/toHostFifo/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/csrf/toHostFifo/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/toHostFifo/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/toHostFifo/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/toHostFifo/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/toHostFifo/clearReq/canonicalize  
/proc/csrf/toHostFifo/canonicalize  
/proc/csrf/csrFifo  Fifo::Fifo#(2, Tuple3#(Bit#(12), Bit#(32), Bit#(32)))
/proc/csrf/csrFifo/data  Vector::Vector#(2, Reg#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/data/_element_1  Reg#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))
/proc/csrf/csrFifo/data/_element_0  Reg#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))
/proc/csrf/csrFifo/enqP  Reg#(Bit#(1))
/proc/csrf/csrFifo/deqP  Reg#(Bit#(1))
/proc/csrf/csrFifo/empty  Reg#(Bool)
/proc/csrf/csrFifo/full  Reg#(Bool)
/proc/csrf/csrFifo/enqReq  Vector::Vector#(3, Reg#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))))
/proc/csrf/csrFifo/enqReq/ehrReg  Reg#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/wires  Vector::Vector#(3, RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))))
/proc/csrf/csrFifo/enqReq/wires/_element_1  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/wires/_element_2  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/wires/_element_0  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/csrFifo/enqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/csrFifo/enqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/csrFifo/enqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/csrFifo/enqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32)))))
/proc/csrf/csrFifo/enqReq/ignored_wires/_element_1  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/ignored_wires/_element_2  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/ignored_wires/_element_0  RWire#(Maybe#(Tuple3#(Bit#(12), Bit#(32), Bit#(32))))
/proc/csrf/csrFifo/enqReq/canonicalize  
/proc/csrf/csrFifo/deqReq  Vector::Vector#(3, Reg#(Maybe#(void)))
/proc/csrf/csrFifo/deqReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/deqReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/csrf/csrFifo/deqReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/csrFifo/deqReq/virtual_reg/_element_2  Reg#(Bool)
/proc/csrf/csrFifo/deqReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/csrFifo/deqReq/ignored_wires  Vector::Vector#(3, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/deqReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/ignored_wires/_element_2  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/deqReq/canonicalize  
/proc/csrf/csrFifo/clearReq  Vector::Vector#(2, Reg#(Maybe#(void)))
/proc/csrf/csrFifo/clearReq/ehrReg  Reg#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/clearReq/wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/csrf/csrFifo/clearReq/virtual_reg/_element_1  Reg#(Bool)
/proc/csrf/csrFifo/clearReq/virtual_reg/_element_0  Reg#(Bool)
/proc/csrf/csrFifo/clearReq/ignored_wires  Vector::Vector#(2, RWire#(Maybe#(void)))
/proc/csrf/csrFifo/clearReq/ignored_wires/_element_1  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/ignored_wires/_element_0  RWire#(Maybe#(void))
/proc/csrf/csrFifo/clearReq/canonicalize  
/proc/csrf/csrFifo/canonicalize  
/proc/csrf/count  
/proc/stat  Reg#(ProcTypes::ProcStatus)
/proc/statRedirect  Fifo::Fifo#(1, ProcTypes::ProcStatus)
/proc/statRedirect/data  Vector::Vector#(1, Vector::Vector#(2, Reg#(ProcTypes::ProcStatus)))
/proc/statRedirect/data/_element_0  Vector::Vector#(2, Reg#(ProcTypes::ProcStatus))
/proc/statRedirect/data/_element_0/ehrReg  Reg#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/wires  Vector::Vector#(2, RWire#(ProcTypes::ProcStatus))
/proc/statRedirect/data/_element_0/wires/_element_1  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/wires/_element_0  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/statRedirect/data/_element_0/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/data/_element_0/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/data/_element_0/ignored_wires  Vector::Vector#(2, RWire#(ProcTypes::ProcStatus))
/proc/statRedirect/data/_element_0/ignored_wires/_element_1  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/ignored_wires/_element_0  RWire#(ProcTypes::ProcStatus)
/proc/statRedirect/data/_element_0/canonicalize  
/proc/statRedirect/enqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/statRedirect/enqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/enqP/wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/enqP/wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/statRedirect/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/enqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/enqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/deqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/statRedirect/deqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/deqP/wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/deqP/wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/statRedirect/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/statRedirect/deqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/statRedirect/deqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/statRedirect/empty  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/empty/ehrReg  Reg#(Bool)
/proc/statRedirect/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/empty/wires/_element_1  RWire#(Bool)
/proc/statRedirect/empty/wires/_element_2  RWire#(Bool)
/proc/statRedirect/empty/wires/_element_0  RWire#(Bool)
/proc/statRedirect/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/statRedirect/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/statRedirect/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/statRedirect/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/statRedirect/empty/canonicalize  
/proc/statRedirect/full  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/full/ehrReg  Reg#(Bool)
/proc/statRedirect/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/full/wires/_element_1  RWire#(Bool)
/proc/statRedirect/full/wires/_element_2  RWire#(Bool)
/proc/statRedirect/full/wires/_element_0  RWire#(Bool)
/proc/statRedirect/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/statRedirect/full/virtual_reg/_element_1  Reg#(Bool)
/proc/statRedirect/full/virtual_reg/_element_2  Reg#(Bool)
/proc/statRedirect/full/virtual_reg/_element_0  Reg#(Bool)
/proc/statRedirect/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/statRedirect/full/ignored_wires/_element_1  RWire#(Bool)
/proc/statRedirect/full/ignored_wires/_element_2  RWire#(Bool)
/proc/statRedirect/full/ignored_wires/_element_0  RWire#(Bool)
/proc/statRedirect/full/canonicalize  
/proc/fEpoch  Reg#(Bool)
/proc/eEpoch  Reg#(Bool)
/proc/execRedirect  Fifo::Fifo#(1, Bit#(32))
/proc/execRedirect/data  Vector::Vector#(1, Vector::Vector#(2, Reg#(Bit#(32))))
/proc/execRedirect/data/_element_0  Vector::Vector#(2, Reg#(Bit#(32)))
/proc/execRedirect/data/_element_0/ehrReg  Reg#(Bit#(32))
/proc/execRedirect/data/_element_0/wires  Vector::Vector#(2, RWire#(Bit#(32)))
/proc/execRedirect/data/_element_0/wires/_element_1  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/wires/_element_0  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/execRedirect/data/_element_0/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/data/_element_0/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/data/_element_0/ignored_wires  Vector::Vector#(2, RWire#(Bit#(32)))
/proc/execRedirect/data/_element_0/ignored_wires/_element_1  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/ignored_wires/_element_0  RWire#(Bit#(32))
/proc/execRedirect/data/_element_0/canonicalize  
/proc/execRedirect/enqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/execRedirect/enqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/enqP/wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/enqP/wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/execRedirect/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/enqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/enqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/deqP  Vector::Vector#(2, Reg#(Bit#(0)))
/proc/execRedirect/deqP/wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/deqP/wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/deqP/wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/execRedirect/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(0)))
/proc/execRedirect/deqP/ignored_wires/_element_1  RWire#(Bit#(0))
/proc/execRedirect/deqP/ignored_wires/_element_0  RWire#(Bit#(0))
/proc/execRedirect/empty  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/empty/ehrReg  Reg#(Bool)
/proc/execRedirect/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/empty/wires/_element_1  RWire#(Bool)
/proc/execRedirect/empty/wires/_element_2  RWire#(Bool)
/proc/execRedirect/empty/wires/_element_0  RWire#(Bool)
/proc/execRedirect/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/execRedirect/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/execRedirect/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/execRedirect/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/execRedirect/empty/canonicalize  
/proc/execRedirect/full  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/full/ehrReg  Reg#(Bool)
/proc/execRedirect/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/full/wires/_element_1  RWire#(Bool)
/proc/execRedirect/full/wires/_element_2  RWire#(Bool)
/proc/execRedirect/full/wires/_element_0  RWire#(Bool)
/proc/execRedirect/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/execRedirect/full/virtual_reg/_element_1  Reg#(Bool)
/proc/execRedirect/full/virtual_reg/_element_2  Reg#(Bool)
/proc/execRedirect/full/virtual_reg/_element_0  Reg#(Bool)
/proc/execRedirect/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/execRedirect/full/ignored_wires/_element_1  RWire#(Bool)
/proc/execRedirect/full/ignored_wires/_element_2  RWire#(Bool)
/proc/execRedirect/full/ignored_wires/_element_0  RWire#(Bool)
/proc/execRedirect/full/canonicalize  
/proc/f2d  Fifo::Fifo#(2, Proc::Fetch2Decode)
/proc/f2d/data  Vector::Vector#(2, Reg#(Proc::Fetch2Decode))
/proc/f2d/data/_element_1  Reg#(Proc::Fetch2Decode)
/proc/f2d/data/_element_0  Reg#(Proc::Fetch2Decode)
/proc/f2d/enqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/f2d/enqP/ehrReg  Reg#(Bit#(1))
/proc/f2d/enqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/enqP/wires/_element_1  RWire#(Bit#(1))
/proc/f2d/enqP/wires/_element_0  RWire#(Bit#(1))
/proc/f2d/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/f2d/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/enqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/f2d/enqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/f2d/enqP/canonicalize  
/proc/f2d/deqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/f2d/deqP/ehrReg  Reg#(Bit#(1))
/proc/f2d/deqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/deqP/wires/_element_1  RWire#(Bit#(1))
/proc/f2d/deqP/wires/_element_0  RWire#(Bit#(1))
/proc/f2d/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/f2d/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/f2d/deqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/f2d/deqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/f2d/deqP/canonicalize  
/proc/f2d/empty  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/empty/ehrReg  Reg#(Bool)
/proc/f2d/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/empty/wires/_element_1  RWire#(Bool)
/proc/f2d/empty/wires/_element_2  RWire#(Bool)
/proc/f2d/empty/wires/_element_0  RWire#(Bool)
/proc/f2d/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/f2d/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/f2d/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/f2d/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/f2d/empty/canonicalize  
/proc/f2d/full  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/full/ehrReg  Reg#(Bool)
/proc/f2d/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/full/wires/_element_1  RWire#(Bool)
/proc/f2d/full/wires/_element_2  RWire#(Bool)
/proc/f2d/full/wires/_element_0  RWire#(Bool)
/proc/f2d/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/f2d/full/virtual_reg/_element_1  Reg#(Bool)
/proc/f2d/full/virtual_reg/_element_2  Reg#(Bool)
/proc/f2d/full/virtual_reg/_element_0  Reg#(Bool)
/proc/f2d/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/f2d/full/ignored_wires/_element_1  RWire#(Bool)
/proc/f2d/full/ignored_wires/_element_2  RWire#(Bool)
/proc/f2d/full/ignored_wires/_element_0  RWire#(Bool)
/proc/f2d/full/canonicalize  
/proc/d2r  Fifo::Fifo#(2, Proc::Decode2Rest)
/proc/d2r/data  Vector::Vector#(2, Reg#(Proc::Decode2Rest))
/proc/d2r/data/_element_1  Reg#(Proc::Decode2Rest)
/proc/d2r/data/_element_0  Reg#(Proc::Decode2Rest)
/proc/d2r/enqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/d2r/enqP/ehrReg  Reg#(Bit#(1))
/proc/d2r/enqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/enqP/wires/_element_1  RWire#(Bit#(1))
/proc/d2r/enqP/wires/_element_0  RWire#(Bit#(1))
/proc/d2r/enqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/d2r/enqP/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/enqP/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/enqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/enqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/d2r/enqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/d2r/enqP/canonicalize  
/proc/d2r/deqP  Vector::Vector#(2, Reg#(Bit#(1)))
/proc/d2r/deqP/ehrReg  Reg#(Bit#(1))
/proc/d2r/deqP/wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/deqP/wires/_element_1  RWire#(Bit#(1))
/proc/d2r/deqP/wires/_element_0  RWire#(Bit#(1))
/proc/d2r/deqP/virtual_reg  Vector::Vector#(2, Reg#(Bool))
/proc/d2r/deqP/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/deqP/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/deqP/ignored_wires  Vector::Vector#(2, RWire#(Bit#(1)))
/proc/d2r/deqP/ignored_wires/_element_1  RWire#(Bit#(1))
/proc/d2r/deqP/ignored_wires/_element_0  RWire#(Bit#(1))
/proc/d2r/deqP/canonicalize  
/proc/d2r/empty  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/empty/ehrReg  Reg#(Bool)
/proc/d2r/empty/wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/empty/wires/_element_1  RWire#(Bool)
/proc/d2r/empty/wires/_element_2  RWire#(Bool)
/proc/d2r/empty/wires/_element_0  RWire#(Bool)
/proc/d2r/empty/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/empty/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/empty/virtual_reg/_element_2  Reg#(Bool)
/proc/d2r/empty/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/empty/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/empty/ignored_wires/_element_1  RWire#(Bool)
/proc/d2r/empty/ignored_wires/_element_2  RWire#(Bool)
/proc/d2r/empty/ignored_wires/_element_0  RWire#(Bool)
/proc/d2r/empty/canonicalize  
/proc/d2r/full  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/full/ehrReg  Reg#(Bool)
/proc/d2r/full/wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/full/wires/_element_1  RWire#(Bool)
/proc/d2r/full/wires/_element_2  RWire#(Bool)
/proc/d2r/full/wires/_element_0  RWire#(Bool)
/proc/d2r/full/virtual_reg  Vector::Vector#(3, Reg#(Bool))
/proc/d2r/full/virtual_reg/_element_1  Reg#(Bool)
/proc/d2r/full/virtual_reg/_element_2  Reg#(Bool)
/proc/d2r/full/virtual_reg/_element_0  Reg#(Bool)
/proc/d2r/full/ignored_wires  Vector::Vector#(3, RWire#(Bool))
/proc/d2r/full/ignored_wires/_element_1  RWire#(Bool)
/proc/d2r/full/ignored_wires/_element_2  RWire#(Bool)
/proc/d2r/full/ignored_wires/_element_0  RWire#(Bool)
/proc/d2r/full/canonicalize  
/proc/test  
/proc/doFetch  
/proc/doDecode  
/proc/doRest  
/proc/upd_Stat  
/cycle  Reg#(Bit#(32))
/tState  Reg#(TestBench::TestState)
/start  
/countCycle  
/run  
/halt  
