\hypertarget{structLPC__RTC__T}{}\section{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T Struct Reference}
\label{structLPC__RTC__T}\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}


Real Time Clock register block structure.  




{\ttfamily \#include $<$rtc\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+R\+T\+C\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_abeb0bd5d52ee9f40f515b9b007c7a832}{A\+L\+RM} \mbox{[}\hyperlink{group__RTC__17XX__40XX_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_af8b21ae5aa8bedcb0a1dd918678ee389}{A\+MR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_ade5b98ca9e6ea8af2fd91e8a4f20503b}{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_ab2117371a628879dbc56f2c1774207b5}{C\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_ac9d2627afcf203dccde2675c6c74d673}{C\+I\+IR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__RTC__T_a66b166ccd4abefe149e6e3ef6d833554}{C\+T\+I\+ME} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_a6624a04c6db73e0f9e53a9bc3cf50c1a}{G\+P\+R\+EG} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_a6e1debaa7074a0fae4767a70f9abff29}{I\+LR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__RTC__T_a94d0c8bf3402d34aac9170bac01bb4fb}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_ab476d508c9ea87e71724c30d36ece294}{R\+T\+C\+\_\+\+A\+UX}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_af65651a26ceb3d710ccdba8f762a649f}{R\+T\+C\+\_\+\+A\+U\+X\+EN}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__RTC__T_adb4fbf67e8231188ed424c3ce226919e}{T\+I\+ME} \mbox{[}\hyperlink{group__RTC__17XX__40XX_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real Time Clock register block structure. 

Definition at line 78 of file rtc\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!A\+L\+RM@{A\+L\+RM}}
\index{A\+L\+RM@{A\+L\+RM}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+L\+RM}{ALRM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+A\+L\+RM\mbox{[}{\bf R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}}\hypertarget{structLPC__RTC__T_abeb0bd5d52ee9f40f515b9b007c7a832}{}\label{structLPC__RTC__T_abeb0bd5d52ee9f40f515b9b007c7a832}
Alarm field registers 

Definition at line 90 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!A\+MR@{A\+MR}}
\index{A\+MR@{A\+MR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+MR}{AMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+A\+MR}\hypertarget{structLPC__RTC__T_af8b21ae5aa8bedcb0a1dd918678ee389}{}\label{structLPC__RTC__T_af8b21ae5aa8bedcb0a1dd918678ee389}
Alarm Mask Register 

Definition at line 83 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+A\+L\+I\+B\+R\+A\+T\+I\+ON@{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}}
\index{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON@{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}{CALIBRATION}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}\hypertarget{structLPC__RTC__T_ade5b98ca9e6ea8af2fd91e8a4f20503b}{}\label{structLPC__RTC__T_ade5b98ca9e6ea8af2fd91e8a4f20503b}
Calibration Value Register 

Definition at line 86 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+CR}\hypertarget{structLPC__RTC__T_ab2117371a628879dbc56f2c1774207b5}{}\label{structLPC__RTC__T_ab2117371a628879dbc56f2c1774207b5}
Clock Control Register 

Definition at line 81 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+I\+IR@{C\+I\+IR}}
\index{C\+I\+IR@{C\+I\+IR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+I\+IR}{CIIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+I\+IR}\hypertarget{structLPC__RTC__T_ac9d2627afcf203dccde2675c6c74d673}{}\label{structLPC__RTC__T_ac9d2627afcf203dccde2675c6c74d673}
Counter Increment Interrupt Register 

Definition at line 82 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+T\+I\+ME@{C\+T\+I\+ME}}
\index{C\+T\+I\+ME@{C\+T\+I\+ME}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+T\+I\+ME}{CTIME}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+T\+I\+ME\mbox{[}3\mbox{]}}\hypertarget{structLPC__RTC__T_a66b166ccd4abefe149e6e3ef6d833554}{}\label{structLPC__RTC__T_a66b166ccd4abefe149e6e3ef6d833554}
Consolidated Time Register 0,1,2 

Definition at line 84 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!G\+P\+R\+EG@{G\+P\+R\+EG}}
\index{G\+P\+R\+EG@{G\+P\+R\+EG}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{G\+P\+R\+EG}{GPREG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+G\+P\+R\+EG\mbox{[}5\mbox{]}}\hypertarget{structLPC__RTC__T_a6624a04c6db73e0f9e53a9bc3cf50c1a}{}\label{structLPC__RTC__T_a6624a04c6db73e0f9e53a9bc3cf50c1a}
General Purpose Storage Registers 

Definition at line 87 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!I\+LR@{I\+LR}}
\index{I\+LR@{I\+LR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+LR}{ILR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+I\+LR}\hypertarget{structLPC__RTC__T_a6e1debaa7074a0fae4767a70f9abff29}{}\label{structLPC__RTC__T_a6e1debaa7074a0fae4767a70f9abff29}
$<$ R\+TC Structure Interrupt Location Register 

Definition at line 79 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{structLPC__RTC__T_a94d0c8bf3402d34aac9170bac01bb4fb}{}\label{structLPC__RTC__T_a94d0c8bf3402d34aac9170bac01bb4fb}


Definition at line 80 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!R\+T\+C\+\_\+\+A\+UX@{R\+T\+C\+\_\+\+A\+UX}}
\index{R\+T\+C\+\_\+\+A\+UX@{R\+T\+C\+\_\+\+A\+UX}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+A\+UX}{RTC_AUX}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+T\+C\+\_\+\+A\+UX}\hypertarget{structLPC__RTC__T_ab476d508c9ea87e71724c30d36ece294}{}\label{structLPC__RTC__T_ab476d508c9ea87e71724c30d36ece294}
R\+TC Auxiliary control register 

Definition at line 89 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!R\+T\+C\+\_\+\+A\+U\+X\+EN@{R\+T\+C\+\_\+\+A\+U\+X\+EN}}
\index{R\+T\+C\+\_\+\+A\+U\+X\+EN@{R\+T\+C\+\_\+\+A\+U\+X\+EN}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+A\+U\+X\+EN}{RTC_AUXEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+T\+C\+\_\+\+A\+U\+X\+EN}\hypertarget{structLPC__RTC__T_af65651a26ceb3d710ccdba8f762a649f}{}\label{structLPC__RTC__T_af65651a26ceb3d710ccdba8f762a649f}
R\+TC Auxiliary Enable register 

Definition at line 88 of file rtc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!T\+I\+ME@{T\+I\+ME}}
\index{T\+I\+ME@{T\+I\+ME}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+I\+ME}{TIME}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+T\+I\+ME\mbox{[}{\bf R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}}\hypertarget{structLPC__RTC__T_adb4fbf67e8231188ed424c3ce226919e}{}\label{structLPC__RTC__T_adb4fbf67e8231188ed424c3ce226919e}
Timer field registers 

Definition at line 85 of file rtc\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{rtc__17xx__40xx_8h}{rtc\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
