#ifndef __MEMORY_R8A7373_H__
#define __MEMORY_R8A7373_H__

/* Please refer EOSCDP-DES-0009988_AnnexA.xlsx */

#define SDRAM_MODEM_START_ADDR				0x40000000
#define SDRAM_MODEM_END_ADDR				0x43FBFFFF
#define SDRAM_DIAMOND_START_ADDR			0x43FC0000
#define SDRAM_DIAMOND_END_ADDR				0x43FFFFFF

#define SDRAM_STM_TRACE_BUFFER_START_ADDR		0x44000000
#define SDRAM_STM_TRACE_BUFFER_END_ADDR			0x44FFFFFF
#define SDRAM_NON_SECURE_SPINLOCK_START_ADDR		0x45000000
#define SDRAM_NON_SECURE_SPINLOCK_END_ADDR		0x45000FFF
#define SDRAM_SMC_START_ADDR				0x45001000
#define SDRAM_SMC_END_ADDR				0x457FFBFF
#define SDRAM_CRASHLOG_START_ADDR			0x457FFC00
#define SDRAM_CRASHLOG_END_ADDR				0x458FFBFF
#define SDRAM_SOFT_SEMAPHORE_TVRF_START_ADDR		0x458FFC00
#define SDRAM_SOFT_SEMAPHORE_TVRF_END_ADDR		0x458FFC7F
#define SDRAM_SOFT_SEMAPHORE_FREQ_START_ADDR		0x458FFC80
#define SDRAM_SOFT_SEMAPHORE_FREQ_END_ADDR		0x458FFDFF
#define SDRAM_SOFT_SEMAPHORE_E20_START_ADDR		0x458FFE00
#define SDRAM_SOFT_SEMAPHORE_E20_END_ADDR		0x458FFE7F
/* Reserved 458FFE80 - 458FFF7F */
#define SDRAM_NON_VOLATILE_FLAG_AREA_START_ADDR		0x458FFF80
#define SDRAM_NON_VOLATILE_FLAG_AREA_END_ADDR		0x458FFFFF

#define SDRAM_SDTOC_START_ADDR				0x45900000
#define SDRAM_SDTOC_END_ADDR				0x459FDFFF
#define SDRAM_SECURE_SPINLOCK_AND_DATA_START_ADDR	0x459FE000
#define SDRAM_SECURE_SPINLOCK_AND_DATA_END_ADDR		0x459FFFFF

#define SDRAM_GPAPI_SHARED_START_ADDR			0x45A00000
#define SDRAM_GPAPI_SHARED_END_ADDR			0x45CFFFFF
#define SDRAM_GPAPI_APP_START_ADDR			0x45D00000
#define SDRAM_GPAPI_APP_END_ADDR			0x45FFFFFF

#define SDRAM_FRAME_BUFFER_START_ADDR			0x46000000
#define SDRAM_FRAME_BUFFER_END_ADDR			0x464FFFFF

/* Reserved 46500000 - 465FFFFF */

#define SDRAM_CAMERA_START_ADDR				0x46600000
#define SDRAM_CAMERA_END_ADDR				0x477FFFFF
#define SDRAM_VOCODER_START_ADDR			0x47800000
#define SDRAM_VOCODER_END_ADDR				0x47FFFFFF
/* Reserved 48000000 - 482FFFFF */
#define SDRAM_TUNE_UP_VALUE_START_ADDR			0x48300000
#define SDRAM_TUNE_UP_VALUE_END_ADDR			0x486FFFFF
/* Reserved 48700000 - 487FFFFF */
#define SDRAM_REGISTER_DUMP_AREA_START_ADDR		0x48800000
#define SDRAM_REGISTER_DUMP_AREA_END_ADDR		0x48807FFF
/* Reserved 48808000 - 48AFFFFF */
#define SDRAM_MFI_START_ADDR				0x48B00000
#define SDRAM_MFI_END_ADDR				0x48BFFFFF

/* Reserved 48C00000 - 48FFFFFF */

#define SDRAM_SH_FIRM_START_ADDR			0x49000000
#define SDRAM_SH_FIRM_END_ADDR				0x4ADFFFFF

/* Reserved 4AE00000 - 4AFFFFFF */

#define SDRAM_KERNEL_START_ADDR				0x4B000000
#define SDRAM_KERNEL_END_ADDR				0x7FFFFFFF

#endif /* __MEMORY_R8A7373_H__ */
