{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 00:18:20 2010 " "Info: Processing started: Tue Dec 07 00:18:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IQCU_SHOW_NUM_THREADS" "2 " "Info: Parallel compilation will use up to 2 processor(s)" {  } {  } 0 0 "Parallel compilation will use up to %1!i! processor(s)" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 80.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" input frequency requirement of 80.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 register leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.data\[0\]\[1\] memory leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a0~porta_we_reg 2.178 ns " "Info: Slack time is 2.178 ns for clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" between source register \"leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.data\[0\]\[1\]\" and destination memory \"leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a0~porta_we_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.88 MHz 10.322 ns " "Info: Fmax is 96.88 MHz (period= 10.322 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.255 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.255 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.665 ns " "Info: + Latch edge is 9.665 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Destination clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.835 ns " "Info: - Launch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Source clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.129 ns + Largest " "Info: + Largest clock skew is -0.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.166 ns + Shortest memory " "Info: + Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination memory is 3.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14430 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14430; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.481 ns) 3.166 ns leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X8_Y37 4 " "Info: 3: + IC(1.129 ns) + CELL(0.481 ns) = 3.166 ns; Loc. = M4K_X8_Y37; Fanout = 4; MEM Node = 'leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_a7r.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_a7r.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.481 ns ( 15.19 % ) " "Info: Total cell delay = 0.481 ns ( 15.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.685 ns ( 84.81 % ) " "Info: Total interconnect delay = 2.685 ns ( 84.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } { 0.000ns 1.556ns 1.129ns } { 0.000ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.295 ns - Longest register " "Info: - Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14430 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14430; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.618 ns) 3.295 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.data\[0\]\[1\] 3 REG LCFF_X27_Y22_N23 13 " "Info: 3: + IC(1.121 ns) + CELL(0.618 ns) = 3.295 ns; Loc. = LCFF_X27_Y22_N23; Fanout = 13; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.data\[0\]\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 722 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.76 % ) " "Info: Total cell delay = 0.618 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.677 ns ( 81.24 % ) " "Info: Total interconnect delay = 2.677 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } { 0.000ns 1.556ns 1.121ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } { 0.000ns 1.556ns 1.129ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } { 0.000ns 1.556ns 1.121ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 722 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns - " "Info: - Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_a7r.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_a7r.tdf" 51 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } { 0.000ns 1.556ns 1.129ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } { 0.000ns 1.556ns 1.121ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.077 ns - Longest register memory " "Info: - Longest register to memory delay is 10.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.data\[0\]\[1\] 1 REG LCFF_X27_Y22_N23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N23; Fanout = 13; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|r.x.data\[0\]\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 722 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.053 ns) 1.270 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|divi.op1\[1\]~618 2 COMB LCCOMB_X27_Y12_N12 69 " "Info: 2: + IC(1.217 ns) + CELL(0.053 ns) = 1.270 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 69; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|divi.op1\[1\]~618'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[1]~618 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.309 ns) 2.218 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~498 3 COMB LCCOMB_X26_Y15_N20 2 " "Info: 3: + IC(0.639 ns) + CELL(0.309 ns) = 2.218 ns; Loc. = LCCOMB_X26_Y15_N20; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~498'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[1]~618 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~498 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.253 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~502 4 COMB LCCOMB_X26_Y15_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.253 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~502'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~498 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~502 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.288 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~506 5 COMB LCCOMB_X26_Y15_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.288 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~506'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~502 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~506 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.323 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~510 6 COMB LCCOMB_X26_Y15_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.323 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~510'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~506 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~510 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.358 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~514 7 COMB LCCOMB_X26_Y15_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.358 ns; Loc. = LCCOMB_X26_Y15_N28; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~514'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~510 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~514 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 2.558 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~518 8 COMB LCCOMB_X26_Y15_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.200 ns) = 2.558 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~518'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~514 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~518 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.593 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~522 9 COMB LCCOMB_X26_Y14_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.593 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~522'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~518 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~522 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.628 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~526 10 COMB LCCOMB_X26_Y14_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.628 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~526'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~522 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~526 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.663 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~530 11 COMB LCCOMB_X26_Y14_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.663 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~530'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~526 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.698 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~534 12 COMB LCCOMB_X26_Y14_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.698 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~534'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.733 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~538 13 COMB LCCOMB_X26_Y14_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.733 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~538'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.768 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~542 14 COMB LCCOMB_X26_Y14_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 2.768 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~542'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.803 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~546 15 COMB LCCOMB_X26_Y14_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 2.803 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~546'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 3.012 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~550 16 COMB LCCOMB_X26_Y14_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.209 ns) = 3.012 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~550'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.047 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~554 17 COMB LCCOMB_X26_Y13_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 3.047 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~554'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.082 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~558 18 COMB LCCOMB_X26_Y13_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 3.082 ns; Loc. = LCCOMB_X26_Y13_N2; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~558'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.117 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~562 19 COMB LCCOMB_X26_Y13_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 3.117 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~562'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.152 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~566 20 COMB LCCOMB_X26_Y13_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 3.152 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~566'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.187 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~570 21 COMB LCCOMB_X26_Y13_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 3.187 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~570'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.222 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~574 22 COMB LCCOMB_X26_Y13_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 3.222 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~574'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.257 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~578 23 COMB LCCOMB_X26_Y13_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 3.257 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~578'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 3.466 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~582 24 COMB LCCOMB_X26_Y13_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.209 ns) = 3.466 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~582'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.501 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~586 25 COMB LCCOMB_X26_Y12_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 3.501 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~586'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.626 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~589 26 COMB LCCOMB_X26_Y12_N2 10 " "Info: 26: + IC(0.000 ns) + CELL(0.125 ns) = 3.626 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 10; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add3~589'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~589 } "NODE_NAME" } } { "../../lib/grlib/stdlib/stdlib.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.225 ns) 4.131 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal34~174 27 COMB LCCOMB_X26_Y12_N18 2 " "Info: 27: + IC(0.280 ns) + CELL(0.225 ns) = 4.131 ns; Loc. = LCCOMB_X26_Y12_N18; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal34~174'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~589 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~174 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 1827 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.272 ns) 5.270 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal34~175 28 COMB LCCOMB_X27_Y16_N26 9 " "Info: 28: + IC(0.867 ns) + CELL(0.272 ns) = 5.270 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 9; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Equal34~175'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~174 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~175 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 1827 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.053 ns) 6.618 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|mmudci.trans_op~64 29 COMB LCCOMB_X25_Y28_N8 39 " "Info: 29: + IC(1.295 ns) + CELL(0.053 ns) = 6.618 ns; Loc. = LCCOMB_X25_Y28_N8; Fanout = 39; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|mmudci.trans_op~64'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_dcache.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_dcache.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.228 ns) 7.211 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|Mux120~192 30 COMB LCCOMB_X24_Y28_N10 11 " "Info: 30: + IC(0.365 ns) + CELL(0.228 ns) = 7.211 ns; Loc. = LCCOMB_X24_Y28_N10; Fanout = 11; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|Mux120~192'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux120~192 } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_dcache.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_dcache.vhd" 641 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.272 ns) 8.112 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|dcrami.dwrite\[1\]~169DUPLICATE 31 COMB LCCOMB_X24_Y30_N16 2 " "Info: 31: + IC(0.629 ns) + CELL(0.272 ns) = 8.112 ns; Loc. = LCCOMB_X24_Y30_N16; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_dcache:dcache0\|dcrami.dwrite\[1\]~169DUPLICATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux120~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169DUPLICATE } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_dcache.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_dcache.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.234 ns) 10.077 ns leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a0~porta_we_reg 32 MEM M4K_X8_Y37 4 " "Info: 32: + IC(1.731 ns) + CELL(0.234 ns) = 10.077 ns; Loc. = M4K_X8_Y37; Fanout = 4; MEM Node = 'leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\dme:dd0:1:ddata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_a7r:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169DUPLICATE leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_a7r.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_a7r.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.054 ns ( 30.31 % ) " "Info: Total cell delay = 3.054 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.023 ns ( 69.69 % ) " "Info: Total interconnect delay = 7.023 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.077 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[1]~618 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~498 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~502 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~506 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~510 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~514 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~518 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~522 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~526 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~589 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~174 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux120~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169DUPLICATE leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.077 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[1]~618 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~498 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~502 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~506 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~510 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~514 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~518 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~522 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~526 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~589 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~174 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux120~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169DUPLICATE leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } { 0.000ns 1.217ns 0.639ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.280ns 0.867ns 1.295ns 0.365ns 0.629ns 1.731ns } { 0.000ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.125ns 0.225ns 0.272ns 0.053ns 0.228ns 0.272ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } { 0.000ns 1.556ns 1.129ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] } { 0.000ns 1.556ns 1.121ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.077 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[1]~618 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~498 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~502 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~506 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~510 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~514 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~518 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~522 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~526 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~589 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~174 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux120~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169DUPLICATE leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.077 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|r.x.data[0][1] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|divi.op1[1]~618 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~498 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~502 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~506 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~510 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~514 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~518 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~522 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~526 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~530 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~534 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~538 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~542 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~546 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~550 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~554 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~558 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~562 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~566 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~570 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~574 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~578 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~582 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~586 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add3~589 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~174 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Equal34~175 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|mmudci.trans_op~64 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|Mux120~192 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0|dcrami.dwrite[1]~169DUPLICATE leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated|ram_block1a0~porta_we_reg } { 0.000ns 1.217ns 0.639ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.280ns 0.867ns 1.295ns 0.365ns 0.629ns 1.731ns } { 0.000ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.209ns 0.035ns 0.125ns 0.225ns 0.272ns 0.053ns 0.228ns 0.272ns 0.234ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:0:stxii_io2a~oe_reg 982 ps " "Info: Slack time is 982 ps for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:0:stxii_io2a~oe_reg\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.997 ns + Largest register register " "Info: + Largest register to register requirement is 1.997 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.498 ns + " "Info: + Setup relationship between source and destination is 2.498 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.259 ns " "Info: + Latch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.761 ns " "Info: - Launch edge is 4.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.285 ns + Largest " "Info: + Largest clock skew is -0.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 destination 2.747 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 306 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 306; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.278 ns) 2.747 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:0:stxii_io2a~oe_reg 3 REG IOC_X56_Y52_N0 1 " "Info: 3: + IC(1.166 ns) + CELL(0.278 ns) = 2.747 ns; Loc. = IOC_X56_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:0:stxii_io2a~oe_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 10.12 % ) " "Info: Total cell delay = 0.278 ns ( 10.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.469 ns ( 89.88 % ) " "Info: Total interconnect delay = 2.469 ns ( 89.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.166ns } { 0.000ns 0.000ns 0.278ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 source 3.032 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to source register is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 132 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 132; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.618 ns) 3.032 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 3 REG LCFF_X64_Y50_N27 1 " "Info: 3: + IC(1.111 ns) + CELL(0.618 ns) = 3.032 ns; Loc. = LCFF_X64_Y50_N27; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.38 % ) " "Info: Total cell delay = 0.618 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.414 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.414 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.166ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.122 ns - " "Info: - Micro setup delay of destination is 0.122 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.166ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.015 ns - Longest register register " "Info: - Longest register to register delay is 1.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 1 REG LCFF_X64_Y50_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y50_N27; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.278 ns) 1.015 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:0:stxii_io2a~oe_reg 2 REG IOC_X56_Y52_N0 1 " "Info: 2: + IC(0.737 ns) + CELL(0.278 ns) = 1.015 ns; Loc. = IOC_X56_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:0:stxii_io2a~oe_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 27.39 % ) " "Info: Total cell delay = 0.278 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.737 ns ( 72.61 % ) " "Info: Total interconnect delay = 0.737 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.015 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } { 0.000ns 0.737ns } { 0.000ns 0.278ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.166ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.015 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:0:stxii_io2a~oe_reg } { 0.000ns 0.737ns } { 0.000ns 0.278ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 1.893 ns " "Info: Slack time is 1.893 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.309 ns + Largest register register " "Info: + Largest register to register requirement is 2.309 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.500 ns + " "Info: + Setup relationship between source and destination is 2.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.759 ns " "Info: + Latch edge is 9.759 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 10.000 ns -0.241 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" is 10.000 ns with  offset of -0.241 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 destination 3.026 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" to destination register is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl 2 COMB CLKCTRL_G15 1 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G15; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.618 ns) 3.026 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X64_Y51_N7 2 " "Info: 3: + IC(1.105 ns) + CELL(0.618 ns) = 3.026 ns; Loc. = LCFF_X64_Y51_N7; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.42 % ) " "Info: Total cell delay = 0.618 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.408 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.033 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 306 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 306; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.618 ns) 3.033 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 3 REG LCFF_X64_Y51_N1 20 " "Info: 3: + IC(1.112 ns) + CELL(0.618 ns) = 3.033 ns; Loc. = LCFF_X64_Y51_N1; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.38 % ) " "Info: Total cell delay = 0.618 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.415 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.415 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.416 ns - Longest register register " "Info: - Longest register to register delay is 0.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 1 REG LCFF_X64_Y51_N1 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y51_N1; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 0.261 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder 2 COMB LCCOMB_X64_Y51_N6 1 " "Info: 2: + IC(0.208 ns) + CELL(0.053 ns) = 0.261 ns; Loc. = LCCOMB_X64_Y51_N6; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.416 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X64_Y51_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.416 ns; Loc. = LCFF_X64_Y51_N7; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.00 % ) " "Info: Total cell delay = 0.208 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.208 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.208 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.208ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.208ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.waddr\[0\] register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:casnpad\|ddio_out_sue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg 2.562 ns " "Info: Slack time is 2.562 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.waddr\[0\]\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:casnpad\|ddio_out_sue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.784 ns + Largest register register " "Info: + Largest register to register requirement is 6.784 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.502 ns + " "Info: + Setup relationship between source and destination is 7.502 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 14.761 ns " "Info: + Latch edge is 14.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.274 ns + Largest " "Info: + Largest clock skew is -0.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 destination 2.753 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 132 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 132; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.290 ns) 2.753 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:casnpad\|ddio_out_sue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg 3 REG IOC_X73_Y52_N0 1 " "Info: 3: + IC(1.160 ns) + CELL(0.290 ns) = 2.753 ns; Loc. = IOC_X73_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:casnpad\|ddio_out_sue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "db/ddio_out_sue.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_out_sue.tdf" 33 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.290 ns ( 10.53 % ) " "Info: Total cell delay = 0.290 ns ( 10.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.463 ns ( 89.47 % ) " "Info: Total interconnect delay = 2.463 ns ( 89.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.160ns } { 0.000ns 0.000ns 0.290ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.027 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 306 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 306; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.618 ns) 3.027 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.waddr\[0\] 3 REG LCFF_X61_Y51_N25 19 " "Info: 3: + IC(1.106 ns) + CELL(0.618 ns) = 3.027 ns; Loc. = LCFF_X61_Y51_N25; Fanout = 19; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.waddr\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.42 % ) " "Info: Total cell delay = 0.618 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.409 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.409 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } { 0.000ns 1.303ns 1.106ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.160ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } { 0.000ns 1.303ns 1.106ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.350 ns - " "Info: - Micro setup delay of destination is 0.350 ns" {  } { { "db/ddio_out_sue.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_out_sue.tdf" 33 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.160ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } { 0.000ns 1.303ns 1.106ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.222 ns - Longest register register " "Info: - Longest register to register delay is 4.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.waddr\[0\] 1 REG LCFF_X61_Y51_N25 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y51_N25; Fanout = 19; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.waddr\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.272 ns) 0.910 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|LessThan0~334 2 COMB LCCOMB_X62_Y49_N2 1 " "Info: 2: + IC(0.638 ns) + CELL(0.272 ns) = 0.910 ns; Loc. = LCCOMB_X62_Y49_N2; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|LessThan0~334'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~334 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 461 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.272 ns) 1.780 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|LessThan0~336 3 COMB LCCOMB_X61_Y50_N20 12 " "Info: 3: + IC(0.598 ns) + CELL(0.272 ns) = 1.780 ns; Loc. = LCCOMB_X61_Y50_N20; Fanout = 12; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|LessThan0~336'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~334 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~336 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 461 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 2.261 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector89~135 4 COMB LCCOMB_X61_Y50_N28 2 " "Info: 4: + IC(0.253 ns) + CELL(0.228 ns) = 2.261 ns; Loc. = LCCOMB_X61_Y50_N28; Fanout = 2; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector89~135'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~336 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector89~135 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.357 ns) 2.869 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.casn~297 5 COMB LCCOMB_X61_Y50_N18 3 " "Info: 5: + IC(0.251 ns) + CELL(0.357 ns) = 2.869 ns; Loc. = LCCOMB_X61_Y50_N18; Fanout = 3; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.casn~297'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector89~135 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.casn~297 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.269 ns) 4.222 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:casnpad\|ddio_out_sue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg 6 REG IOC_X73_Y52_N0 1 " "Info: 6: + IC(1.084 ns) + CELL(0.269 ns) = 4.222 ns; Loc. = IOC_X73_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:casnpad\|ddio_out_sue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.casn~297 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "db/ddio_out_sue.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_out_sue.tdf" 33 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 33.11 % ) " "Info: Total cell delay = 1.398 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.824 ns ( 66.89 % ) " "Info: Total interconnect delay = 2.824 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.222 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~334 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~336 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector89~135 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.casn~297 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.222 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~334 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~336 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector89~135 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.casn~297 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 0.638ns 0.598ns 0.253ns 0.251ns 1.084ns } { 0.000ns 0.272ns 0.272ns 0.228ns 0.357ns 0.269ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.160ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] } { 0.000ns 1.303ns 1.106ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.222 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~334 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~336 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector89~135 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.casn~297 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.222 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.waddr[0] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~334 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|LessThan0~336 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector89~135 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.casn~297 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 0.638ns 0.598ns 0.253ns 0.251ns 1.084ns } { 0.000ns 0.272ns 0.272ns 0.228ns 0.357ns 0.269ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_clkin " "Info: No valid register-to-register data paths exist for clock \"ddr_clkin\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_dqs\[0\] " "Info: No valid register-to-register data paths exist for clock \"ddr_dqs\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_dqs\[1\] " "Info: No valid register-to-register data paths exist for clock \"ddr_dqs\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 8.139 ns " "Info: Slack time is 8.139 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "268.67 MHz 3.722 ns " "Info: Fmax is 268.67 MHz (period= 3.722 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.820 ns + Largest register register " "Info: + Largest register to register requirement is 9.820 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.778 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.000 ns) 1.026 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.026 ns) + CELL(0.000 ns) = 1.026 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.618 ns) 2.778 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X55_Y32_N31 1 " "Info: 3: + IC(1.134 ns) + CELL(0.618 ns) = 2.778 ns; Loc. = LCFF_X55_Y32_N31; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.25 % ) " "Info: Total cell delay = 0.618 ns ( 22.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.160 ns ( 77.75 % ) " "Info: Total interconnect delay = 2.160 ns ( 77.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.026ns 1.134ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.774 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.000 ns) 1.026 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.026 ns) + CELL(0.000 ns) = 1.026 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.618 ns) 2.774 ns sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\] 3 REG LCFF_X52_Y32_N3 1 " "Info: 3: + IC(1.130 ns) + CELL(0.618 ns) = 2.774 ns; Loc. = LCFF_X52_Y32_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cpi.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/decode_cpi.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.28 % ) " "Info: Total cell delay = 0.618 ns ( 22.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.156 ns ( 77.72 % ) " "Info: Total interconnect delay = 2.156 ns ( 77.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.026ns 1.130ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.026ns 1.134ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.026ns 1.130ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/decode_cpi.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/decode_cpi.tdf" 32 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.026ns 1.134ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.026ns 1.130ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.681 ns - Longest register register " "Info: - Longest register to register delay is 1.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\] 1 REG LCFF_X52_Y32_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y32_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cpi.tdf" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/decode_cpi.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.228 ns) 0.766 ns sld_hub:sld_hub_inst\|hub_tdo_reg~645 2 COMB LCCOMB_X55_Y32_N18 1 " "Info: 2: + IC(0.538 ns) + CELL(0.228 ns) = 0.766 ns; Loc. = LCCOMB_X55_Y32_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~645'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 1.274 ns sld_hub:sld_hub_inst\|hub_tdo_reg~647 3 COMB LCCOMB_X55_Y32_N14 1 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 1.274 ns; Loc. = LCCOMB_X55_Y32_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~647'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 1.526 ns sld_hub:sld_hub_inst\|hub_tdo_reg~651 4 COMB LCCOMB_X55_Y32_N30 1 " "Info: 4: + IC(0.199 ns) + CELL(0.053 ns) = 1.526 ns; Loc. = LCCOMB_X55_Y32_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~651'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.681 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X55_Y32_N31 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.681 ns; Loc. = LCFF_X55_Y32_N31; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.708 ns ( 42.12 % ) " "Info: Total cell delay = 0.708 ns ( 42.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 57.88 % ) " "Info: Total interconnect delay = 0.973 ns ( 57.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.681 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.538ns 0.236ns 0.199ns 0.000ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.026ns 1.134ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.026ns 1.130ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.681 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.538ns 0.236ns 0.199ns 0.000ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 register grgpio:\\gpio0:grgpio0\|r.din2\[14\] register grgpio:\\gpio0:grgpio0\|r.ilat\[14\] 18 ps " "Info: Minimum slack time is 18 ps for clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" between source register \"grgpio:\\gpio0:grgpio0\|r.din2\[14\]\" and destination register \"grgpio:\\gpio0:grgpio0\|r.ilat\[14\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.073 ns + Shortest register register " "Info: + Shortest register to register delay is 0.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns grgpio:\\gpio0:grgpio0\|r.din2\[14\] 1 REG LCFF_X48_Y40_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y40_N5; Fanout = 3; REG Node = 'grgpio:\\gpio0:grgpio0\|r.din2\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { grgpio:\gpio0:grgpio0|r.din2[14] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 0.073 ns grgpio:\\gpio0:grgpio0\|r.ilat\[14\] 2 REG LCFF_X48_Y40_N7 1 " "Info: 2: + IC(0.000 ns) + CELL(0.073 ns) = 0.073 ns; Loc. = LCFF_X48_Y40_N7; Fanout = 1; REG Node = 'grgpio:\\gpio0:grgpio0\|r.ilat\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { grgpio:\gpio0:grgpio0|r.din2[14] grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.073 ns ( 100.00 % ) " "Info: Total cell delay = 0.073 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { grgpio:\gpio0:grgpio0|r.din2[14] grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.073 ns" { grgpio:\gpio0:grgpio0|r.din2[14] grgpio:\gpio0:grgpio0|r.ilat[14] } { 0.000ns 0.000ns } { 0.000ns 0.073ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.835 ns " "Info: + Latch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Destination clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.835 ns " "Info: - Launch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Source clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.311 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination register is 3.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14430 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14430; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.618 ns) 3.311 ns grgpio:\\gpio0:grgpio0\|r.ilat\[14\] 3 REG LCFF_X48_Y40_N7 1 " "Info: 3: + IC(1.137 ns) + CELL(0.618 ns) = 3.311 ns; Loc. = LCFF_X48_Y40_N7; Fanout = 1; REG Node = 'grgpio:\\gpio0:grgpio0\|r.ilat\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.67 % ) " "Info: Total cell delay = 0.618 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.693 ns ( 81.33 % ) " "Info: Total interconnect delay = 2.693 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.311 ns - Shortest register " "Info: - Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14430 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14430; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.618 ns) 3.311 ns grgpio:\\gpio0:grgpio0\|r.din2\[14\] 3 REG LCFF_X48_Y40_N5 3 " "Info: 3: + IC(1.137 ns) + CELL(0.618 ns) = 3.311 ns; Loc. = LCFF_X48_Y40_N5; Fanout = 3; REG Node = 'grgpio:\\gpio0:grgpio0\|r.din2\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.67 % ) " "Info: Total cell delay = 0.618 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.693 ns ( 81.33 % ) " "Info: Total interconnect delay = 2.693 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 108 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { grgpio:\gpio0:grgpio0|r.din2[14] grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.073 ns" { grgpio:\gpio0:grgpio0|r.din2[14] grgpio:\gpio0:grgpio0|r.ilat[14] } { 0.000ns 0.000ns } { 0.000ns 0.073ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.ilat[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din2[14] } { 0.000ns 1.556ns 1.137ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 1 REG LCFF_X58_Y50_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y50_N17; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.ba\[1\]~401 2 COMB LCCOMB_X58_Y50_N16 3 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X58_Y50_N16; Fanout = 3; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.ba\[1\]~401'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X58_Y50_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X58_Y50_N17; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.741 ns " "Info: + Latch edge is -2.741 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.741 ns " "Info: - Launch edge is -2.741 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 destination 3.037 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to destination register is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 306 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 306; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.618 ns) 3.037 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X58_Y50_N17 1 " "Info: 3: + IC(1.116 ns) + CELL(0.618 ns) = 3.037 ns; Loc. = LCFF_X58_Y50_N17; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.35 % ) " "Info: Total cell delay = 0.618 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.419 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.037 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 306 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 306; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.618 ns) 3.037 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X58_Y50_N17 1 " "Info: 3: + IC(1.116 ns) + CELL(0.618 ns) = 3.037 ns; Loc. = LCFF_X58_Y50_N17; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.35 % ) " "Info: Total cell delay = 0.618 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.419 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 7.868 ns " "Info: Minimum slack time is 7.868 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.416 ns + Shortest register register " "Info: + Shortest register to register delay is 0.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 1 REG LCFF_X64_Y51_N1 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y51_N1; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 0.261 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder 2 COMB LCCOMB_X64_Y51_N6 1 " "Info: 2: + IC(0.208 ns) + CELL(0.053 ns) = 0.261 ns; Loc. = LCCOMB_X64_Y51_N6; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.416 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X64_Y51_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.416 ns; Loc. = LCFF_X64_Y51_N7; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.00 % ) " "Info: Total cell delay = 0.208 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.208 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.208 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.208ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-7.452 ns - Smallest register register " "Info: - Smallest register to register requirement is -7.452 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-7.500 ns + " "Info: + Hold relationship between source and destination is -7.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.241 ns " "Info: + Latch edge is -0.241 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 10.000 ns -0.241 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" is 10.000 ns with  offset of -0.241 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Smallest " "Info: + Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 destination 3.026 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" to destination register is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl 2 COMB CLKCTRL_G15 1 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G15; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.618 ns) 3.026 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X64_Y51_N7 2 " "Info: 3: + IC(1.105 ns) + CELL(0.618 ns) = 3.026 ns; Loc. = LCFF_X64_Y51_N7; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.42 % ) " "Info: Total cell delay = 0.618 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.408 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.033 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 306 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 306; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.618 ns) 3.033 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 3 REG LCFF_X64_Y51_N1 20 " "Info: 3: + IC(1.112 ns) + CELL(0.618 ns) = 3.033 ns; Loc. = LCFF_X64_Y51_N1; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.38 % ) " "Info: Total cell delay = 0.618 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.415 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.415 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.416 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1]~feeder ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.208ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.033 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.112ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2 register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 2.959 ns " "Info: Minimum slack time is 2.959 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.517 ns + Shortest register register " "Info: + Shortest register to register delay is 0.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2 1 REG LCFF_X63_Y50_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y50_N3; Fanout = 3; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.053 ns) 0.362 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~0 2 COMB LCCOMB_X64_Y50_N26 1 " "Info: 2: + IC(0.309 ns) + CELL(0.053 ns) = 0.362 ns; Loc. = LCCOMB_X64_Y50_N26; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.362 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.517 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 3 REG LCFF_X64_Y50_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.517 ns; Loc. = LCFF_X64_Y50_N27; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 40.23 % ) " "Info: Total cell delay = 0.208 ns ( 40.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 59.77 % ) " "Info: Total interconnect delay = 0.309 ns ( 59.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.517 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.442 ns - Smallest register register " "Info: - Smallest register to register requirement is -2.442 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.498 ns + " "Info: + Hold relationship between source and destination is -2.498 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.761 ns " "Info: + Latch edge is 4.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns + Smallest " "Info: + Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 destination 3.032 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to destination register is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 132 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 132; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.618 ns) 3.032 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\] 3 REG LCFF_X64_Y50_N27 1 " "Info: 3: + IC(1.111 ns) + CELL(0.618 ns) = 3.032 ns; Loc. = LCFF_X64_Y50_N27; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.38 % ) " "Info: Total cell delay = 0.618 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.414 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.414 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.031 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 306 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 306; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.618 ns) 3.031 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2 3 REG LCFF_X63_Y50_N3 3 " "Info: 3: + IC(1.110 ns) + CELL(0.618 ns) = 3.031 ns; Loc. = LCFF_X63_Y50_N3; Fanout = 3; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.sdstate.wr2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.39 % ) " "Info: Total cell delay = 0.618 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.413 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.413 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.517 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1] } { 0.000ns 1.303ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.sdstate.wr2 } { 0.000ns 1.303ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]\" and destination register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 1 REG LCFF_X50_Y32_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y32_N19; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt~1 2 COMB LCCOMB_X50_Y32_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X50_Y32_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt~1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 3 REG LCFF_X50_Y32_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X50_Y32_N19; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.771 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.000 ns) 1.026 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.026 ns) + CELL(0.000 ns) = 1.026 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.618 ns) 2.771 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 3 REG LCFF_X50_Y32_N19 3 " "Info: 3: + IC(1.127 ns) + CELL(0.618 ns) = 2.771 ns; Loc. = LCFF_X50_Y32_N19; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.30 % ) " "Info: Total cell delay = 0.618 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.153 ns ( 77.70 % ) " "Info: Total interconnect delay = 2.153 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.771 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.000 ns) 1.026 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.026 ns) + CELL(0.000 ns) = 1.026 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.618 ns) 2.771 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\] 3 REG LCFF_X50_Y32_N19 3 " "Info: 3: + IC(1.127 ns) + CELL(0.618 ns) = 2.771 ns; Loc. = LCFF_X50_Y32_N19; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.30 % ) " "Info: Total cell delay = 0.618 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.153 ns ( 77.70 % ) " "Info: Total interconnect delay = 2.153 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~1 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] } { 0.000ns 1.026ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "apbuart:\\ua1:uart1\|r.rxf\[0\] rxd1 clk 6.859 ns register " "Info: tsu for register \"apbuart:\\ua1:uart1\|r.rxf\[0\]\" (data pin = \"rxd1\", clock pin = \"clk\") is 6.859 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.233 ns + Longest pin register " "Info: + Longest pin to register delay is 7.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns rxd1 1 PIN PIN_AD26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD26; Fanout = 1; PIN Node = 'rxd1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd1 } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.084 ns) + CELL(0.309 ns) 7.233 ns apbuart:\\ua1:uart1\|r.rxf\[0\] 2 REG LCFF_X52_Y45_N25 1 " "Info: 2: + IC(6.084 ns) + CELL(0.309 ns) = 7.233 ns; Loc. = LCFF_X52_Y45_N25; Fanout = 1; REG Node = 'apbuart:\\ua1:uart1\|r.rxf\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.393 ns" { rxd1 apbuart:\ua1:uart1|r.rxf[0] } "NODE_NAME" } } { "../../lib/gaisler/uart/apbuart.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/apbuart.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 15.89 % ) " "Info: Total cell delay = 1.149 ns ( 15.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.084 ns ( 84.11 % ) " "Info: Total interconnect delay = 6.084 ns ( 84.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.233 ns" { rxd1 apbuart:\ua1:uart1|r.rxf[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.233 ns" { rxd1 rxd1~combout apbuart:\ua1:uart1|r.rxf[0] } { 0.000ns 0.000ns 6.084ns } { 0.000ns 0.840ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../lib/gaisler/uart/apbuart.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/apbuart.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 -2.835 ns - " "Info: - Offset between input clock \"clk\" and output clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is -2.835 ns" {  } { { "leon3mp.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 58 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.299 ns - Shortest register " "Info: - Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination register is 3.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14430 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14430; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.618 ns) 3.299 ns apbuart:\\ua1:uart1\|r.rxf\[0\] 3 REG LCFF_X52_Y45_N25 1 " "Info: 3: + IC(1.125 ns) + CELL(0.618 ns) = 3.299 ns; Loc. = LCFF_X52_Y45_N25; Fanout = 1; REG Node = 'apbuart:\\ua1:uart1\|r.rxf\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl apbuart:\ua1:uart1|r.rxf[0] } "NODE_NAME" } } { "../../lib/gaisler/uart/apbuart.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/apbuart.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.73 % ) " "Info: Total cell delay = 0.618 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.681 ns ( 81.27 % ) " "Info: Total interconnect delay = 2.681 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.299 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl apbuart:\ua1:uart1|r.rxf[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.299 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl apbuart:\ua1:uart1|r.rxf[0] } { 0.000ns 1.556ns 1.125ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.233 ns" { rxd1 apbuart:\ua1:uart1|r.rxf[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.233 ns" { rxd1 rxd1~combout apbuart:\ua1:uart1|r.rxf[0] } { 0.000ns 0.000ns 6.084ns } { 0.000ns 0.840ns 0.309ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.299 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl apbuart:\ua1:uart1|r.rxf[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.299 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl apbuart:\ua1:uart1|r.rxf[0] } { 0.000ns 1.556ns 1.125ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk gpio\[6\] grgpio:\\gpio0:grgpio0\|r.dout\[6\] 8.089 ns register " "Info: tco from clock \"clk\" to destination pin \"gpio\[6\]\" through register \"grgpio:\\gpio0:grgpio0\|r.dout\[6\]\" is 8.089 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 -2.835 ns + " "Info: + Offset between input clock \"clk\" and output clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is -2.835 ns" {  } { { "leon3mp.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 58 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.296 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14430 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14430; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.618 ns) 3.296 ns grgpio:\\gpio0:grgpio0\|r.dout\[6\] 3 REG LCFF_X48_Y44_N19 2 " "Info: 3: + IC(1.122 ns) + CELL(0.618 ns) = 3.296 ns; Loc. = LCFF_X48_Y44_N19; Fanout = 2; REG Node = 'grgpio:\\gpio0:grgpio0\|r.dout\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.dout[6] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.75 % ) " "Info: Total cell delay = 0.618 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 81.25 % ) " "Info: Total interconnect delay = 2.678 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.dout[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.dout[6] } { 0.000ns 1.556ns 1.122ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.534 ns + Longest register pin " "Info: + Longest register to pin delay is 7.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns grgpio:\\gpio0:grgpio0\|r.dout\[6\] 1 REG LCFF_X48_Y44_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y44_N19; Fanout = 2; REG Node = 'grgpio:\\gpio0:grgpio0\|r.dout\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { grgpio:\gpio0:grgpio0|r.dout[6] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.572 ns) + CELL(1.962 ns) 7.534 ns gpio\[6\] 2 PIN PIN_AD18 0 " "Info: 2: + IC(5.572 ns) + CELL(1.962 ns) = 7.534 ns; Loc. = PIN_AD18; Fanout = 0; PIN Node = 'gpio\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.534 ns" { grgpio:\gpio0:grgpio0|r.dout[6] gpio[6] } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/hw/hdl/truth/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 26.04 % ) " "Info: Total cell delay = 1.962 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 73.96 % ) " "Info: Total interconnect delay = 5.572 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.534 ns" { grgpio:\gpio0:grgpio0|r.dout[6] gpio[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.534 ns" { grgpio:\gpio0:grgpio0|r.dout[6] gpio[6] } { 0.000ns 5.572ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.dout[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.dout[6] } { 0.000ns 1.556ns 1.122ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.534 ns" { grgpio:\gpio0:grgpio0|r.dout[6] gpio[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.534 ns" { grgpio:\gpio0:grgpio0|r.dout[6] gpio[6] } { 0.000ns 5.572ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.823 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y26_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.823 ns) 1.823 ns altera_reserved_tdo 2 PIN PIN_F6 0 " "Info: 2: + IC(0.000 ns) + CELL(1.823 ns) = 1.823 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.823 ns ( 100.00 % ) " "Info: Total cell delay = 1.823 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 1.823ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[14\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 0.480 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[14\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.768 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.000 ns) 1.026 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 79 " "Info: 2: + IC(1.026 ns) + CELL(0.000 ns) = 1.026 ns; Loc. = CLKCTRL_G3; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.618 ns) 2.768 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[14\] 3 REG LCFF_X49_Y32_N3 2 " "Info: 3: + IC(1.124 ns) + CELL(0.618 ns) = 2.768 ns; Loc. = LCFF_X49_Y32_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.33 % ) " "Info: Total cell delay = 0.618 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.150 ns ( 77.67 % ) " "Info: Total interconnect delay = 2.150 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } { 0.000ns 1.026ns 1.124ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.437 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X0_Y26_N1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 21; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.053 ns) 2.282 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~28 2 COMB LCCOMB_X49_Y32_N2 1 " "Info: 2: + IC(2.229 ns) + CELL(0.053 ns) = 2.282 ns; Loc. = LCCOMB_X49_Y32_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~28'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.437 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[14\] 3 REG LCFF_X49_Y32_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.437 ns; Loc. = LCFF_X49_Y32_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 8.54 % ) " "Info: Total cell delay = 0.208 ns ( 8.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.229 ns ( 91.46 % ) " "Info: Total interconnect delay = 2.229 ns ( 91.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } { 0.000ns 2.229ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } { 0.000ns 1.026ns 1.124ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~28 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] } { 0.000ns 2.229ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQCU_MULTITHREAD_RESULT" "1 2 " "Info: Parallel compilation was enabled and used up to 1 processor(s) on your system out of a possible 2 processor(s) allowed" { { "Info" "IQCU_MULTITHREAD_SUB_RESULT" "100 1  " "Info: 100% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0}  } {  } 0 0 "Parallel compilation was enabled and used up to %1!i! processor(s) on your system out of a possible %2!i! processor(s) allowed" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Info: Allocated 327 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 00:19:39 2010 " "Info: Processing ended: Tue Dec 07 00:19:39 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Info: Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
