/**************************************************************
CAUTION : This file is Auto Generated by VBA based on *.xls.
          So, don't modify this file manually!
***************************************************************/
#ifndef E5379_IOS_PD_CONFIG_H_
#define E5379_IOS_PD_CONFIG_H_

/*配置管脚复用关系、内部上下拉以及驱动能力*/
#define E5379_IOS_PD_CONFIG \
do{\
\
/*配置NANDFLASH(15个PIN)*/\
    /*nf_data[8]管脚复用配置*/\
    SET_IOS_NF_DATA8_CTRL1_1;\
    CLR_IOS_GPIO1_0_CTRL1_1;\
\
\
/*配置BOOT_MODE,JTAG_MODE(7个PIN）*/\
\
/*配置MMC0（6个PIN）（SD MASTER/SDIO SLAVE）*/\
    /*gpio1[7]管脚复用配置*/\
    SET_IOS_GPIO1_7_CTRL1_1;\
    CLR_IOS_MMC0_CLK_CTRL1_1;\
    CLR_IOS_JTAG1_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_2;\
    /*gpio1[7]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_7);\
\
    /*gpio1[8]管脚复用配置*/\
    SET_IOS_GPIO1_8_CTRL1_1;\
    CLR_IOS_MMC0_CTRL1_1;\
    CLR_IOS_JTAG1_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_2;\
    /*gpio1[8]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL22;\
    /*gpio1[8]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_8);\
\
    /*gpio1[9]管脚复用配置*/\
    SET_IOS_GPIO1_9_CTRL1_1;\
    CLR_IOS_MMC0_CTRL1_1;\
    CLR_IOS_JTAG1_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_2;\
    /*gpio1[9]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL23;\
    /*gpio1[9]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_9);\
\
    /*gpio1[10]管脚复用配置*/\
    SET_IOS_GPIO1_10_CTRL1_1;\
    CLR_IOS_MMC0_CTRL1_1;\
    CLR_IOS_JTAG1_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_2;\
    /*gpio1[10]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL24;\
    /*gpio1[10]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_10);\
\
    /*gpio1[11]管脚复用配置*/\
    SET_IOS_GPIO1_11_CTRL1_1;\
    CLR_IOS_MMC0_CTRL1_1;\
    CLR_IOS_JTAG1_CTRL1_1;\
    /*gpio1[11]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL25;\
    /*gpio1[11]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_11);\
\
    /*gpio1[12]管脚复用配置*/\
    SET_IOS_GPIO1_12_CTRL1_1;\
    CLR_IOS_MMC0_CTRL1_1;\
    CLR_IOS_JTAG1_CTRL1_1;\
    /*gpio1[12]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL26;\
    /*gpio1[12]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_12);\
\
\
/*配置JTAG0（6个PIN）*/\
\
/*配置GPIO/GSBI_0(16PIN）*/\
    /*lcd_cs_n管脚复用配置*/\
    SET_IOS_LCD_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL33;\
    CLR_IOS_GPIO2_16_CTRL1_1;\
    CLR_IOS_UART1_CTRL1_1;\
    /*lcd_cs_n管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL33;\
\
    /*lcd_rst_n管脚复用配置*/\
    SET_IOS_LCD_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL34;\
    CLR_IOS_GPIO2_17_CTRL1_1;\
    CLR_IOS_UART1_CTRL1_1;\
    /*lcd_rst_n管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL34;\
\
    /*gpio2[18]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_18);\
\
    /*gpio2[19]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_19);\
\
    /*gpio2[20]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_20);\
\
    /*gpio2[21]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_21);\
\
    /*i2c0_sda管脚复用配置*/\
    CLR_IOS_I2C0_CTRL2_2;\
    SET_IOS_I2C0_CTRL2_1;\
    CLR_IOS_GPIO2_22_CTRL1_1;\
    /*i2c0_sda管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL39;\
\
    /*i2c0_scl管脚复用配置*/\
    CLR_IOS_I2C0_CTRL2_2;\
    SET_IOS_I2C0_CTRL2_1;\
    CLR_IOS_GPIO2_23_CTRL1_1;\
    /*i2c0_scl管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL40;\
\
    /*gpio2[24]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL41;\
\
    /*i2c1_sda管脚复用配置*/\
    CLR_IOS_I2C1_CTRL2_2;\
    SET_IOS_I2C1_CTRL2_1;\
    CLR_IOS_GPIO2_26_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_1;\
    /*i2c1_sda管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL43;\
\
    /*i2c1_scl管脚复用配置*/\
    CLR_IOS_I2C1_CTRL2_2;\
    SET_IOS_I2C1_CTRL2_1;\
    CLR_IOS_GPIO2_27_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_1;\
    /*i2c1_scl管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL44;\
\
    /*gpio2[29]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL46;\
\
    /*lte_tx_active管脚复用配置*/\
    CLR_IOS_LTE_TX_ACTV_CTRL5_1;\
    CLR_IOS_LTE_TX_ACTV_CTRL5_3;\
    CLR_IOS_LTE_TX_ACTV_CTRL5_4;\
    CLR_IOS_LTE_TX_ACTV_CTRL5_5;\
    SET_IOS_LTE_TX_ACTV_CTRL5_2;\
    OUTSET_IOS_PD_IOM_CTRL47;\
    CLR_IOS_GPIO2_30_CTRL1_1;\
    CLR_IOS_SPI0_CTRL2_1;\
    CLR_IOS_GP_PWM1_CTRL1_1;\
    /*lte_tx_active管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL47;\
\
\
/*配置GPIO/GSBI_1(7PIN）*/\
    /*spi1_cs0_n管脚复用配置*/\
    SET_IOS_SPI1_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL49;\
    CLR_IOS_GPIO3_0_CTRL1_1;\
    /*spi1_cs0_n管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL49;\
\
    /*spi1_clk管脚复用配置*/\
    SET_IOS_SPI1_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL50;\
    CLR_IOS_GPIO3_1_CTRL1_1;\
    /*spi1_clk管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL50;\
\
    /*spi1_dio管脚复用配置*/\
    SET_IOS_SPI1_CTRL1_1;\
    CLR_IOS_GPIO3_2_CTRL1_1;\
    /*spi1_dio管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL51;\
\
    /*gpio3[3]管脚输入方向配置*/\
    gpio_direction_input(GPIO_3_3);\
\
    /*lte_frame_sync管脚复用配置*/\
    CLR_IOS_LTE_FRM_SYNC_CTRL5_1;\
    CLR_IOS_LTE_FRM_SYNC_CTRL5_3;\
    CLR_IOS_LTE_FRM_SYNC_CTRL5_4;\
    CLR_IOS_LTE_FRM_SYNC_CTRL5_5;\
    SET_IOS_LTE_FRM_SYNC_CTRL5_2;\
    OUTSET_IOS_PD_IOM_CTRL53;\
    CLR_IOS_GPIO3_4_CTRL1_1;\
    CLR_IOS_SPI0_CS1_CTRL3_1;\
    CLR_IOS_UART1_4LINE_CTRL2_1;\
    /*lte_frame_sync管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL53;\
\
    /*wlan_bt_rx_priority管脚复用配置*/\
    CLR_IOS_WLAN_BT_RX_PRIORITY_CTRL5_1;\
    CLR_IOS_WLAN_BT_RX_PRIORITY_CTRL5_3;\
    CLR_IOS_WLAN_BT_RX_PRIORITY_CTRL5_4;\
    CLR_IOS_WLAN_BT_RX_PRIORITY_CTRL5_5;\
    SET_IOS_WLAN_BT_RX_PRIORITY_CTRL5_2;\
    INSET_IOS_PD_IOM_CTRL54;\
    CLR_IOS_GPIO3_5_CTRL1_1;\
    CLR_IOS_SPI1_CS1_CTRL3_1;\
    CLR_IOS_UART1_4LINE_CTRL2_1;\
\
    /*lte_rx_active管脚复用配置*/\
    CLR_IOS_LTE_RX_ACTV_CTRL5_1;\
    CLR_IOS_LTE_RX_ACTV_CTRL5_3;\
    CLR_IOS_LTE_RX_ACTV_CTRL5_4;\
    CLR_IOS_LTE_RX_ACTV_CTRL5_5;\
    SET_IOS_LTE_RX_ACTV_CTRL5_2;\
    OUTSET_IOS_PD_IOM_CTRL55;\
    CLR_IOS_GPIO3_6_CTRL1_1;\
    CLR_IOS_GP_PWM0_CTRL1_1;\
    CLR_IOS_CLK0_19P2_CTRL1_1;\
    /*lte_rx_active管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL55;\
\
\
/*配置RF线控：CH0 FEM(6PIN）*/\
    /*ch0_apt_pdm管脚复用配置*/\
    SET_IOS_CH0_APT_PDM_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL59;\
    CLR_IOS_GPIO1_16_CTRL1_1;\
    CLR_IOS_ET_MODE_CTRL2_1;\
    /*ch0_apt_pdm管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL59;\
\
    /*ch0_mipi_clk管脚复用配置*/\
    SET_IOS_CH0_MIPI_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL60;\
    CLR_IOS_GPIO1_17_CTRL1_1;\
    /*ch0_mipi_clk管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL60;\
\
    /*ch0_mipi_data管脚复用配置*/\
    SET_IOS_CH0_MIPI_CTRL1_1;\
    CLR_IOS_GPIO1_18_CTRL1_1;\
\
\
/*配置RF线控：CH1 FEM(6PIN）*/\
    /*gpio1[19]管脚复用配置*/\
    SET_IOS_GPIO1_19_CTRL1_1;\
    CLR_IOS_CH1_RF_CTRL1_1;\
    /*gpio1[19]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL62;\
    /*gpio1[19]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_19);\
\
    /*gpio1[20]管脚复用配置*/\
    SET_IOS_GPIO1_20_CTRL1_1;\
    CLR_IOS_CH1_RF_CTRL1_1;\
    /*gpio1[20]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL63;\
    /*gpio1[20]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_20);\
\
    /*gpio1[21]管脚复用配置*/\
    SET_IOS_GPIO1_21_CTRL1_1;\
    CLR_IOS_CH1_RF_CTRL1_1;\
    /*gpio1[21]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL64;\
    /*gpio1[21]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_21);\
\
    /*gpio1[22]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL65;\
\
    /*gpio1[23]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL66;\
\
\
/*配置TCXO PDM（2个PIN）*/\
    /*gpio1[26]管脚复用配置*/\
    SET_IOS_GPIO1_26_CTRL1_1;\
    CLR_IOS_CH1_AFC_CTRL2_1;\
\
\
/*配置RF线控：FEM(21个PIN）*/\
    /*gpio1[27]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL70;\
    /*gpio1[27]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_27);\
\
    /*gpio1[28]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL71;\
    /*gpio1[28]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_28);\
\
    /*gpio1[29]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_29);\
\
    /*antpa_sel[3]管脚复用配置*/\
    SET_IOS_ANTPA_SEL3_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL73;\
    CLR_IOS_GPIO1_30_CTRL1_1;\
    /*antpa_sel[3]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL73;\
\
    /*antpa_sel[4]管脚复用配置*/\
    SET_IOS_ANTPA_SEL4_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL74;\
    CLR_IOS_GPIO1_31_CTRL1_1;\
    /*antpa_sel[4]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL74;\
\
    /*antpa_sel[5]管脚复用配置*/\
    SET_IOS_ANTPA_SEL5_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL75;\
    CLR_IOS_GPIO2_0_CTRL1_1;\
    /*antpa_sel[5]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL75;\
\
    /*antpa_sel[6]管脚复用配置*/\
    SET_IOS_ANTPA_SEL6_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL76;\
    CLR_IOS_GPIO2_1_CTRL1_1;\
    /*antpa_sel[6]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL76;\
\
    /*antpa_sel[7]管脚复用配置*/\
    SET_IOS_ANTPA_SEL7_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL77;\
    CLR_IOS_GPIO2_2_CTRL1_1;\
    /*antpa_sel[7]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL77;\
\
    /*antpa_sel[8]管脚复用配置*/\
    SET_IOS_ANTPA_SEL8_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL78;\
    CLR_IOS_GPIO2_3_CTRL1_1;\
    /*antpa_sel[8]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL78;\
\
    /*antpa_sel[9]管脚复用配置*/\
    SET_IOS_ANTPA_SEL9_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL79;\
    CLR_IOS_GPIO2_4_CTRL1_1;\
    /*antpa_sel[9]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL79;\
\
    /*antpa_sel[10]管脚复用配置*/\
    SET_IOS_ANTPA_SEL10_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL80;\
    CLR_IOS_GPIO2_5_CTRL1_1;\
    /*antpa_sel[10]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL80;\
\
    /*antpa_sel[11]管脚复用配置*/\
    SET_IOS_ANTPA_SEL11_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL81;\
    CLR_IOS_GPIO2_6_CTRL1_1;\
    /*antpa_sel[11]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL81;\
\
    /*antpa_sel[12]管脚复用配置*/\
    SET_IOS_ANTPA_SEL12_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL82;\
    CLR_IOS_GPIO2_7_CTRL1_1;\
    /*antpa_sel[12]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL82;\
\
    /*antpa_sel[13]管脚复用配置*/\
    SET_IOS_ANTPA_SEL13_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL83;\
    CLR_IOS_GPIO2_8_CTRL1_1;\
    /*antpa_sel[13]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL83;\
\
    /*antpa_sel[14]管脚复用配置*/\
    SET_IOS_ANTPA_SEL14_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL84;\
    CLR_IOS_GPIO2_9_CTRL1_1;\
    /*antpa_sel[14]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL84;\
\
    /*antpa_sel[15]管脚复用配置*/\
    SET_IOS_ANTPA_SEL15_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL85;\
    CLR_IOS_GPIO2_10_CTRL1_1;\
    /*antpa_sel[15]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL85;\
\
    /*antpa_sel[16]管脚复用配置*/\
    SET_IOS_ANTPA_SEL16_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL86;\
    CLR_IOS_GPIO2_11_CTRL1_1;\
    /*antpa_sel[16]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL86;\
\
    /*antpa_sel[17]管脚复用配置*/\
    SET_IOS_ANTPA_SEL17_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL87;\
    CLR_IOS_GPIO2_12_CTRL1_1;\
    /*antpa_sel[17]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL87;\
\
    /*antpa_sel[18]管脚复用配置*/\
    SET_IOS_ANTPA_SEL18_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL88;\
    CLR_IOS_GPIO2_13_CTRL1_1;\
    /*antpa_sel[18]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL88;\
\
    /*antpa_sel[19]管脚复用配置*/\
    SET_IOS_ANTPA_SEL19_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL89;\
    CLR_IOS_GPIO2_14_CTRL1_1;\
    /*antpa_sel[19]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL89;\
\
    /*antpa_sel[20]管脚复用配置*/\
    SET_IOS_ANTPA_SEL20_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL90;\
    CLR_IOS_GPIO2_15_CTRL1_1;\
    /*antpa_sel[20]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL90;\
\
\
/*配置ABB信号（32个PIN）*/\
\
/*配置LPDDR2信号（65个PIN）：CA(19PIN)*/\
\
/*配置LPDDR2信号（65个PIN）：DQ(46PIN)*/\
\
/*配置USB3.0信号（10个PIN）*/\
\
/*配置PCIE（7个PIN）*/\
\
}while(0)

#endif

