{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533695003119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533695003119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 23:23:22 2018 " "Processing started: Tue Aug 07 23:23:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533695003119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533695003119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533695003119 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "controlador_ram.qip " "Tcl Script File controlador_ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE controlador_ram.qip " "set_global_assignment -name QIP_FILE controlador_ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1533695003416 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1533695003416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533695004009 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processador.qsys " "Elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695004227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:25 Progress: Loading NovoQuartusZero/processador.qsys " "2018.08.07.23:23:25 Progress: Loading NovoQuartusZero/processador.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695005771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:25 Progress: Reading input file " "2018.08.07.23:23:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695005974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.08.07.23:23:26 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Parameterizing module clk_0 " "2018.08.07.23:23:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.08.07.23:23:26 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Parameterizing module nios2_qsys_0 " "2018.08.07.23:23:26 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.08.07.23:23:26 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Parameterizing module onchip_memory2_0 " "2018.08.07.23:23:26 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.08.07.23:23:26 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Parameterizing module leds " "2018.08.07.23:23:26 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Adding botao \[altera_avalon_pio 13.1\] " "2018.08.07.23:23:26 Progress: Adding botao \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Parameterizing module botao " "2018.08.07.23:23:26 Progress: Parameterizing module botao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.08.07.23:23:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Parameterizing module jtag_uart_0 " "2018.08.07.23:23:26 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:26 Progress: Adding vga_load_0 \[vga_load 1.0\] " "2018.08.07.23:23:26 Progress: Adding vga_load_0 \[vga_load 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695006645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:27 Progress: Parameterizing module vga_load_0 " "2018.08.07.23:23:27 Progress: Parameterizing module vga_load_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695007035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:27 Progress: Building connections " "2018.08.07.23:23:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695007035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:28 Progress: Parameterizing connections " "2018.08.07.23:23:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695008002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:28 Progress: Validating " "2018.08.07.23:23:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695008002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:23:28 Progress: Done reading input file " "2018.08.07.23:23:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695008642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695009094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Generating processador \"processador\" for QUARTUS_SYNTH " "Processador: Generating processador \"processador\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695011434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 24 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 24 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695011824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_custom_instruction_transform: After transform: 10 modules, 27 connections " "Merlin_custom_instruction_transform: After transform: 10 modules, 27 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695011972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections " "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695012100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 41 connections " "Merlin_translator_transform: After transform: 13 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695012431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 110 connections " "Merlin_domain_transform: After transform: 26 modules, 110 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695012932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 132 connections " "Merlin_router_transform: After transform: 33 modules, 132 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695013042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections " "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695013327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695013542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 11 modules, 30 connections " "Merlin_hierarchy_transform: After transform: 11 modules, 30 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695015267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 11 modules, 30 connections " "Merlin_mm_transform: After transform: 11 modules, 30 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695015267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 12 modules, 33 connections " "Merlin_interrupt_mapper_transform: After transform: 12 modules, 33 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695015299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 15 modules, 40 connections " "Reset_adaptation_transform: After transform: 15 modules, 40 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695015492 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_clock (clk)\" " "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_clock (clk)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533695016600 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset_req (reset_req)\" " "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533695016600 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset (reset)\" " "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset (reset)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533695016600 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)\" " "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533695016600 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)\" " "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533695016600 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:start (start)\" " "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:start (start)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533695016600 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:done (done)\" " "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:done (done)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533695016600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695017036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695017036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:37 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.08.07 23:23:37 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:37 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.08.07 23:23:37 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus " "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.08.07 23:23:39 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:41 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.08.07 23:23:41 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:41 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.08.07 23:23:41 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:23:43 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.08.07 23:23:43 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processador_leds' " "Leds: Starting RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695023760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processador_leds' " "Leds: Done RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processador\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processador\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Starting RTL generation for module 'processador_botao' " "Botao: Starting RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \] " "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Done RTL generation for module 'processador_botao' " "Botao: Done RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: \"processador\" instantiated altera_avalon_pio \"botao\" " "Botao: \"processador\" instantiated altera_avalon_pio \"botao\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2188242292571483855.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_load_0: \"processador\" instantiated vga_load \"vga_load_0\" " "Vga_load_0: \"processador\" instantiated vga_load \"vga_load_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_custom_instruction_master_translator: \"processador\" instantiated altera_customins_master_translator \"nios2_qsys_0_custom_instruction_master_translator\" " "Nios2_qsys_0_custom_instruction_master_translator: \"processador\" instantiated altera_customins_master_translator \"nios2_qsys_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_custom_instruction_master_comb_xconnect: \"processador\" instantiated altera_customins_xconnect \"nios2_qsys_0_custom_instruction_master_comb_xconnect\" " "Nios2_qsys_0_custom_instruction_master_comb_xconnect: \"processador\" instantiated altera_customins_xconnect \"nios2_qsys_0_custom_instruction_master_comb_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_custom_instruction_master_comb_slave_translator0: \"processador\" instantiated altera_customins_slave_translator \"nios2_qsys_0_custom_instruction_master_comb_slave_translator0\" " "Nios2_qsys_0_custom_instruction_master_comb_slave_translator0: \"processador\" instantiated altera_customins_slave_translator \"nios2_qsys_0_custom_instruction_master_comb_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695024836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections " "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695025979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695026373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\" " "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Done \"processador\" with 30 modules, 49 files, 943710 bytes " "Processador: Done \"processador\" with 30 modules, 49 files, 943710 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533695027458 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processador.qsys " "Finished elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695028908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029096 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGADemo.v(38) " "Verilog HDL Module Instantiation warning at VGADemo.v(38): ignored dangling comma in List of Port Connections" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533695029111 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "VGADemo.v(72) " "Verilog HDL Event Control warning at VGADemo.v(72): Event Control contains a complex event expression" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 72 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1533695029111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux_001 " "Found entity 1: processador_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux " "Found entity 1: processador_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_003 " "Found entity 1: processador_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_002 " "Found entity 1: processador_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux " "Found entity 1: processador_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_pio_0 " "Found entity 1: processador_pio_0" {  } { { "processador/synthesis/submodules/processador_pio_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_mult_cell " "Found entity 1: processador_nios2_qsys_0_mult_cell" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029657 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029673 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_002 " "Found entity 2: processador_mm_interconnect_0_id_router_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029688 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029813 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029844 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029938 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029938 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029938 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029938 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_003_default_decode " "Found entity 1: processador_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029969 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_003 " "Found entity 2: processador_id_router_003" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695029985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_002_default_decode " "Found entity 1: processador_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029985 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_002 " "Found entity 2: processador_id_router_002" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695029985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695029985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router.sv(48) " "Verilog HDL Declaration information at processador_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router.sv(49) " "Verilog HDL Declaration information at processador_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_default_decode " "Found entity 1: processador_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030000 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router " "Found entity 2: processador_id_router" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_mux " "Found entity 1: processador_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux_001 " "Found entity 1: processador_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux " "Found entity 1: processador_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_001_default_decode " "Found entity 1: processador_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030110 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router_001 " "Found entity 2: processador_addr_router_001" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router.sv(48) " "Verilog HDL Declaration information at processador_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router.sv(49) " "Verilog HDL Declaration information at processador_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_default_decode " "Found entity 1: processador_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030125 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router " "Found entity 2: processador_addr_router" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030234 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030312 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador/synthesis/processador.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "novoquartus.v 1 1 " "Found 1 design units, including 1 entities, in source file novoquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 NovoQuartus " "Found entity 1: NovoQuartus" {  } { { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "db/ip/processador/processador.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/escrever.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/escrever.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escrever " "Found entity 1: Escrever" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030437 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vgademo.v(38) " "Verilog HDL Module Instantiation warning at vgademo.v(38): ignored dangling comma in List of Port Connections" {  } { { "db/ip/processador/submodules/vgademo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/vgademo.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533695030453 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "vgademo.v(72) " "Verilog HDL Event Control warning at vgademo.v(72): Event Control contains a complex event expression" {  } { { "db/ip/processador/submodules/vgademo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/vgademo.v" 72 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1533695030453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "db/ip/processador/submodules/vgademo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/vgademo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processador/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/processador/submodules/altera_customins_master_translator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030531 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processador/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processador/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processador/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processador/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processador/submodules/altera_reset_controller.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processador/submodules/altera_reset_synchronizer.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/ccpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/ccpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccpu_ram " "Found entity 1: ccpu_ram" {  } { { "db/ip/processador/submodules/ccpu_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/ccpu_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "db/ip/processador/submodules/controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "db/ip/processador/submodules/divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "db/ip/processador/submodules/hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "db/ip/processador/submodules/processador_botao.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "db/ip/processador/submodules/processador_irq_mapper.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processador/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030812 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030812 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030812 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030812 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "db/ip/processador/submodules/processador_leds.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030890 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695030905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030921 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695030999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695030999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695031014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695031014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031014 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695031030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533695031030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031046 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_custom_instruction_master_comb_xconnect " "Found entity 1: processador_nios2_qsys_0_custom_instruction_master_comb_xconnect" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "db/ip/processador/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695031358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695031358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031420 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031420 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031420 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533695031436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NovoQuartus " "Elaborating entity \"NovoQuartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533695032122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:u0 " "Elaborating entity \"processador\" for hierarchy \"processador:u0\"" {  } { { "NovoQuartus.v" "u0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"processador_nios2_qsys_0\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench " "Elaborating entity \"processador_nios2_qsys_0_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_test_bench" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_a_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a " "Elaborating entity \"processador_nios2_qsys_0_register_bank_a_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_a" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032294 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695032294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7eh1 " "Found entity 1: altsyncram_7eh1" {  } { { "db/altsyncram_7eh1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_7eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695032403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695032403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated " "Elaborating entity \"altsyncram_7eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_b_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b " "Elaborating entity \"processador_nios2_qsys_0_register_bank_b_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_b" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032559 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695032559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8eh1 " "Found entity 1: altsyncram_8eh1" {  } { { "db/altsyncram_8eh1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_8eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695032668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695032668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated " "Elaborating entity \"altsyncram_8eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_debug processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_debug" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695032855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032855 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695032855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_ocimem processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"processador_nios2_qsys_0_nios2_ocimem\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_ocimem" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_ociram_sp_ram_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"processador_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_ociram_sp_ram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695032902 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695032902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk91 " "Found entity 1: altsyncram_qk91" {  } { { "db/altsyncram_qk91.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_qk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695033011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695033011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk91 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk91:auto_generated " "Elaborating entity \"altsyncram_qk91\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_avalon_reg processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"processador_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_avalon_reg" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_break processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_break\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_break" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_xbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_xbrk" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dbrk" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_itrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_itrace" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dtrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dtrace" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_td_mode processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_oci_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench " "Elaborating entity \"processador_nios2_qsys_0_oci_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_oci_test_bench" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_pib processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_pib" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_im processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_im\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_im" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_wrapper processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_jtag_debug_module_wrapper" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_tck processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_tck" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_sysclk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_sysclk" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "processador_nios2_qsys_0_jtag_debug_module_phy" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695033370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_onchip_memory2_0 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processador_onchip_memory2_0\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\"" {  } { { "processador/synthesis/processador.v" "onchip_memory2_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file teste.hex " "Parameter \"init_file\" = \"teste.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033417 ""}  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695033417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7b1 " "Found entity 1: altsyncram_c7b1" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_c7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695033510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695033510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7b1 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated " "Elaborating entity \"altsyncram_c7b1\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_leds processador:u0\|processador_leds:leds " "Elaborating entity \"processador_leds\" for hierarchy \"processador:u0\|processador_leds:leds\"" {  } { { "processador/synthesis/processador.v" "leds" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_botao processador:u0\|processador_botao:botao " "Elaborating entity \"processador_botao\" for hierarchy \"processador:u0\|processador_botao:botao\"" {  } { { "processador/synthesis/processador.v" "botao" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0 processador:u0\|processador_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"processador_jtag_uart_0\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\"" {  } { { "processador/synthesis/processador.v" "jtag_uart_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_w processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w " "Elaborating entity \"processador_jtag_uart_0_scfifo_w\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_w" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "wfifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033744 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695033744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695033838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695033838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695033885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695033885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695033932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695033932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695033947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695034041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695034041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695034150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695034150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695034290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695034290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695034431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695034431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_r processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r " "Elaborating entity \"processador_jtag_uart_0_scfifo_r\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_r" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "processador_jtag_uart_0_alt_jtag_atlantic" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695034758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034758 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695034758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADemo processador:u0\|VGADemo:vga_load_0 " "Elaborating entity \"VGADemo\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\"" {  } { { "processador/synthesis/processador.v" "vga_load_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGADemo.v(78) " "Verilog HDL assignment warning at VGADemo.v(78): truncated value with size 32 to match size of target (12)" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695034790 "|NovoQuartus|processador:u0|VGADemo:vga_load_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\"" {  } { { "VGADemo.v" "divisor_clock" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador divisor_clock.v(8) " "Verilog HDL or VHDL warning at divisor_clock.v(8): object \"contador\" assigned a value but never read" {  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533695034805 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator processador:u0\|VGADemo:vga_load_0\|hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|hvsync_generator:hvsync\"" {  } { { "VGADemo.v" "hvsync" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hsync_generator.v(18) " "Verilog HDL assignment warning at hsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695034821 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hsync_generator.v(27) " "Verilog HDL assignment warning at hsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695034821 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_ram processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram " "Elaborating entity \"controlador_ram\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\"" {  } { { "VGADemo.v" "controlador_ram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "altsyncram_component" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034883 ""}  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533695034883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iln1 " "Found entity 1: altsyncram_iln1" {  } { { "db/altsyncram_iln1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_iln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533695034977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533695034977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iln1 processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated " "Elaborating entity \"altsyncram_iln1\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escrever processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever " "Elaborating entity \"Escrever\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\"" {  } { { "VGADemo.v" "Escrever" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695034992 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dados_in escrever.v(53) " "Verilog HDL Always Construct warning at escrever.v(53): variable \"dados_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 escrever.v(53) " "Verilog HDL assignment warning at escrever.v(53): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "endereco_base escrever.v(54) " "Verilog HDL Always Construct warning at escrever.v(54): variable \"endereco_base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 escrever.v(54) " "Verilog HDL assignment warning at escrever.v(54): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"wren\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wraddress escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"wraddress\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[0\] escrever.v(42) " "Inferred latch for \"wraddress\[0\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[1\] escrever.v(42) " "Inferred latch for \"wraddress\[1\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[2\] escrever.v(42) " "Inferred latch for \"wraddress\[2\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695034992 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[3\] escrever.v(42) " "Inferred latch for \"wraddress\[3\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[4\] escrever.v(42) " "Inferred latch for \"wraddress\[4\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[5\] escrever.v(42) " "Inferred latch for \"wraddress\[5\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[6\] escrever.v(42) " "Inferred latch for \"wraddress\[6\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[7\] escrever.v(42) " "Inferred latch for \"wraddress\[7\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[8\] escrever.v(42) " "Inferred latch for \"wraddress\[8\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[9\] escrever.v(42) " "Inferred latch for \"wraddress\[9\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[10\] escrever.v(42) " "Inferred latch for \"wraddress\[10\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[11\] escrever.v(42) " "Inferred latch for \"wraddress\[11\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data escrever.v(42) " "Inferred latch for \"data\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren escrever.v(42) " "Inferred latch for \"wren\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done escrever.v(42) " "Inferred latch for \"done\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533695035008 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator processador:u0\|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"processador:u0\|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035070 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "db/ip/processador/submodules/altera_customins_master_translator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1533695035086 "|NovoQuartus|processador:u0|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_custom_instruction_master_comb_xconnect processador:u0\|processador_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect " "Elaborating entity \"processador_nios2_qsys_0_custom_instruction_master_comb_xconnect\" for hierarchy \"processador:u0\|processador_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_custom_instruction_master_comb_xconnect" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator processador:u0\|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"processador:u0\|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_custom_instruction_master_comb_slave_translator0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695035133 "|NovoQuartus|processador:u0|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695035133 "|NovoQuartus|processador:u0|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533695035133 "|NovoQuartus|processador:u0|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processador_mm_interconnect_0\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\"" {  } { { "processador/synthesis/processador.v" "mm_interconnect_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "leds_s1_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"processador_mm_interconnect_0_addr_router\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "addr_router" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\|processador_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\|processador_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"processador_mm_interconnect_0_addr_router_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "addr_router_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_001_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\|processador_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\|processador_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router " "Elaborating entity \"processador_mm_interconnect_0_id_router\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "id_router" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\|processador_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_id_router_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\|processador_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"processador_mm_interconnect_0_id_router_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "id_router_003" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_003_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\|processador_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\|processador_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_demux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_demux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_demux_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_mux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_mux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_mux_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_demux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_demux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_demux_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_mux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_mux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_mux_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_irq_mapper processador:u0\|processador_irq_mapper:irq_mapper " "Elaborating entity \"processador_irq_mapper\" for hierarchy \"processador:u0\|processador_irq_mapper:irq_mapper\"" {  } { { "processador/synthesis/processador.v" "irq_mapper" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\"" {  } { { "processador/synthesis/processador.v" "rst_controller" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "processador/synthesis/processador.v" "rst_controller_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533695035819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[0\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[0\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[1\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[1\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[2\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[2\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[3\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[3\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[4\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[4\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[5\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[5\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[6\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[6\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[7\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[7\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[8\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[8\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[9\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[9\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[10\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[10\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[11\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[11\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|data " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|data\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 6 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533695042434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1533695044025 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3235 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4232 -1 0 } } { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3826 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 393 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 611 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1533695044290 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1533695044290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695046599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1533695048471 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_iln1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_iln1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } } { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 47 0 0 } } { "processador/synthesis/processador.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 198 0 0 } } { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 18 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695048486 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1533695048580 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1533695048580 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533695048720 "|NovoQuartus|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1533695048720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695048939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg " "Generated suppressed messages file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533695049937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533695051716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695051716 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botao " "No output dependent on input pin \"botao\"" {  } { { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533695052262 "|NovoQuartus|botao"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1533695052262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2000 " "Implemented 2000 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533695052277 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533695052277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1839 " "Implemented 1839 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533695052277 ""} { "Info" "ICUT_CUT_TM_RAMS" "145 " "Implemented 145 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1533695052277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533695052277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533695052418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 07 23:24:12 2018 " "Processing ended: Tue Aug 07 23:24:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533695052418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533695052418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533695052418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533695052418 ""}
