#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027542e30660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027542e1dde0 .scope module, "UartRx_tb" "UartRx_tb" 3 4;
 .timescale -9 -9;
P_0000027542e2fa10 .param/l "KBAUD" 0 3 6, C4<10100010110000>;
v0000027542e89870_0 .var "IN", 0 0;
v0000027542e895f0_0 .net "Rx_done", 0 0, L_0000027542e2a220;  1 drivers
v0000027542e89cd0_0 .var "baud_cnt", 13 0;
o0000027542e31c18 .functor BUFZ 1, C4<z>; HiZ drive
v0000027542e89af0_0 .net "busy", 0 0, o0000027542e31c18;  0 drivers
v0000027542e89550_0 .var "clk", 0 0;
v0000027542e89910_0 .var "dataRx_cnt", 3 0;
v0000027542e89410_0 .var "dataRx_inc", 7 0;
v0000027542e89d70_0 .net "data_Rx", 7 0, L_0000027542e2ae60;  1 drivers
S_0000027542e1df70 .scope module, "DUT" "UartRx" 3 21, 4 1 0, S_0000027542e1dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_IN";
    .port_info 2 /OUTPUT 8 "data_OUT";
    .port_info 3 /OUTPUT 1 "Rx_done";
    .port_info 4 /OUTPUT 1 "busy";
P_0000027542e16190 .param/l "CNT_BITS" 0 4 19, +C4<00000000000000000000000000001110>;
P_0000027542e161c8 .param/l "KBAUD" 0 4 2, C4<10100010110000>;
enum0000027542e282f0 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
L_0000027542e2ae60 .functor BUFZ 8, v0000027542e1e100_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000027542e2a140 .functor NOT 1, v0000027542e89870_0, C4<0>, C4<0>, C4<0>;
L_0000027542e2a1b0 .functor AND 1, v0000027542e89230_0, L_0000027542e2a140, C4<1>, C4<1>;
L_0000027542e2a220 .functor BUFZ 1, v0000027542de2ae0_0, C4<0>, C4<0>, C4<0>;
v0000027542e2cfd0_0 .net "Rx_done", 0 0, L_0000027542e2a220;  alias, 1 drivers
v0000027542de2ae0_0 .var "Rx_done_nTmp", 0 0;
v0000027542de2d00_0 .var "Rx_start", 0 0;
v0000027542e1e100_0 .var "UR_data", 7 0;
v0000027542e1e1a0_0 .var "UR_dataCNT", 3 0;
v0000027542de24d0_0 .var "URstate", 1 0;
v0000027542de2570_0 .net *"_ivl_2", 0 0, L_0000027542e2a140;  1 drivers
v0000027542de2610_0 .var "baud_TICK", 0 0;
v0000027542de26b0_0 .var "baud_cnt", 13 0;
v0000027542de2750_0 .net "busy", 0 0, o0000027542e31c18;  alias, 0 drivers
v0000027542de27f0_0 .net "clk", 0 0, v0000027542e89550_0;  1 drivers
v0000027542e89e10_0 .net "data_IN", 0 0, v0000027542e89870_0;  1 drivers
v0000027542e890f0_0 .net "data_IN_falEdge", 0 0, L_0000027542e2a1b0;  1 drivers
v0000027542e89230_0 .var "data_IN_nTmp", 0 0;
v0000027542e894b0_0 .net "data_OUT", 7 0, L_0000027542e2ae60;  alias, 1 drivers
v0000027542e89a50_0 .var "r_busy", 0 0;
E_0000027542e2fa50 .event posedge, v0000027542de27f0_0;
    .scope S_0000027542e1df70;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027542de2d00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027542e1e1a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027542e1e100_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027542de2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000027542de26b0_0, 0, 14;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027542de24d0_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_0000027542e1df70;
T_1 ;
    %wait E_0000027542e2fa50;
    %load/vec4 v0000027542e890f0_0;
    %load/vec4 v0000027542de24d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 5208, 0, 14;
    %assign/vec4 v0000027542de26b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027542de24d0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000027542de26b0_0;
    %cmpi/u 10416, 0, 14;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0000027542de26b0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000027542de26b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027542de2610_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000027542de26b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027542de2610_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027542e1df70;
T_2 ;
    %wait E_0000027542e2fa50;
    %load/vec4 v0000027542de24d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000027542e890f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027542de24d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027542de2d00_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027542de2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000027542de24d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027542de24d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027542e1e1a0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027542de24d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027542de2ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027542e1e100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027542e89a50_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0000027542e89e10_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000027542e1e1a0_0;
    %assign/vec4/off/d v0000027542e1e100_0, 4, 5;
    %load/vec4 v0000027542e1e1a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v0000027542e1e1a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027542e1e1a0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027542e1e1a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027542de24d0_0, 0;
T_2.12 ;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027542de24d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027542de2ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027542e89a50_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.4 ;
T_2.1 ;
    %load/vec4 v0000027542e89e10_0;
    %assign/vec4 v0000027542e89230_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027542e1dde0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027542e89550_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027542e89410_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027542e89910_0, 0, 4;
    %pushi/vec4 10416, 0, 14;
    %store/vec4 v0000027542e89cd0_0, 0, 14;
    %end;
    .thread T_3, $init;
    .scope S_0000027542e1dde0;
T_4 ;
    %wait E_0000027542e2fa50;
    %load/vec4 v0000027542e895f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027542e89910_0, 0;
    %load/vec4 v0000027542e89410_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027542e89410_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000027542e89cd0_0, 0;
T_4.0 ;
    %load/vec4 v0000027542e89910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000027542e89cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000027542e89410_0;
    %load/vec4 v0000027542e89cd0_0;
    %part/u 1;
    %assign/vec4 v0000027542e89870_0, 0;
    %load/vec4 v0000027542e89910_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027542e89910_0, 0;
    %pushi/vec4 10416, 0, 14;
    %assign/vec4 v0000027542e89cd0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000027542e89cd0_0;
    %subi 1, 0, 14;
    %assign/vec4 v0000027542e89cd0_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 10415, 0, 14;
    %assign/vec4 v0000027542e89cd0_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027542e1dde0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000027542e89550_0;
    %nor/r;
    %store/vec4 v0000027542e89550_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027542e1dde0;
T_6 ;
    %vpi_call/w 3 55 "$dumpfile", "uart_rx_waves.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027542e1dde0;
T_7 ;
    %delay 5000000, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "UartRx_tb.v";
    "./../UartRx.v";
