Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 14 18:28:29 2021
| Host         : Mason-3500U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VerilogFile_control_sets_placed.rpt
| Design       : VerilogFile
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              88 |           23 |
| Yes          | No                    | No                     |             185 |           58 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  u4/flip         | u4/morse[9]_i_1_n_0          |                            |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | u4/done                      |                            |                1 |              2 |         2.00 |
|  u4/flip         |                              |                            |                2 |              3 |         1.50 |
|  clock_IBUF_BUFG |                              | u4/seg[6]_i_1_n_0          |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG | u4/LED[15]_i_1_n_0           |                            |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | u4/width__0_0                |                            |                2 |              9 |         4.50 |
|  u4/flip         |                              | u4/morse[9]_i_1_n_0        |                2 |              9 |         4.50 |
|  clock_IBUF_BUFG | u4/clear_freq[20]_i_1_n_0    |                            |                5 |             18 |         3.60 |
|  clock_IBUF_BUFG |                              | u4/counter[20]_i_1_n_0     |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG | u4/green_freq[20]_i_1_n_0    |                            |                8 |             21 |         2.62 |
|  clock_IBUF_BUFG | u4/red_freq[20]_i_1_n_0      |                            |                7 |             21 |         3.00 |
|  clock_IBUF_BUFG | u4/freq_count[20]_i_1_n_0    | u4/clr_counter[22]_i_1_n_0 |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG | u4/blue_freq[20]_i_1_n_0     |                            |                7 |             21 |         3.00 |
|  clock_IBUF_BUFG |                              | u4/clr_counter[22]_i_1_n_0 |                6 |             23 |         3.83 |
|  clock_IBUF_BUFG | u4/FlickerCounter[0]_i_1_n_0 |                            |                7 |             26 |         3.71 |
|  clock_IBUF_BUFG |                              | u4/clear                   |                7 |             28 |         4.00 |
|  clock_IBUF_BUFG | u4/DispCounter[0]_i_1_n_0    |                            |                8 |             29 |         3.62 |
|  clock_IBUF_BUFG | u4/TurnCounter[0]_i_1_n_0    |                            |                8 |             29 |         3.62 |
|  clock_IBUF_BUFG |                              |                            |               17 |             46 |         2.71 |
+------------------+------------------------------+----------------------------+------------------+----------------+--------------+


