--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.066ns (Levels of Logic = 0)
  Clock Path Skew:      -0.441ns (0.119 - 0.560)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y11.AQ      Tcko                  0.476   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y11.DX      net (fanout=1)        0.505   okHI/rst1
    SLICE_X30Y11.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.561ns logic, 0.505ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.AQ      Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y11.BX      net (fanout=2)        0.896   okHI/rst3
    SLICE_X31Y11.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.544ns logic, 0.896ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.322ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.DQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X31Y11.AX      net (fanout=2)        0.683   okHI/rst2
    SLICE_X31Y11.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.639ns logic, 0.683ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.DQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X31Y11.AX      net (fanout=2)        0.359   okHI/rst2
    SLICE_X31Y11.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.293ns logic, 0.359ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y11.AQ      Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y11.BX      net (fanout=2)        0.441   okHI/rst3
    SLICE_X31Y11.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.257ns logic, 0.441ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (0.000 - 0.255)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y11.AQ      Tcko                  0.200   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y11.DX      net (fanout=1)        0.225   okHI/rst1
    SLICE_X30Y11.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.241ns logic, 0.225ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<3>/CLK
  Logical resource: fifo_photon_din_0/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<3>/CLK
  Logical resource: fifo_photon_din_1/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<3>/CLK
  Logical resource: fifo_photon_din_2/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: master_logic<9>/CLK
  Logical resource: master_logic_9/CK
  Location pin: SLICE_X44Y71.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: master_logic<9>/SR
  Logical resource: master_logic_9/SR
  Location pin: SLICE_X44Y71.SR
  Clock network: ep40wire<0>
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_10_C_10/CLK
  Logical resource: pmt_readout_count_var_10_C_10/CK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26893 paths analyzed, 6173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.113ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y60.ENB), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      15.966ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.710 - 0.722)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.AQ      Tcko                  0.525   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X33Y37.D3      net (fanout=17)       2.382   ok1<21>
    SLICE_X33Y37.D       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X33Y37.A3      net (fanout=1)        0.359   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X33Y37.A       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X33Y37.B6      net (fanout=18)       0.189   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X33Y37.B       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X30Y78.C3      net (fanout=2)        3.419   time_resolved_pipe_out_read
    SLICE_X30Y78.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X25Y110.B6     net (fanout=38)       3.291   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X25Y110.B      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<30>11
    RAMB16_X0Y60.ENB     net (fanout=1)        4.260   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
    RAMB16_X0Y60.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.966ns (2.066ns logic, 13.900ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      15.849ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.710 - 0.722)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.BQ      Tcko                  0.525   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X33Y37.D4      net (fanout=16)       2.265   ok1<22>
    SLICE_X33Y37.D       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X33Y37.A3      net (fanout=1)        0.359   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X33Y37.A       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X33Y37.B6      net (fanout=18)       0.189   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X33Y37.B       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X30Y78.C3      net (fanout=2)        3.419   time_resolved_pipe_out_read
    SLICE_X30Y78.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X25Y110.B6     net (fanout=38)       3.291   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X25Y110.B      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<30>11
    RAMB16_X0Y60.ENB     net (fanout=1)        4.260   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
    RAMB16_X0Y60.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.849ns (2.066ns logic, 13.783ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      15.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.710 - 0.722)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y20.CQ      Tcko                  0.525   ok1<23>
                                                       okHI/core0/core0/ti_addr_7
    SLICE_X33Y37.A4      net (fanout=15)       2.276   ok1<23>
    SLICE_X33Y37.A       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X33Y37.B6      net (fanout=18)       0.189   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X33Y37.B       Tilo                  0.259   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X30Y78.C3      net (fanout=2)        3.419   time_resolved_pipe_out_read
    SLICE_X30Y78.C       Tilo                  0.255   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X25Y110.B6     net (fanout=38)       3.291   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X25Y110.B      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<30>11
    RAMB16_X0Y60.ENB     net (fanout=1)        4.260   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
    RAMB16_X0Y60.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.242ns (1.807ns logic, 13.435ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_15 (SLICE_X34Y30.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.687 - 0.748)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y60.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X23Y110.A5     net (fanout=1)        4.331   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb<8>
    SLICE_X23Y110.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X16Y81.C4      net (fanout=1)        2.624   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X16Y81.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X34Y30.A5      net (fanout=1)        5.047   time_resolved_pipe_out_data<15>
    SLICE_X34Y30.A       Tilo                  0.254   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X34Y30.C1      net (fanout=1)        0.540   ok2<15>
    SLICE_X34Y30.CLK     Tas                   0.200   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     15.758ns (3.216ns logic, 12.542ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.753ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.687 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X23Y110.A1     net (fanout=1)        4.326   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.ram_doutb<8>
    SLICE_X23Y110.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X16Y81.C4      net (fanout=1)        2.624   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X16Y81.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X34Y30.A5      net (fanout=1)        5.047   time_resolved_pipe_out_data<15>
    SLICE_X34Y30.A       Tilo                  0.254   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X34Y30.C1      net (fanout=1)        0.540   ok2<15>
    SLICE_X34Y30.CLK     Tas                   0.200   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     15.753ns (3.216ns logic, 12.537ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.687 - 0.758)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y56.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X23Y110.A6     net (fanout=1)        3.931   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.ram_doutb<8>
    SLICE_X23Y110.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X16Y81.C4      net (fanout=1)        2.624   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918
    SLICE_X16Y81.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X34Y30.A5      net (fanout=1)        5.047   time_resolved_pipe_out_data<15>
    SLICE_X34Y30.A       Tilo                  0.254   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X34Y30.C1      net (fanout=1)        0.540   ok2<15>
    SLICE_X34Y30.CLK     Tas                   0.200   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     15.358ns (3.216ns logic, 12.142ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_8 (SLICE_X26Y37.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.289ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.699 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X23Y110.C1     net (fanout=1)        4.480   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.ram_doutb<1>
    SLICE_X23Y110.C      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942
    SLICE_X16Y84.C4      net (fanout=1)        2.625   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942
    SLICE_X16Y84.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X26Y37.A1      net (fanout=1)        4.289   time_resolved_pipe_out_data<8>
    SLICE_X26Y37.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X26Y37.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X26Y37.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.289ns (3.355ns logic, 11.934ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.186ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.699 - 0.748)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y60.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X23Y110.C3     net (fanout=1)        4.377   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb<1>
    SLICE_X23Y110.C      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942
    SLICE_X16Y84.C4      net (fanout=1)        2.625   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942
    SLICE_X16Y84.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X26Y37.A1      net (fanout=1)        4.289   time_resolved_pipe_out_data<8>
    SLICE_X26Y37.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X26Y37.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X26Y37.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.186ns (3.355ns logic, 11.831ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.280ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.699 - 0.758)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y56.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X23Y110.C6     net (fanout=1)        3.471   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.ram_doutb<1>
    SLICE_X23Y110.C      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942
    SLICE_X16Y84.C4      net (fanout=1)        2.625   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942
    SLICE_X16Y84.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X26Y37.A1      net (fanout=1)        4.289   time_resolved_pipe_out_data<8>
    SLICE_X26Y37.A       Tilo                  0.254   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X26Y37.C1      net (fanout=1)        0.540   ok2<8>
    SLICE_X26Y37.CLK     Tas                   0.339   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     14.280ns (3.355ns logic, 10.925ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y32.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_4 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_4 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.AQ      Tcko                  0.200   pipe_in_data<7>
                                                       ep80/ep_dataout_4
    RAMB16_X3Y32.DIA4    net (fanout=1)        0.125   pipe_in_data<4>
    RAMB16_X3Y32.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y32.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_6 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_6 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.CQ      Tcko                  0.200   pipe_in_data<7>
                                                       ep80/ep_dataout_6
    RAMB16_X3Y32.DIA6    net (fanout=1)        0.125   pipe_in_data<6>
    RAMB16_X3Y32.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/zero_flag_flop (SLICE_X10Y10.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/flag_enable_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/flag_enable_flop to okHI/core0/core0/a0/pc0/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.DMUX    Tshcko                0.244   okHI/core0/core0/a0/pc0/KCPSM6_STROBES
                                                       okHI/core0/core0/a0/pc0/flag_enable_flop
    SLICE_X10Y10.CE      net (fanout=1)        0.149   okHI/core0/core0/a0/pc0/flag_enable
    SLICE_X10Y10.CLK     Tckce       (-Th)     0.108   okHI/core0/core0/a0/pc0/KCPSM6_FLAGS
                                                       okHI/core0/core0/a0/pc0/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.136ns logic, 0.149ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.207ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_14 (SLICE_X37Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.979ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X38Y68.A3      net (fanout=2)        0.857   pmt_sampled
    SLICE_X38Y68.A       Tilo                  0.254   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X37Y75.CE      net (fanout=7)        1.030   pmt_sampled_inv
    SLICE_X37Y75.CLK     Tceck                 0.408   fifo_photon_din<15>
                                                       fifo_photon_din_14
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (1.092ns logic, 1.887ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_13 (SLICE_X37Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X38Y68.A3      net (fanout=2)        0.857   pmt_sampled
    SLICE_X38Y68.A       Tilo                  0.254   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X37Y75.CE      net (fanout=7)        1.030   pmt_sampled_inv
    SLICE_X37Y75.CLK     Tceck                 0.390   fifo_photon_din<15>
                                                       fifo_photon_din_13
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.074ns logic, 1.887ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_15 (SLICE_X37Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.953ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y63.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X38Y68.A3      net (fanout=2)        0.857   pmt_sampled
    SLICE_X38Y68.A       Tilo                  0.254   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X37Y75.CE      net (fanout=7)        1.030   pmt_sampled_inv
    SLICE_X37Y75.CLK     Tceck                 0.382   fifo_photon_din<15>
                                                       fifo_photon_din_15
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (1.066ns logic, 1.887ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_21 (SLICE_X38Y68.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_21 (FF)
  Destination:          fifo_photon_din_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.504ns (3.159 - 2.655)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_21 to fifo_photon_din_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.DQ      Tcko                  0.405   photon_time_tag<21>
                                                       photon_time_tag_21
    SLICE_X38Y68.B5      net (fanout=1)        0.376   photon_time_tag<21>
    SLICE_X38Y68.CLK     Tah         (-Th)    -0.118   fifo_photon_din<11>
                                                       photon_time_tag<21>_rt
                                                       fifo_photon_din_21
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.523ns logic, 0.376ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_3 (SLICE_X38Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_3 (FF)
  Destination:          fifo_photon_din_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.223 - 1.157)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_3 to fifo_photon_din_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y63.DQ      Tcko                  0.234   photon_time_tag<3>
                                                       photon_time_tag_3
    SLICE_X38Y62.DX      net (fanout=1)        0.214   photon_time_tag<3>
    SLICE_X38Y62.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<3>
                                                       fifo_photon_din_3
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.275ns logic, 0.214ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_2 (SLICE_X38Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_2 (FF)
  Destination:          fifo_photon_din_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.223 - 1.157)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_2 to fifo_photon_din_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y63.CQ      Tcko                  0.234   photon_time_tag<3>
                                                       photon_time_tag_2
    SLICE_X38Y62.CX      net (fanout=1)        0.216   photon_time_tag<2>
    SLICE_X38Y62.CLK     Tckdi       (-Th)    -0.041   fifo_photon_din<3>
                                                       fifo_photon_din_2
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.275ns logic, 0.216ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<3>/CLK
  Logical resource: fifo_photon_din_0/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<3>/CLK
  Logical resource: fifo_photon_din_1/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 225380 paths analyzed, 1945 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.572ns.
--------------------------------------------------------------------------------

Paths for end point master_logic_26 (SLICE_X50Y79.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_17 (FF)
  Destination:          master_logic_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.429ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.299 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_17 to master_logic_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.BQ      Tcko                  0.525   time_count<19>
                                                       time_count_17
    SLICE_X40Y71.B2      net (fanout=2)        0.972   time_count<17>
    SLICE_X40Y71.COUT    Topcyb                0.448   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       time_count<17>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.314   master_logic<29>
                                                       master_logic_26
    -------------------------------------------------  ---------------------------
    Total                                      8.429ns (2.606ns logic, 5.823ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          master_logic_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.299 - 0.315)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to master_logic_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.DQ      Tcko                  0.476   time_count<3>
                                                       time_count_3
    SLICE_X40Y67.D2      net (fanout=2)        0.772   time_count<3>
    SLICE_X40Y67.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.COUT    Tbyp                  0.091   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.314   master_logic<29>
                                                       master_logic_26
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (2.763ns logic, 5.635ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.381ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.299 - 0.315)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AQ      Tcko                  0.476   time_count<3>
                                                       time_count_0
    SLICE_X40Y67.A5      net (fanout=2)        0.573   time_count<0>
    SLICE_X40Y67.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.COUT    Tbyp                  0.091   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.314   master_logic<29>
                                                       master_logic_26
    -------------------------------------------------  ---------------------------
    Total                                      8.381ns (2.945ns logic, 5.436ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point master_logic_29 (SLICE_X50Y79.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_17 (FF)
  Destination:          master_logic_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.406ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.299 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_17 to master_logic_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.BQ      Tcko                  0.525   time_count<19>
                                                       time_count_17
    SLICE_X40Y71.B2      net (fanout=2)        0.972   time_count<17>
    SLICE_X40Y71.COUT    Topcyb                0.448   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       time_count<17>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.291   master_logic<29>
                                                       master_logic_29
    -------------------------------------------------  ---------------------------
    Total                                      8.406ns (2.583ns logic, 5.823ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          master_logic_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.375ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.299 - 0.315)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to master_logic_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.DQ      Tcko                  0.476   time_count<3>
                                                       time_count_3
    SLICE_X40Y67.D2      net (fanout=2)        0.772   time_count<3>
    SLICE_X40Y67.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.COUT    Tbyp                  0.091   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.291   master_logic<29>
                                                       master_logic_29
    -------------------------------------------------  ---------------------------
    Total                                      8.375ns (2.740ns logic, 5.635ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.358ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.299 - 0.315)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AQ      Tcko                  0.476   time_count<3>
                                                       time_count_0
    SLICE_X40Y67.A5      net (fanout=2)        0.573   time_count<0>
    SLICE_X40Y67.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.COUT    Tbyp                  0.091   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.291   master_logic<29>
                                                       master_logic_29
    -------------------------------------------------  ---------------------------
    Total                                      8.358ns (2.922ns logic, 5.436ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point master_logic_28 (SLICE_X50Y79.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_17 (FF)
  Destination:          master_logic_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.404ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.299 - 0.307)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_17 to master_logic_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.BQ      Tcko                  0.525   time_count<19>
                                                       time_count_17
    SLICE_X40Y71.B2      net (fanout=2)        0.972   time_count<17>
    SLICE_X40Y71.COUT    Topcyb                0.448   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       time_count<17>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.289   master_logic<29>
                                                       master_logic_28
    -------------------------------------------------  ---------------------------
    Total                                      8.404ns (2.581ns logic, 5.823ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          master_logic_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.373ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.299 - 0.315)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to master_logic_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.DQ      Tcko                  0.476   time_count<3>
                                                       time_count_3
    SLICE_X40Y67.D2      net (fanout=2)        0.772   time_count<3>
    SLICE_X40Y67.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.COUT    Tbyp                  0.091   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.289   master_logic<29>
                                                       master_logic_28
    -------------------------------------------------  ---------------------------
    Total                                      8.373ns (2.738ns logic, 5.635ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          master_logic_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.356ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.299 - 0.315)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to master_logic_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.AQ      Tcko                  0.476   time_count<3>
                                                       time_count_0
    SLICE_X40Y67.A5      net (fanout=2)        0.573   time_count<0>
    SLICE_X40Y67.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X40Y68.COUT    Tbyp                  0.091   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X40Y69.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X40Y70.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y71.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X40Y73.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y74.BMUX    Tcinb                 0.277   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X42Y74.B5      net (fanout=2)        0.884   time_count[31]_GND_8_o_add_25_OUT<29>
    SLICE_X42Y74.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X47Y63.A4      net (fanout=10)       1.715   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X47Y63.A       Tilo                  0.259   count1_FSM_FFd2
                                                       _n0859_inv1
    SLICE_X50Y79.CE      net (fanout=10)       2.164   _n0859_inv
    SLICE_X50Y79.CLK     Tceck                 0.289   master_logic<29>
                                                       master_logic_28
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (2.920ns logic, 5.436ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_2 (SLICE_X32Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_2 (FF)
  Destination:          ep40/trigff1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_2 to ep40/trigff1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.CQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_2
    SLICE_X32Y69.C5      net (fanout=2)        0.068   ep40/trigff0<2>
    SLICE_X32Y69.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<2>_rt
                                                       ep40/trigff1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_6 (SLICE_X32Y70.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_6 (FF)
  Destination:          ep40/trigff1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_6 to ep40/trigff1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.CQ      Tcko                  0.200   ep40/trigff0<7>
                                                       ep40/trigff0_6
    SLICE_X32Y70.C5      net (fanout=2)        0.070   ep40/trigff0<6>
    SLICE_X32Y70.CLK     Tah         (-Th)    -0.121   ep40/trigff0<7>
                                                       ep40/trigff0<6>_rt
                                                       ep40/trigff1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_1 (SLICE_X32Y69.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_1 (FF)
  Destination:          ep40/trigff1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_1 to ep40/trigff1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.BQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_1
    SLICE_X32Y69.B5      net (fanout=2)        0.078   ep40/trigff0<1>
    SLICE_X32Y69.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<1>_rt
                                                       ep40/trigff1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: pll/clk0
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: master_logic<9>/CLK
  Logical resource: master_logic_9/CK
  Location pin: SLICE_X44Y71.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: master_logic<9>/SR
  Logical resource: master_logic_9/SR
  Location pin: SLICE_X44Y71.SR
  Clock network: ep40wire<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.480ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.450ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      8.629ns (Levels of Logic = 1)
  Clock Path Delay:     1.576ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y37.CLK     net (fanout=442)      1.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (-5.204ns logic, 6.780ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y37.CQ      Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        5.477   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.629ns (3.152ns logic, 5.477ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.237ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 1)
  Clock Path Delay:     1.065ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y37.CLK     net (fanout=442)      0.671   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (-1.568ns logic, 2.633ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y37.CQ      Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.853   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (1.594ns logic, 2.853ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.333ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.997ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.357ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp492.IMUX.9
    SLICE_X6Y42.D4       net (fanout=15)       5.051   hi_in_7_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.314   ok1<16>
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     11.357ns (2.125ns logic, 9.232ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_0 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.020ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_addr_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.334ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp492.IMUX.9
    SLICE_X6Y42.D4       net (fanout=15)       5.051   hi_in_7_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.291   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    -------------------------------------------------  ---------------------------
    Total                                     11.334ns (2.102ns logic, 9.232ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.040ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.314ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp492.IMUX.9
    SLICE_X6Y42.D4       net (fanout=15)       5.051   hi_in_7_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.271   ok1<16>
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (2.082ns logic, 9.232ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.121ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.065ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp492.IMUX.9
    SLICE_X28Y14.D3      net (fanout=15)       2.127   hi_in_7_IBUF
    SLICE_X28Y14.DMUX    Tilo                  0.183   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X29Y13.SR      net (fanout=2)        0.130   okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.138   okHI/core0/N4
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (0.808ns logic, 2.257ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_wireupdate (SLICE_X29Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.316ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.224ns (Levels of Logic = 2)
  Clock Path Delay:     1.133ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp492.IMUX.9
    SLICE_X29Y22.A6      net (fanout=15)       2.246   hi_in_7_IBUF
    SLICE_X29Y22.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       okHI/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (0.978ns logic, 2.246ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y22.CLK     net (fanout=442)      0.712   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (-1.685ns logic, 2.818ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.331ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.275ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp492.IMUX.9
    SLICE_X29Y13.D2      net (fanout=15)       2.357   hi_in_7_IBUF
    SLICE_X29Y13.CLK     Tah         (-Th)    -0.155   okHI/core0/N4
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.918ns logic, 2.357ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.443ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.887ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.467ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp492.IMUX.8
    SLICE_X6Y42.D2       net (fanout=14)       5.161   hi_in_6_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.314   ok1<16>
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     11.467ns (2.125ns logic, 9.342ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_0 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.910ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_addr_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.444ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp492.IMUX.8
    SLICE_X6Y42.D2       net (fanout=14)       5.161   hi_in_6_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.291   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    -------------------------------------------------  ---------------------------
    Total                                     11.444ns (2.102ns logic, 9.342ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.930ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.424ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp492.IMUX.8
    SLICE_X6Y42.D2       net (fanout=14)       5.161   hi_in_6_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.271   ok1<16>
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     11.424ns (2.082ns logic, 9.342ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.188ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp492.IMUX.8
    SLICE_X28Y14.D4      net (fanout=14)       2.250   hi_in_6_IBUF
    SLICE_X28Y14.DMUX    Tilo                  0.183   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X29Y13.SR      net (fanout=2)        0.130   okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.138   okHI/core0/N4
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.808ns logic, 2.380ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.473ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.417ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp492.IMUX.8
    SLICE_X29Y13.D1      net (fanout=14)       2.499   hi_in_6_IBUF
    SLICE_X29Y13.CLK     Tah         (-Th)    -0.155   okHI/core0/N4
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.918ns logic, 2.499ns route)
                                                       (26.9% logic, 73.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd2 (SLICE_X30Y18.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.541ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.438ns (Levels of Logic = 2)
  Clock Path Delay:     1.122ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp492.IMUX.8
    SLICE_X30Y18.C6      net (fanout=14)       2.478   hi_in_6_IBUF
    SLICE_X30Y18.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state_FSM_FFd2_rstpot
                                                       okHI/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (0.960ns logic, 2.478ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y18.CLK     net (fanout=442)      0.701   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (-1.685ns logic, 2.807ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.803ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.527ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.827ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp492.IMUX.7
    SLICE_X6Y42.D1       net (fanout=14)       5.521   hi_in_5_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.314   ok1<16>
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     11.827ns (2.125ns logic, 9.702ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_0 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.550ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_addr_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.804ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp492.IMUX.7
    SLICE_X6Y42.D1       net (fanout=14)       5.521   hi_in_5_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.291   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    -------------------------------------------------  ---------------------------
    Total                                     11.804ns (2.102ns logic, 9.702ns route)
                                                       (17.8% logic, 82.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.570ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.784ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp492.IMUX.7
    SLICE_X6Y42.D1       net (fanout=14)       5.521   hi_in_5_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.271   ok1<16>
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     11.784ns (2.082ns logic, 9.702ns route)
                                                       (17.7% logic, 82.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.232ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.176ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp492.IMUX.7
    SLICE_X28Y14.D5      net (fanout=14)       2.238   hi_in_5_IBUF
    SLICE_X28Y14.DMUX    Tilo                  0.183   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X29Y13.SR      net (fanout=2)        0.130   okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.138   okHI/core0/N4
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.808ns logic, 2.368ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.352ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.296ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp492.IMUX.7
    SLICE_X29Y13.D4      net (fanout=14)       2.378   hi_in_5_IBUF
    SLICE_X29Y13.CLK     Tah         (-Th)    -0.155   okHI/core0/N4
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (0.918ns logic, 2.378ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/block_size_10 (SLICE_X28Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.615ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/block_size_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp492.IMUX.7
    SLICE_X28Y14.D5      net (fanout=14)       2.238   hi_in_5_IBUF
    SLICE_X28Y14.D       Tilo                  0.142   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state__n0201_inv1
    SLICE_X28Y13.CE      net (fanout=3)        0.244   okHI/core0/core0/_n0201_inv
    SLICE_X28Y13.CLK     Tckce       (-Th)    -0.172   okHI/core0/core0/block_size<10>
                                                       okHI/core0/core0/block_size_10
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.077ns logic, 2.482ns route)
                                                       (30.3% logic, 69.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/block_size_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.434ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_14 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.896ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.458ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp492.IMUX.6
    SLICE_X6Y42.D3       net (fanout=14)       5.152   hi_in_4_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.314   ok1<16>
                                                       okHI/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     11.458ns (2.125ns logic, 9.333ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_0 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.435ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp492.IMUX.6
    SLICE_X6Y42.D3       net (fanout=14)       5.152   hi_in_4_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.291   ok1<16>
                                                       okHI/core0/core0/ti_addr_0
    -------------------------------------------------  ---------------------------
    Total                                     11.435ns (2.102ns logic, 9.333ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_15 (SLICE_X32Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.415ns (Levels of Logic = 2)
  Clock Path Delay:     1.299ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp492.IMUX.6
    SLICE_X6Y42.D3       net (fanout=14)       5.152   hi_in_4_IBUF
    SLICE_X6Y42.D        Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X32Y19.CE      net (fanout=7)        4.181   okHI/core0/core0/reset_inv
    SLICE_X32Y19.CLK     Tceck                 0.271   ok1<16>
                                                       okHI/core0/core0/ti_dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     11.415ns (2.082ns logic, 9.333ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y19.CLK     net (fanout=442)      1.376   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (-4.479ns logic, 5.778ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.101ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.045ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp492.IMUX.6
    SLICE_X29Y13.D3      net (fanout=14)       2.127   hi_in_4_IBUF
    SLICE_X29Y13.CLK     Tah         (-Th)    -0.155   okHI/core0/N4
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (0.918ns logic, 2.127ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_reset (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.298ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.242ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp492.IMUX.6
    SLICE_X28Y14.D2      net (fanout=14)       2.304   hi_in_4_IBUF
    SLICE_X28Y14.DMUX    Tilo                  0.183   okHI/core0/core0/_n0201_inv
                                                       okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X29Y13.SR      net (fanout=2)        0.130   okHI/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.138   okHI/core0/N4
                                                       okHI/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (0.808ns logic, 2.434ns route)
                                                       (24.9% logic, 75.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=442)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.685ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X31Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.632ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.557ns (Levels of Logic = 2)
  Clock Path Delay:     1.150ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp492.IMUX.6
    SLICE_X31Y15.B3      net (fanout=14)       2.552   hi_in_4_IBUF
    SLICE_X31Y15.BMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X31Y15.SR      net (fanout=2)        0.170   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X31Y15.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (0.835ns logic, 2.722ns route)
                                                       (23.5% logic, 76.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y15.CLK     net (fanout=442)      0.729   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (-1.685ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.891ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X31Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.239ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.920ns (Levels of Logic = 2)
  Clock Path Delay:     1.304ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp492.IMUX.5
    SLICE_X31Y15.B2      net (fanout=1)        4.052   hi_in_3_IBUF
    SLICE_X31Y15.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X31Y16.SR      net (fanout=2)        0.564   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X31Y16.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.304ns logic, 4.616ns route)
                                                       (33.3% logic, 66.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=442)      1.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (-4.479ns logic, 5.783ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X32Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.365ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.793ns (Levels of Logic = 2)
  Clock Path Delay:     1.303ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp492.IMUX.5
    SLICE_X31Y15.B2      net (fanout=1)        4.052   hi_in_3_IBUF
    SLICE_X31Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X32Y16.SR      net (fanout=2)        0.544   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X32Y16.CLK     Tsrck                 0.381   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.793ns (2.197ns logic, 4.596ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y16.CLK     net (fanout=442)      1.380   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (-4.479ns logic, 5.782ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X31Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.737ns (Levels of Logic = 2)
  Clock Path Delay:     1.330ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp492.IMUX.5
    SLICE_X31Y15.B2      net (fanout=1)        4.052   hi_in_3_IBUF
    SLICE_X31Y15.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X31Y15.SR      net (fanout=2)        0.381   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X31Y15.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.737ns (2.304ns logic, 4.433ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y15.CLK     net (fanout=442)      1.407   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (-4.479ns logic, 5.809ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X31Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.313ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.038ns (Levels of Logic = 2)
  Clock Path Delay:     1.150ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp492.IMUX.5
    SLICE_X31Y15.B2      net (fanout=1)        2.033   hi_in_3_IBUF
    SLICE_X31Y15.BMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X31Y15.SR      net (fanout=2)        0.170   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X31Y15.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (0.835ns logic, 2.203ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y15.CLK     net (fanout=442)      0.729   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (-1.685ns logic, 2.835ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X32Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.355ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.081ns (Levels of Logic = 2)
  Clock Path Delay:     1.151ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp492.IMUX.5
    SLICE_X31Y15.B2      net (fanout=1)        2.033   hi_in_3_IBUF
    SLICE_X31Y15.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X32Y15.SR      net (fanout=2)        0.128   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X32Y15.CLK     Tcksr       (-Th)    -0.001   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.920ns logic, 2.161ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y15.CLK     net (fanout=442)      0.730   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (-1.685ns logic, 2.836ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X31Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.436ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.135ns (Levels of Logic = 2)
  Clock Path Delay:     1.124ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp492.IMUX.5
    SLICE_X31Y15.B2      net (fanout=1)        2.033   hi_in_3_IBUF
    SLICE_X31Y15.BMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X31Y16.SR      net (fanout=2)        0.267   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X31Y16.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.835ns logic, 2.300ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=442)      0.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (-1.685ns logic, 2.809ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.945ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X33Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.185ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.001ns (Levels of Logic = 4)
  Clock Path Delay:     1.331ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp492.IMUX.4
    SLICE_X32Y15.D5      net (fanout=2)        4.044   hi_in_2_IBUF
    SLICE_X32Y15.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X33Y15.B5      net (fanout=1)        0.259   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X33Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X33Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X33Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.001ns (2.378ns logic, 4.623ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y15.CLK     net (fanout=442)      1.408   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.331ns (-4.479ns logic, 5.810ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X31Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.639ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.520ns (Levels of Logic = 2)
  Clock Path Delay:     1.304ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp492.IMUX.4
    SLICE_X32Y16.D3      net (fanout=2)        4.148   hi_in_2_IBUF
    SLICE_X32Y16.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X31Y16.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X31Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.520ns (1.906ns logic, 4.614ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=442)      1.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (-4.479ns logic, 5.783ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X31Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.769ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.416ns (Levels of Logic = 2)
  Clock Path Delay:     1.330ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp492.IMUX.4
    SLICE_X32Y15.D5      net (fanout=2)        4.044   hi_in_2_IBUF
    SLICE_X32Y15.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y15.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.416ns (1.906ns logic, 4.510ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y15.CLK     net (fanout=442)      1.407   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (-4.479ns logic, 5.809ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X32Y15.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.301ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.027ns (Levels of Logic = 2)
  Clock Path Delay:     1.151ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp492.IMUX.4
    SLICE_X32Y15.D5      net (fanout=2)        2.074   hi_in_2_IBUF
    SLICE_X32Y15.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.953ns logic, 2.074ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y15.CLK     net (fanout=442)      0.730   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (-1.685ns logic, 2.836ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X32Y16.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.417ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.115ns (Levels of Logic = 2)
  Clock Path Delay:     1.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp492.IMUX.4
    SLICE_X32Y16.D3      net (fanout=2)        2.162   hi_in_2_IBUF
    SLICE_X32Y16.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.953ns logic, 2.162ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y16.CLK     net (fanout=442)      0.702   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (-1.685ns logic, 2.808ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X31Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.508ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.233ns (Levels of Logic = 2)
  Clock Path Delay:     1.150ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp492.IMUX.4
    SLICE_X32Y15.D5      net (fanout=2)        2.074   hi_in_2_IBUF
    SLICE_X32Y15.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y15.AX      net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y15.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (0.964ns logic, 2.269ns route)
                                                       (29.8% logic, 70.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y15.CLK     net (fanout=442)      0.729   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (-1.685ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.267ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X33Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.863ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.323ns (Levels of Logic = 4)
  Clock Path Delay:     1.331ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp492.IMUX.3
    SLICE_X32Y15.D3      net (fanout=2)        4.366   hi_in_1_IBUF
    SLICE_X32Y15.DMUX    Tilo                  0.298   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X33Y15.B5      net (fanout=1)        0.259   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X33Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X33Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X33Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (2.378ns logic, 4.945ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y15.CLK     net (fanout=442)      1.408   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.331ns (-4.479ns logic, 5.810ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X31Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.000ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.159ns (Levels of Logic = 2)
  Clock Path Delay:     1.304ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp492.IMUX.3
    SLICE_X32Y16.D2      net (fanout=2)        4.787   hi_in_1_IBUF
    SLICE_X32Y16.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X31Y16.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X31Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.159ns (1.906ns logic, 5.253ns route)
                                                       (26.6% logic, 73.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=442)      1.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (-4.479ns logic, 5.783ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X31Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.447ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.738ns (Levels of Logic = 2)
  Clock Path Delay:     1.330ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp492.IMUX.3
    SLICE_X32Y15.D3      net (fanout=2)        4.366   hi_in_1_IBUF
    SLICE_X32Y15.D       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y15.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.738ns (1.906ns logic, 4.832ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y15.CLK     net (fanout=442)      1.407   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (-4.479ns logic, 5.809ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X32Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.501ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.227ns (Levels of Logic = 2)
  Clock Path Delay:     1.151ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp492.IMUX.3
    SLICE_X32Y15.D3      net (fanout=2)        2.274   hi_in_1_IBUF
    SLICE_X32Y15.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (0.953ns logic, 2.274ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y15.CLK     net (fanout=442)      0.730   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (-1.685ns logic, 2.836ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X31Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.708ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.433ns (Levels of Logic = 2)
  Clock Path Delay:     1.150ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp492.IMUX.3
    SLICE_X32Y15.D3      net (fanout=2)        2.274   hi_in_1_IBUF
    SLICE_X32Y15.D       Tilo                  0.142   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y15.AX      net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y15.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.964ns logic, 2.469ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y15.CLK     net (fanout=442)      0.729   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (-1.685ns logic, 2.835ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X32Y16.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.750ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.448ns (Levels of Logic = 2)
  Clock Path Delay:     1.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp492.IMUX.3
    SLICE_X32Y16.D2      net (fanout=2)        2.495   hi_in_1_IBUF
    SLICE_X32Y16.CLK     Tah         (-Th)    -0.190   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (0.953ns logic, 2.495ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y16.CLK     net (fanout=442)      0.702   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (-1.685ns logic, 2.808ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp493.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N78
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp494.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=442)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp493.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N68
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp494.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=442)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_6 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/hi_datain_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       hi_inout_6_IOBUF/IBUF
                                                       ProtoComp493.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   N77
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[6].idcomp
                                                       okHI/g1[6].idcomp
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   okHI/hi_datain<6>
                                                       ProtoComp494.D2OFFBYP_SRC.6
                                                       okHI/hi_datain_6
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X1Y0.CLK0     net (fanout=442)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.479ns logic, 6.387ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.430ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp493.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N75
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp494.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=442)      1.009   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (-1.685ns logic, 3.115ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp493.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N81
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp494.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=442)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.685ns logic, 3.095ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp493.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N80
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp494.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=442)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.685ns logic, 3.093ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.070ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.560ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.209ns (Levels of Logic = 1)
  Clock Path Delay:     1.586ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X34Y30.CLK     net (fanout=442)      1.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (-5.204ns logic, 6.790ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y30.CQ      Tcko                  0.525   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.962   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      9.209ns (3.247ns logic, 5.962ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.470ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.297ns (Levels of Logic = 1)
  Clock Path Delay:     1.588ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y17.CLK     net (fanout=442)      1.727   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (-5.204ns logic, 6.792ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       5.050   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.297ns (3.247ns logic, 5.050ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.570ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.187ns (Levels of Logic = 1)
  Clock Path Delay:     1.598ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y37.CLK     net (fanout=442)      1.737   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (-5.204ns logic, 6.802ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.CMUX    Tshcko                0.576   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        5.889   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      9.187ns (3.298ns logic, 5.889ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.470ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.297ns (Levels of Logic = 1)
  Clock Path Delay:     1.588ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y17.CLK     net (fanout=442)      1.727   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (-5.204ns logic, 6.792ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       5.050   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.297ns (3.247ns logic, 5.050ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.774ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.984ns (Levels of Logic = 1)
  Clock Path Delay:     1.597ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y37.CLK     net (fanout=442)      1.736   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.597ns (-5.204ns logic, 6.801ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.CQ      Tcko                  0.430   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        5.832   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.984ns (3.152ns logic, 5.832ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.420ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.347ns (Levels of Logic = 1)
  Clock Path Delay:     1.588ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y17.CLK     net (fanout=442)      1.727   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (-5.204ns logic, 6.792ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       5.100   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.347ns (3.247ns logic, 5.100ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.950ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_2 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Clock Path Delay:     1.087ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y37.CLK     net (fanout=442)      0.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (-1.568ns logic, 2.655ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_2 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.CMUX    Tshcko                0.238   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_2
    Y13.O                net (fanout=1)        2.504   okHI/hi_dataout_reg<2>
    Y13.PAD              Tioop                 1.396   hi_inout<2>
                                                       hi_inout_2_IOBUF/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.634ns logic, 2.504ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.853ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y17.CLK     net (fanout=442)      0.683   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (-1.568ns logic, 2.645ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    Y13.T                net (fanout=16)       1.421   okHI/hi_drive
    Y13.PAD              Tiotp                 1.396   hi_inout<2>
                                                       hi_inout_2_IOBUF/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.630ns logic, 1.421ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.696ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 1)
  Clock Path Delay:     1.087ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y37.CLK     net (fanout=442)      0.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (-1.568ns logic, 2.655ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.CQ      Tcko                  0.200   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.288   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.596ns logic, 2.288ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.138ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Clock Path Delay:     1.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y17.CLK     net (fanout=442)      0.683   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (-1.568ns logic, 2.645ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.706   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.630ns logic, 1.706ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 1)
  Clock Path Delay:     1.068ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y36.CLK     net (fanout=442)      0.674   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (-1.568ns logic, 2.636ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y36.CMUX    Tshcko                0.238   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.516   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.634ns logic, 2.516ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.138ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Clock Path Delay:     1.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp492.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y17.CLK     net (fanout=442)      0.683   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (-1.568ns logic, 2.645ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.706   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.630ns logic, 1.706ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     16.113ns|            0|            0|            3|        26893|
| TS_okHI_dcm_clk0              |     20.830ns|     16.113ns|          N/A|            0|            0|        26893|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.572ns|            0|            0|            0|       225445|
| TS_pll_clk2x                  |      5.000ns|      3.207ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      8.572ns|          N/A|            0|            0|       225380|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.267(R)|      SLOW  |   -1.801(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.945(R)|      SLOW  |   -1.601(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.891(R)|      SLOW  |   -1.613(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.434(R)|      SLOW  |   -1.601(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.803(R)|      SLOW  |   -1.732(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   10.443(R)|      SLOW  |   -1.744(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   10.333(R)|      SLOW  |   -1.621(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.579(R)|      SLOW  |         4.138(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.889(R)|      SLOW  |         4.138(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.895(R)|      SLOW  |         3.853(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.782(R)|      SLOW  |         4.270(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.997(R)|      SLOW  |         4.270(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |        10.025(R)|      SLOW  |         4.318(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        11.070(R)|      SLOW  |         5.255(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        11.060(R)|      SLOW  |         5.255(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |        10.163(R)|      SLOW  |         4.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.856(R)|      SLOW  |         5.290(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.479(R)|      SLOW  |         5.290(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.933(R)|      SLOW  |         4.520(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|        10.052(R)|      SLOW  |         4.520(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.293(R)|      SLOW  |         4.440(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.346(R)|      SLOW  |         4.440(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.556(R)|      SLOW  |         4.965(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        10.480(R)|      SLOW  |         5.237(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.572|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   16.113|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.712; Ideal Clock Offset To Actual Clock 3.062; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.333(R)|      SLOW  |   -1.621(R)|      FAST  |    2.997|    9.121|       -3.062|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.333|         -  |      -1.621|         -  |    2.997|    9.121|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.699; Ideal Clock Offset To Actual Clock 3.178; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   10.443(R)|      SLOW  |   -1.744(R)|      FAST  |    2.887|    9.244|       -3.178|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.443|         -  |      -1.744|         -  |    2.887|    9.244|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.071; Ideal Clock Offset To Actual Clock 3.352; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.803(R)|      SLOW  |   -1.732(R)|      FAST  |    2.527|    9.232|       -3.352|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.803|         -  |      -1.732|         -  |    2.527|    9.232|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.833; Ideal Clock Offset To Actual Clock 3.103; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.434(R)|      SLOW  |   -1.601(R)|      FAST  |    2.896|    9.101|       -3.103|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.434|         -  |      -1.601|         -  |    2.896|    9.101|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.278; Ideal Clock Offset To Actual Clock 0.037; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.891(R)|      SLOW  |   -1.613(R)|      FAST  |    8.239|    8.313|       -0.037|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.891|         -  |      -1.613|         -  |    8.239|    8.313|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.344; Ideal Clock Offset To Actual Clock 0.058; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.945(R)|      SLOW  |   -1.601(R)|      FAST  |    8.185|    8.301|       -0.058|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.945|         -  |      -1.601|         -  |    8.185|    8.301|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.466; Ideal Clock Offset To Actual Clock 0.319; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.267(R)|      SLOW  |   -1.801(R)|      FAST  |    7.863|    8.501|       -0.319|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.267|         -  |      -1.801|         -  |    7.863|    8.501|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.250; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |    4.189|    0.470|        1.860|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<12>      |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.470|         -  |    4.110|    0.470|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       10.480|      SLOW  |        5.237|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.491 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.579|      SLOW  |        4.138|      FAST  |         0.000|
hi_inout<1>                                    |        9.889|      SLOW  |        4.138|      FAST  |         0.310|
hi_inout<2>                                    |        9.895|      SLOW  |        3.853|      FAST  |         0.316|
hi_inout<3>                                    |        9.782|      SLOW  |        4.270|      FAST  |         0.203|
hi_inout<4>                                    |        9.997|      SLOW  |        4.270|      FAST  |         0.418|
hi_inout<5>                                    |       10.025|      SLOW  |        4.318|      FAST  |         0.446|
hi_inout<6>                                    |       11.070|      SLOW  |        5.255|      FAST  |         1.491|
hi_inout<7>                                    |       11.060|      SLOW  |        5.255|      FAST  |         1.481|
hi_inout<8>                                    |       10.163|      SLOW  |        4.492|      FAST  |         0.584|
hi_inout<9>                                    |       10.856|      SLOW  |        5.290|      FAST  |         1.277|
hi_inout<10>                                   |       10.479|      SLOW  |        5.290|      FAST  |         0.900|
hi_inout<11>                                   |        9.933|      SLOW  |        4.520|      FAST  |         0.354|
hi_inout<12>                                   |       10.052|      SLOW  |        4.520|      FAST  |         0.473|
hi_inout<13>                                   |       10.293|      SLOW  |        4.440|      FAST  |         0.714|
hi_inout<14>                                   |       10.346|      SLOW  |        4.440|      FAST  |         0.767|
hi_inout<15>                                   |       10.556|      SLOW  |        4.965|      FAST  |         0.977|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253400 paths, 0 nets, and 9886 connections

Design statistics:
   Minimum period:  16.113ns{1}   (Maximum frequency:  62.062MHz)
   Minimum input required time before clock:  10.803ns
   Minimum output required time after clock:  11.070ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 24 16:18:57 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 328 MB



