task_name="RAM"
userfiles="RAM_beh.vhdl"
entityfiles="RAM.vhdl"
extrafiles=""

simulation_timeout="30s"
attach_wave_file="0" # "1" to attach, "0" to not attach
