\hypertarget{struct_r_n_g___type_def}{}\section{R\+N\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_n_g___type_def}\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}


H\+A\+SH.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+A\+SH. 

\subsection{Member Data Documentation}
\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+N\+G\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{}\label{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}
R\+NG control register, Address offset\+: 0x00 \index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+N\+G\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{}\label{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}
R\+NG data register, Address offset\+: 0x08 \index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+N\+G\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{}\label{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}
R\+NG status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
