# Reading pref.tcl
# do q2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aadharsh\ K\ Xavier/Documents/Quartus\ Prime/assg3/q2 {C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/dff_behavioral.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:30 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2" C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/dff_behavioral.v 
# -- Compiling module dff_behavioral
# 
# Top level modules:
# 	dff_behavioral
# End time: 18:05:30 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Aadharsh\ K\ Xavier/Documents/Quartus\ Prime/assg3/q2 {C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:30 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2" C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff.v 
# -- Compiling module syn_dff
# 
# Top level modules:
# 	syn_dff
# End time: 18:05:30 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aadharsh\ K\ Xavier/Documents/Quartus\ Prime/assg3/q2 {C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:05:30 on Oct 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2" C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff_tb.v 
# -- Compiling module syn_dff_tb
# 
# Top level modules:
# 	syn_dff_tb
# End time: 18:05:31 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  syn_dff_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" syn_dff_tb 
# Start time: 18:05:31 on Oct 29,2021
# Loading work.syn_dff_tb
# Loading work.syn_dff
# Loading work.dff_behavioral
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0clk = 0, pre = 0, clr = 0, d = 0, q = x, q_bar = x
#                    5clk = 1, pre = 0, clr = 0, d = 0, q = x, q_bar = x
#                   10clk = 0, pre = 0, clr = 0, d = 1, q = x, q_bar = x
#                   15clk = 1, pre = 0, clr = 0, d = 1, q = x, q_bar = x
#                   20clk = 0, pre = 0, clr = 1, d = 0, q = x, q_bar = x
#                   25clk = 1, pre = 0, clr = 1, d = 0, q = 1, q_bar = 0
#                   30clk = 0, pre = 0, clr = 1, d = 1, q = 1, q_bar = 0
#                   35clk = 1, pre = 0, clr = 1, d = 1, q = 1, q_bar = 0
#                   40clk = 0, pre = 1, clr = 0, d = 0, q = 1, q_bar = 0
#                   45clk = 1, pre = 1, clr = 0, d = 0, q = 0, q_bar = 1
#                   50clk = 0, pre = 1, clr = 0, d = 1, q = 0, q_bar = 1
#                   55clk = 1, pre = 1, clr = 0, d = 1, q = 0, q_bar = 1
#                   60clk = 0, pre = 1, clr = 1, d = 0, q = 0, q_bar = 1
#                   65clk = 1, pre = 1, clr = 1, d = 0, q = 0, q_bar = 1
#                   70clk = 0, pre = 1, clr = 1, d = 1, q = 0, q_bar = 1
#                   75clk = 1, pre = 1, clr = 1, d = 1, q = 1, q_bar = 0
#                   80clk = 0, pre = 0, clr = 0, d = 0, q = 1, q_bar = 0
#                   85clk = 1, pre = 0, clr = 0, d = 0, q = x, q_bar = x
#                   90clk = 0, pre = 0, clr = 0, d = 1, q = x, q_bar = x
#                   95clk = 1, pre = 0, clr = 0, d = 1, q = x, q_bar = x
#                  100clk = 0, pre = 0, clr = 1, d = 0, q = x, q_bar = x
#                  105clk = 1, pre = 0, clr = 1, d = 0, q = 1, q_bar = 0
#                  110clk = 0, pre = 0, clr = 1, d = 1, q = 1, q_bar = 0
#                  115clk = 1, pre = 0, clr = 1, d = 1, q = 1, q_bar = 0
#                  120clk = 0, pre = 1, clr = 0, d = 0, q = 1, q_bar = 0
#                  125clk = 1, pre = 1, clr = 0, d = 0, q = 0, q_bar = 1
#                  130clk = 0, pre = 1, clr = 0, d = 1, q = 0, q_bar = 1
#                  135clk = 1, pre = 1, clr = 0, d = 1, q = 0, q_bar = 1
#                  140clk = 0, pre = 1, clr = 1, d = 0, q = 0, q_bar = 1
#                  145clk = 1, pre = 1, clr = 1, d = 0, q = 0, q_bar = 1
#                  150clk = 0, pre = 1, clr = 1, d = 1, q = 0, q_bar = 1
#                  155clk = 1, pre = 1, clr = 1, d = 1, q = 1, q_bar = 0
#                  160clk = 0, pre = 0, clr = 0, d = 0, q = 1, q_bar = 0
#                  165clk = 1, pre = 0, clr = 0, d = 0, q = x, q_bar = x
#                  170clk = 0, pre = 0, clr = 0, d = 1, q = x, q_bar = x
#                  175clk = 1, pre = 0, clr = 0, d = 1, q = x, q_bar = x
#                  180clk = 0, pre = 0, clr = 1, d = 0, q = x, q_bar = x
#                  185clk = 1, pre = 0, clr = 1, d = 0, q = 1, q_bar = 0
#                  190clk = 0, pre = 0, clr = 1, d = 1, q = 1, q_bar = 0
#                  195clk = 1, pre = 0, clr = 1, d = 1, q = 1, q_bar = 0
# ** Note: $stop    : C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff_tb.v(29)
#    Time: 200 ps  Iteration: 0  Instance: /syn_dff_tb
# Break in Module syn_dff_tb at C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff_tb.v line 29
# End time: 18:06:17 on Oct 29,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
