#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 10 19:47:44 2019
# Process ID: 5848
# Current directory: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6712 C:\Users\Jesus Luciano\Desktop\MIPS_CPU\Instruction_Unit\Instruction_Unit.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 752.613 ; gain = 84.906
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_EU_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 901.453 ; gain = 106.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_EU_TB' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:19]
WARNING: [Synth 8-4767] Trying to implement RAM 'M_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "M_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_IU' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
ERROR: [Synth 8-344] instance 'uut' has duplicate port connection for port 'im_wr' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:34]
WARNING: [Synth 8-350] instance 'uut' of module 'CPU_IU' requires 12 connections, but only 11 given [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
ERROR: [Synth 8-6156] failed synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
ERROR: [Synth 8-6156] failed synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
ERROR: [Synth 8-6156] failed synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
ERROR: [Synth 8-6156] failed synthesizing module 'CPU_EU_TB' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1810.789 ; gain = 1015.363
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 3 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_EU_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1810.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_EU_TB' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:19]
WARNING: [Synth 8-4767] Trying to implement RAM 'M_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "M_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_IU' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
WARNING: [Synth 8-350] instance 'uut' of module 'CPU_IU' requires 12 connections, but only 11 given [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (5#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (6#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (7#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (8#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (9#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (10#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'Y_Sel' does not match port width (3) of module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:43]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:52]
WARNING: [Synth 8-3848] Net im_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net im_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_inc in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net ir_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net D_En in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net DA_sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net T_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net HILO_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net Y_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net dm_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:28]
WARNING: [Synth 8-3848] Net dm_rd in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:28]
WARNING: [Synth 8-3848] Net dm_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:28]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU_TB' (11#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[12]
WARNING: [Synth 8-3331] design Integer_Datapath has unconnected port DA_sel
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1822.203 ; gain = 11.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut:im_cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:im_wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:im_rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_inc to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:ir_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin IDP:HILO_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin IDP:D_En to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin IDP:T_Sel to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[0] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:47]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:47]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:47]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1822.203 ; gain = 11.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1822.203 ; gain = 11.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:23 ; elapsed = 00:02:13 . Memory (MB): peak = 2513.566 ; gain = 702.777
26 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:13 . Memory (MB): peak = 2513.566 ; gain = 702.777
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_EU_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2513.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_EU_TB' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:19]
WARNING: [Synth 8-4767] Trying to implement RAM 'M_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "M_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_IU' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
WARNING: [Synth 8-350] instance 'uut' of module 'CPU_IU' requires 12 connections, but only 11 given [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (5#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (6#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (7#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (8#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (9#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (10#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'Y_Sel' does not match port width (3) of module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:43]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:52]
WARNING: [Synth 8-3848] Net im_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net im_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_inc in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net ir_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net D_En in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net DA_sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net T_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net HILO_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net Y_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net dm_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:28]
WARNING: [Synth 8-3848] Net dm_rd in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:28]
WARNING: [Synth 8-3848] Net dm_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:28]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU_TB' (11#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2513.566 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut:im_cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:im_wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:im_rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_inc to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin uut:ir_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:33]
WARNING: [Synth 8-3295] tying undriven pin IDP:HILO_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin IDP:D_En to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin IDP:T_Sel to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[0] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin IDP:DA_sel to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:39]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:47]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:47]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:47]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2513.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2513.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 2567.914 ; gain = 54.348
25 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:56 . Memory (MB): peak = 2567.914 ; gain = 54.348
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] REGFILE is not declared under prefix IDP [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:512]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus -notrace
couldn't read file "C:/Users/Jesus": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 10 21:00:01 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R e g f i l e   I n i t i a l   C o n t e n t s 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 64 64
iMem = 2X 2e 2e 2e
iMem = 6X X4 X4 X4
iMem = 7X X5 X5 X5
iMem = fX ee ee ee
iMem = 0X xx xx xx
iMem = 0X xx xx xx
iMem = fX Xx Xx Xx
iMem = 0X xx xx xx
iMem = 0X xx xx xx
iMem = 1X ec ec ec
iMem = 5X 0b 0b 0b
iMem = 2X 0a 0a 0a
iMem = 1X 4b 4b 4b
iMem = 1X cc cc cc
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.914 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 0X xx 2X
iMem = 2X 1X xx 6X
iMem = 6X 1X xx 7X
iMem = 7X 2X xx fX
iMem = fX xx xx 0X
iMem = 0X 3X xx 0X
iMem = 0X 2X xx fX
iMem = fX ff fb 0X
iMem = 0X 4X xx 0X
iMem = 0X 3X xx 1X
iMem = 1X 00 00 5X
iMem = 5X 5X xx 2X
iMem = 2X 5X xx 1X
iMem = 1X 4X xx 1X
iMem = 1X 00 00 xx
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Y_Sel [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2567.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 80 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 517
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.914 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_EU_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2567.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_EU_TB' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
INFO: [Synth 8-6085] Hierarchical reference on 'M' stops possible memory inference [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_IU' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
WARNING: [Synth 8-350] instance 'uut' of module 'CPU_IU' requires 12 connections, but only 11 given [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (5#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (6#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (7#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (8#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (9#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (10#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:55]
WARNING: [Synth 8-3848] Net im_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net im_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_inc in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net ir_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net D_En in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net DA_sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net T_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net HILO_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net Y_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:23]
WARNING: [Synth 8-3848] Net dm_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:29]
WARNING: [Synth 8-3848] Net dm_rd in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:29]
WARNING: [Synth 8-3848] Net dm_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:29]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU_TB' (11#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:46 ; elapsed = 00:02:32 . Memory (MB): peak = 2567.914 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut:im_cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:im_wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:im_rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_inc to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:ir_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin IDP:HILO_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:D_En to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:T_Sel to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[2] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[1] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[0] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:DA_sel to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:50]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:50]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:50]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:02:43 . Memory (MB): peak = 2567.914 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:58 ; elapsed = 00:02:43 . Memory (MB): peak = 2567.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:12 ; elapsed = 00:03:41 . Memory (MB): peak = 2614.035 ; gain = 46.121
26 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:12 ; elapsed = 00:03:41 . Memory (MB): peak = 2614.035 ; gain = 46.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 70 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 506
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 70 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 506
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.035 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_EU_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_EU_TB' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
INFO: [Synth 8-6085] Hierarchical reference on 'M' stops possible memory inference [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_IU' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v:14]
WARNING: [Synth 8-350] instance 'uut' of module 'CPU_IU' requires 12 connections, but only 11 given [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (5#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (6#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (7#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (8#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:15]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (9#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (10#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v:25]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:55]
WARNING: [Synth 8-3848] Net im_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net im_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net pc_inc in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net ir_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:17]
WARNING: [Synth 8-3848] Net D_En in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net DA_sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net T_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net HILO_ld in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:22]
WARNING: [Synth 8-3848] Net Y_Sel in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:23]
WARNING: [Synth 8-3848] Net dm_cs in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:29]
WARNING: [Synth 8-3848] Net dm_rd in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:29]
WARNING: [Synth 8-3848] Net dm_wr in module/entity CPU_EU_TB does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:29]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU_TB' (11#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:31 ; elapsed = 00:02:27 . Memory (MB): peak = 2783.180 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut:im_cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:im_wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:im_rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:pc_inc to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin uut:ir_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:36]
WARNING: [Synth 8-3295] tying undriven pin IDP:HILO_ld to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:D_En to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:T_Sel to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[2] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[1] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:Y_Sel[0] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin IDP:DA_sel to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:42]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:cs to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:50]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:wr to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:50]
WARNING: [Synth 8-3295] tying undriven pin Data_Memory:rd to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v:50]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:38 . Memory (MB): peak = 2783.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:38 . Memory (MB): peak = 2783.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:57 ; elapsed = 00:03:38 . Memory (MB): peak = 3071.738 ; gain = 288.559
26 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:57 ; elapsed = 00:03:38 . Memory (MB): peak = 3071.738 ; gain = 288.559
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 70 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 506
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 70 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 506
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 30 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 507
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 40 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 40 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = ffffffff
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 70 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 506
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = ffffffff
Register [02] = 00000007
Register [03] = 2d2d2d2d
Register [04] = 48d159c0
Register [05] = fffff147
Register [06] = 00000004
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 260 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 567
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_EU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/iMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/dMem_Lab5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim/IntReg_Lab5.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_EU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/imports/Desktop/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c731a10fb9f4461ba038dcc614b8253e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_EU_TB_behav xil_defaultlib.CPU_EU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.CPU_EU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_EU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_EU_TB_behav -key {Behavioral:sim_1:Functional:CPU_EU_TB} -tclbatch {CPU_EU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_EU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 
R e g f i l e   I n i t i a l   C o n t e n t s 
 
Register [00] = 00000000
Register [01] = 12345678
Register [02] = 89abcdef
Register [03] = a5a5a5a5
Register [04] = 5a5a5a5a
Register [05] = 2468ace0
Register [06] = 13579bdf
Register [07] = 0f0f0f0f
Register [08] = f0f0f0f0
Register [09] = 00000009
Register [0a] = 0000000a
Register [0b] = 0000000b
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
 
Instruction Memory Contents
 
iMem = 4X 64 0X xx
iMem = 2X 2e 1X xx
iMem = 6X X4 1X xx
iMem = 7X X5 2X xx
iMem = fX ee xx xx
iMem = 0X xx 3X xx
iMem = 0X xx 2X xx
iMem = fX Xx ff fb
iMem = 0X xx 4X xx
iMem = 0X xx 3X xx
iMem = 1X ec 00 00
iMem = 5X 0b 5X xx
iMem = 2X 0a 5X xx
iMem = 1X 4b 4X xx
iMem = 1X cc 00 00
iMem = xx xx xx xx
iMem = xx xx xx xx
 
R e g f i l e   F i n a l   C o n t e n t s
Register [00] = 00000000
Register [01] = ffffffff
Register [02] = 00000007
Register [03] = 2d2d2d2d
Register [04] = 48d159c0
Register [05] = fffff147
Register [06] = 00000004
Register [07] = xxxxxxxx
Register [08] = xxxxxxxx
Register [09] = ffffffea
Register [0a] = fffffff6
Register [0b] = fffffff4
Register [0c] = 0000000c
Register [0d] = 0000000d
Register [0e] = fffffff8
Register [0f] = 000075cc
Register [10] = xxxxxxxx
Register [11] = xxxxxxxx
Register [12] = xxxxxxxx
Register [13] = xxxxxxxx
Register [14] = xxxxxxxx
Register [15] = xxxxxxxx
Register [16] = xxxxxxxx
Register [17] = xxxxxxxx
Register [18] = xxxxxxxx
Register [19] = xxxxxxxx
Register [1a] = xxxxxxxx
Register [1b] = xxxxxxxx
Register [1c] = xxxxxxxx
Register [1d] = xxxxxxxx
Register [1e] = xxxxxxxx
Register [1f] = xxxxxxxx
$finish called at time : 540 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Instruction_Unit/Instruction_Unit.srcs/sources_1/new/CPU_EU_TB.v" Line 567
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_EU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3071.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 23:30:23 2019...
