VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN grid_io_right ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 160000 160000 ) ;
ROW ROW_0 GF018hv5v_mcu_sc7 13440 31360 N DO 118 BY 1 STEP 1120 0 ;
ROW ROW_1 GF018hv5v_mcu_sc7 13440 39200 FS DO 118 BY 1 STEP 1120 0 ;
ROW ROW_2 GF018hv5v_mcu_sc7 13440 47040 N DO 118 BY 1 STEP 1120 0 ;
ROW ROW_3 GF018hv5v_mcu_sc7 13440 54880 FS DO 118 BY 1 STEP 1120 0 ;
ROW ROW_4 GF018hv5v_mcu_sc7 13440 62720 N DO 118 BY 1 STEP 1120 0 ;
ROW ROW_5 GF018hv5v_mcu_sc7 13440 70560 FS DO 118 BY 1 STEP 1120 0 ;
ROW ROW_6 GF018hv5v_mcu_sc7 13440 78400 N DO 118 BY 1 STEP 1120 0 ;
ROW ROW_7 GF018hv5v_mcu_sc7 13440 86240 FS DO 118 BY 1 STEP 1120 0 ;
ROW ROW_8 GF018hv5v_mcu_sc7 13440 94080 N DO 118 BY 1 STEP 1120 0 ;
ROW ROW_9 GF018hv5v_mcu_sc7 13440 101920 FS DO 118 BY 1 STEP 1120 0 ;
ROW ROW_10 GF018hv5v_mcu_sc7 13440 109760 N DO 118 BY 1 STEP 1120 0 ;
ROW ROW_11 GF018hv5v_mcu_sc7 13440 117600 FS DO 118 BY 1 STEP 1120 0 ;
TRACKS X 560 DO 143 STEP 1120 LAYER Metal1 ;
TRACKS Y 560 DO 143 STEP 1120 LAYER Metal1 ;
TRACKS X 560 DO 143 STEP 1120 LAYER Metal2 ;
TRACKS Y 560 DO 143 STEP 1120 LAYER Metal2 ;
TRACKS X 560 DO 143 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 143 STEP 1120 LAYER Metal3 ;
TRACKS X 560 DO 143 STEP 1120 LAYER Metal4 ;
TRACKS Y 560 DO 143 STEP 1120 LAYER Metal4 ;
TRACKS X 900 DO 89 STEP 1800 LAYER Metal5 ;
TRACKS Y 900 DO 89 STEP 1800 LAYER Metal5 ;
GCELLGRID X 0 DO 9 STEP 16800 ;
GCELLGRID Y 0 DO 9 STEP 16800 ;
VIAS 3 ;
    - via1_2_3200_1200_1_3_1040_1040 + VIARULE Via1_GEN_HH + CUTSIZE 520 520  + LAYERS Metal1 Via1 Metal2  + CUTSPACING 520 520  + ENCLOSURE 120 340 20 120  + ROWCOL 1 3  ;
    - via2_3_3200_1200_1_3_1040_1040 + VIARULE Via2_GEN_HH + CUTSIZE 520 520  + LAYERS Metal2 Via2 Metal3  + CUTSPACING 520 520  + ENCLOSURE 20 120 120 20  + ROWCOL 1 3  ;
    - via3_4_3200_1200_1_3_1040_1040 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 520 520  + ENCLOSURE 120 20 300 120  + ROWCOL 1 3  ;
END VIAS
COMPONENTS 191 ;
    - ANTENNA_clkbuf_0_prog_clk_I gf180mcu_fd_sc_mcu7t5v0__antenna + PLACED ( 50400 78400 ) FN ;
    - ANTENNA_input1_I gf180mcu_fd_sc_mcu7t5v0__antenna + PLACED ( 24640 86240 ) FS ;
    - ANTENNA_input2_I gf180mcu_fd_sc_mcu7t5v0__antenna + PLACED ( 141120 54880 ) S ;
    - ANTENNA_input3_I gf180mcu_fd_sc_mcu7t5v0__antenna + PLACED ( 72800 39200 ) S ;
    - ANTENNA_input4_I gf180mcu_fd_sc_mcu7t5v0__antenna + PLACED ( 24640 54880 ) FS ;
    - ANTENNA_input5_I gf180mcu_fd_sc_mcu7t5v0__antenna + PLACED ( 59360 31360 ) FN ;
    - ANTENNA_input6_I gf180mcu_fd_sc_mcu7t5v0__antenna + PLACED ( 128800 78400 ) FN ;
    - FILLER_0_0_100 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 125440 31360 ) N ;
    - FILLER_0_0_104 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 129920 31360 ) N ;
    - FILLER_0_0_112 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 138880 31360 ) N ;
    - FILLER_0_0_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 15680 31360 ) N ;
    - FILLER_0_0_36 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 53760 31360 ) N ;
    - FILLER_0_0_40 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 58240 31360 ) N ;
    - FILLER_0_0_59 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 79520 31360 ) N ;
    - FILLER_0_0_67 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 88480 31360 ) N ;
    - FILLER_0_0_80 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 103040 31360 ) N ;
    - FILLER_0_0_96 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 120960 31360 ) N ;
    - FILLER_0_10_103 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 128800 109760 ) N ;
    - FILLER_0_10_107 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 133280 109760 ) N ;
    - FILLER_0_10_115 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 142240 109760 ) N ;
    - FILLER_0_10_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 15680 109760 ) N ;
    - FILLER_0_10_34 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 51520 109760 ) N ;
    - FILLER_0_10_37 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 54880 109760 ) N ;
    - FILLER_0_10_45 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 63840 109760 ) N ;
    - FILLER_0_10_83 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 106400 109760 ) N ;
    - FILLER_0_10_99 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 124320 109760 ) N ;
    - FILLER_0_11_104 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 129920 117600 ) FS ;
    - FILLER_0_11_112 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 138880 117600 ) FS ;
    - FILLER_0_11_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 15680 117600 ) FS ;
    - FILLER_0_11_36 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 53760 117600 ) FS ;
    - FILLER_0_11_70 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 91840 117600 ) FS ;
    - FILLER_0_1_104 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 129920 39200 ) FS ;
    - FILLER_0_1_112 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 138880 39200 ) FS ;
    - FILLER_0_1_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 15680 39200 ) FS ;
    - FILLER_0_1_34 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 51520 39200 ) FS ;
    - FILLER_0_1_50 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 69440 39200 ) FS ;
    - FILLER_0_1_52 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 71680 39200 ) FS ;
    - FILLER_0_1_61 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 81760 39200 ) FS ;
    - FILLER_0_1_69 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 90720 39200 ) FS ;
    - FILLER_0_1_72 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 94080 39200 ) FS ;
    - FILLER_0_2_102 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 127680 47040 ) N ;
    - FILLER_0_2_104 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 129920 47040 ) N ;
    - FILLER_0_2_107 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 133280 47040 ) N ;
    - FILLER_0_2_115 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 142240 47040 ) N ;
    - FILLER_0_2_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 15680 47040 ) N ;
    - FILLER_0_2_34 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 51520 47040 ) N ;
    - FILLER_0_2_53 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 72800 47040 ) N ;
    - FILLER_0_2_69 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 90720 47040 ) N ;
    - FILLER_0_2_71 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 92960 47040 ) N ;
    - FILLER_0_2_78 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 100800 47040 ) N ;
    - FILLER_0_2_94 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 118720 47040 ) N ;
    - FILLER_0_3_12 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 26880 54880 ) FS ;
    - FILLER_0_3_20 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 35840 54880 ) FS ;
    - FILLER_0_3_64 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 85120 54880 ) FS ;
    - FILLER_0_3_68 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 89600 54880 ) FS ;
    - FILLER_0_3_8 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 22400 54880 ) FS ;
    - FILLER_0_3_82 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 105280 54880 ) FS ;
    - FILLER_0_4_102 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 127680 62720 ) N ;
    - FILLER_0_4_104 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 129920 62720 ) N ;
    - FILLER_0_4_107 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 133280 62720 ) N ;
    - FILLER_0_4_109 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 135520 62720 ) N ;
    - FILLER_0_4_16 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 31360 62720 ) N ;
    - FILLER_0_4_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 15680 62720 ) N ;
    - FILLER_0_4_24 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 40320 62720 ) N ;
    - FILLER_0_4_28 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 44800 62720 ) N ;
    - FILLER_0_4_37 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 54880 62720 ) N ;
    - FILLER_0_4_39 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 57120 62720 ) N ;
    - FILLER_0_4_94 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 118720 62720 ) N ;
    - FILLER_0_5_10 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 24640 70560 ) FS ;
    - FILLER_0_5_101 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 126560 70560 ) FS ;
    - FILLER_0_5_14 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 29120 70560 ) FS ;
    - FILLER_0_5_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 15680 70560 ) FS ;
    - FILLER_0_5_65 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 86240 70560 ) FS ;
    - FILLER_0_5_69 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 90720 70560 ) FS ;
    - FILLER_0_5_72 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 94080 70560 ) FS ;
    - FILLER_0_5_80 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 103040 70560 ) FS ;
    - FILLER_0_5_97 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 122080 70560 ) FS ;
    - FILLER_0_6_100 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 125440 78400 ) N ;
    - FILLER_0_6_102 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 127680 78400 ) N ;
    - FILLER_0_6_107 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 133280 78400 ) N ;
    - FILLER_0_6_18 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 33600 78400 ) N ;
    - FILLER_0_6_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 15680 78400 ) N ;
    - FILLER_0_6_26 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 42560 78400 ) N ;
    - FILLER_0_6_30 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 47040 78400 ) N ;
    - FILLER_0_6_32 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 49280 78400 ) N ;
    - FILLER_0_6_37 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 54880 78400 ) N ;
    - FILLER_0_7_101 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 126560 86240 ) FS ;
    - FILLER_0_7_12 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 26880 86240 ) FS ;
    - FILLER_0_7_28 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 44800 86240 ) FS ;
    - FILLER_0_7_30 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 47040 86240 ) FS ;
    - FILLER_0_7_65 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 86240 86240 ) FS ;
    - FILLER_0_7_69 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 90720 86240 ) FS ;
    - FILLER_0_7_72 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 94080 86240 ) FS ;
    - FILLER_0_7_8 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 22400 86240 ) FS ;
    - FILLER_0_7_80 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 103040 86240 ) FS ;
    - FILLER_0_7_82 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 105280 86240 ) FS ;
    - FILLER_0_7_99 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 124320 86240 ) FS ;
    - FILLER_0_8_107 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 133280 94080 ) N ;
    - FILLER_0_8_115 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 142240 94080 ) N ;
    - FILLER_0_8_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 15680 94080 ) N ;
    - FILLER_0_8_34 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 51520 94080 ) N ;
    - FILLER_0_8_37 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 54880 94080 ) N ;
    - FILLER_0_8_45 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 63840 94080 ) N ;
    - FILLER_0_8_47 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 66080 94080 ) N ;
    - FILLER_0_8_54 gf180mcu_fd_sc_mcu7t5v0__fill_1 + SOURCE DIST + PLACED ( 73920 94080 ) N ;
    - FILLER_0_9_104 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 129920 101920 ) FS ;
    - FILLER_0_9_112 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 138880 101920 ) FS ;
    - FILLER_0_9_2 gf180mcu_fd_sc_mcu7t5v0__fillcap_32 + SOURCE DIST + PLACED ( 15680 101920 ) FS ;
    - FILLER_0_9_34 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 51520 101920 ) FS ;
    - FILLER_0_9_50 gf180mcu_fd_sc_mcu7t5v0__fillcap_8 + SOURCE DIST + PLACED ( 69440 101920 ) FS ;
    - FILLER_0_9_58 gf180mcu_fd_sc_mcu7t5v0__fillcap_4 + SOURCE DIST + PLACED ( 78400 101920 ) FS ;
    - FILLER_0_9_62 gf180mcu_fd_sc_mcu7t5v0__fill_2 + SOURCE DIST + PLACED ( 82880 101920 ) FS ;
    - FILLER_0_9_88 gf180mcu_fd_sc_mcu7t5v0__fillcap_16 + SOURCE DIST + PLACED ( 112000 101920 ) FS ;
    - PHY_EDGE_ROW_0_Left_12 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 31360 ) N ;
    - PHY_EDGE_ROW_0_Right_0 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 31360 ) FN ;
    - PHY_EDGE_ROW_10_Left_22 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 109760 ) N ;
    - PHY_EDGE_ROW_10_Right_10 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 109760 ) FN ;
    - PHY_EDGE_ROW_11_Left_23 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 117600 ) FS ;
    - PHY_EDGE_ROW_11_Right_11 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 117600 ) S ;
    - PHY_EDGE_ROW_1_Left_13 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 39200 ) FS ;
    - PHY_EDGE_ROW_1_Right_1 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 39200 ) S ;
    - PHY_EDGE_ROW_2_Left_14 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 47040 ) N ;
    - PHY_EDGE_ROW_2_Right_2 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 47040 ) FN ;
    - PHY_EDGE_ROW_3_Left_15 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 54880 ) FS ;
    - PHY_EDGE_ROW_3_Right_3 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 54880 ) S ;
    - PHY_EDGE_ROW_4_Left_16 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 62720 ) N ;
    - PHY_EDGE_ROW_4_Right_4 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 62720 ) FN ;
    - PHY_EDGE_ROW_5_Left_17 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 70560 ) FS ;
    - PHY_EDGE_ROW_5_Right_5 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 70560 ) S ;
    - PHY_EDGE_ROW_6_Left_18 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 78400 ) N ;
    - PHY_EDGE_ROW_6_Right_6 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 78400 ) FN ;
    - PHY_EDGE_ROW_7_Left_19 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 86240 ) FS ;
    - PHY_EDGE_ROW_7_Right_7 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 86240 ) S ;
    - PHY_EDGE_ROW_8_Left_20 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 94080 ) N ;
    - PHY_EDGE_ROW_8_Right_8 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 94080 ) FN ;
    - PHY_EDGE_ROW_9_Left_21 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 13440 101920 ) FS ;
    - PHY_EDGE_ROW_9_Right_9 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 143360 101920 ) S ;
    - TAP_TAPCELL_ROW_0_24 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 51520 31360 ) N ;
    - TAP_TAPCELL_ROW_0_25 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 89600 31360 ) N ;
    - TAP_TAPCELL_ROW_0_26 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 127680 31360 ) N ;
    - TAP_TAPCELL_ROW_10_40 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 52640 109760 ) N ;
    - TAP_TAPCELL_ROW_10_41 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 131040 109760 ) N ;
    - TAP_TAPCELL_ROW_11_42 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 51520 117600 ) FS ;
    - TAP_TAPCELL_ROW_11_43 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 89600 117600 ) FS ;
    - TAP_TAPCELL_ROW_11_44 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 127680 117600 ) FS ;
    - TAP_TAPCELL_ROW_1_27 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 91840 39200 ) FS ;
    - TAP_TAPCELL_ROW_2_28 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 52640 47040 ) N ;
    - TAP_TAPCELL_ROW_2_29 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 131040 47040 ) N ;
    - TAP_TAPCELL_ROW_3_30 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 91840 54880 ) FS ;
    - TAP_TAPCELL_ROW_4_31 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 52640 62720 ) N ;
    - TAP_TAPCELL_ROW_4_32 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 131040 62720 ) N ;
    - TAP_TAPCELL_ROW_5_33 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 91840 70560 ) FS ;
    - TAP_TAPCELL_ROW_6_34 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 52640 78400 ) N ;
    - TAP_TAPCELL_ROW_6_35 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 131040 78400 ) N ;
    - TAP_TAPCELL_ROW_7_36 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 91840 86240 ) FS ;
    - TAP_TAPCELL_ROW_8_37 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 52640 94080 ) N ;
    - TAP_TAPCELL_ROW_8_38 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 131040 94080 ) N ;
    - TAP_TAPCELL_ROW_9_39 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 91840 101920 ) FS ;
    - _04_ gf180mcu_fd_sc_mcu7t5v0__clkinv_2 + PLACED ( 67200 94080 ) N ;
    - _05_ gf180mcu_fd_sc_mcu7t5v0__clkinv_2 + PLACED ( 56000 78400 ) FN ;
    - _06_ gf180mcu_fd_sc_mcu7t5v0__clkinv_2 + PLACED ( 85120 101920 ) FS ;
    - _07_ gf180mcu_fd_sc_mcu7t5v0__clkinv_2 + PLACED ( 118720 78400 ) FN ;
    - _08_ gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 + PLACED ( 40320 54880 ) FS ;
    - _09_ gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 + PLACED ( 48160 86240 ) FS ;
    - _10_ gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 + PLACED ( 68320 109760 ) N ;
    - _11_ gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 + PLACED ( 80640 62720 ) N ;
    - _12_ gf180mcu_fd_sc_mcu7t5v0__buf_3 + PLACED ( 58240 62720 ) FN ;
    - _13_ gf180mcu_fd_sc_mcu7t5v0__buf_3 + PLACED ( 54880 47040 ) N ;
    - _14_ gf180mcu_fd_sc_mcu7t5v0__buf_3 + PLACED ( 69440 62720 ) FN ;
    - _15_ gf180mcu_fd_sc_mcu7t5v0__buf_3 + PLACED ( 94080 54880 ) FS ;
    - _16_ gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + PLACED ( 94080 47040 ) N ;
    - _17_ gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + PLACED ( 78400 54880 ) FS ;
    - _18_ gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + PLACED ( 45920 62720 ) FN ;
    - _19_ gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + PLACED ( 66080 47040 ) N ;
    - clkbuf_0_prog_clk gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 + SOURCE TIMING + PLACED ( 62720 78400 ) N ;
    - clkbuf_1_0__f_prog_clk gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 + SOURCE TIMING + PLACED ( 30240 70560 ) S ;
    - clkbuf_1_1__f_prog_clk gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 + SOURCE TIMING + PLACED ( 75040 94080 ) N ;
    - hold1 gf180mcu_fd_sc_mcu7t5v0__dlyb_1 + SOURCE TIMING + PLACED ( 94080 101920 ) S ;
    - hold2 gf180mcu_fd_sc_mcu7t5v0__dlyb_1 + SOURCE TIMING + PLACED ( 104160 70560 ) S ;
    - hold3 gf180mcu_fd_sc_mcu7t5v0__dlyb_1 + SOURCE TIMING + PLACED ( 106400 86240 ) S ;
    - input1 gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + SOURCE TIMING + PLACED ( 15680 86240 ) FS ;
    - input2 gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + SOURCE TIMING + PLACED ( 136640 62720 ) FN ;
    - input3 gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + SOURCE TIMING + PLACED ( 75040 39200 ) FS ;
    - input4 gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + SOURCE TIMING + PLACED ( 15680 54880 ) FS ;
    - input5 gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 + SOURCE TIMING + PLACED ( 61600 31360 ) N ;
    - input6 gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 + SOURCE TIMING + PLACED ( 134400 78400 ) FN ;
    - output10 gf180mcu_fd_sc_mcu7t5v0__buf_3 + SOURCE TIMING + PLACED ( 20160 62720 ) FN ;
    - output11 gf180mcu_fd_sc_mcu7t5v0__buf_3 + SOURCE TIMING + PLACED ( 68320 31360 ) N ;
    - output7 gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 + SOURCE TIMING + PLACED ( 127680 86240 ) FS ;
    - output8 gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 + SOURCE TIMING + PLACED ( 127680 70560 ) FS ;
    - output9 gf180mcu_fd_sc_mcu7t5v0__buf_3 + SOURCE TIMING + PLACED ( 91840 31360 ) N ;
END COMPONENTS
PINS 18 ;
    - ccff_head + NET ccff_head + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 4000 87920 ) N ;
    - ccff_tail + NET ccff_tail + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 156000 94640 ) N ;
    - gfpga_pad_GPIO_PAD[0] + NET gfpga_pad_GPIO_PAD[0] + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 156000 74480 ) N ;
    - gfpga_pad_GPIO_PAD[1] + NET gfpga_pad_GPIO_PAD[1] + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 87920 4000 ) N ;
    - gfpga_pad_GPIO_PAD[2] + NET gfpga_pad_GPIO_PAD[2] + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 4000 74480 ) N ;
    - gfpga_pad_GPIO_PAD[3] + NET gfpga_pad_GPIO_PAD[3] + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 54320 4000 ) N ;
    - left_width_0_height_0_subtile_0__pin_inpad_0_ + NET left_width_0_height_0_subtile_0__pin_inpad_0_ + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 156000 67760 ) N ;
    - left_width_0_height_0_subtile_0__pin_outpad_0_ + NET left_width_0_height_0_subtile_0__pin_outpad_0_ + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 156000 61040 ) N ;
    - left_width_0_height_0_subtile_1__pin_inpad_0_ + NET left_width_0_height_0_subtile_1__pin_inpad_0_ + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 81200 4000 ) N ;
    - left_width_0_height_0_subtile_1__pin_outpad_0_ + NET left_width_0_height_0_subtile_1__pin_outpad_0_ + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 74480 4000 ) N ;
    - left_width_0_height_0_subtile_2__pin_inpad_0_ + NET left_width_0_height_0_subtile_2__pin_inpad_0_ + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 4000 67760 ) N ;
    - left_width_0_height_0_subtile_2__pin_outpad_0_ + NET left_width_0_height_0_subtile_2__pin_outpad_0_ + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 4000 61040 ) N ;
    - left_width_0_height_0_subtile_3__pin_inpad_0_ + NET left_width_0_height_0_subtile_3__pin_inpad_0_ + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 67760 4000 ) N ;
    - left_width_0_height_0_subtile_3__pin_outpad_0_ + NET left_width_0_height_0_subtile_3__pin_outpad_0_ + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 61040 4000 ) N ;
    - pReset + NET pReset + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 156000 87920 ) N ;
    - prog_clk + NET prog_clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal3 ( -4000 -560 ) ( 4000 560 )
        + PLACED ( 4000 94640 ) N ;
    - vdd + NET vdd + SPECIAL + DIRECTION INOUT + USE POWER
      + PORT
        + LAYER Metal4 ( -1600 -47640 ) ( 1600 47640 )
        + LAYER Metal4 ( -34640 -47640 ) ( -31440 47640 )
        + LAYER Metal4 ( -67680 -47640 ) ( -64480 47640 )
        + LAYER Metal4 ( -100720 -47640 ) ( -97520 47640 )
        + FIXED ( 129080 78400 ) N ;
    - vss + NET vss + SPECIAL + DIRECTION INOUT + USE GROUND
      + PORT
        + LAYER Metal4 ( -1600 -47640 ) ( 1600 47640 )
        + LAYER Metal4 ( -34640 -47640 ) ( -31440 47640 )
        + LAYER Metal4 ( -67680 -47640 ) ( -64480 47640 )
        + LAYER Metal4 ( -100720 -47640 ) ( -97520 47640 )
        + FIXED ( 145600 78400 ) N ;
END PINS
SPECIALNETS 2 ;
    - vdd ( PIN vdd ) ( * VNW ) ( * VDD ) + USE POWER
      + ROUTED Metal1 1200 + SHAPE FOLLOWPIN ( 13440 117600 ) ( 145600 117600 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 101920 ) ( 145600 101920 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 86240 ) ( 145600 86240 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 70560 ) ( 145600 70560 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 54880 ) ( 145600 54880 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 39200 ) ( 145600 39200 )
      NEW Metal4 3200 + SHAPE STRIPE ( 129080 30760 ) ( 129080 126040 )
      NEW Metal4 3200 + SHAPE STRIPE ( 96040 30760 ) ( 96040 126040 )
      NEW Metal4 3200 + SHAPE STRIPE ( 63000 30760 ) ( 63000 126040 )
      NEW Metal4 3200 + SHAPE STRIPE ( 29960 30760 ) ( 29960 126040 )
      NEW Metal3 0 + SHAPE STRIPE ( 129080 117600 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 129080 117600 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 129080 117600 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 129080 101920 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 129080 101920 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 129080 101920 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 129080 86240 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 129080 86240 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 129080 86240 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 129080 70560 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 129080 70560 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 129080 70560 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 129080 54880 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 129080 54880 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 129080 54880 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 129080 39200 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 129080 39200 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 129080 39200 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 96040 117600 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 96040 117600 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 96040 117600 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 96040 101920 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 96040 101920 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 96040 101920 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 96040 86240 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 96040 86240 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 96040 86240 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 96040 70560 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 96040 70560 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 96040 70560 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 96040 54880 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 96040 54880 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 96040 54880 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 96040 39200 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 96040 39200 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 96040 39200 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 63000 117600 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 63000 117600 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 63000 117600 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 63000 101920 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 63000 101920 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 63000 101920 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 63000 86240 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 63000 86240 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 63000 86240 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 63000 70560 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 63000 70560 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 63000 70560 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 63000 54880 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 63000 54880 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 63000 54880 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 63000 39200 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 63000 39200 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 63000 39200 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 29960 117600 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 29960 117600 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 29960 117600 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 29960 101920 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 29960 101920 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 29960 101920 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 29960 86240 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 29960 86240 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 29960 86240 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 29960 70560 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 29960 70560 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 29960 70560 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 29960 54880 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 29960 54880 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 29960 54880 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 29960 39200 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 29960 39200 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 29960 39200 ) via1_2_3200_1200_1_3_1040_1040 ;
    - vss ( PIN vss ) ( * VPW ) ( * VSS ) + USE GROUND
      + ROUTED Metal1 1200 + SHAPE FOLLOWPIN ( 13440 125440 ) ( 147200 125440 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 109760 ) ( 147200 109760 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 94080 ) ( 147200 94080 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 78400 ) ( 147200 78400 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 62720 ) ( 147200 62720 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 47040 ) ( 147200 47040 )
      NEW Metal1 1200 + SHAPE FOLLOWPIN ( 13440 31360 ) ( 147200 31360 )
      NEW Metal4 3200 + SHAPE STRIPE ( 145600 30760 ) ( 145600 126040 )
      NEW Metal4 3200 + SHAPE STRIPE ( 112560 30760 ) ( 112560 126040 )
      NEW Metal4 3200 + SHAPE STRIPE ( 79520 30760 ) ( 79520 126040 )
      NEW Metal4 3200 + SHAPE STRIPE ( 46480 30760 ) ( 46480 126040 )
      NEW Metal3 0 + SHAPE STRIPE ( 145600 125440 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 145600 125440 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 145600 125440 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 145600 109760 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 145600 109760 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 145600 109760 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 145600 94080 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 145600 94080 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 145600 94080 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 145600 78400 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 145600 78400 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 145600 78400 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 145600 62720 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 145600 62720 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 145600 62720 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 145600 47040 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 145600 47040 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 145600 47040 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 145600 31360 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 145600 31360 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 145600 31360 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 112560 125440 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 112560 125440 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 112560 125440 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 112560 109760 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 112560 109760 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 112560 109760 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 112560 94080 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 112560 94080 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 112560 94080 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 112560 78400 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 112560 78400 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 112560 78400 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 112560 62720 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 112560 62720 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 112560 62720 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 112560 47040 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 112560 47040 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 112560 47040 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 112560 31360 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 112560 31360 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 112560 31360 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 79520 125440 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 79520 125440 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 79520 125440 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 79520 109760 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 79520 109760 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 79520 109760 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 79520 94080 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 79520 94080 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 79520 94080 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 79520 78400 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 79520 78400 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 79520 78400 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 79520 62720 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 79520 62720 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 79520 62720 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 79520 47040 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 79520 47040 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 79520 47040 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 79520 31360 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 79520 31360 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 79520 31360 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 46480 125440 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 46480 125440 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 46480 125440 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 46480 109760 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 46480 109760 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 46480 109760 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 46480 94080 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 46480 94080 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 46480 94080 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 46480 78400 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 46480 78400 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 46480 78400 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 46480 62720 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 46480 62720 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 46480 62720 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 46480 47040 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 46480 47040 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 46480 47040 ) via1_2_3200_1200_1_3_1040_1040
      NEW Metal3 0 + SHAPE STRIPE ( 46480 31360 ) via3_4_3200_1200_1_3_1040_1040
      NEW Metal2 0 + SHAPE STRIPE ( 46480 31360 ) via2_3_3200_1200_1_3_1040_1040
      NEW Metal1 0 + SHAPE STRIPE ( 46480 31360 ) via1_2_3200_1200_1_3_1040_1040 ;
END SPECIALNETS
NETS 40 ;
    - _00_ ( _08_ RN ) ( _04_ ZN ) + USE SIGNAL
      + ROUTED Metal2 ( 70000 61040 ) ( * 95760 )
      NEW Metal1 ( 70000 61040 ) Via1_HV
      NEW Metal1 ( 70000 95760 ) Via1_VV ;
    - _01_ ( _09_ RN ) ( _05_ ZN ) + USE SIGNAL
      + ROUTED Metal3 ( 57680 91280 ) ( 77840 * )
      NEW Metal2 ( 57680 83440 ) ( * 91280 )
      NEW Metal1 ( 57680 83440 ) Via1_HV
      NEW Metal2 ( 57680 91280 ) Via2_VH
      NEW Metal1 ( 77840 91280 ) Via1_VV
      NEW Metal2 ( 77840 91280 ) Via2_VH
      NEW Metal2 ( 77840 91280 ) RECT ( -280 -660 280 0 )  ;
    - _02_ ( _10_ RN ) ( _06_ ZN ) + USE SIGNAL
      + ROUTED Metal2 ( 90160 106960 ) ( * 111440 )
      NEW Metal2 ( 90160 111440 ) ( 98000 * )
      NEW Metal1 ( 90160 106960 ) Via1_HV
      NEW Metal1 ( 98000 111440 ) Via1_HV ;
    - _03_ ( _11_ RN ) ( _07_ ZN ) + USE SIGNAL
      + ROUTED Metal2 ( 112560 64400 ) ( * 72240 )
      NEW Metal3 ( 112560 72240 ) ( 120400 * )
      NEW Metal2 ( 120400 72240 ) ( * 81200 )
      NEW Metal1 ( 112560 64400 ) Via1_HV
      NEW Metal2 ( 112560 72240 ) Via2_VH
      NEW Metal2 ( 120400 72240 ) Via2_VH
      NEW Metal1 ( 120400 81200 ) Via1_HV ;
    - ccff_head ( PIN ccff_head ) ( ANTENNA_input1_I I ) ( input1 I ) + USE SIGNAL
      + ROUTED Metal2 ( 17360 87920 ) ( * 90160 )
      NEW Metal3 ( 7280 87920 0 ) ( 17360 * )
      NEW Metal2 ( 25200 87920 ) ( * 89040 )
      NEW Metal3 ( 17360 87920 ) ( 25200 * )
      NEW Metal1 ( 17360 90160 ) Via1_VV
      NEW Metal2 ( 17360 87920 ) Via2_VH
      NEW Metal1 ( 25200 89040 ) Via1_VV
      NEW Metal2 ( 25200 87920 ) Via2_VH ;
    - ccff_tail ( PIN ccff_tail ) ( output7 Z ) + USE SIGNAL
      + ROUTED Metal2 ( 140560 91280 ) ( * 92400 )
      NEW Metal3 ( 140560 92400 ) ( 148400 * )
      NEW Metal3 ( 148400 92400 ) ( * 94640 )
      NEW Metal3 ( 148400 94640 ) ( 152880 * 0 )
      NEW Metal1 ( 140560 91280 ) Via1_HV
      NEW Metal2 ( 140560 92400 ) Via2_VH ;
    - clknet_0_prog_clk ( clkbuf_1_1__f_prog_clk I ) ( clkbuf_1_0__f_prog_clk I ) ( clkbuf_0_prog_clk Z ) + USE CLOCK
      + ROUTED Metal2 ( 83440 81200 ) ( * 98000 )
      NEW Metal2 ( 84560 74480 ) ( * 81200 )
      NEW Metal2 ( 83440 81200 ) ( 84560 * )
      NEW Metal1 ( 83440 98000 ) Via1_HV
      NEW Metal1 ( 84560 81200 ) Via1_HV
      NEW Metal1 ( 84560 74480 ) Via1_HV ;
    - clknet_1_0__leaf_prog_clk ( _08_ CLK ) ( _09_ CLK ) ( clkbuf_1_0__f_prog_clk Z ) + USE CLOCK
      + ROUTED Metal2 ( 43120 58800 ) ( * 75600 )
      NEW Metal2 ( 43120 75600 ) ( 48720 * )
      NEW Metal2 ( 48720 75600 ) ( * 90160 )
      NEW Metal1 ( 48720 75600 ) Via1_HV
      NEW Metal1 ( 43120 58800 ) Via1_VV
      NEW Metal1 ( 48720 90160 ) Via1_VV ;
    - clknet_1_1__leaf_prog_clk ( _10_ CLK ) ( _11_ CLK ) ( clkbuf_1_1__f_prog_clk Z ) + USE CLOCK
      + ROUTED Metal2 ( 71120 99120 ) ( * 113680 )
      NEW Metal2 ( 82320 66640 ) ( * 99120 )
      NEW Metal3 ( 71120 99120 ) ( 96880 * )
      NEW Metal1 ( 82320 66640 ) Via1_HV
      NEW Metal2 ( 71120 99120 ) Via2_VH
      NEW Metal1 ( 71120 113680 ) Via1_VV
      NEW Metal2 ( 82320 99120 ) Via2_VH
      NEW Metal1 ( 96880 99120 ) Via1_HV
      NEW Metal2 ( 96880 99120 ) Via2_VH
      NEW Metal3 ( 82320 99120 ) RECT ( -660 -280 0 280 ) 
      NEW Metal2 ( 96880 99120 ) RECT ( -280 -660 280 0 )  ;
    - gfpga_pad_GPIO_PAD[0] ( PIN gfpga_pad_GPIO_PAD[0] ) ( _15_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 103600 61040 ) ( * 73360 )
      NEW Metal3 ( 103600 73360 ) ( 131600 * )
      NEW Metal3 ( 131600 73360 ) ( * 74480 )
      NEW Metal3 ( 131600 74480 ) ( 152880 * 0 )
      NEW Metal1 ( 103600 61040 ) Via1_VV
      NEW Metal2 ( 103600 73360 ) Via2_VH ;
    - gfpga_pad_GPIO_PAD[1] ( PIN gfpga_pad_GPIO_PAD[1] ) ( _14_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 72240 38640 ) ( * 64400 )
      NEW Metal2 ( 71120 64400 ) ( 72240 * )
      NEW Metal2 ( 87920 7280 0 ) ( * 38640 )
      NEW Metal3 ( 72240 38640 ) ( 87920 * )
      NEW Metal2 ( 72240 38640 ) Via2_VH
      NEW Metal1 ( 71120 64400 ) Via1_VV
      NEW Metal2 ( 87920 38640 ) Via2_VH ;
    - gfpga_pad_GPIO_PAD[2] ( PIN gfpga_pad_GPIO_PAD[2] ) ( _13_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 61040 52080 ) ( * 53200 )
      NEW Metal3 ( 40880 53200 ) ( 61040 * )
      NEW Metal2 ( 40880 53200 ) ( * 74480 )
      NEW Metal3 ( 7280 74480 0 ) ( 40880 * )
      NEW Metal1 ( 61040 52080 ) Via1_HV
      NEW Metal2 ( 61040 53200 ) Via2_VH
      NEW Metal2 ( 40880 53200 ) Via2_VH
      NEW Metal2 ( 40880 74480 ) Via2_VH ;
    - gfpga_pad_GPIO_PAD[3] ( PIN gfpga_pad_GPIO_PAD[3] ) ( _12_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 54320 7280 0 ) ( * 9520 )
      NEW Metal2 ( 54320 9520 ) ( 57680 * )
      NEW Metal2 ( 57680 9520 ) ( * 64400 )
      NEW Metal2 ( 57680 64400 ) ( 59920 * )
      NEW Metal1 ( 59920 64400 ) Via1_VV ;
    - left_width_0_height_0_subtile_0__pin_inpad_0_ ( PIN left_width_0_height_0_subtile_0__pin_inpad_0_ ) ( output8 Z ) + USE SIGNAL
      + ROUTED Metal2 ( 140560 67760 ) ( * 73360 )
      NEW Metal3 ( 140560 67760 ) ( 152880 * 0 )
      NEW Metal1 ( 140560 73360 ) Via1_HV
      NEW Metal2 ( 140560 67760 ) Via2_VH ;
    - left_width_0_height_0_subtile_0__pin_outpad_0_ ( PIN left_width_0_height_0_subtile_0__pin_outpad_0_ ) ( ANTENNA_input2_I I ) ( input2 I ) + USE SIGNAL
      + ROUTED Metal3 ( 142800 61040 ) ( 152880 * 0 )
      NEW Metal2 ( 141680 61040 ) ( * 65520 )
      NEW Metal2 ( 141680 61040 ) ( 142800 * )
      NEW Metal1 ( 142800 61040 ) Via1_VV
      NEW Metal2 ( 142800 61040 ) Via2_VH
      NEW Metal1 ( 141680 65520 ) Via1_VV
      NEW Metal2 ( 142800 61040 ) RECT ( -280 -660 280 0 )  ;
    - left_width_0_height_0_subtile_1__pin_inpad_0_ ( PIN left_width_0_height_0_subtile_1__pin_inpad_0_ ) ( output9 Z ) + USE SIGNAL
      + ROUTED Metal2 ( 81200 7280 0 ) ( * 11760 )
      NEW Metal2 ( 81200 11760 ) ( 82320 * )
      NEW Metal2 ( 82320 11760 ) ( * 36400 )
      NEW Metal3 ( 82320 36400 ) ( 98000 * )
      NEW Metal2 ( 82320 36400 ) Via2_VH
      NEW Metal1 ( 98000 36400 ) Via1_HV
      NEW Metal2 ( 98000 36400 ) Via2_VH
      NEW Metal2 ( 98000 36400 ) RECT ( -280 -660 280 0 )  ;
    - left_width_0_height_0_subtile_1__pin_outpad_0_ ( PIN left_width_0_height_0_subtile_1__pin_outpad_0_ ) ( ANTENNA_input3_I I ) ( input3 I ) + USE SIGNAL
      + ROUTED Metal2 ( 76720 28560 ) ( * 43120 )
      NEW Metal2 ( 74480 28560 ) ( 76720 * )
      NEW Metal2 ( 74480 7280 0 ) ( * 28560 )
      NEW Metal2 ( 74480 42000 ) ( 76720 * )
      NEW Metal1 ( 76720 43120 ) Via1_VV
      NEW Metal1 ( 74480 42000 ) Via1_VV ;
    - left_width_0_height_0_subtile_2__pin_inpad_0_ ( PIN left_width_0_height_0_subtile_2__pin_inpad_0_ ) ( output10 Z ) + USE SIGNAL
      + ROUTED Metal3 ( 7280 67760 0 ) ( 21840 * )
      NEW Metal1 ( 21840 67760 ) Via1_HV
      NEW Metal2 ( 21840 67760 ) Via2_VH
      NEW Metal2 ( 21840 67760 ) RECT ( -280 -660 280 0 )  ;
    - left_width_0_height_0_subtile_2__pin_outpad_0_ ( PIN left_width_0_height_0_subtile_2__pin_outpad_0_ ) ( ANTENNA_input4_I I ) ( input4 I ) + USE SIGNAL
      + ROUTED Metal2 ( 17360 59920 ) ( * 61040 )
      NEW Metal3 ( 7280 61040 0 ) ( 17360 * )
      NEW Metal3 ( 17360 61040 ) ( 25200 * )
      NEW Metal1 ( 17360 59920 ) Via1_VV
      NEW Metal2 ( 17360 61040 ) Via2_VH
      NEW Metal1 ( 25200 61040 ) Via1_VV
      NEW Metal2 ( 25200 61040 ) Via2_VH
      NEW Metal2 ( 25200 61040 ) RECT ( -280 -660 280 0 )  ;
    - left_width_0_height_0_subtile_3__pin_inpad_0_ ( PIN left_width_0_height_0_subtile_3__pin_inpad_0_ ) ( output11 Z ) + USE SIGNAL
      + ROUTED Metal2 ( 67760 7280 0 ) ( * 36400 )
      NEW Metal2 ( 67760 36400 ) ( 70000 * )
      NEW Metal3 ( 70000 36400 ) ( 75600 * )
      NEW Metal2 ( 70000 36400 ) Via2_VH
      NEW Metal1 ( 75600 36400 ) Via1_HV
      NEW Metal2 ( 75600 36400 ) Via2_VH
      NEW Metal2 ( 75600 36400 ) RECT ( -280 -660 280 0 )  ;
    - left_width_0_height_0_subtile_3__pin_outpad_0_ ( PIN left_width_0_height_0_subtile_3__pin_outpad_0_ ) ( ANTENNA_input5_I I ) ( input5 I ) + USE SIGNAL
      + ROUTED Metal2 ( 61040 7280 0 ) ( * 34160 )
      NEW Metal2 ( 61040 34160 ) ( 63280 * )
      NEW Metal1 ( 61040 34160 ) Via1_VV
      NEW Metal1 ( 63280 34160 ) Via1_VV ;
    - logical_tile_io_mode_io__0.ccff_tail ( hold2 I ) ( _08_ Q ) + USE SIGNAL
      + ROUTED Metal2 ( 119280 56560 ) ( * 75600 )
      NEW Metal3 ( 77840 56560 ) ( 119280 * )
      NEW Metal1 ( 77840 56560 ) Via1_VV
      NEW Metal2 ( 77840 56560 ) Via2_VH
      NEW Metal2 ( 119280 56560 ) Via2_VH
      NEW Metal1 ( 119280 75600 ) Via1_HV
      NEW Metal2 ( 77840 56560 ) RECT ( -280 -660 280 0 )  ;
    - logical_tile_io_mode_io__1.ccff_tail ( hold1 I ) ( _09_ Q ) + USE SIGNAL
      + ROUTED Metal2 ( 85680 92400 ) ( * 106960 )
      NEW Metal3 ( 85680 106960 ) ( 105840 * )
      NEW Metal1 ( 85680 92400 ) Via1_VV
      NEW Metal2 ( 85680 106960 ) Via2_VH
      NEW Metal1 ( 105840 106960 ) Via1_HV
      NEW Metal2 ( 105840 106960 ) Via2_VH
      NEW Metal2 ( 105840 106960 ) RECT ( -280 -660 280 0 )  ;
    - logical_tile_io_mode_io__2.ccff_tail ( hold3 I ) ( _10_ Q ) + USE SIGNAL
      + ROUTED Metal3 ( 106960 91280 ) ( 118160 * )
      NEW Metal2 ( 106960 91280 ) ( * 111440 )
      NEW Metal2 ( 105840 111440 ) ( 106960 * )
      NEW Metal1 ( 118160 91280 ) Via1_HV
      NEW Metal2 ( 118160 91280 ) Via2_VH
      NEW Metal2 ( 106960 91280 ) Via2_VH
      NEW Metal1 ( 105840 111440 ) Via1_VV
      NEW Metal2 ( 118160 91280 ) RECT ( -280 -660 280 0 )  ;
    - net1 ( input1 Z ) ( _08_ D ) + USE SIGNAL
      + ROUTED Metal2 ( 44240 58800 ) ( * 72240 )
      NEW Metal2 ( 44240 58800 ) ( 46480 * )
      NEW Metal2 ( 20720 72240 ) ( * 91280 )
      NEW Metal3 ( 20720 72240 ) ( 44240 * )
      NEW Metal2 ( 44240 72240 ) Via2_VH
      NEW Metal1 ( 46480 58800 ) Via1_HV
      NEW Metal2 ( 20720 72240 ) Via2_VH
      NEW Metal1 ( 20720 91280 ) Via1_VV ;
    - net10 ( output10 I ) ( _18_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 47600 65520 ) ( * 67760 )
      NEW Metal2 ( 29680 66640 ) ( * 67760 )
      NEW Metal3 ( 29680 67760 ) ( 47600 * )
      NEW Metal1 ( 47600 65520 ) Via1_VV
      NEW Metal2 ( 47600 67760 ) Via2_VH
      NEW Metal1 ( 29680 66640 ) Via1_VV
      NEW Metal2 ( 29680 67760 ) Via2_VH ;
    - net11 ( output11 I ) ( _19_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 71120 35280 ) ( * 48720 )
      NEW Metal1 ( 71120 35280 ) Via1_HV
      NEW Metal1 ( 71120 48720 ) Via1_VV ;
    - net12 ( _10_ D ) ( hold1 Z ) + USE SIGNAL
      + ROUTED Metal2 ( 75600 104720 ) ( * 113680 )
      NEW Metal3 ( 75600 104720 ) ( 95760 * )
      NEW Metal2 ( 75600 104720 ) Via2_VH
      NEW Metal1 ( 75600 113680 ) Via1_HV
      NEW Metal1 ( 95760 104720 ) Via1_HV
      NEW Metal2 ( 95760 104720 ) Via2_VH
      NEW Metal2 ( 95760 104720 ) RECT ( -280 -660 280 0 )  ;
    - net13 ( _09_ D ) ( hold2 Z ) + USE SIGNAL
      + ROUTED Metal2 ( 55440 84560 ) ( * 90160 )
      NEW Metal3 ( 55440 84560 ) ( 105840 * )
      NEW Metal2 ( 105840 73360 ) ( * 84560 )
      NEW Metal2 ( 55440 84560 ) Via2_VH
      NEW Metal1 ( 55440 90160 ) Via1_HV
      NEW Metal1 ( 105840 73360 ) Via1_HV
      NEW Metal2 ( 105840 84560 ) Via2_VH ;
    - net14 ( _11_ D ) ( hold3 Z ) + USE SIGNAL
      + ROUTED Metal3 ( 87920 75600 ) ( 108080 * )
      NEW Metal2 ( 87920 66640 ) ( * 75600 )
      NEW Metal2 ( 108080 75600 ) ( * 89040 )
      NEW Metal2 ( 108080 75600 ) Via2_VH
      NEW Metal2 ( 87920 75600 ) Via2_VH
      NEW Metal1 ( 87920 66640 ) Via1_HV
      NEW Metal1 ( 108080 89040 ) Via1_HV ;
    - net2 ( input2 Z ) ( _16_ I ) ( _15_ I ) + USE SIGNAL
      + ROUTED Metal2 ( 96880 58800 ) ( * 64400 )
      NEW Metal3 ( 96880 64400 ) ( 138320 * )
      NEW Metal2 ( 96880 50960 ) ( 99120 * )
      NEW Metal2 ( 99120 50960 ) ( * 58800 )
      NEW Metal2 ( 96880 58800 ) ( 99120 * )
      NEW Metal1 ( 96880 58800 ) Via1_HV
      NEW Metal2 ( 96880 64400 ) Via2_VH
      NEW Metal1 ( 138320 64400 ) Via1_VV
      NEW Metal2 ( 138320 64400 ) Via2_VH
      NEW Metal1 ( 96880 50960 ) Via1_HV
      NEW Metal2 ( 138320 64400 ) RECT ( -280 -660 280 0 )  ;
    - net3 ( input3 Z ) ( _17_ I ) ( _14_ I ) + USE SIGNAL
      + ROUTED Metal2 ( 81200 58800 ) ( 82320 * )
      NEW Metal2 ( 82320 58800 ) ( * 64400 )
      NEW Metal2 ( 78960 64400 ) ( 82320 * )
      NEW Metal2 ( 80080 45360 ) ( 82320 * )
      NEW Metal2 ( 82320 45360 ) ( * 58800 )
      NEW Metal1 ( 81200 58800 ) Via1_HV
      NEW Metal1 ( 78960 64400 ) Via1_VV
      NEW Metal1 ( 80080 45360 ) Via1_VV ;
    - net4 ( input4 Z ) ( _18_ I ) ( _13_ I ) + USE SIGNAL
      + ROUTED Metal2 ( 49840 65520 ) ( * 66640 )
      NEW Metal2 ( 56560 50960 ) ( * 65520 )
      NEW Metal3 ( 49840 65520 ) ( 56560 * )
      NEW Metal2 ( 20720 61040 ) ( * 65520 )
      NEW Metal3 ( 20720 65520 ) ( 49840 * )
      NEW Metal1 ( 49840 66640 ) Via1_HV
      NEW Metal2 ( 49840 65520 ) Via2_VH
      NEW Metal1 ( 56560 50960 ) Via1_VV
      NEW Metal2 ( 56560 65520 ) Via2_VH
      NEW Metal1 ( 20720 61040 ) Via1_VV
      NEW Metal2 ( 20720 65520 ) Via2_VH ;
    - net5 ( input5 Z ) ( _19_ I ) ( _12_ I ) + USE SIGNAL
      + ROUTED Metal2 ( 67760 50960 ) ( * 64400 )
      NEW Metal2 ( 66640 34160 ) ( * 50960 )
      NEW Metal2 ( 66640 50960 ) ( 67760 * )
      NEW Metal1 ( 67760 50960 ) Via1_VV
      NEW Metal1 ( 67760 64400 ) Via1_VV
      NEW Metal1 ( 66640 34160 ) Via1_VV ;
    - net6 ( input6 Z ) ( _07_ I ) ( _06_ I ) ( _05_ I ) ( _04_ I ) + USE SIGNAL
      + ROUTED Metal3 ( 59920 98000 ) ( 70000 * )
      NEW Metal2 ( 59920 82320 ) ( * 98000 )
      NEW Metal3 ( 87920 82320 ) ( 122640 * )
      NEW Metal3 ( 122640 82320 ) ( 136080 * )
      NEW Metal2 ( 87920 82320 ) ( * 84000 )
      NEW Metal2 ( 86800 98000 ) ( * 104720 )
      NEW Metal2 ( 86800 84000 ) ( 87920 * )
      NEW Metal2 ( 86800 84000 ) ( * 98000 )
      NEW Metal3 ( 70000 98000 ) ( 86800 * )
      NEW Metal1 ( 59920 82320 ) Via1_HV
      NEW Metal1 ( 70000 98000 ) Via1_HV
      NEW Metal2 ( 70000 98000 ) Via2_VH
      NEW Metal2 ( 59920 98000 ) Via2_VH
      NEW Metal1 ( 122640 82320 ) Via1_HV
      NEW Metal2 ( 122640 82320 ) Via2_VH
      NEW Metal2 ( 87920 82320 ) Via2_VH
      NEW Metal1 ( 136080 82320 ) Via1_VV
      NEW Metal2 ( 136080 82320 ) Via2_VH
      NEW Metal2 ( 86800 98000 ) Via2_VH
      NEW Metal1 ( 86800 104720 ) Via1_VV
      NEW Metal2 ( 70000 98000 ) RECT ( -280 0 280 660 ) 
      NEW Metal2 ( 122640 82320 ) RECT ( -280 -660 280 0 ) 
      NEW Metal2 ( 136080 82320 ) RECT ( -280 -660 280 0 )  ;
    - net7 ( output7 I ) ( _11_ Q ) + USE SIGNAL
      + ROUTED Metal2 ( 118160 66640 ) ( * 84000 )
      NEW Metal2 ( 118160 84000 ) ( 119280 * )
      NEW Metal2 ( 119280 84000 ) ( * 90160 )
      NEW Metal2 ( 119280 90160 ) ( 129360 * )
      NEW Metal1 ( 118160 66640 ) Via1_VV
      NEW Metal1 ( 129360 90160 ) Via1_HV ;
    - net8 ( output8 I ) ( _16_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 99120 48720 ) ( 100240 * )
      NEW Metal2 ( 100240 48720 ) ( * 74480 )
      NEW Metal3 ( 100240 74480 ) ( 129360 * )
      NEW Metal1 ( 99120 48720 ) Via1_VV
      NEW Metal2 ( 100240 74480 ) Via2_VH
      NEW Metal1 ( 129360 74480 ) Via1_HV
      NEW Metal2 ( 129360 74480 ) Via2_VH
      NEW Metal2 ( 129360 74480 ) RECT ( -280 -660 280 0 )  ;
    - net9 ( output9 I ) ( _17_ Z ) + USE SIGNAL
      + ROUTED Metal2 ( 83440 35280 ) ( * 59920 )
      NEW Metal3 ( 83440 35280 ) ( 93520 * )
      NEW Metal2 ( 83440 35280 ) Via2_VH
      NEW Metal1 ( 83440 59920 ) Via1_VV
      NEW Metal1 ( 93520 35280 ) Via1_VV
      NEW Metal2 ( 93520 35280 ) Via2_VH
      NEW Metal2 ( 93520 35280 ) RECT ( -280 -660 280 0 )  ;
    - pReset ( PIN pReset ) ( ANTENNA_input6_I I ) ( input6 I ) + USE SIGNAL
      + ROUTED Metal2 ( 141680 82320 ) ( * 83440 )
      NEW Metal3 ( 141680 83440 ) ( 152880 * )
      NEW Metal3 ( 130480 83440 ) ( 141680 * )
      NEW Metal3 ( 150640 84560 ) ( 152880 * )
      NEW Metal3 ( 150640 84560 ) ( * 87920 )
      NEW Metal3 ( 150640 87920 ) ( 152880 * 0 )
      NEW Metal3 ( 152880 83440 ) ( * 84560 )
      NEW Metal1 ( 141680 82320 ) Via1_VV
      NEW Metal2 ( 141680 83440 ) Via2_VH
      NEW Metal1 ( 130480 83440 ) Via1_VV
      NEW Metal2 ( 130480 83440 ) Via2_VH
      NEW Metal2 ( 130480 83440 ) RECT ( -280 -660 280 0 )  ;
    - prog_clk ( PIN prog_clk ) ( ANTENNA_clkbuf_0_prog_clk_I I ) ( clkbuf_0_prog_clk I ) + USE CLOCK
      + ROUTED Metal3 ( 52080 82320 ) ( 64400 * )
      NEW Metal2 ( 52080 82320 ) ( * 84000 )
      NEW Metal2 ( 49840 84000 ) ( * 91280 )
      NEW Metal2 ( 49840 84000 ) ( 52080 * )
      NEW Metal3 ( 33600 91280 ) ( 49840 * )
      NEW Metal3 ( 7280 94640 0 ) ( 33600 * )
      NEW Metal3 ( 33600 91280 ) ( * 94640 )
      NEW Metal1 ( 52080 82320 ) Via1_VV
      NEW Metal2 ( 52080 82320 ) Via2_VH
      NEW Metal1 ( 64400 82320 ) Via1_HV
      NEW Metal2 ( 64400 82320 ) Via2_VH
      NEW Metal2 ( 49840 91280 ) Via2_VH
      NEW Metal2 ( 52080 82320 ) RECT ( -280 -660 280 0 ) 
      NEW Metal2 ( 64400 82320 ) RECT ( -280 -660 280 0 )  ;
END NETS
END DESIGN
