Command: vcs -sverilog -PP inline.v -l compile.log
                         Chronologic VCS (TM)
               Version 7.2 -- Wed Apr 13 05:55:43 2005
               Copyright (c) 1991-2004 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

***** Warning: ACC/CLI capabilities have been enabled for the entire design.
      For faster performance enable module specific capability in pli.tab file
Parsing design file 'inline.v'
Top Level Modules:
       $root
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module $root because:
	Generated file (E1gK_1) not found, or not incremental.
recompiling module mutex_chk because:
	Generated file (8PvT_1) not found, or not incremental.
recompiling module tb because:
	Generated file (jUh1_1) not found, or not incremental.
All of 3 modules done
if [ -x ../simv ]; then chmod -x ../simv; fi
gcc   -o ../simv  5NrI_d.o 5NrIB_d.o E1gK_1_d.o 8PvT_1_d.o jUh1_1_d.o SIM_l.o   /global/apps/vcs_7.2/gui/virsim/linux/vcdplus/vcs7_2/libvirsim.a \
/global/apps/vcs_7.2/linux/lib/libvcsnew.so     /global/apps/vcs_7.2/linux/lib/ctype-stubs_32.a \
-ldl -lm  -lc -ldl   
../simv up to date
CPU time: .200 seconds to compile + .290 seconds to link
