|rs422_test
clk50 => clk50.IN1
reset_n => reset_n.IN1
rs232_rx1 => rs232_rx1.IN1
rs232_tx1 <= uarttx:u2.tx
rs422_rx1 => rs422_rx1.IN1
rs422_tx1 <= uarttx:u3.tx
rs422_rx2 => rs422_rx2.IN1
rs422_tx2 <= uarttx:u5.tx


|rs422_test|clkdiv:u0
clk50 => cnt[0].CLK
clk50 => cnt[1].CLK
clk50 => cnt[2].CLK
clk50 => cnt[3].CLK
clk50 => cnt[4].CLK
clk50 => cnt[5].CLK
clk50 => cnt[6].CLK
clk50 => cnt[7].CLK
clk50 => cnt[8].CLK
clk50 => cnt[9].CLK
clk50 => cnt[10].CLK
clk50 => cnt[11].CLK
clk50 => cnt[12].CLK
clk50 => cnt[13].CLK
clk50 => cnt[14].CLK
clk50 => cnt[15].CLK
clk50 => clkout~reg0.CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|uartrx:u1
clk => presult.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataerror~reg0.CLK
clk => frameerror~reg0.CLK
clk => idle.CLK
clk => rdsig~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => receive.CLK
clk => rxfall.CLK
clk => rxbuf.CLK
rx => always2.IN1
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => Selector5.IN16
rx => rxbuf.DATAIN
rx => frameerror.DATAB
rx => rxfall.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdsig <= rdsig~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataerror <= dataerror~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameerror <= frameerror~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|uarttx:u2
clk => presult.CLK
clk => idle~reg0.CLK
clk => tx~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => send.CLK
clk => wrsigrise.CLK
clk => wrsigbuf.CLK
datain[0] => data_reg[0].DATAIN
datain[1] => data_reg[1].DATAIN
datain[2] => data_reg[2].DATAIN
datain[3] => data_reg[3].DATAIN
datain[4] => data_reg[4].DATAIN
datain[5] => data_reg[5].DATAIN
datain[6] => data_reg[6].DATAIN
datain[7] => data_reg[7].DATAIN
wrsig => wrsigrise.IN1
wrsig => wrsigbuf.DATAIN
idle <= idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|uarttx:u3
clk => presult.CLK
clk => idle~reg0.CLK
clk => tx~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => send.CLK
clk => wrsigrise.CLK
clk => wrsigbuf.CLK
datain[0] => data_reg[0].DATAIN
datain[1] => data_reg[1].DATAIN
datain[2] => data_reg[2].DATAIN
datain[3] => data_reg[3].DATAIN
datain[4] => data_reg[4].DATAIN
datain[5] => data_reg[5].DATAIN
datain[6] => data_reg[6].DATAIN
datain[7] => data_reg[7].DATAIN
wrsig => wrsigrise.IN1
wrsig => wrsigbuf.DATAIN
idle <= idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|uartrx:u4
clk => presult.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataerror~reg0.CLK
clk => frameerror~reg0.CLK
clk => idle.CLK
clk => rdsig~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => receive.CLK
clk => rxfall.CLK
clk => rxbuf.CLK
rx => always2.IN1
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => Selector5.IN16
rx => rxbuf.DATAIN
rx => frameerror.DATAB
rx => rxfall.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdsig <= rdsig~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataerror <= dataerror~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameerror <= frameerror~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|uarttx:u5
clk => presult.CLK
clk => idle~reg0.CLK
clk => tx~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => send.CLK
clk => wrsigrise.CLK
clk => wrsigbuf.CLK
datain[0] => data_reg[0].DATAIN
datain[1] => data_reg[1].DATAIN
datain[2] => data_reg[2].DATAIN
datain[3] => data_reg[3].DATAIN
datain[4] => data_reg[4].DATAIN
datain[5] => data_reg[5].DATAIN
datain[6] => data_reg[6].DATAIN
datain[7] => data_reg[7].DATAIN
wrsig => wrsigrise.IN1
wrsig => wrsigbuf.DATAIN
idle <= idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|uartrx:u6
clk => presult.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataerror~reg0.CLK
clk => frameerror~reg0.CLK
clk => idle.CLK
clk => rdsig~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => receive.CLK
clk => rxfall.CLK
clk => rxbuf.CLK
rx => always2.IN1
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => dataout.DATAB
rx => Selector5.IN16
rx => rxbuf.DATAIN
rx => frameerror.DATAB
rx => rxfall.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdsig <= rdsig~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataerror <= dataerror~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameerror <= frameerror~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|rs422_ctrl:u7
clk => ram_raddr[0]~reg0.CLK
clk => ram_raddr[1]~reg0.CLK
clk => ram_raddr[2]~reg0.CLK
clk => ram_raddr[3]~reg0.CLK
clk => ram_raddr[4]~reg0.CLK
clk => ram_raddr[5]~reg0.CLK
clk => ram_raddr_d3[0].CLK
clk => ram_raddr_d3[1].CLK
clk => ram_raddr_d3[2].CLK
clk => ram_raddr_d3[3].CLK
clk => ram_raddr_d3[4].CLK
clk => ram_raddr_d3[5].CLK
clk => ram_raddr_d2[0].CLK
clk => ram_raddr_d2[1].CLK
clk => ram_raddr_d2[2].CLK
clk => ram_raddr_d2[3].CLK
clk => ram_raddr_d2[4].CLK
clk => ram_raddr_d2[5].CLK
clk => ram_raddr_d1[0].CLK
clk => ram_raddr_d1[1].CLK
clk => ram_raddr_d1[2].CLK
clk => ram_raddr_d1[3].CLK
clk => ram_raddr_d1[4].CLK
clk => ram_raddr_d1[5].CLK
clk => ram_waddr[0]~reg0.CLK
clk => ram_waddr[1]~reg0.CLK
clk => ram_waddr[2]~reg0.CLK
clk => ram_waddr[3]~reg0.CLK
clk => ram_waddr[4]~reg0.CLK
clk => ram_waddr[5]~reg0.CLK
clk => ram_waddr_d3[0].CLK
clk => ram_waddr_d3[1].CLK
clk => ram_waddr_d3[2].CLK
clk => ram_waddr_d3[3].CLK
clk => ram_waddr_d3[4].CLK
clk => ram_waddr_d3[5].CLK
clk => ram_waddr_d2[0].CLK
clk => ram_waddr_d2[1].CLK
clk => ram_waddr_d2[2].CLK
clk => ram_waddr_d2[3].CLK
clk => ram_waddr_d2[4].CLK
clk => ram_waddr_d2[5].CLK
clk => ram_waddr_d1[0].CLK
clk => ram_waddr_d1[1].CLK
clk => ram_waddr_d1[2].CLK
clk => ram_waddr_d1[3].CLK
clk => ram_waddr_d1[4].CLK
clk => ram_waddr_d1[5].CLK
clk => wait_cnt[0].CLK
clk => wait_cnt[1].CLK
clk => wait_cnt[2].CLK
clk => rs422_tx_en~reg0.CLK
clk => rs422_txdata_count[0].CLK
clk => rs422_txdata_count[1].CLK
clk => rs422_txdata_count[2].CLK
clk => rs422_txdata_count[3].CLK
clk => rs422_txdata_count[4].CLK
clk => rs422_txdata_count[5].CLK
clk => ram_raddr_d[0].CLK
clk => ram_raddr_d[1].CLK
clk => ram_raddr_d[2].CLK
clk => ram_raddr_d[3].CLK
clk => ram_raddr_d[4].CLK
clk => ram_raddr_d[5].CLK
clk => command_length[0].CLK
clk => command_length[1].CLK
clk => command_length[2].CLK
clk => command_length[3].CLK
clk => command_length[4].CLK
clk => command_length[5].CLK
clk => rs422_rxdata_length[0]~reg0.CLK
clk => rs422_rxdata_length[1]~reg0.CLK
clk => rs422_rxdata_length[2]~reg0.CLK
clk => rs422_rxdata_length[3]~reg0.CLK
clk => rs422_rxdata_length[4]~reg0.CLK
clk => rs422_rxdata_length[5]~reg0.CLK
clk => rs422_command_enable.CLK
clk => ram_waddr_d[0].CLK
clk => ram_waddr_d[1].CLK
clk => ram_waddr_d[2].CLK
clk => ram_waddr_d[3].CLK
clk => ram_waddr_d[4].CLK
clk => ram_waddr_d[5].CLK
clk => rs422_t_stat~5.DATAIN
clk => rs422_r_stat~4.DATAIN
reset_n => ram_waddr_d.OUTPUTSELECT
reset_n => ram_waddr_d.OUTPUTSELECT
reset_n => ram_waddr_d.OUTPUTSELECT
reset_n => ram_waddr_d.OUTPUTSELECT
reset_n => ram_waddr_d.OUTPUTSELECT
reset_n => ram_waddr_d.OUTPUTSELECT
reset_n => rs422_r_stat.OUTPUTSELECT
reset_n => rs422_r_stat.OUTPUTSELECT
reset_n => rs422_r_stat.OUTPUTSELECT
reset_n => rs422_command_enable.OUTPUTSELECT
reset_n => rs422_rxdata_length.OUTPUTSELECT
reset_n => rs422_rxdata_length.OUTPUTSELECT
reset_n => rs422_rxdata_length.OUTPUTSELECT
reset_n => rs422_rxdata_length.OUTPUTSELECT
reset_n => rs422_rxdata_length.OUTPUTSELECT
reset_n => rs422_rxdata_length.OUTPUTSELECT
reset_n => command_length.OUTPUTSELECT
reset_n => command_length.OUTPUTSELECT
reset_n => command_length.OUTPUTSELECT
reset_n => command_length.OUTPUTSELECT
reset_n => command_length.OUTPUTSELECT
reset_n => command_length.OUTPUTSELECT
reset_n => ram_raddr_d.OUTPUTSELECT
reset_n => ram_raddr_d.OUTPUTSELECT
reset_n => ram_raddr_d.OUTPUTSELECT
reset_n => ram_raddr_d.OUTPUTSELECT
reset_n => ram_raddr_d.OUTPUTSELECT
reset_n => ram_raddr_d.OUTPUTSELECT
reset_n => rs422_t_stat.OUTPUTSELECT
reset_n => rs422_t_stat.OUTPUTSELECT
reset_n => rs422_t_stat.OUTPUTSELECT
reset_n => rs422_t_stat.OUTPUTSELECT
reset_n => rs422_txdata_count.OUTPUTSELECT
reset_n => rs422_txdata_count.OUTPUTSELECT
reset_n => rs422_txdata_count.OUTPUTSELECT
reset_n => rs422_txdata_count.OUTPUTSELECT
reset_n => rs422_txdata_count.OUTPUTSELECT
reset_n => rs422_txdata_count.OUTPUTSELECT
reset_n => rs422_tx_en.OUTPUTSELECT
reset_n => wait_cnt[0].ENA
reset_n => wait_cnt[1].ENA
reset_n => wait_cnt[2].ENA
rs422_rx_data[0] => Equal0.IN3
rs422_rx_data[0] => Equal1.IN7
rs422_rx_data[0] => Equal2.IN2
rs422_rx_data[1] => Equal0.IN2
rs422_rx_data[1] => Equal1.IN1
rs422_rx_data[1] => Equal2.IN7
rs422_rx_data[2] => Equal0.IN7
rs422_rx_data[2] => Equal1.IN6
rs422_rx_data[2] => Equal2.IN1
rs422_rx_data[3] => Equal0.IN6
rs422_rx_data[3] => Equal1.IN0
rs422_rx_data[3] => Equal2.IN0
rs422_rx_data[4] => Equal0.IN1
rs422_rx_data[4] => Equal1.IN5
rs422_rx_data[4] => Equal2.IN6
rs422_rx_data[5] => Equal0.IN5
rs422_rx_data[5] => Equal1.IN4
rs422_rx_data[5] => Equal2.IN5
rs422_rx_data[6] => Equal0.IN0
rs422_rx_data[6] => Equal1.IN3
rs422_rx_data[6] => Equal2.IN4
rs422_rx_data[7] => Equal0.IN4
rs422_rx_data[7] => Equal1.IN2
rs422_rx_data[7] => Equal2.IN3
rs422_rx_valid => rs422_command_enable.OUTPUTSELECT
rs422_rx_valid => ram_waddr_d.OUTPUTSELECT
rs422_rx_valid => ram_waddr_d.OUTPUTSELECT
rs422_rx_valid => ram_waddr_d.OUTPUTSELECT
rs422_rx_valid => ram_waddr_d.OUTPUTSELECT
rs422_rx_valid => ram_waddr_d.OUTPUTSELECT
rs422_rx_valid => ram_waddr_d.OUTPUTSELECT
rs422_rx_valid => rs422_r_stat.OUTPUTSELECT
rs422_rx_valid => rs422_r_stat.OUTPUTSELECT
rs422_rx_valid => rs422_r_stat.OUTPUTSELECT
rs422_rx_valid => rs422_rxdata_length.OUTPUTSELECT
rs422_rx_valid => rs422_rxdata_length.OUTPUTSELECT
rs422_rx_valid => rs422_rxdata_length.OUTPUTSELECT
rs422_rx_valid => rs422_rxdata_length.OUTPUTSELECT
rs422_rx_valid => rs422_rxdata_length.OUTPUTSELECT
rs422_rx_valid => rs422_rxdata_length.OUTPUTSELECT
rs422_rx_valid => command_length.OUTPUTSELECT
rs422_rx_valid => command_length.OUTPUTSELECT
rs422_rx_valid => command_length.OUTPUTSELECT
rs422_rx_valid => command_length.OUTPUTSELECT
rs422_rx_valid => command_length.OUTPUTSELECT
rs422_rx_valid => command_length.OUTPUTSELECT
rs422_tx_idle => rs422_tx_en.OUTPUTSELECT
rs422_tx_idle => rs422_txdata_count.OUTPUTSELECT
rs422_tx_idle => rs422_txdata_count.OUTPUTSELECT
rs422_tx_idle => rs422_txdata_count.OUTPUTSELECT
rs422_tx_idle => rs422_txdata_count.OUTPUTSELECT
rs422_tx_idle => rs422_txdata_count.OUTPUTSELECT
rs422_tx_idle => rs422_txdata_count.OUTPUTSELECT
rs422_tx_idle => rs422_t_stat.OUTPUTSELECT
rs422_tx_idle => rs422_t_stat.OUTPUTSELECT
rs422_tx_idle => rs422_t_stat.OUTPUTSELECT
rs422_tx_idle => rs422_t_stat.OUTPUTSELECT
rs422_tx_idle => ram_raddr_d.OUTPUTSELECT
rs422_tx_idle => ram_raddr_d.OUTPUTSELECT
rs422_tx_idle => ram_raddr_d.OUTPUTSELECT
rs422_tx_idle => ram_raddr_d.OUTPUTSELECT
rs422_tx_idle => ram_raddr_d.OUTPUTSELECT
rs422_tx_idle => ram_raddr_d.OUTPUTSELECT
rs422_tx_idle => wait_cnt.OUTPUTSELECT
rs422_tx_idle => wait_cnt.OUTPUTSELECT
rs422_tx_idle => wait_cnt.OUTPUTSELECT
rs422_tx_en <= rs422_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[0] <= ram_raddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[1] <= ram_raddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[2] <= ram_raddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[3] <= ram_raddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[4] <= ram_raddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_raddr[5] <= ram_raddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[0] <= ram_waddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[1] <= ram_waddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[2] <= ram_waddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[3] <= ram_waddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[4] <= ram_waddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_waddr[5] <= ram_waddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs422_rxdata_length[0] <= rs422_rxdata_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs422_rxdata_length[1] <= rs422_rxdata_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs422_rxdata_length[2] <= rs422_rxdata_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs422_rxdata_length[3] <= rs422_rxdata_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs422_rxdata_length[4] <= rs422_rxdata_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs422_rxdata_length[5] <= rs422_rxdata_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rs422_test|ram:ram_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|rs422_test|ram:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_kcn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kcn1:auto_generated.data_a[0]
data_a[1] => altsyncram_kcn1:auto_generated.data_a[1]
data_a[2] => altsyncram_kcn1:auto_generated.data_a[2]
data_a[3] => altsyncram_kcn1:auto_generated.data_a[3]
data_a[4] => altsyncram_kcn1:auto_generated.data_a[4]
data_a[5] => altsyncram_kcn1:auto_generated.data_a[5]
data_a[6] => altsyncram_kcn1:auto_generated.data_a[6]
data_a[7] => altsyncram_kcn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_kcn1:auto_generated.address_a[0]
address_a[1] => altsyncram_kcn1:auto_generated.address_a[1]
address_a[2] => altsyncram_kcn1:auto_generated.address_a[2]
address_a[3] => altsyncram_kcn1:auto_generated.address_a[3]
address_a[4] => altsyncram_kcn1:auto_generated.address_a[4]
address_a[5] => altsyncram_kcn1:auto_generated.address_a[5]
address_b[0] => altsyncram_kcn1:auto_generated.address_b[0]
address_b[1] => altsyncram_kcn1:auto_generated.address_b[1]
address_b[2] => altsyncram_kcn1:auto_generated.address_b[2]
address_b[3] => altsyncram_kcn1:auto_generated.address_b[3]
address_b[4] => altsyncram_kcn1:auto_generated.address_b[4]
address_b[5] => altsyncram_kcn1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kcn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_kcn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_kcn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_kcn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_kcn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_kcn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_kcn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_kcn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_kcn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|rs422_test|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_kcn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


