// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "03/05/2025 09:46:46"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module riscv (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu_0|Mult0~40 ;
wire \alu_0|Mult0~41 ;
wire \alu_0|Mult0~42 ;
wire \alu_0|Mult0~43 ;
wire \alu_0|Mult0~44 ;
wire \alu_0|Mult0~45 ;
wire \alu_0|Mult0~46 ;
wire \alu_0|Mult0~47 ;
wire \alu_0|Mult0~48 ;
wire \alu_0|Mult0~49 ;
wire \alu_0|Mult0~50 ;
wire \alu_0|Mult0~51 ;
wire \alu_0|Mult0~52 ;
wire \alu_0|Mult0~53 ;
wire \alu_0|Mult0~54 ;
wire \alu_0|Mult0~55 ;
wire \alu_0|Mult0~56 ;
wire \alu_0|Mult0~57 ;
wire \alu_0|Mult0~58 ;
wire \alu_0|Mult0~59 ;
wire \alu_0|Mult0~60 ;
wire \alu_0|Mult0~61 ;
wire \alu_0|Mult0~62 ;
wire \alu_0|Mult0~63 ;
wire \alu_0|Mult0~64 ;
wire \alu_0|Mult0~65 ;
wire \alu_0|Mult0~66 ;
wire \alu_0|Mult0~67 ;
wire \alu_0|Mult0~68 ;
wire \alu_0|Mult0~69 ;
wire \alu_0|Mult0~70 ;
wire \alu_0|Mult0~71 ;
wire \alu_0|Mult0~419 ;
wire \alu_0|Mult0~420 ;
wire \alu_0|Mult0~421 ;
wire \alu_0|Mult0~422 ;
wire \alu_0|Mult0~423 ;
wire \alu_0|Mult0~424 ;
wire \alu_0|Mult0~425 ;
wire \alu_0|Mult0~426 ;
wire \alu_0|Mult0~427 ;
wire \alu_0|Mult0~428 ;
wire \alu_0|Mult0~429 ;
wire \alu_0|Mult0~430 ;
wire \alu_0|Mult0~431 ;
wire \alu_0|Mult0~432 ;
wire \alu_0|Mult0~433 ;
wire \alu_0|Mult0~434 ;
wire \alu_0|Mult0~435 ;
wire \alu_0|Mult0~436 ;
wire \alu_0|Mult0~437 ;
wire \alu_0|Mult0~438 ;
wire \alu_0|Mult0~439 ;
wire \alu_0|Mult0~440 ;
wire \alu_0|Mult0~441 ;
wire \alu_0|Mult0~442 ;
wire \alu_0|Mult0~443 ;
wire \alu_0|Mult0~444 ;
wire \alu_0|Mult0~445 ;
wire \alu_0|Mult0~446 ;
wire \alu_0|Mult0~447 ;
wire \alu_0|Mult0~448 ;
wire \alu_0|Mult0~449 ;
wire \alu_0|Mult0~450 ;
wire \alu_0|Mult0~451 ;
wire \alu_0|Mult0~452 ;
wire \alu_0|Mult0~453 ;
wire \alu_0|Mult0~454 ;
wire \alu_0|Mult0~455 ;
wire \alu_0|Mult0~456 ;
wire \alu_0|Mult0~457 ;
wire \alu_0|Mult0~458 ;
wire \alu_0|Mult0~459 ;
wire \alu_0|Mult0~460 ;
wire \alu_0|Mult0~461 ;
wire \alu_0|Mult0~462 ;
wire \alu_0|Mult0~463 ;
wire \alu_0|Mult0~464 ;
wire \alu_0|Mult0~465 ;
wire \alu_0|Mult0~466 ;
wire \alu_0|Mult0~467 ;
wire \alu_0|Mult0~468 ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \KEY[3]~input_o ;
wire \WideOr2~0_combout ;
wire \KEY[3]~inputCLKENA0_outclk ;
wire \S.WAIT_RENDER~q ;
wire \WideOr3~0_combout ;
wire \WideOr16~0_combout ;
wire \Selector7~0_combout ;
wire \reset_renderer~q ;
wire \rr_rst~combout ;
wire \rr|S.READ_NUM~q ;
wire \rr|Add1~13_sumout ;
wire \rr|Selector63~0_combout ;
wire \rr|S.REG_UPDATE~q ;
wire \rr|NS.INCR_REG_COUNT~0_combout ;
wire \rr|S.INCR_REG_COUNT~q ;
wire \rr|WideOr13~0_combout ;
wire \rr|S.INCR_REG_COUNT~DUPLICATE_q ;
wire \rr|Add4~29_sumout ;
wire \rr|Selector79~0_combout ;
wire \rr|Add4~30 ;
wire \rr|Add4~25_sumout ;
wire \rr|Selector78~0_combout ;
wire \rr|Add4~26 ;
wire \rr|Add4~21_sumout ;
wire \rr|Selector77~0_combout ;
wire \rr|Add4~22 ;
wire \rr|Add4~17_sumout ;
wire \rr|Selector76~0_combout ;
wire \rr|Add4~18 ;
wire \rr|Add4~13_sumout ;
wire \rr|Selector75~0_combout ;
wire \rr|Add4~14 ;
wire \rr|Add4~9_sumout ;
wire \rr|Selector74~0_combout ;
wire \rr|S.WRITE_BG~q ;
wire \rr|Selector1~0_combout ;
wire \rr|S.INIT_REG~q ;
wire \rr|S.DONE~0_combout ;
wire \rr|S.DONE~q ;
wire \rr|S.INIT_REG~DUPLICATE_q ;
wire \rr|WideOr16~combout ;
wire \rr|bg_str_count[0]~DUPLICATE_q ;
wire \rr|Add1~14 ;
wire \rr|Add1~25_sumout ;
wire \rr|Selector62~0_combout ;
wire \rr|bg_str_count[1]~DUPLICATE_q ;
wire \rr|Add1~26 ;
wire \rr|Add1~21_sumout ;
wire \rr|Selector61~0_combout ;
wire \rr|bg_str_count[2]~DUPLICATE_q ;
wire \rr|Add1~22 ;
wire \rr|Add1~17_sumout ;
wire \rr|Selector60~0_combout ;
wire \rr|bg_str_count[3]~DUPLICATE_q ;
wire \rr|Add1~18 ;
wire \rr|Add1~9_sumout ;
wire \rr|Selector59~0_combout ;
wire \rr|bg_str_count[4]~DUPLICATE_q ;
wire \rr|Add1~10 ;
wire \rr|Add1~41_sumout ;
wire \rr|Selector58~0_combout ;
wire \rr|Add1~42 ;
wire \rr|Add1~33_sumout ;
wire \rr|Selector57~0_combout ;
wire \rr|Add1~34 ;
wire \rr|Add1~49_sumout ;
wire \rr|Selector56~0_combout ;
wire \rr|bg_str_count[7]~DUPLICATE_q ;
wire \rr|Add1~50 ;
wire \rr|Add1~5_sumout ;
wire \rr|Selector55~0_combout ;
wire \rr|Add1~6 ;
wire \rr|Add1~37_sumout ;
wire \rr|Selector54~0_combout ;
wire \rr|bg_str_count[9]~DUPLICATE_q ;
wire \rr|Add1~38 ;
wire \rr|Add1~1_sumout ;
wire \rr|Selector53~0_combout ;
wire \rr|Add1~2 ;
wire \rr|Add1~45_sumout ;
wire \rr|Selector52~0_combout ;
wire \rr|Add1~46 ;
wire \rr|Add1~29_sumout ;
wire \rr|Selector51~0_combout ;
wire \rr|LessThan0~0_combout ;
wire \rr|WideOr5~0_combout ;
wire \rr|LessThan0~1_combout ;
wire \rr|NS.BG_UPDATE~0_combout ;
wire \rr|S.BG_UPDATE~q ;
wire \Selector8~0_combout ;
wire \rr_start~q ;
wire \rr|S.START~0_combout ;
wire \rr|S.START~q ;
wire \rr|Selector0~0_combout ;
wire \rr|S.WRITE_BG~DUPLICATE_q ;
wire \rr|WideOr18~0_combout ;
wire \rr|WideOr18~combout ;
wire \rr|Add4~10 ;
wire \rr|Add4~5_sumout ;
wire \rr|Selector73~0_combout ;
wire \rr|reg_count[6]~DUPLICATE_q ;
wire \rr|Add4~6 ;
wire \rr|Add4~1_sumout ;
wire \rr|Selector72~0_combout ;
wire \rr|reg_count[7]~DUPLICATE_q ;
wire \rr|Selector2~0_combout ;
wire \rr|S.READ_NUM~DUPLICATE_q ;
wire \rr|S.WRITE_REG~q ;
wire \rr|WideOr17~combout ;
wire \rr|Add3~13_sumout ;
wire \rr|Selector71~0_combout ;
wire \rr|Add3~14 ;
wire \rr|Add3~9_sumout ;
wire \rr|Selector70~0_combout ;
wire \rr|Add3~10 ;
wire \rr|Add3~5_sumout ;
wire \rr|Selector69~0_combout ;
wire \rr|Add3~6 ;
wire \rr|Add3~1_sumout ;
wire \rr|Selector68~0_combout ;
wire \rr|Add3~2 ;
wire \rr|Add3~29_sumout ;
wire \rr|Selector67~0_combout ;
wire \rr|Add3~30 ;
wire \rr|Add3~25_sumout ;
wire \rr|Selector66~0_combout ;
wire \rr|Add3~26 ;
wire \rr|Add3~21_sumout ;
wire \rr|Selector65~0_combout ;
wire \rr|Add3~22 ;
wire \rr|Add3~17_sumout ;
wire \rr|Selector64~0_combout ;
wire \rr|LessThan2~0_combout ;
wire \rr|LessThan2~1_combout ;
wire \rr|NS.REG_UPDATE~0_combout ;
wire \rr|S.REG_UPDATE~DUPLICATE_q ;
wire \rr|WideOr14~0_combout ;
wire \rr|Selector50~0_combout ;
wire \rr|done~q ;
wire \NS.RENDER_DONE~0_combout ;
wire \S.RENDER_DONE~q ;
wire \Selector0~0_combout ;
wire \S.WAIT_A~q ;
wire \Selector1~0_combout ;
wire \S.READ_A~q ;
wire \Selector2~0_combout ;
wire \S.WAIT_B~q ;
wire \Selector3~0_combout ;
wire \S.READ_B~q ;
wire \Selector4~0_combout ;
wire \S.WAIT_OP~q ;
wire \Selector5~0_combout ;
wire \S.READ_OP~q ;
wire \NS.WRITE_DATA~0_combout ;
wire \S.WRITE_DATA~q ;
wire \S.START_RENDER~q ;
wire \Selector6~0_combout ;
wire \S.WAIT_RENDER~DUPLICATE_q ;
wire \WideOr3~combout ;
wire \WideOr2~combout ;
wire \WideOr1~combout ;
wire \WideOr0~combout ;
wire \controller|controller|clock|clk_25~0_combout ;
wire \controller|controller|clock|clk_25~q ;
wire \controller|controller|driver|Add0~25_sumout ;
wire \controller|controller|driver|Add0~10 ;
wire \controller|controller|driver|Add0~17_sumout ;
wire \controller|controller|driver|Add0~18 ;
wire \controller|controller|driver|Add0~29_sumout ;
wire \controller|controller|driver|Add0~30 ;
wire \controller|controller|driver|Add0~33_sumout ;
wire \controller|controller|driver|hcount[8]~DUPLICATE_q ;
wire \controller|controller|driver|Add0~34 ;
wire \controller|controller|driver|Add0~21_sumout ;
wire \controller|controller|driver|Equal0~0_combout ;
wire \controller|controller|driver|Equal2~0_combout ;
wire \controller|controller|driver|Equal1~0_combout ;
wire \controller|controller|driver|Equal0~1_combout ;
wire \controller|controller|driver|Selector1~0_combout ;
wire \controller|controller|driver|hs.HFRONT~q ;
wire \controller|controller|driver|Selector2~0_combout ;
wire \controller|controller|driver|hs.HSYNC~q ;
wire \controller|controller|driver|Selector3~0_combout ;
wire \controller|controller|driver|hs.HBACK~q ;
wire \controller|controller|driver|hcount[4]~1_combout ;
wire \controller|controller|driver|hcount[4]~0_combout ;
wire \controller|controller|driver|Add0~26 ;
wire \controller|controller|driver|Add0~5_sumout ;
wire \controller|controller|driver|Add0~6 ;
wire \controller|controller|driver|Add0~1_sumout ;
wire \controller|controller|driver|Add0~2 ;
wire \controller|controller|driver|Add0~37_sumout ;
wire \controller|controller|driver|Add0~38 ;
wire \controller|controller|driver|Add0~13_sumout ;
wire \controller|controller|driver|Add0~14 ;
wire \controller|controller|driver|Add0~9_sumout ;
wire \controller|controller|driver|Selector0~0_combout ;
wire \controller|controller|driver|hs.HDISP~q ;
wire \controller|controller|driver|hblank~q ;
wire \controller|controller|driver|Add1~1_sumout ;
wire \controller|controller|driver|Equal4~1_combout ;
wire \controller|controller|driver|Selector5~0_combout ;
wire \controller|controller|driver|vs.VFRONT~q ;
wire \controller|controller|driver|Equal7~0_combout ;
wire \controller|controller|driver|vs.VSYNC~q ;
wire \controller|controller|driver|Selector6~0_combout ;
wire \controller|controller|driver|vs.VSYNC~DUPLICATE_q ;
wire \controller|controller|driver|Selector7~0_combout ;
wire \controller|controller|driver|vs.VBACK~q ;
wire \controller|controller|driver|vcount[4]~0_combout ;
wire \controller|controller|driver|Selector0~1_combout ;
wire \controller|controller|driver|vcount[4]~2_combout ;
wire \controller|controller|driver|vcount[8]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~34 ;
wire \controller|controller|driver|Add1~29_sumout ;
wire \controller|controller|driver|Add1~30 ;
wire \controller|controller|driver|Add1~25_sumout ;
wire \controller|controller|driver|vcount[9]~DUPLICATE_q ;
wire \controller|controller|driver|Equal5~0_combout ;
wire \controller|controller|driver|Equal5~1_combout ;
wire \controller|controller|driver|vcount[4]~1_combout ;
wire \controller|controller|driver|Add1~2 ;
wire \controller|controller|driver|Add1~21_sumout ;
wire \controller|controller|driver|Add1~22 ;
wire \controller|controller|driver|Add1~17_sumout ;
wire \controller|controller|driver|vcount[2]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~18 ;
wire \controller|controller|driver|Add1~37_sumout ;
wire \controller|controller|driver|Add1~38 ;
wire \controller|controller|driver|Add1~13_sumout ;
wire \controller|controller|driver|vcount[4]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~14 ;
wire \controller|controller|driver|Add1~5_sumout ;
wire \controller|controller|driver|Add1~6 ;
wire \controller|controller|driver|Add1~9_sumout ;
wire \controller|controller|driver|vcount[6]~DUPLICATE_q ;
wire \controller|controller|driver|Add1~10 ;
wire \controller|controller|driver|Add1~33_sumout ;
wire \controller|controller|driver|Equal4~0_combout ;
wire \controller|controller|driver|Equal4~2_combout ;
wire \controller|controller|driver|Selector4~0_combout ;
wire \controller|controller|driver|vs.VDISP~q ;
wire \controller|controller|driver|vblank~q ;
wire \controller|controller|driver|vga_blank~combout ;
wire \controller|controller|driver|y[0]~0_combout ;
wire \controller|controller|driver|y[1]~1_combout ;
wire \controller|controller|driver|y[2]~2_combout ;
wire \controller|WRITE_S.START~feeder_combout ;
wire \controller|WRITE_S.START~DUPLICATE_q ;
wire \controller|controller|SWITCH_S.RESET~q ;
wire \controller|controller|SWITCH_S.DELAY~q ;
wire \controller|controller|Selector1~0_combout ;
wire \controller|controller|SWITCH_S.DELAY~DUPLICATE_q ;
wire \controller|controller|Selector5~0_combout ;
wire \controller|controller|Selector4~0_combout ;
wire \controller|controller|Selector3~0_combout ;
wire \controller|controller|Selector0~0_combout ;
wire \controller|controller|Selector2~0_combout ;
wire \controller|WRITE_S.CHECK~DUPLICATE_q ;
wire \controller|WRITE_S.DELAY~q ;
wire \controller|WRITE_S.ITERATE~DUPLICATE_q ;
wire \controller|WRITE_S.START~q ;
wire \controller|WideOr5~combout ;
wire \controller|Selector20~0_combout ;
wire \controller|Selector19~0_combout ;
wire \controller|delay_count[1]~DUPLICATE_q ;
wire \controller|Selector18~0_combout ;
wire \controller|delay_count[2]~DUPLICATE_q ;
wire \controller|Selector17~0_combout ;
wire \controller|WRITE_NS.ITERATE~0_combout ;
wire \controller|Selector2~0_combout ;
wire \controller|WRITE_S.DELAY~DUPLICATE_q ;
wire \controller|WRITE_NS.ITERATE~1_combout ;
wire \controller|WRITE_S.ITERATE~q ;
wire \controller|WideOr4~combout ;
wire \controller|Add1~1_sumout ;
wire \controller|Selector16~0_combout ;
wire \controller|address_count[0]~DUPLICATE_q ;
wire \controller|Add1~2 ;
wire \controller|Add1~5_sumout ;
wire \controller|Selector15~0_combout ;
wire \controller|Add1~6 ;
wire \controller|Add1~9_sumout ;
wire \controller|Selector14~0_combout ;
wire \controller|address_count[2]~DUPLICATE_q ;
wire \controller|Add1~10 ;
wire \controller|Add1~13_sumout ;
wire \controller|Selector13~0_combout ;
wire \controller|Add1~14 ;
wire \controller|Add1~17_sumout ;
wire \controller|Selector12~0_combout ;
wire \controller|address_count[4]~DUPLICATE_q ;
wire \controller|Add1~18 ;
wire \controller|Add1~21_sumout ;
wire \controller|Selector11~0_combout ;
wire \controller|address_count[5]~DUPLICATE_q ;
wire \controller|Add1~22 ;
wire \controller|Add1~25_sumout ;
wire \controller|Selector10~0_combout ;
wire \controller|Add1~26 ;
wire \controller|Add1~29_sumout ;
wire \controller|Selector9~0_combout ;
wire \controller|address_count[1]~DUPLICATE_q ;
wire \controller|Add1~30 ;
wire \controller|Add1~33_sumout ;
wire \controller|Selector8~0_combout ;
wire \controller|Add1~34 ;
wire \controller|Add1~37_sumout ;
wire \controller|Selector7~0_combout ;
wire \controller|Add1~38 ;
wire \controller|Add1~41_sumout ;
wire \controller|Selector6~0_combout ;
wire \controller|Add1~42 ;
wire \controller|Add1~45_sumout ;
wire \controller|Selector5~0_combout ;
wire \controller|Add1~46 ;
wire \controller|Add1~49_sumout ;
wire \controller|Selector4~0_combout ;
wire \controller|address_count[12]~DUPLICATE_q ;
wire \controller|address_count[11]~DUPLICATE_q ;
wire \controller|Equal0~0_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|Equal0~2_combout ;
wire \controller|Selector0~0_combout ;
wire \controller|WRITE_S.WRITE_DONE~q ;
wire \controller|Selector1~0_combout ;
wire \controller|WRITE_S.WAIT_SWITCH~q ;
wire \controller|WRITE_NS.WRITE_START~0_combout ;
wire \controller|WRITE_S.WRITE_START~q ;
wire \controller|WRITE_NS~0_combout ;
wire \controller|WRITE_S.CHECK~q ;
wire \controller|Selector3~0_combout ;
wire \controller|Selector3~1_combout ;
wire \controller|vga_write_done~q ;
wire \controller|controller|driver|disp_done~0_combout ;
wire \controller|controller|driver|disp_done~q ;
wire \controller|controller|Selector0~1_combout ;
wire \controller|controller|SWITCH_S.WAIT_SIGNAL~q ;
wire \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ;
wire \controller|controller|SWITCH_S.SWITCH_BUFFER~q ;
wire \controller|controller|Selector6~0_combout ;
wire \controller|controller|switch_buffer~q ;
wire \controller|controller|buffer|Selector0~0_combout ;
wire \controller|controller|buffer|S.B1_DISP_B2_WRITE~q ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ;
wire \controller|controller|buffer|S.B2_DISP_B1_WRITE~q ;
wire \controller|controller|buffer|Selector61~0_combout ;
wire \controller|controller|buffer|wren_2~q ;
wire \rr|Selector4~0_combout ;
wire \rr|ascii_write_en~q ;
wire \rr|Selector12~0_combout ;
wire \WideOr14~0_combout ;
wire \WideOr14~1_combout ;
wire \WideOr13~combout ;
wire \SW[2]~input_o ;
wire \Selector108~0_combout ;
wire \SW[0]~input_o ;
wire \Selector110~0_combout ;
wire \SW[1]~input_o ;
wire \Selector109~0_combout ;
wire \Selector37~2_combout ;
wire \SW[3]~input_o ;
wire \Selector107~0_combout ;
wire \alu_0|Mux10~2_combout ;
wire \src_b[0]~_Duplicate_2_q ;
wire \Selector106~0_combout ;
wire \src_b[1]~_Duplicate_2_q ;
wire \Selector105~0_combout ;
wire \src_b[2]~_Duplicate_2_q ;
wire \Selector104~0_combout ;
wire \src_b[3]~_Duplicate_2_q ;
wire \Selector103~0_combout ;
wire \src_b[4]~_Duplicate_2_q ;
wire \SW[4]~input_o ;
wire \Selector102~0_combout ;
wire \src_b[5]~_Duplicate_2_q ;
wire \SW[5]~input_o ;
wire \Selector101~0_combout ;
wire \src_b[6]~_Duplicate_2_q ;
wire \SW[6]~input_o ;
wire \Selector100~0_combout ;
wire \src_b[7]~_Duplicate_2_q ;
wire \SW[7]~input_o ;
wire \Selector99~0_combout ;
wire \src_b[8]~_Duplicate_2_q ;
wire \SW[8]~input_o ;
wire \Selector98~0_combout ;
wire \src_b[10]~_Duplicate_32_q ;
wire \SW[9]~input_o ;
wire \Selector96~0_combout ;
wire \src_a[0]~_Duplicate_2_q ;
wire \Selector74~0_combout ;
wire \src_a[1]~_Duplicate_2_q ;
wire \Selector73~0_combout ;
wire \src_a[2]~_Duplicate_2_q ;
wire \Selector72~0_combout ;
wire \src_a[3]~_Duplicate_2_q ;
wire \Selector71~0_combout ;
wire \src_a[4]~_Duplicate_2_q ;
wire \Selector70~0_combout ;
wire \src_a[5]~_Duplicate_2_q ;
wire \Selector69~0_combout ;
wire \src_a[6]~_Duplicate_2_q ;
wire \Selector68~0_combout ;
wire \src_a[7]~_Duplicate_2_q ;
wire \Selector67~0_combout ;
wire \src_a[8]~_Duplicate_2_q ;
wire \Selector66~0_combout ;
wire \src_a[10]~_Duplicate_32_q ;
wire \Selector64~0_combout ;
wire \alu_0|Mult0~25 ;
wire \alu_0|Mux14~0_combout ;
wire \alu_0|Add1~14 ;
wire \alu_0|Add1~15 ;
wire \alu_0|Add1~26 ;
wire \alu_0|Add1~27 ;
wire \alu_0|Add1~34 ;
wire \alu_0|Add1~35 ;
wire \alu_0|Add1~42 ;
wire \alu_0|Add1~43 ;
wire \alu_0|Add1~6 ;
wire \alu_0|Add1~7 ;
wire \alu_0|Add1~22 ;
wire \alu_0|Add1~23 ;
wire \alu_0|Add1~30 ;
wire \alu_0|Add1~31 ;
wire \alu_0|Add1~38 ;
wire \alu_0|Add1~39 ;
wire \alu_0|Add1~2 ;
wire \alu_0|Add1~3 ;
wire \alu_0|Add1~18 ;
wire \alu_0|Add1~19 ;
wire \alu_0|Add1~9_sumout ;
wire \alu_0|Add0~14 ;
wire \alu_0|Add0~26 ;
wire \alu_0|Add0~34 ;
wire \alu_0|Add0~42 ;
wire \alu_0|Add0~6 ;
wire \alu_0|Add0~22 ;
wire \alu_0|Add0~30 ;
wire \alu_0|Add0~38 ;
wire \alu_0|Add0~2 ;
wire \alu_0|Add0~18 ;
wire \alu_0|Add0~9_sumout ;
wire \alu_0|Mux20~3_combout ;
wire \alu_0|result~0_combout ;
wire \alu_0|Mux11~0_combout ;
wire \alu_0|Mux14~1_combout ;
wire \alu_0|ShiftLeft0~12_combout ;
wire \alu_0|Mux14~2_combout ;
wire \alu_0|ShiftLeft0~16_combout ;
wire \alu_0|ShiftLeft0~10_combout ;
wire \alu_0|Mux14~3_combout ;
wire \Selector21~2_combout ;
wire \alu_0|ShiftRight0~1_combout ;
wire \alu_0|ShiftRight0~4_combout ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \Selector24~2_combout ;
wire \rf_w_data[17]~DUPLICATE_q ;
wire \Selector9~0_combout ;
wire \rf|data[1][17]~q ;
wire \rf|Mux31~0_combout ;
wire \rr|reg_count[0]~DUPLICATE_q ;
wire \rf|Mux31~1_combout ;
wire \rr|reg_num[3]~2_combout ;
wire \rr|reg_num[3]~0_combout ;
wire \rr|reg_num[3]~1_combout ;
wire \alu_0|Mux6~0_combout ;
wire \alu_0|Mux10~0_combout ;
wire \alu_0|Mux6~2_combout ;
wire \alu_0|Mux6~3_combout ;
wire \Selector16~3_combout ;
wire \alu_0|Mux6~1_combout ;
wire \alu_0|Mux1~0_combout ;
wire \alu_0|ShiftRight0~2_combout ;
wire \alu_0|ShiftLeft0~11_combout ;
wire \alu_0|ShiftLeft0~13_combout ;
wire \Selector16~1_combout ;
wire \Selector16~2_combout ;
wire \alu_0|Mult0~33 ;
wire \alu_0|Mult0~412 ;
wire \alu_0|Mult0~32 ;
wire \alu_0|Mult0~411 ;
wire \alu_0|Mult0~31 ;
wire \alu_0|Mult0~410 ;
wire \alu_0|Mult0~409 ;
wire \alu_0|Mult0~30 ;
wire \alu_0|Mult0~29 ;
wire \alu_0|Mult0~408 ;
wire \alu_0|Mult0~28 ;
wire \alu_0|Mult0~407 ;
wire \alu_0|Mult0~27 ;
wire \alu_0|Mult0~406 ;
wire \alu_0|Mult0~26 ;
wire \alu_0|Mult0~405_resulta ;
wire \alu_0|Mult0~379 ;
wire \alu_0|Mult0~395 ;
wire \alu_0|Mult0~347 ;
wire \alu_0|Mult0~359 ;
wire \alu_0|Mult0~371 ;
wire \alu_0|Mult0~387 ;
wire \alu_0|Mult0~343 ;
wire \alu_0|Mult0~354_sumout ;
wire \Selector16~0_combout ;
wire \rf|data[1][25]~q ;
wire \alu_0|Mux10~1_combout ;
wire \alu_0|Mux10~3_combout ;
wire \alu_0|ShiftLeft0~14_combout ;
wire \Selector20~1_combout ;
wire \alu_0|ShiftRight0~3_combout ;
wire \Selector20~2_combout ;
wire \Selector20~3_combout ;
wire \Selector20~0_combout ;
wire \alu_0|Mult0~358_sumout ;
wire \Selector20~4_combout ;
wire \rf|data[1][21]~q ;
wire \alu_0|ShiftLeft0~15_combout ;
wire \alu_0|Mux6~4_combout ;
wire \alu_0|ShiftLeft0~4_combout ;
wire \alu_0|Mux2~0_combout ;
wire \alu_0|Mux2~1_combout ;
wire \alu_0|Mult0~37 ;
wire \alu_0|Mult0~416 ;
wire \alu_0|Mult0~415 ;
wire \alu_0|Mult0~36 ;
wire \alu_0|Mult0~35 ;
wire \alu_0|Mult0~414 ;
wire \alu_0|Mult0~34 ;
wire \alu_0|Mult0~413 ;
wire \alu_0|Mult0~355 ;
wire \alu_0|Mult0~367 ;
wire \alu_0|Mult0~383 ;
wire \alu_0|Mult0~351 ;
wire \alu_0|Mult0~362_sumout ;
wire \alu_0|Mux2~2_combout ;
wire \Selector12~0_combout ;
wire \rf|data[1][29]~q ;
wire \rr|Mux1~1_combout ;
wire \alu_0|Mux20~1_combout ;
wire \alu_0|Mux20~4_combout ;
wire \alu_0|Mux20~2_combout ;
wire \Selector28~0_combout ;
wire \Selector28~3_combout ;
wire \Selector28~6_combout ;
wire \Selector28~8_combout ;
wire \alu_0|Mux20~0_combout ;
wire \Selector29~1_combout ;
wire \Selector28~4_combout ;
wire \Selector28~7_combout ;
wire \Selector28~9_combout ;
wire \Selector28~1_combout ;
wire \Selector28~2_combout ;
wire \alu_0|Mult0~21 ;
wire \Selector28~5_combout ;
wire \rf_w_data[13]~DUPLICATE_q ;
wire \rf|data[1][13]~feeder_combout ;
wire \rf|data[1][13]~q ;
wire \alu_0|Mux26~4_combout ;
wire \alu_0|Mux26~3_combout ;
wire \alu_0|Mux28~0_combout ;
wire \alu_0|Add0~21_sumout ;
wire \alu_0|Add1~21_sumout ;
wire \alu_0|Mux26~5_combout ;
wire \alu_0|Mux28~1_combout ;
wire \alu_0|Mux26~0_combout ;
wire \alu_0|ShiftRight1~3_combout ;
wire \Selector36~1_combout ;
wire \Selector36~5_combout ;
wire \alu_0|Mux26~1_combout ;
wire \alu_0|Mux26~2_combout ;
wire \Selector36~0_combout ;
wire \Selector36~3_combout ;
wire \Selector36~4_combout ;
wire \Selector36~6_combout ;
wire \alu_0|Mult0~13 ;
wire \Selector36~2_combout ;
wire \rf|data[1][5]~q ;
wire \alu_0|Add1~17_sumout ;
wire \alu_0|Add0~17_sumout ;
wire \alu_0|Mux20~6_combout ;
wire \Selector33~0_combout ;
wire \alu_0|Mux20~7_combout ;
wire \Selector32~2_combout ;
wire \Selector32~1_combout ;
wire \Selector32~3_combout ;
wire \Selector32~4_combout ;
wire \alu_0|Mult0~17 ;
wire \Selector32~0_combout ;
wire \rf|data[1][9]~q ;
wire \rr|Mux1~0_combout ;
wire \alu_0|Mux28~3_combout ;
wire \alu_0|Mux28~2_combout ;
wire \alu_0|Mux30~0_combout ;
wire \Selector40~1_combout ;
wire \Selector40~2_combout ;
wire \Selector40~3_combout ;
wire \alu_0|Add1~25_sumout ;
wire \alu_0|Add0~25_sumout ;
wire \alu_0|Mux30~1_combout ;
wire \alu_0|Mult0~9 ;
wire \alu_0|Mux30~2_combout ;
wire \Selector40~0_combout ;
wire \rf|data[1][1]~q ;
wire \rr|Mux1~2_combout ;
wire \rr|reg_num[0]~3_combout ;
wire \alu_0|Mux20~5_combout ;
wire \alu_0|ShiftLeft0~0_combout ;
wire \alu_0|ShiftLeft0~2_combout ;
wire \alu_0|ShiftLeft0~9_combout ;
wire \alu_0|ShiftLeft0~1_combout ;
wire \alu_0|ShiftLeft0~8_combout ;
wire \Selector25~1_combout ;
wire \Selector25~2_combout ;
wire \Selector25~3_combout ;
wire \Selector25~4_combout ;
wire \alu_0|Mult0~24 ;
wire \Selector25~0_combout ;
wire \rf|data[1][16]~q ;
wire \alu_0|ShiftLeft0~3_combout ;
wire \Selector17~2_combout ;
wire \Selector17~0_combout ;
wire \Selector17~3_combout ;
wire \Selector17~4_combout ;
wire \alu_0|Mult0~342_sumout ;
wire \Selector17~1_combout ;
wire \rf_w_data[24]~DUPLICATE_q ;
wire \rf|data[1][24]~q ;
wire \Selector21~0_combout ;
wire \alu_0|Mult0~346_sumout ;
wire \Selector21~3_combout ;
wire \alu_0|ShiftLeft0~5_combout ;
wire \Selector21~1_combout ;
wire \Selector21~4_combout ;
wire \Selector21~5_combout ;
wire \rf|data[1][20]~q ;
wire \Selector13~4_combout ;
wire \alu_0|ShiftLeft0~6_combout ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \Selector13~3_combout ;
wire \alu_0|Mult0~350_sumout ;
wire \Selector13~0_combout ;
wire \rf|data[1][28]~q ;
wire \rr|Mux0~1_combout ;
wire \alu_0|ShiftRight1~1_combout ;
wire \alu_0|ShiftRight1~0_combout ;
wire \alu_0|ShiftRight1~2_combout ;
wire \alu_0|ShiftRight0~10_combout ;
wire \alu_0|LessThan0~3_combout ;
wire \alu_0|LessThan0~2_combout ;
wire \alu_0|Equal0~0_combout ;
wire \alu_0|LessThan0~0_combout ;
wire \alu_0|LessThan0~4_combout ;
wire \alu_0|LessThan0~5_combout ;
wire \alu_0|LessThan0~7_combout ;
wire \alu_0|LessThan0~6_combout ;
wire \alu_0|Add0~13_sumout ;
wire \alu_0|Mux31~2_combout ;
wire \Selector41~0_combout ;
wire \alu_0|Add1~13_sumout ;
wire \alu_0|Mux31~0_combout ;
wire \alu_0|ShiftLeft0~7_combout ;
wire \alu_0|LessThan0~1_combout ;
wire \alu_0|Equal0~1_combout ;
wire \alu_0|Equal0~2_combout ;
wire \alu_0|Equal0~3_combout ;
wire \alu_0|Mult0~8_resulta ;
wire \alu_0|Mux31~1_combout ;
wire \Selector41~1_combout ;
wire \rf_w_data[0]~DUPLICATE_q ;
wire \rf|data[1][0]~q ;
wire \Selector29~3_combout ;
wire \Selector29~0_combout ;
wire \Selector29~4_combout ;
wire \rf_w_data[12]~DUPLICATE_q ;
wire \Selector29~5_combout ;
wire \alu_0|Mult0~20 ;
wire \Selector29~2_combout ;
wire \rf|data[1][12]~q ;
wire \alu_0|Mux23~1_combout ;
wire \Selector33~1_combout ;
wire \Selector33~3_combout ;
wire \Selector33~4_combout ;
wire \Selector33~5_combout ;
wire \alu_0|Mult0~16 ;
wire \alu_0|Add1~1_sumout ;
wire \alu_0|Add0~1_sumout ;
wire \alu_0|Mux23~0_combout ;
wire \Selector33~2_combout ;
wire \rf_w_data[8]~DUPLICATE_q ;
wire \rf|data[1][8]~q ;
wire \Selector37~4_combout ;
wire \alu_0|Mult0~12 ;
wire \alu_0|Add0~5_sumout ;
wire \alu_0|Add1~5_sumout ;
wire \alu_0|Mux27~0_combout ;
wire \alu_0|ShiftRight0~0_combout ;
wire \Selector37~0_combout ;
wire \Selector37~5_combout ;
wire \alu_0|Mux27~1_combout ;
wire \Selector37~3_combout ;
wire \Selector37~1_combout ;
wire \rf_w_data[4]~DUPLICATE_q ;
wire \rf|data[1][4]~feeder_combout ;
wire \rf|data[1][4]~q ;
wire \rr|Mux0~0_combout ;
wire \rr|Mux0~2_combout ;
wire \alu_0|Mux1~2_combout ;
wire \alu_0|Mux1~1_combout ;
wire \alu_0|ShiftLeft0~19_combout ;
wire \alu_0|ShiftLeft0~17_combout ;
wire \alu_0|ShiftLeft0~18_combout ;
wire \alu_0|ShiftLeft0~22_combout ;
wire \Selector11~1_combout ;
wire \Selector11~2_combout ;
wire \alu_0|Mult0~38 ;
wire \alu_0|Mult0~417 ;
wire \alu_0|Mult0~363 ;
wire \alu_0|Mult0~374_sumout ;
wire \Selector11~0_combout ;
wire \rf|data[1][30]~q ;
wire \alu_0|ShiftLeft0~21_combout ;
wire \alu_0|ShiftLeft0~23_combout ;
wire \Selector19~2_combout ;
wire \alu_0|Mux20~8_combout ;
wire \alu_0|Mux20~9_combout ;
wire \Selector19~0_combout ;
wire \Selector19~1_combout ;
wire \alu_0|Mult0~370_sumout ;
wire \Selector19~3_combout ;
wire \rf|data[1][22]~q ;
wire \alu_0|ShiftRight0~5_combout ;
wire \alu_0|ShiftLeft0~20_combout ;
wire \Selector15~1_combout ;
wire \Selector15~2_combout ;
wire \alu_0|Mult0~366_sumout ;
wire \Selector15~0_combout ;
wire \rf|data[1][26]~q ;
wire \rr|Mux2~1_combout ;
wire \alu_0|ShiftLeft0~31_combout ;
wire \alu_0|Mux20~10_combout ;
wire \Selector23~1_combout ;
wire \Selector23~2_combout ;
wire \Selector23~3_combout ;
wire \alu_0|Mult0~378_sumout ;
wire \Selector23~0_combout ;
wire \rf|data[1][18]~q ;
wire \alu_0|Mux21~0_combout ;
wire \Selector27~1_combout ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \Selector27~4_combout ;
wire \alu_0|Mult0~22 ;
wire \Selector27~0_combout ;
wire \rf|data[1][14]~q ;
wire \alu_0|ShiftRight1~4_combout ;
wire \alu_0|Mux25~1_combout ;
wire \Selector35~0_combout ;
wire \Selector35~2_combout ;
wire \Selector35~3_combout ;
wire \Selector35~4_combout ;
wire \alu_0|Add0~29_sumout ;
wire \alu_0|Add1~29_sumout ;
wire \alu_0|Mux25~0_combout ;
wire \alu_0|Mult0~14 ;
wire \Selector35~1_combout ;
wire \rf|data[1][6]~q ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector31~4_combout ;
wire \Selector31~3_combout ;
wire \alu_0|Mult0~18 ;
wire \Selector31~0_combout ;
wire \rf|data[1][10]~q ;
wire \rr|Mux2~0_combout ;
wire \alu_0|Add1~33_sumout ;
wire \alu_0|Add0~33_sumout ;
wire \alu_0|Mux29~0_combout ;
wire \alu_0|ShiftRight1~5_combout ;
wire \alu_0|Mux29~1_combout ;
wire \alu_0|Mux29~2_combout ;
wire \Selector39~0_combout ;
wire \alu_0|ShiftRight0~6_combout ;
wire \alu_0|Mult0~10 ;
wire \Selector39~2_combout ;
wire \Selector39~1_combout ;
wire \rf|data[1][2]~feeder_combout ;
wire \rf|data[1][2]~q ;
wire \rr|Mux2~2_combout ;
wire \alu_0|Mult0~382_sumout ;
wire \alu_0|ShiftLeft0~28_combout ;
wire \alu_0|ShiftRight0~7_combout ;
wire \alu_0|ShiftLeft0~26_combout ;
wire \alu_0|ShiftLeft0~24_combout ;
wire \alu_0|ShiftLeft0~25_combout ;
wire \alu_0|ShiftLeft0~27_combout ;
wire \Selector14~1_combout ;
wire \Selector14~2_combout ;
wire \Selector14~0_combout ;
wire \rf|data[1][27]~q ;
wire \Selector18~0_combout ;
wire \alu_0|ShiftLeft0~29_combout ;
wire \Selector18~1_combout ;
wire \alu_0|ShiftRight0~8_combout ;
wire \Selector18~2_combout ;
wire \Selector18~3_combout ;
wire \alu_0|Mult0~386_sumout ;
wire \Selector18~4_combout ;
wire \rf|data[1][23]~q ;
wire \Selector10~1_combout ;
wire \Selector10~4_combout ;
wire \alu_0|ShiftLeft0~30_combout ;
wire \Selector10~2_combout ;
wire \Selector10~3_combout ;
wire \Selector10~5_combout ;
wire \alu_0|Mult0~39 ;
wire \alu_0|Mult0~418 ;
wire \alu_0|Mult0~375 ;
wire \alu_0|Mult0~390_sumout ;
wire \Selector10~0_combout ;
wire \rf|data[1][31]~q ;
wire \rr|Mux3~1_combout ;
wire \alu_0|Mult0~394_sumout ;
wire \alu_0|Mux12~0_combout ;
wire \alu_0|ShiftRight0~9_combout ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \Selector22~2_combout ;
wire \rf|data[1][19]~q ;
wire \alu_0|Mult0~23 ;
wire \Selector26~1_combout ;
wire \Selector26~2_combout ;
wire \Selector26~3_combout ;
wire \Selector26~0_combout ;
wire \rf|data[1][15]~q ;
wire \alu_0|ShiftRight1~6_combout ;
wire \Selector34~1_combout ;
wire \Selector34~0_combout ;
wire \Selector34~4_combout ;
wire \alu_0|Add0~37_sumout ;
wire \alu_0|Add1~37_sumout ;
wire \alu_0|Mux24~0_combout ;
wire \Selector34~5_combout ;
wire \alu_0|Mult0~15 ;
wire \Selector34~2_combout ;
wire \Selector34~3_combout ;
wire \rf|data[1][7]~q ;
wire \Selector30~1_combout ;
wire \Selector30~2_combout ;
wire \Selector30~3_combout ;
wire \Selector30~4_combout ;
wire \alu_0|Mult0~19 ;
wire \Selector30~0_combout ;
wire \rf|data[1][11]~q ;
wire \rr|Mux3~0_combout ;
wire \alu_0|Mux28~4_combout ;
wire \alu_0|Mux28~9_combout ;
wire \alu_0|Add1~41_sumout ;
wire \alu_0|Add0~41_sumout ;
wire \alu_0|Mux28~6_combout ;
wire \alu_0|Mult0~11 ;
wire \alu_0|Mux28~7_combout ;
wire \alu_0|Mux30~3_combout ;
wire \alu_0|Mux28~5_combout ;
wire \alu_0|Mux28~10_combout ;
wire \alu_0|Mux28~8_combout ;
wire \Selector38~0_combout ;
wire \rf|data[1][3]~q ;
wire \rr|Mux3~2_combout ;
wire \rr|hex|WideOr3~0_combout ;
wire \rr|WideOr5~60_combout ;
wire \rr|WideOr4~7_combout ;
wire \rr|WideOr4~59_combout ;
wire \rr|WideOr4~8_combout ;
wire \rr|WideOr4~9_combout ;
wire \rr|WideOr4~17_combout ;
wire \rr|WideOr4~14_combout ;
wire \rr|WideOr4~15_combout ;
wire \rr|WideOr4~16_combout ;
wire \rr|WideOr4~18_combout ;
wire \rr|WideOr4~51_combout ;
wire \rr|WideOr4~49_combout ;
wire \rr|WideOr5~8_combout ;
wire \rr|WideOr4~52_combout ;
wire \rr|WideOr4~57_combout ;
wire \rr|WideOr4~48_combout ;
wire \rr|WideOr4~50_combout ;
wire \rr|WideOr4~45_combout ;
wire \rr|WideOr4~46_combout ;
wire \rr|WideOr4~41_combout ;
wire \rr|WideOr4~42_combout ;
wire \rr|WideOr4~23_combout ;
wire \rr|WideOr4~43_combout ;
wire \rr|WideOr4~44_combout ;
wire \rr|WideOr4~47_combout ;
wire \rr|WideOr4~53_combout ;
wire \rr|WideOr4~19_combout ;
wire \rr|WideOr4~33_combout ;
wire \rr|WideOr4~34_combout ;
wire \rr|WideOr4~6_combout ;
wire \rr|WideOr4~35_combout ;
wire \rr|WideOr4~54_combout ;
wire \rr|WideOr4~30_combout ;
wire \rr|WideOr4~32_combout ;
wire \rr|WideOr4~55_combout ;
wire \rr|WideOr4~31_combout ;
wire \rr|WideOr4~5_combout ;
wire \rr|WideOr4~56_combout ;
wire \rr|WideOr4~36_combout ;
wire \rr|WideOr4~40_combout ;
wire \rr|WideOr4~10_combout ;
wire \rr|WideOr4~26_combout ;
wire \rr|WideOr4~25_combout ;
wire \rr|WideOr4~24_combout ;
wire \rr|WideOr4~58_combout ;
wire \rr|WideOr4~27_combout ;
wire \rr|WideOr4~28_combout ;
wire \rr|WideOr4~29_combout ;
wire \rr|WideOr4~0_combout ;
wire \rr|Selector12~1_combout ;
wire \rr|Add0~1_sumout ;
wire \rr|Equal0~0_combout ;
wire \rr|Equal0~1_combout ;
wire \rr|Selector49~0_combout ;
wire \rr|ascii_write_address[0]~0_combout ;
wire \rr|Add0~2 ;
wire \rr|Add0~5_sumout ;
wire \rr|Selector48~0_combout ;
wire \rr|Add0~6 ;
wire \rr|Add0~9_sumout ;
wire \rr|Selector47~0_combout ;
wire \rr|Add0~10 ;
wire \rr|Add0~13_sumout ;
wire \rr|Add2~1_sumout ;
wire \rr|Selector46~0_combout ;
wire \rr|ascii_write_address[3]~DUPLICATE_q ;
wire \rr|Add2~2 ;
wire \rr|Add2~5_sumout ;
wire \rr|Add0~14 ;
wire \rr|Add0~17_sumout ;
wire \rr|Selector45~0_combout ;
wire \rr|ascii_write_address[4]~DUPLICATE_q ;
wire \rr|Add0~18 ;
wire \rr|Add0~21_sumout ;
wire \rr|Add2~6 ;
wire \rr|Add2~9_sumout ;
wire \rr|Selector44~0_combout ;
wire \rr|ascii_write_address[5]~DUPLICATE_q ;
wire \rr|Add2~10 ;
wire \rr|Add2~13_sumout ;
wire \rr|Add0~22 ;
wire \rr|Add0~25_sumout ;
wire \rr|Selector43~0_combout ;
wire \rr|Add2~14 ;
wire \rr|Add2~17_sumout ;
wire \rr|Add0~26 ;
wire \rr|Add0~29_sumout ;
wire \rr|Selector42~0_combout ;
wire \rr|ascii_write_address[7]~DUPLICATE_q ;
wire \rr|Add2~18 ;
wire \rr|Add2~21_sumout ;
wire \rr|Add0~30 ;
wire \rr|Add0~33_sumout ;
wire \rr|Selector41~0_combout ;
wire \rr|ascii_write_address[8]~DUPLICATE_q ;
wire \rr|Add2~22 ;
wire \rr|Add2~25_sumout ;
wire \rr|Add0~34 ;
wire \rr|Add0~37_sumout ;
wire \rr|Selector40~0_combout ;
wire \rr|Add2~26 ;
wire \rr|Add2~29_sumout ;
wire \rr|Add0~38 ;
wire \rr|Add0~41_sumout ;
wire \rr|Selector39~0_combout ;
wire \rr|Add2~30 ;
wire \rr|Add2~33_sumout ;
wire \rr|Add0~42 ;
wire \rr|Add0~45_sumout ;
wire \rr|Selector38~0_combout ;
wire \rr|ascii_write_address[11]~DUPLICATE_q ;
wire \rr|Add2~34 ;
wire \rr|Add2~37_sumout ;
wire \rr|Add0~46 ;
wire \rr|Add0~49_sumout ;
wire \rr|Selector37~0_combout ;
wire \controller|address_count[6]~DUPLICATE_q ;
wire \controller|address_count[8]~DUPLICATE_q ;
wire \controller|address_count[10]~DUPLICATE_q ;
wire \controller|controller|buffer|data_in_2[24]~feeder_combout ;
wire \controller|controller|buffer|data_in_2[0]~0_combout ;
wire \controller|controller|driver|x[3]~2_combout ;
wire \controller|controller|buffer|address_2[0]~feeder_combout ;
wire \controller|controller|buffer|address_2[12]~0_combout ;
wire \controller|controller|driver|x[4]~3_combout ;
wire \controller|controller|buffer|address_2[1]~feeder_combout ;
wire \controller|controller|driver|x[5]~4_combout ;
wire \controller|controller|buffer|address_2[2]~feeder_combout ;
wire \controller|controller|driver|x[6]~5_combout ;
wire \controller|controller|buffer|address_2[3]~feeder_combout ;
wire \controller|controller|Add0~1_sumout ;
wire \controller|controller|Add0~2 ;
wire \controller|controller|Add0~5_sumout ;
wire \controller|controller|Add1~1_sumout ;
wire \controller|controller|Add0~6 ;
wire \controller|controller|Add0~9_sumout ;
wire \controller|controller|Add1~2 ;
wire \controller|controller|Add1~5_sumout ;
wire \controller|controller|Add0~10 ;
wire \controller|controller|Add0~13_sumout ;
wire \controller|controller|Add1~6 ;
wire \controller|controller|Add1~9_sumout ;
wire \controller|controller|Add0~14 ;
wire \controller|controller|Add0~17_sumout ;
wire \controller|controller|Add1~10 ;
wire \controller|controller|Add1~13_sumout ;
wire \controller|controller|Add0~18 ;
wire \controller|controller|Add0~21_sumout ;
wire \controller|controller|Add1~14 ;
wire \controller|controller|Add1~17_sumout ;
wire \controller|controller|Add0~22 ;
wire \controller|controller|Add0~25_sumout ;
wire \controller|controller|Add1~18 ;
wire \controller|controller|Add1~21_sumout ;
wire \controller|controller|Add0~26 ;
wire \controller|controller|Add0~29_sumout ;
wire \controller|controller|Add0~30 ;
wire \controller|controller|Add0~33_sumout ;
wire \controller|controller|buffer|read_data[24]~feeder_combout ;
wire \controller|controller|buffer|wren_1~feeder_combout ;
wire \controller|controller|buffer|wren_1~q ;
wire \controller|controller|buffer|Selector47~0_combout ;
wire \controller|controller|buffer|wren_1~DUPLICATE_q ;
wire \controller|controller|buffer|data_in_1[24]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[0]~0_combout ;
wire \controller|controller|buffer|address_1[0]~feeder_combout ;
wire \controller|controller|buffer|address_1[1]~feeder_combout ;
wire \controller|controller|buffer|address_1[2]~feeder_combout ;
wire \controller|controller|buffer|address_1[3]~feeder_combout ;
wire \controller|controller|buffer|address_1[4]~feeder_combout ;
wire \controller|controller|buffer|address_1[5]~feeder_combout ;
wire \controller|controller|buffer|address_1[6]~feeder_combout ;
wire \controller|controller|buffer|address_1[7]~feeder_combout ;
wire \controller|controller|buffer|address_1[8]~feeder_combout ;
wire \controller|controller|buffer|address_1[9]~feeder_combout ;
wire \controller|controller|buffer|address_1[10]~feeder_combout ;
wire \controller|controller|buffer|address_1[11]~feeder_combout ;
wire \controller|controller|buffer|address_1[12]~feeder_combout ;
wire \rr|hex|WideOr2~0_combout ;
wire \rr|WideOr4~4_combout ;
wire \rr|WideOr5~55_combout ;
wire \rr|WideOr5~56_combout ;
wire \rr|WideOr5~27_combout ;
wire \rr|WideOr5~26_combout ;
wire \rr|WideOr5~28_combout ;
wire \rr|WideOr5~112_combout ;
wire \rr|WideOr5~69_combout ;
wire \rr|WideOr5~68_combout ;
wire \rr|WideOr5~96_combout ;
wire \rr|WideOr5~98_combout ;
wire \rr|WideOr5~97_combout ;
wire \rr|WideOr5~99_combout ;
wire \rr|WideOr5~70_combout ;
wire \rr|WideOr5~74_combout ;
wire \rr|WideOr5~17_combout ;
wire \rr|WideOr5~113_combout ;
wire \rr|WideOr5~67_combout ;
wire \rr|WideOr5~61_combout ;
wire \rr|WideOr5~92_combout ;
wire \rr|WideOr5~91_combout ;
wire \rr|WideOr5~93_combout ;
wire \rr|WideOr5~95_combout ;
wire \rr|WideOr5~94_combout ;
wire \rr|WideOr5~63_combout ;
wire \rr|WideOr5~62_combout ;
wire \rr|WideOr5~13_combout ;
wire \rr|WideOr5~1_combout ;
wire \rr|WideOr5~4_combout ;
wire \rr|WideOr5~2_combout ;
wire \rr|WideOr5~3_combout ;
wire \rr|WideOr5~5_combout ;
wire \rr|WideOr5~9_combout ;
wire \rr|WideOr5~10_combout ;
wire \rr|WideOr5~11_combout ;
wire \rr|WideOr5~6_combout ;
wire \rr|WideOr5~7_combout ;
wire \rr|WideOr5~12_combout ;
wire \rr|WideOr5~76_combout ;
wire \rr|WideOr5~82_combout ;
wire \rr|WideOr5~75_combout ;
wire \rr|WideOr5~100_combout ;
wire \rr|WideOr5~102_combout ;
wire \rr|WideOr5~111_combout ;
wire \rr|WideOr5~101_combout ;
wire \rr|WideOr5~78_combout ;
wire \rr|WideOr5~77_combout ;
wire \rr|WideOr5~21_combout ;
wire \rr|WideOr5~25_combout ;
wire \rr|WideOr5~114_combout ;
wire \rr|WideOr5~44_combout ;
wire \rr|WideOr5~47_combout ;
wire \rr|WideOr5~43_combout ;
wire \rr|WideOr5~45_combout ;
wire \rr|WideOr5~46_combout ;
wire \rr|WideOr5~48_combout ;
wire \rr|WideOr5~49_combout ;
wire \rr|WideOr5~36_combout ;
wire \rr|WideOr5~38_combout ;
wire \rr|WideOr5~37_combout ;
wire \rr|WideOr5~35_combout ;
wire \rr|WideOr5~39_combout ;
wire \rr|WideOr5~29_combout ;
wire \rr|WideOr5~40_combout ;
wire \rr|WideOr10~0_combout ;
wire \rr|WideOr5~41_combout ;
wire \rr|WideOr5~33_combout ;
wire \rr|WideOr5~34_combout ;
wire \rr|WideOr5~42_combout ;
wire \rr|WideOr5~30_combout ;
wire \rr|WideOr5~31_combout ;
wire \rr|WideOr5~32_combout ;
wire \rr|WideOr5~83_combout ;
wire \rr|WideOr5~85_combout ;
wire \rr|WideOr5~104_combout ;
wire \rr|WideOr5~105_combout ;
wire \rr|WideOr5~103_combout ;
wire \rr|WideOr5~110_combout ;
wire \rr|WideOr5~86_combout ;
wire \rr|WideOr5~84_combout ;
wire \rr|WideOr5~90_combout ;
wire \rr|WideOr5~50_combout ;
wire \rr|WideOr5~54_combout ;
wire \rr|WideOr5~57_combout ;
wire \rr|Selector11~0_combout ;
wire \controller|controller|buffer|data_in_2[25]~feeder_combout ;
wire \controller|controller|buffer|read_data[25]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[25]~feeder_combout ;
wire \rr|Selector10~0_combout ;
wire \rr|WideOr6~37_combout ;
wire \rr|WideOr6~5_combout ;
wire \rr|WideOr6~38_combout ;
wire \rr|WideOr6~23_combout ;
wire \rr|WideOr6~40_combout ;
wire \rr|WideOr6~29_combout ;
wire \rr|WideOr6~28_combout ;
wire \rr|WideOr6~39_combout ;
wire \rr|WideOr6~6_combout ;
wire \rr|WideOr6~36_combout ;
wire \rr|WideOr6~41_combout ;
wire \rr|WideOr6~24_combout ;
wire \rr|WideOr6~30_combout ;
wire \rr|WideOr6~54_combout ;
wire \rr|WideOr6~31_combout ;
wire \rr|WideOr6~32_combout ;
wire \rr|WideOr6~33_combout ;
wire \rr|WideOr6~34_combout ;
wire \rr|WideOr6~35_combout ;
wire \rr|WideOr6~42_combout ;
wire \rr|WideOr6~43_combout ;
wire \rr|WideOr6~53_combout ;
wire \rr|WideOr6~51_combout ;
wire \rr|WideOr6~49_combout ;
wire \rr|WideOr6~22_combout ;
wire \rr|WideOr6~48_combout ;
wire \rr|WideOr6~50_combout ;
wire \rr|WideOr6~44_combout ;
wire \rr|WideOr6~52_combout ;
wire \rr|WideOr6~16_combout ;
wire \rr|WideOr6~14_combout ;
wire \rr|WideOr6~11_combout ;
wire \rr|WideOr6~12_combout ;
wire \rr|WideOr6~9_combout ;
wire \rr|WideOr6~10_combout ;
wire \rr|WideOr6~13_combout ;
wire \rr|WideOr6~15_combout ;
wire \rr|WideOr6~2_combout ;
wire \rr|WideOr6~1_combout ;
wire \rr|WideOr6~0_combout ;
wire \rr|WideOr5~58_combout ;
wire \rr|WideOr6~3_combout ;
wire \rr|WideOr6~4_combout ;
wire \rr|WideOr6~7_combout ;
wire \rr|WideOr6~8_combout ;
wire \rr|WideOr6~20_combout ;
wire \rr|WideOr6~62_combout ;
wire \rr|WideOr6~21_combout ;
wire \rr|WideOr6~58_combout ;
wire \rr|WideOr6~25_combout ;
wire \rr|WideOr6~26_combout ;
wire \rr|WideOr6~27_combout ;
wire \rr|Selector10~1_combout ;
wire \controller|controller|buffer|data_in_2[26]~feeder_combout ;
wire \controller|controller|buffer|read_data[26]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[26]~feeder_combout ;
wire \rr|WideOr7~49_combout ;
wire \rr|WideOr7~25_combout ;
wire \rr|WideOr7~84_combout ;
wire \rr|WideOr7~83_combout ;
wire \rr|WideOr7~85_combout ;
wire \rr|WideOr7~50_combout ;
wire \rr|WideOr7~19_combout ;
wire \rr|WideOr7~54_combout ;
wire \rr|WideOr7~0_combout ;
wire \rr|WideOr7~14_combout ;
wire \rr|WideOr7~17_combout ;
wire \rr|WideOr7~12_combout ;
wire \rr|WideOr7~15_combout ;
wire \rr|WideOr7~16_combout ;
wire \rr|WideOr7~13_combout ;
wire \rr|WideOr7~104_combout ;
wire \rr|WideOr7~66_combout ;
wire \rr|WideOr5~108_combout ;
wire \rr|WideOr5~106_combout ;
wire \rr|WideOr5~107_combout ;
wire \rr|WideOr7~62_combout ;
wire \rr|WideOr7~61_combout ;
wire \rr|WideOr7~8_combout ;
wire \rr|WideOr7~55_combout ;
wire \rr|WideOr7~102_combout ;
wire \rr|WideOr7~103_combout ;
wire \rr|WideOr7~87_combout ;
wire \rr|WideOr7~88_combout ;
wire \rr|WideOr7~86_combout ;
wire \rr|WideOr7~97_combout ;
wire \rr|WideOr7~56_combout ;
wire \rr|WideOr7~60_combout ;
wire \rr|WideOr7~4_combout ;
wire \rr|WideOr7~18_combout ;
wire \rr|WideOr7~23_combout ;
wire \rr|WideOr7~24_combout ;
wire \rr|WideOr7~26_combout ;
wire \rr|WideOr7~27_combout ;
wire \rr|WideOr7~29_combout ;
wire \rr|WideOr7~28_combout ;
wire \rr|WideOr7~30_combout ;
wire \rr|WideOr7~20_combout ;
wire \rr|WideOr7~21_combout ;
wire \rr|WideOr7~22_combout ;
wire \rr|WideOr7~31_combout ;
wire \rr|WideOr5~109_combout ;
wire \rr|WideOr7~67_combout ;
wire \rr|WideOr7~32_combout ;
wire \rr|WideOr7~101_combout ;
wire \rr|WideOr7~98_combout ;
wire \rr|WideOr7~100_combout ;
wire \rr|WideOr7~94_combout ;
wire \rr|WideOr7~96_combout ;
wire \rr|WideOr7~47_combout ;
wire \rr|WideOr7~46_combout ;
wire \rr|WideOr7~89_combout ;
wire \rr|WideOr7~95_combout ;
wire \rr|WideOr7~71_combout ;
wire \rr|WideOr7~99_combout ;
wire \rr|WideOr7~36_combout ;
wire \rr|WideOr7~75_combout ;
wire \rr|WideOr7~82_combout ;
wire \rr|WideOr7~76_combout ;
wire \rr|WideOr7~93_combout ;
wire \rr|WideOr7~91_combout ;
wire \rr|WideOr7~90_combout ;
wire \rr|WideOr7~92_combout ;
wire \rr|WideOr7~78_combout ;
wire \rr|WideOr7~77_combout ;
wire \rr|WideOr7~40_combout ;
wire \rr|WideOr7~44_combout ;
wire \rr|WideOr7~45_combout ;
wire \rr|Selector9~0_combout ;
wire \controller|controller|buffer|read_data[27]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[27]~feeder_combout ;
wire \rr|WideOr8~40_combout ;
wire \rr|WideOr8~44_combout ;
wire \rr|WideOr8~39_combout ;
wire \rr|WideOr8~41_combout ;
wire \rr|WideOr8~42_combout ;
wire \rr|WideOr8~43_combout ;
wire \rr|WideOr8~31_combout ;
wire \rr|WideOr8~45_combout ;
wire \rr|WideOr8~46_combout ;
wire \rr|WideOr8~47_combout ;
wire \rr|Selector8~0_combout ;
wire \rr|Selector7~0_combout ;
wire \rr|WideOr8~33_combout ;
wire \rr|WideOr8~36_combout ;
wire \rr|WideOr8~34_combout ;
wire \rr|WideOr8~29_combout ;
wire \rr|WideOr8~30_combout ;
wire \rr|WideOr8~32_combout ;
wire \rr|WideOr8~35_combout ;
wire \rr|WideOr8~37_combout ;
wire \rr|WideOr8~19_combout ;
wire \rr|WideOr8~18_combout ;
wire \rr|WideOr8~20_combout ;
wire \rr|WideOr8~17_combout ;
wire \rr|WideOr8~15_combout ;
wire \rr|WideOr8~14_combout ;
wire \rr|WideOr8~16_combout ;
wire \rr|WideOr8~21_combout ;
wire \rr|WideOr8~10_combout ;
wire \rr|WideOr8~7_combout ;
wire \rr|WideOr8~6_combout ;
wire \rr|WideOr8~11_combout ;
wire \rr|WideOr8~12_combout ;
wire \rr|WideOr8~8_combout ;
wire \rr|WideOr8~9_combout ;
wire \rr|WideOr8~0_combout ;
wire \rr|WideOr8~1_combout ;
wire \rr|WideOr8~2_combout ;
wire \rr|WideOr8~3_combout ;
wire \rr|WideOr8~4_combout ;
wire \rr|WideOr8~5_combout ;
wire \rr|WideOr8~13_combout ;
wire \rr|WideOr8~26_combout ;
wire \rr|WideOr8~27_combout ;
wire \rr|WideOr8~22_combout ;
wire \rr|WideOr8~24_combout ;
wire \rr|WideOr8~23_combout ;
wire \rr|WideOr8~25_combout ;
wire \rr|WideOr8~28_combout ;
wire \rr|WideOr8~38_combout ;
wire \rr|Selector8~1_combout ;
wire \controller|controller|buffer|data_in_2[28]~feeder_combout ;
wire \controller|controller|buffer|read_data[28]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[28]~feeder_combout ;
wire \rr|WideOr9~4_combout ;
wire \rr|WideOr5~59_combout ;
wire \rr|WideOr9~5_combout ;
wire \rr|WideOr9~2_combout ;
wire \rr|WideOr9~3_combout ;
wire \rr|WideOr9~6_combout ;
wire \rr|WideOr9~0_combout ;
wire \rr|WideOr9~1_combout ;
wire \rr|WideOr9~7_combout ;
wire \rr|WideOr9~8_combout ;
wire \rr|WideOr9~39_combout ;
wire \rr|WideOr9~12_combout ;
wire \rr|WideOr9~13_combout ;
wire \rr|WideOr9~9_combout ;
wire \rr|WideOr9~10_combout ;
wire \rr|WideOr9~11_combout ;
wire \rr|WideOr9~35_combout ;
wire \rr|WideOr9~14_combout ;
wire \rr|WideOr9~15_combout ;
wire \rr|WideOr9~16_combout ;
wire \rr|WideOr9~17_combout ;
wire \rr|WideOr9~21_combout ;
wire \rr|WideOr9~19_combout ;
wire \rr|WideOr9~20_combout ;
wire \rr|WideOr9~22_combout ;
wire \rr|WideOr9~23_combout ;
wire \rr|WideOr9~24_combout ;
wire \rr|WideOr9~27_combout ;
wire \rr|WideOr9~25_combout ;
wire \rr|WideOr9~26_combout ;
wire \rr|WideOr9~34_combout ;
wire \rr|WideOr9~28_combout ;
wire \rr|WideOr7~48_combout ;
wire \rr|WideOr9~18_combout ;
wire \rr|WideOr9~30_combout ;
wire \rr|WideOr9~29_combout ;
wire \rr|Selector7~1_combout ;
wire \rr|Selector7~2_combout ;
wire \controller|controller|buffer|data_in_2[29]~feeder_combout ;
wire \controller|controller|buffer|read_data[29]~feeder_combout ;
wire \rr|Selector6~4_combout ;
wire \rr|WideOr10~44_combout ;
wire \rr|WideOr10~43_combout ;
wire \rr|WideOr10~46_combout ;
wire \rr|WideOr10~47_combout ;
wire \rr|WideOr10~24_combout ;
wire \rr|WideOr10~25_combout ;
wire \rr|WideOr10~9_combout ;
wire \rr|WideOr10~27_combout ;
wire \rr|WideOr10~3_combout ;
wire \rr|WideOr10~26_combout ;
wire \rr|WideOr10~28_combout ;
wire \rr|Selector6~6_combout ;
wire \rr|Selector6~7_combout ;
wire \rr|Selector6~8_combout ;
wire \rr|WideOr10~29_combout ;
wire \rr|Selector6~1_combout ;
wire \rr|Selector6~0_combout ;
wire \rr|Selector6~2_combout ;
wire \rr|Selector6~3_combout ;
wire \rr|WideOr10~45_combout ;
wire \rr|WideOr10~12_combout ;
wire \rr|WideOr10~11_combout ;
wire \rr|WideOr10~13_combout ;
wire \rr|WideOr10~14_combout ;
wire \rr|WideOr10~16_combout ;
wire \rr|WideOr10~15_combout ;
wire \rr|WideOr10~17_combout ;
wire \rr|WideOr10~18_combout ;
wire \rr|WideOr10~4_combout ;
wire \rr|WideOr10~5_combout ;
wire \rr|WideOr10~6_combout ;
wire \rr|WideOr10~7_combout ;
wire \rr|WideOr10~8_combout ;
wire \rr|WideOr10~10_combout ;
wire \rr|WideOr10~52_combout ;
wire \rr|WideOr10~48_combout ;
wire \rr|WideOr10~55_combout ;
wire \rr|WideOr10~54_combout ;
wire \rr|WideOr10~53_combout ;
wire \rr|WideOr10~1_combout ;
wire \rr|WideOr10~2_combout ;
wire \rr|WideOr10~31_combout ;
wire \rr|WideOr10~30_combout ;
wire \rr|WideOr10~32_combout ;
wire \rr|WideOr10~33_combout ;
wire \rr|WideOr10~40_combout ;
wire \rr|WideOr10~41_combout ;
wire \rr|WideOr10~39_combout ;
wire \rr|WideOr10~42_combout ;
wire \rr|WideOr10~34_combout ;
wire \rr|WideOr10~38_combout ;
wire \rr|WideOr10~19_combout ;
wire \rr|WideOr10~23_combout ;
wire \rr|Selector6~5_combout ;
wire \controller|controller|buffer|read_data[30]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[30]~feeder_combout ;
wire \controller|controller|driver|x[0]~1_combout ;
wire \controller|controller|Add2~0_combout ;
wire \controller|controller|driver|x[1]~0_combout ;
wire \controller|controller|ShiftRight0~4_combout ;
wire \controller|controller|ShiftRight0~0_combout ;
wire \rr|Selector36~0_combout ;
wire \controller|controller|buffer|data_in_2[0]~feeder_combout ;
wire \controller|controller|buffer|read_data[0]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[0]~feeder_combout ;
wire \controller|controller|blue[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[1]~feeder_combout ;
wire \controller|controller|buffer|read_data[1]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[1]~feeder_combout ;
wire \controller|controller|blue[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[2]~feeder_combout ;
wire \controller|controller|buffer|read_data[2]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[2]~feeder_combout ;
wire \controller|controller|blue[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[3]~feeder_combout ;
wire \controller|controller|buffer|read_data[3]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[3]~feeder_combout ;
wire \controller|controller|blue[3]~3_combout ;
wire \controller|controller|buffer|read_data[4]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[4]~feeder_combout ;
wire \controller|controller|blue[4]~4_combout ;
wire \controller|controller|buffer|read_data[5]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[5]~feeder_combout ;
wire \controller|controller|blue[5]~5_combout ;
wire \controller|controller|buffer|read_data[6]~feeder_combout ;
wire \controller|controller|blue[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[7]~feeder_combout ;
wire \controller|controller|buffer|read_data[7]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[7]~feeder_combout ;
wire \controller|controller|blue[7]~7_combout ;
wire \controller|controller|buffer|data_in_2[8]~feeder_combout ;
wire \controller|controller|buffer|read_data[8]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[8]~feeder_combout ;
wire \controller|controller|green[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[9]~feeder_combout ;
wire \controller|controller|buffer|read_data[9]~feeder_combout ;
wire \controller|controller|green[1]~1_combout ;
wire \controller|controller|buffer|read_data[10]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[10]~feeder_combout ;
wire \controller|controller|green[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[11]~feeder_combout ;
wire \controller|controller|buffer|read_data[11]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[11]~feeder_combout ;
wire \controller|controller|green[3]~3_combout ;
wire \controller|controller|buffer|read_data[12]~feeder_combout ;
wire \controller|controller|green[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[13]~feeder_combout ;
wire \controller|controller|buffer|read_data[13]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[13]~feeder_combout ;
wire \controller|controller|green[5]~5_combout ;
wire \controller|controller|buffer|data_in_2[14]~feeder_combout ;
wire \controller|controller|buffer|read_data[14]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[14]~feeder_combout ;
wire \controller|controller|green[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[15]~feeder_combout ;
wire \controller|controller|buffer|read_data[15]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[15]~feeder_combout ;
wire \controller|controller|green[7]~7_combout ;
wire \controller|controller|driver|vga_hs~q ;
wire \controller|controller|buffer|data_in_2[16]~feeder_combout ;
wire \controller|controller|buffer|read_data[16]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[16]~feeder_combout ;
wire \controller|controller|red[0]~0_combout ;
wire \controller|controller|buffer|data_in_2[17]~feeder_combout ;
wire \controller|controller|buffer|read_data[17]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[17]~feeder_combout ;
wire \controller|controller|red[1]~1_combout ;
wire \controller|controller|buffer|data_in_2[18]~feeder_combout ;
wire \controller|controller|buffer|read_data[18]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[18]~feeder_combout ;
wire \controller|controller|red[2]~2_combout ;
wire \controller|controller|buffer|data_in_2[19]~feeder_combout ;
wire \controller|controller|buffer|read_data[19]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[19]~feeder_combout ;
wire \controller|controller|red[3]~3_combout ;
wire \controller|controller|buffer|read_data[20]~feeder_combout ;
wire \controller|controller|red[4]~4_combout ;
wire \controller|controller|buffer|data_in_2[21]~feeder_combout ;
wire \controller|controller|buffer|read_data[21]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[21]~feeder_combout ;
wire \controller|controller|red[5]~5_combout ;
wire \controller|controller|buffer|read_data[22]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[22]~feeder_combout ;
wire \controller|controller|red[6]~6_combout ;
wire \controller|controller|buffer|data_in_2[23]~feeder_combout ;
wire \controller|controller|buffer|read_data[23]~feeder_combout ;
wire \controller|controller|buffer|data_in_1[23]~feeder_combout ;
wire \controller|controller|red[7]~7_combout ;
wire \controller|controller|driver|vga_vs~q ;
wire [31:0] \controller|controller|buffer|read_data ;
wire [9:0] \controller|controller|driver|hcount ;
wire [7:0] \controller|controller|rom1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a ;
wire [31:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a ;
wire [12:0] \controller|controller|buffer|address_1 ;
wire [9:0] \controller|controller|driver|vcount ;
wire [12:0] \controller|controller|buffer|address_2 ;
wire [31:0] \controller|master|altsyncram_component|auto_generated|q_b ;
wire [12:0] \rr|ascii_write_address ;
wire [31:0] \controller|controller|buffer|data_in_2 ;
wire [31:0] \controller|controller|buffer|data_in_1 ;
wire [7:0] \rr|reg_count ;
wire [12:0] \rr|bg_str_count ;
wire [7:0] \rr|num_count ;
wire [12:0] \controller|address_count ;
wire [31:0] \rr|ascii_input ;
wire [3:0] \controller|controller|count ;
wire [3:0] \controller|delay_count ;
wire [3:0] \rr|reg_num ;
wire [31:0] rf_w_data;
wire [4:0] rf_w_addr;
wire [3:0] op;

wire [9:0] \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [63:0] \alu_0|Mult0~8_RESULTA_bus ;
wire [63:0] \alu_0|Mult0~405_RESULTA_bus ;

assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \controller|controller|rom1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30] = \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [0] = \controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [1] = \controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [2] = \controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [3] = \controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [4] = \controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [5] = \controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [6] = \controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [7] = \controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [8] = \controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [9] = \controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [10] = \controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [11] = \controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [12] = \controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [13] = \controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [14] = \controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [15] = \controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [16] = \controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [17] = \controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [18] = \controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [19] = \controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [20] = \controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [21] = \controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [22] = \controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [23] = \controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [24] = \controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [25] = \controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [26] = \controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [27] = \controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [28] = \controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [29] = \controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \controller|master|altsyncram_component|auto_generated|q_b [30] = \controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \alu_0|Mult0~8_resulta  = \alu_0|Mult0~8_RESULTA_bus [0];
assign \alu_0|Mult0~9  = \alu_0|Mult0~8_RESULTA_bus [1];
assign \alu_0|Mult0~10  = \alu_0|Mult0~8_RESULTA_bus [2];
assign \alu_0|Mult0~11  = \alu_0|Mult0~8_RESULTA_bus [3];
assign \alu_0|Mult0~12  = \alu_0|Mult0~8_RESULTA_bus [4];
assign \alu_0|Mult0~13  = \alu_0|Mult0~8_RESULTA_bus [5];
assign \alu_0|Mult0~14  = \alu_0|Mult0~8_RESULTA_bus [6];
assign \alu_0|Mult0~15  = \alu_0|Mult0~8_RESULTA_bus [7];
assign \alu_0|Mult0~16  = \alu_0|Mult0~8_RESULTA_bus [8];
assign \alu_0|Mult0~17  = \alu_0|Mult0~8_RESULTA_bus [9];
assign \alu_0|Mult0~18  = \alu_0|Mult0~8_RESULTA_bus [10];
assign \alu_0|Mult0~19  = \alu_0|Mult0~8_RESULTA_bus [11];
assign \alu_0|Mult0~20  = \alu_0|Mult0~8_RESULTA_bus [12];
assign \alu_0|Mult0~21  = \alu_0|Mult0~8_RESULTA_bus [13];
assign \alu_0|Mult0~22  = \alu_0|Mult0~8_RESULTA_bus [14];
assign \alu_0|Mult0~23  = \alu_0|Mult0~8_RESULTA_bus [15];
assign \alu_0|Mult0~24  = \alu_0|Mult0~8_RESULTA_bus [16];
assign \alu_0|Mult0~25  = \alu_0|Mult0~8_RESULTA_bus [17];
assign \alu_0|Mult0~26  = \alu_0|Mult0~8_RESULTA_bus [18];
assign \alu_0|Mult0~27  = \alu_0|Mult0~8_RESULTA_bus [19];
assign \alu_0|Mult0~28  = \alu_0|Mult0~8_RESULTA_bus [20];
assign \alu_0|Mult0~29  = \alu_0|Mult0~8_RESULTA_bus [21];
assign \alu_0|Mult0~30  = \alu_0|Mult0~8_RESULTA_bus [22];
assign \alu_0|Mult0~31  = \alu_0|Mult0~8_RESULTA_bus [23];
assign \alu_0|Mult0~32  = \alu_0|Mult0~8_RESULTA_bus [24];
assign \alu_0|Mult0~33  = \alu_0|Mult0~8_RESULTA_bus [25];
assign \alu_0|Mult0~34  = \alu_0|Mult0~8_RESULTA_bus [26];
assign \alu_0|Mult0~35  = \alu_0|Mult0~8_RESULTA_bus [27];
assign \alu_0|Mult0~36  = \alu_0|Mult0~8_RESULTA_bus [28];
assign \alu_0|Mult0~37  = \alu_0|Mult0~8_RESULTA_bus [29];
assign \alu_0|Mult0~38  = \alu_0|Mult0~8_RESULTA_bus [30];
assign \alu_0|Mult0~39  = \alu_0|Mult0~8_RESULTA_bus [31];
assign \alu_0|Mult0~40  = \alu_0|Mult0~8_RESULTA_bus [32];
assign \alu_0|Mult0~41  = \alu_0|Mult0~8_RESULTA_bus [33];
assign \alu_0|Mult0~42  = \alu_0|Mult0~8_RESULTA_bus [34];
assign \alu_0|Mult0~43  = \alu_0|Mult0~8_RESULTA_bus [35];
assign \alu_0|Mult0~44  = \alu_0|Mult0~8_RESULTA_bus [36];
assign \alu_0|Mult0~45  = \alu_0|Mult0~8_RESULTA_bus [37];
assign \alu_0|Mult0~46  = \alu_0|Mult0~8_RESULTA_bus [38];
assign \alu_0|Mult0~47  = \alu_0|Mult0~8_RESULTA_bus [39];
assign \alu_0|Mult0~48  = \alu_0|Mult0~8_RESULTA_bus [40];
assign \alu_0|Mult0~49  = \alu_0|Mult0~8_RESULTA_bus [41];
assign \alu_0|Mult0~50  = \alu_0|Mult0~8_RESULTA_bus [42];
assign \alu_0|Mult0~51  = \alu_0|Mult0~8_RESULTA_bus [43];
assign \alu_0|Mult0~52  = \alu_0|Mult0~8_RESULTA_bus [44];
assign \alu_0|Mult0~53  = \alu_0|Mult0~8_RESULTA_bus [45];
assign \alu_0|Mult0~54  = \alu_0|Mult0~8_RESULTA_bus [46];
assign \alu_0|Mult0~55  = \alu_0|Mult0~8_RESULTA_bus [47];
assign \alu_0|Mult0~56  = \alu_0|Mult0~8_RESULTA_bus [48];
assign \alu_0|Mult0~57  = \alu_0|Mult0~8_RESULTA_bus [49];
assign \alu_0|Mult0~58  = \alu_0|Mult0~8_RESULTA_bus [50];
assign \alu_0|Mult0~59  = \alu_0|Mult0~8_RESULTA_bus [51];
assign \alu_0|Mult0~60  = \alu_0|Mult0~8_RESULTA_bus [52];
assign \alu_0|Mult0~61  = \alu_0|Mult0~8_RESULTA_bus [53];
assign \alu_0|Mult0~62  = \alu_0|Mult0~8_RESULTA_bus [54];
assign \alu_0|Mult0~63  = \alu_0|Mult0~8_RESULTA_bus [55];
assign \alu_0|Mult0~64  = \alu_0|Mult0~8_RESULTA_bus [56];
assign \alu_0|Mult0~65  = \alu_0|Mult0~8_RESULTA_bus [57];
assign \alu_0|Mult0~66  = \alu_0|Mult0~8_RESULTA_bus [58];
assign \alu_0|Mult0~67  = \alu_0|Mult0~8_RESULTA_bus [59];
assign \alu_0|Mult0~68  = \alu_0|Mult0~8_RESULTA_bus [60];
assign \alu_0|Mult0~69  = \alu_0|Mult0~8_RESULTA_bus [61];
assign \alu_0|Mult0~70  = \alu_0|Mult0~8_RESULTA_bus [62];
assign \alu_0|Mult0~71  = \alu_0|Mult0~8_RESULTA_bus [63];

assign \alu_0|Mult0~405_resulta  = \alu_0|Mult0~405_RESULTA_bus [0];
assign \alu_0|Mult0~406  = \alu_0|Mult0~405_RESULTA_bus [1];
assign \alu_0|Mult0~407  = \alu_0|Mult0~405_RESULTA_bus [2];
assign \alu_0|Mult0~408  = \alu_0|Mult0~405_RESULTA_bus [3];
assign \alu_0|Mult0~409  = \alu_0|Mult0~405_RESULTA_bus [4];
assign \alu_0|Mult0~410  = \alu_0|Mult0~405_RESULTA_bus [5];
assign \alu_0|Mult0~411  = \alu_0|Mult0~405_RESULTA_bus [6];
assign \alu_0|Mult0~412  = \alu_0|Mult0~405_RESULTA_bus [7];
assign \alu_0|Mult0~413  = \alu_0|Mult0~405_RESULTA_bus [8];
assign \alu_0|Mult0~414  = \alu_0|Mult0~405_RESULTA_bus [9];
assign \alu_0|Mult0~415  = \alu_0|Mult0~405_RESULTA_bus [10];
assign \alu_0|Mult0~416  = \alu_0|Mult0~405_RESULTA_bus [11];
assign \alu_0|Mult0~417  = \alu_0|Mult0~405_RESULTA_bus [12];
assign \alu_0|Mult0~418  = \alu_0|Mult0~405_RESULTA_bus [13];
assign \alu_0|Mult0~419  = \alu_0|Mult0~405_RESULTA_bus [14];
assign \alu_0|Mult0~420  = \alu_0|Mult0~405_RESULTA_bus [15];
assign \alu_0|Mult0~421  = \alu_0|Mult0~405_RESULTA_bus [16];
assign \alu_0|Mult0~422  = \alu_0|Mult0~405_RESULTA_bus [17];
assign \alu_0|Mult0~423  = \alu_0|Mult0~405_RESULTA_bus [18];
assign \alu_0|Mult0~424  = \alu_0|Mult0~405_RESULTA_bus [19];
assign \alu_0|Mult0~425  = \alu_0|Mult0~405_RESULTA_bus [20];
assign \alu_0|Mult0~426  = \alu_0|Mult0~405_RESULTA_bus [21];
assign \alu_0|Mult0~427  = \alu_0|Mult0~405_RESULTA_bus [22];
assign \alu_0|Mult0~428  = \alu_0|Mult0~405_RESULTA_bus [23];
assign \alu_0|Mult0~429  = \alu_0|Mult0~405_RESULTA_bus [24];
assign \alu_0|Mult0~430  = \alu_0|Mult0~405_RESULTA_bus [25];
assign \alu_0|Mult0~431  = \alu_0|Mult0~405_RESULTA_bus [26];
assign \alu_0|Mult0~432  = \alu_0|Mult0~405_RESULTA_bus [27];
assign \alu_0|Mult0~433  = \alu_0|Mult0~405_RESULTA_bus [28];
assign \alu_0|Mult0~434  = \alu_0|Mult0~405_RESULTA_bus [29];
assign \alu_0|Mult0~435  = \alu_0|Mult0~405_RESULTA_bus [30];
assign \alu_0|Mult0~436  = \alu_0|Mult0~405_RESULTA_bus [31];
assign \alu_0|Mult0~437  = \alu_0|Mult0~405_RESULTA_bus [32];
assign \alu_0|Mult0~438  = \alu_0|Mult0~405_RESULTA_bus [33];
assign \alu_0|Mult0~439  = \alu_0|Mult0~405_RESULTA_bus [34];
assign \alu_0|Mult0~440  = \alu_0|Mult0~405_RESULTA_bus [35];
assign \alu_0|Mult0~441  = \alu_0|Mult0~405_RESULTA_bus [36];
assign \alu_0|Mult0~442  = \alu_0|Mult0~405_RESULTA_bus [37];
assign \alu_0|Mult0~443  = \alu_0|Mult0~405_RESULTA_bus [38];
assign \alu_0|Mult0~444  = \alu_0|Mult0~405_RESULTA_bus [39];
assign \alu_0|Mult0~445  = \alu_0|Mult0~405_RESULTA_bus [40];
assign \alu_0|Mult0~446  = \alu_0|Mult0~405_RESULTA_bus [41];
assign \alu_0|Mult0~447  = \alu_0|Mult0~405_RESULTA_bus [42];
assign \alu_0|Mult0~448  = \alu_0|Mult0~405_RESULTA_bus [43];
assign \alu_0|Mult0~449  = \alu_0|Mult0~405_RESULTA_bus [44];
assign \alu_0|Mult0~450  = \alu_0|Mult0~405_RESULTA_bus [45];
assign \alu_0|Mult0~451  = \alu_0|Mult0~405_RESULTA_bus [46];
assign \alu_0|Mult0~452  = \alu_0|Mult0~405_RESULTA_bus [47];
assign \alu_0|Mult0~453  = \alu_0|Mult0~405_RESULTA_bus [48];
assign \alu_0|Mult0~454  = \alu_0|Mult0~405_RESULTA_bus [49];
assign \alu_0|Mult0~455  = \alu_0|Mult0~405_RESULTA_bus [50];
assign \alu_0|Mult0~456  = \alu_0|Mult0~405_RESULTA_bus [51];
assign \alu_0|Mult0~457  = \alu_0|Mult0~405_RESULTA_bus [52];
assign \alu_0|Mult0~458  = \alu_0|Mult0~405_RESULTA_bus [53];
assign \alu_0|Mult0~459  = \alu_0|Mult0~405_RESULTA_bus [54];
assign \alu_0|Mult0~460  = \alu_0|Mult0~405_RESULTA_bus [55];
assign \alu_0|Mult0~461  = \alu_0|Mult0~405_RESULTA_bus [56];
assign \alu_0|Mult0~462  = \alu_0|Mult0~405_RESULTA_bus [57];
assign \alu_0|Mult0~463  = \alu_0|Mult0~405_RESULTA_bus [58];
assign \alu_0|Mult0~464  = \alu_0|Mult0~405_RESULTA_bus [59];
assign \alu_0|Mult0~465  = \alu_0|Mult0~405_RESULTA_bus [60];
assign \alu_0|Mult0~466  = \alu_0|Mult0~405_RESULTA_bus [61];
assign \alu_0|Mult0~467  = \alu_0|Mult0~405_RESULTA_bus [62];
assign \alu_0|Mult0~468  = \alu_0|Mult0~405_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\WideOr3~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\WideOr0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\controller|controller|driver|vga_blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\controller|controller|blue[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\controller|controller|blue[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\controller|controller|blue[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\controller|controller|blue[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\controller|controller|blue[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\controller|controller|blue[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\controller|controller|blue[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\controller|controller|blue[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\controller|controller|clock|clk_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\controller|controller|green[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\controller|controller|green[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\controller|controller|green[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\controller|controller|green[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\controller|controller|green[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\controller|controller|green[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\controller|controller|green[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\controller|controller|green[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\controller|controller|driver|vga_hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\controller|controller|red[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\controller|controller|red[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\controller|controller|red[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\controller|controller|red[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\controller|controller|red[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\controller|controller|red[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\controller|controller|red[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\controller|controller|red[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\controller|controller|driver|vga_vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N51
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( !\S.WRITE_DATA~q  & ( !\S.READ_B~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\S.READ_B~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[3]~inputCLKENA0 (
	.inclk(\KEY[3]~input_o ),
	.ena(vcc),
	.outclk(\KEY[3]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[3]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[3]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[3]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[3]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[3]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X31_Y61_N20
dffeas \S.WAIT_RENDER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_RENDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_RENDER .is_wysiwyg = "true";
defparam \S.WAIT_RENDER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N24
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( !\S.WAIT_B~q  & ( (!\S.WAIT_OP~q  & !\S.WAIT_RENDER~q ) ) )

	.dataa(gnd),
	.datab(!\S.WAIT_OP~q ),
	.datac(!\S.WAIT_RENDER~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.WAIT_B~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N12
cyclonev_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = ( \WideOr3~0_combout  & ( (!\S.READ_A~q  & \WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\S.READ_A~q ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr16~0 .extended_lut = "off";
defparam \WideOr16~0 .lut_mask = 64'h0000000000F000F0;
defparam \WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N6
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \WideOr16~0_combout  & ( (\S.WAIT_A~q  & (((!\S.READ_OP~q  & !\S.START_RENDER~q )) # (\reset_renderer~q ))) ) ) # ( !\WideOr16~0_combout  & ( (\S.WAIT_A~q  & \reset_renderer~q ) ) )

	.dataa(!\S.READ_OP~q ),
	.datab(!\S.WAIT_A~q ),
	.datac(!\S.START_RENDER~q ),
	.datad(!\reset_renderer~q ),
	.datae(gnd),
	.dataf(!\WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0033003320332033;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N8
dffeas reset_renderer(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_renderer~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_renderer.is_wysiwyg = "true";
defparam reset_renderer.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N33
cyclonev_lcell_comb rr_rst(
// Equation(s):
// \rr_rst~combout  = ( \reset_renderer~q  ) # ( !\reset_renderer~q  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_renderer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_rst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rr_rst.extended_lut = "off";
defparam rr_rst.lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam rr_rst.shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N11
dffeas \rr|S.READ_NUM (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.READ_NUM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.READ_NUM .is_wysiwyg = "true";
defparam \rr|S.READ_NUM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N0
cyclonev_lcell_comb \rr|Add1~13 (
// Equation(s):
// \rr|Add1~13_sumout  = SUM(( !\rr|bg_str_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \rr|Add1~14  = CARRY(( !\rr|bg_str_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~13_sumout ),
	.cout(\rr|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~13 .extended_lut = "off";
defparam \rr|Add1~13 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N21
cyclonev_lcell_comb \rr|Selector63~0 (
// Equation(s):
// \rr|Selector63~0_combout  = (!\rr|Add1~13_sumout  & \rr|S.WRITE_BG~DUPLICATE_q )

	.dataa(!\rr|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector63~0 .extended_lut = "off";
defparam \rr|Selector63~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \rr|Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N28
dffeas \rr|S.REG_UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.REG_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.REG_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.REG_UPDATE .is_wysiwyg = "true";
defparam \rr|S.REG_UPDATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N45
cyclonev_lcell_comb \rr|NS.INCR_REG_COUNT~0 (
// Equation(s):
// \rr|NS.INCR_REG_COUNT~0_combout  = (\rr|S.WRITE_REG~q  & \rr|LessThan2~1_combout )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(gnd),
	.datad(!\rr|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.INCR_REG_COUNT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.INCR_REG_COUNT~0 .extended_lut = "off";
defparam \rr|NS.INCR_REG_COUNT~0 .lut_mask = 64'h0033003300330033;
defparam \rr|NS.INCR_REG_COUNT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N46
dffeas \rr|S.INCR_REG_COUNT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.INCR_REG_COUNT~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INCR_REG_COUNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INCR_REG_COUNT .is_wysiwyg = "true";
defparam \rr|S.INCR_REG_COUNT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N18
cyclonev_lcell_comb \rr|WideOr13~0 (
// Equation(s):
// \rr|WideOr13~0_combout  = ( !\rr|S.INCR_REG_COUNT~q  & ( (!\rr|S.BG_UPDATE~q  & (!\rr|S.READ_NUM~DUPLICATE_q  & !\rr|S.REG_UPDATE~q )) ) )

	.dataa(gnd),
	.datab(!\rr|S.BG_UPDATE~q ),
	.datac(!\rr|S.READ_NUM~DUPLICATE_q ),
	.datad(!\rr|S.REG_UPDATE~q ),
	.datae(gnd),
	.dataf(!\rr|S.INCR_REG_COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr13~0 .extended_lut = "off";
defparam \rr|WideOr13~0 .lut_mask = 64'hC000C00000000000;
defparam \rr|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N47
dffeas \rr|S.INCR_REG_COUNT~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.INCR_REG_COUNT~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INCR_REG_COUNT~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.INCR_REG_COUNT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N0
cyclonev_lcell_comb \rr|Add4~29 (
// Equation(s):
// \rr|Add4~29_sumout  = SUM(( \rr|reg_count [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add4~30  = CARRY(( \rr|reg_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~29_sumout ),
	.cout(\rr|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~29 .extended_lut = "off";
defparam \rr|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N12
cyclonev_lcell_comb \rr|Selector79~0 (
// Equation(s):
// \rr|Selector79~0_combout  = ( \rr|Add4~29_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [0])) # (\rr|S.INCR_REG_COUNT~q ) ) ) # ( !\rr|Add4~29_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [0]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(gnd),
	.datac(!\rr|S.INCR_REG_COUNT~q ),
	.datad(!\rr|reg_count [0]),
	.datae(gnd),
	.dataf(!\rr|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector79~0 .extended_lut = "off";
defparam \rr|Selector79~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \rr|Selector79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N13
dffeas \rr|reg_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[0] .is_wysiwyg = "true";
defparam \rr|reg_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N3
cyclonev_lcell_comb \rr|Add4~25 (
// Equation(s):
// \rr|Add4~25_sumout  = SUM(( \rr|reg_count [1] ) + ( GND ) + ( \rr|Add4~30  ))
// \rr|Add4~26  = CARRY(( \rr|reg_count [1] ) + ( GND ) + ( \rr|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|reg_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~25_sumout ),
	.cout(\rr|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~25 .extended_lut = "off";
defparam \rr|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N57
cyclonev_lcell_comb \rr|Selector78~0 (
// Equation(s):
// \rr|Selector78~0_combout  = ( \rr|Add4~25_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [1])) # (\rr|S.INCR_REG_COUNT~DUPLICATE_q ) ) ) # ( !\rr|Add4~25_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [1]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|reg_count [1]),
	.datae(gnd),
	.dataf(!\rr|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector78~0 .extended_lut = "off";
defparam \rr|Selector78~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \rr|Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N59
dffeas \rr|reg_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[1] .is_wysiwyg = "true";
defparam \rr|reg_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N6
cyclonev_lcell_comb \rr|Add4~21 (
// Equation(s):
// \rr|Add4~21_sumout  = SUM(( \rr|reg_count [2] ) + ( GND ) + ( \rr|Add4~26  ))
// \rr|Add4~22  = CARRY(( \rr|reg_count [2] ) + ( GND ) + ( \rr|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|reg_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~21_sumout ),
	.cout(\rr|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~21 .extended_lut = "off";
defparam \rr|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N54
cyclonev_lcell_comb \rr|Selector77~0 (
// Equation(s):
// \rr|Selector77~0_combout  = (!\rr|WideOr18~combout  & (((\rr|S.INCR_REG_COUNT~DUPLICATE_q  & \rr|Add4~21_sumout )) # (\rr|reg_count [2]))) # (\rr|WideOr18~combout  & (\rr|S.INCR_REG_COUNT~DUPLICATE_q  & (\rr|Add4~21_sumout )))

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datac(!\rr|Add4~21_sumout ),
	.datad(!\rr|reg_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector77~0 .extended_lut = "off";
defparam \rr|Selector77~0 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \rr|Selector77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N56
dffeas \rr|reg_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[2] .is_wysiwyg = "true";
defparam \rr|reg_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N9
cyclonev_lcell_comb \rr|Add4~17 (
// Equation(s):
// \rr|Add4~17_sumout  = SUM(( \rr|reg_count [3] ) + ( GND ) + ( \rr|Add4~22  ))
// \rr|Add4~18  = CARRY(( \rr|reg_count [3] ) + ( GND ) + ( \rr|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|reg_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~17_sumout ),
	.cout(\rr|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~17 .extended_lut = "off";
defparam \rr|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N18
cyclonev_lcell_comb \rr|Selector76~0 (
// Equation(s):
// \rr|Selector76~0_combout  = (!\rr|Add4~17_sumout  & (((!\rr|WideOr18~combout  & \rr|reg_count [3])))) # (\rr|Add4~17_sumout  & (((!\rr|WideOr18~combout  & \rr|reg_count [3])) # (\rr|S.INCR_REG_COUNT~DUPLICATE_q )))

	.dataa(!\rr|Add4~17_sumout ),
	.datab(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datac(!\rr|WideOr18~combout ),
	.datad(!\rr|reg_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector76~0 .extended_lut = "off";
defparam \rr|Selector76~0 .lut_mask = 64'h11F111F111F111F1;
defparam \rr|Selector76~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N19
dffeas \rr|reg_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[3] .is_wysiwyg = "true";
defparam \rr|reg_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N12
cyclonev_lcell_comb \rr|Add4~13 (
// Equation(s):
// \rr|Add4~13_sumout  = SUM(( \rr|reg_count [4] ) + ( GND ) + ( \rr|Add4~18  ))
// \rr|Add4~14  = CARRY(( \rr|reg_count [4] ) + ( GND ) + ( \rr|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~13_sumout ),
	.cout(\rr|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~13 .extended_lut = "off";
defparam \rr|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N27
cyclonev_lcell_comb \rr|Selector75~0 (
// Equation(s):
// \rr|Selector75~0_combout  = ( \rr|Add4~13_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [4])) # (\rr|S.INCR_REG_COUNT~DUPLICATE_q ) ) ) # ( !\rr|Add4~13_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [4]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(gnd),
	.datac(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datad(!\rr|reg_count [4]),
	.datae(gnd),
	.dataf(!\rr|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector75~0 .extended_lut = "off";
defparam \rr|Selector75~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \rr|Selector75~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N28
dffeas \rr|reg_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[4] .is_wysiwyg = "true";
defparam \rr|reg_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N15
cyclonev_lcell_comb \rr|Add4~9 (
// Equation(s):
// \rr|Add4~9_sumout  = SUM(( \rr|reg_count [5] ) + ( GND ) + ( \rr|Add4~14  ))
// \rr|Add4~10  = CARRY(( \rr|reg_count [5] ) + ( GND ) + ( \rr|Add4~14  ))

	.dataa(!\rr|reg_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~9_sumout ),
	.cout(\rr|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~9 .extended_lut = "off";
defparam \rr|Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N15
cyclonev_lcell_comb \rr|Selector74~0 (
// Equation(s):
// \rr|Selector74~0_combout  = (!\rr|WideOr18~combout  & (((\rr|Add4~9_sumout  & \rr|S.INCR_REG_COUNT~DUPLICATE_q )) # (\rr|reg_count [5]))) # (\rr|WideOr18~combout  & (\rr|Add4~9_sumout  & (\rr|S.INCR_REG_COUNT~DUPLICATE_q )))

	.dataa(!\rr|WideOr18~combout ),
	.datab(!\rr|Add4~9_sumout ),
	.datac(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datad(!\rr|reg_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector74~0 .extended_lut = "off";
defparam \rr|Selector74~0 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \rr|Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N16
dffeas \rr|reg_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[5] .is_wysiwyg = "true";
defparam \rr|reg_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y69_N59
dffeas \rr|S.WRITE_BG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_BG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_BG .is_wysiwyg = "true";
defparam \rr|S.WRITE_BG .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N24
cyclonev_lcell_comb \rr|Selector1~0 (
// Equation(s):
// \rr|Selector1~0_combout  = ( \rr|LessThan0~1_combout  & ( (\rr|S.INCR_REG_COUNT~q ) # (\rr|S.WRITE_BG~q ) ) ) # ( !\rr|LessThan0~1_combout  & ( \rr|S.INCR_REG_COUNT~q  ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~q ),
	.datac(gnd),
	.datad(!\rr|S.INCR_REG_COUNT~q ),
	.datae(gnd),
	.dataf(!\rr|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector1~0 .extended_lut = "off";
defparam \rr|Selector1~0 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \rr|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N26
dffeas \rr|S.INIT_REG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INIT_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INIT_REG .is_wysiwyg = "true";
defparam \rr|S.INIT_REG .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y69_N34
dffeas \rr|reg_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[7] .is_wysiwyg = "true";
defparam \rr|reg_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N54
cyclonev_lcell_comb \rr|S.DONE~0 (
// Equation(s):
// \rr|S.DONE~0_combout  = ( \rr|reg_count [7] & ( (\rr|S.DONE~q ) # (\rr|S.INIT_REG~q ) ) ) # ( !\rr|reg_count [7] & ( ((\rr|S.INIT_REG~q  & ((\rr|reg_count [5]) # (\rr|reg_count[6]~DUPLICATE_q )))) # (\rr|S.DONE~q ) ) )

	.dataa(!\rr|reg_count[6]~DUPLICATE_q ),
	.datab(!\rr|reg_count [5]),
	.datac(!\rr|S.INIT_REG~q ),
	.datad(!\rr|S.DONE~q ),
	.datae(gnd),
	.dataf(!\rr|reg_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|S.DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|S.DONE~0 .extended_lut = "off";
defparam \rr|S.DONE~0 .lut_mask = 64'h07FF07FF0FFF0FFF;
defparam \rr|S.DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N56
dffeas \rr|S.DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|S.DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.DONE .is_wysiwyg = "true";
defparam \rr|S.DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y69_N25
dffeas \rr|S.INIT_REG~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.INIT_REG~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.INIT_REG~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.INIT_REG~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N42
cyclonev_lcell_comb \rr|WideOr16 (
// Equation(s):
// \rr|WideOr16~combout  = ( !\rr|S.INIT_REG~DUPLICATE_q  & ( (!\rr|S.WRITE_REG~q  & (\rr|WideOr13~0_combout  & !\rr|S.DONE~q )) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(!\rr|WideOr13~0_combout ),
	.datad(!\rr|S.DONE~q ),
	.datae(gnd),
	.dataf(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr16 .extended_lut = "off";
defparam \rr|WideOr16 .lut_mask = 64'h0C000C0000000000;
defparam \rr|WideOr16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N22
dffeas \rr|bg_str_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N3
cyclonev_lcell_comb \rr|Add1~25 (
// Equation(s):
// \rr|Add1~25_sumout  = SUM(( !\rr|bg_str_count[1]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~14  ))
// \rr|Add1~26  = CARRY(( !\rr|bg_str_count[1]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~25_sumout ),
	.cout(\rr|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~25 .extended_lut = "off";
defparam \rr|Add1~25 .lut_mask = 64'h000000000000FF00;
defparam \rr|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N3
cyclonev_lcell_comb \rr|Selector62~0 (
// Equation(s):
// \rr|Selector62~0_combout  = ( !\rr|Add1~25_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector62~0 .extended_lut = "off";
defparam \rr|Selector62~0 .lut_mask = 64'h00FF00FF00000000;
defparam \rr|Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N4
dffeas \rr|bg_str_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N6
cyclonev_lcell_comb \rr|Add1~21 (
// Equation(s):
// \rr|Add1~21_sumout  = SUM(( \rr|bg_str_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~26  ))
// \rr|Add1~22  = CARRY(( \rr|bg_str_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~26  ))

	.dataa(gnd),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~21_sumout ),
	.cout(\rr|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~21 .extended_lut = "off";
defparam \rr|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \rr|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N57
cyclonev_lcell_comb \rr|Selector61~0 (
// Equation(s):
// \rr|Selector61~0_combout  = ( \rr|Add1~21_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) # ( \rr|Add1~21_sumout  & ( !\rr|S.WRITE_BG~DUPLICATE_q  ) ) # ( !\rr|Add1~21_sumout  & ( !\rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|Add1~21_sumout ),
	.dataf(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector61~0 .extended_lut = "off";
defparam \rr|Selector61~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \rr|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N58
dffeas \rr|bg_str_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N9
cyclonev_lcell_comb \rr|Add1~17 (
// Equation(s):
// \rr|Add1~17_sumout  = SUM(( !\rr|bg_str_count[3]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~22  ))
// \rr|Add1~18  = CARRY(( !\rr|bg_str_count[3]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~22  ))

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~17_sumout ),
	.cout(\rr|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~17 .extended_lut = "off";
defparam \rr|Add1~17 .lut_mask = 64'h000000000000AAAA;
defparam \rr|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N27
cyclonev_lcell_comb \rr|Selector60~0 (
// Equation(s):
// \rr|Selector60~0_combout  = ( !\rr|Add1~17_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector60~0 .extended_lut = "off";
defparam \rr|Selector60~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|Selector60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N28
dffeas \rr|bg_str_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N12
cyclonev_lcell_comb \rr|Add1~9 (
// Equation(s):
// \rr|Add1~9_sumout  = SUM(( \rr|bg_str_count[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~18  ))
// \rr|Add1~10  = CARRY(( \rr|bg_str_count[4]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~9_sumout ),
	.cout(\rr|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~9 .extended_lut = "off";
defparam \rr|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N15
cyclonev_lcell_comb \rr|Selector59~0 (
// Equation(s):
// \rr|Selector59~0_combout  = ( \rr|Add1~9_sumout  ) # ( !\rr|Add1~9_sumout  & ( !\rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector59~0 .extended_lut = "off";
defparam \rr|Selector59~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \rr|Selector59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N16
dffeas \rr|bg_str_count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N15
cyclonev_lcell_comb \rr|Add1~41 (
// Equation(s):
// \rr|Add1~41_sumout  = SUM(( !\rr|bg_str_count [5] ) + ( VCC ) + ( \rr|Add1~10  ))
// \rr|Add1~42  = CARRY(( !\rr|bg_str_count [5] ) + ( VCC ) + ( \rr|Add1~10  ))

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~41_sumout ),
	.cout(\rr|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~41 .extended_lut = "off";
defparam \rr|Add1~41 .lut_mask = 64'h000000000000AAAA;
defparam \rr|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N27
cyclonev_lcell_comb \rr|Selector58~0 (
// Equation(s):
// \rr|Selector58~0_combout  = ( !\rr|Add1~41_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector58~0 .extended_lut = "off";
defparam \rr|Selector58~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N50
dffeas \rr|bg_str_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|Selector58~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[5] .is_wysiwyg = "true";
defparam \rr|bg_str_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N18
cyclonev_lcell_comb \rr|Add1~33 (
// Equation(s):
// \rr|Add1~33_sumout  = SUM(( \rr|bg_str_count [6] ) + ( VCC ) + ( \rr|Add1~42  ))
// \rr|Add1~34  = CARRY(( \rr|bg_str_count [6] ) + ( VCC ) + ( \rr|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~33_sumout ),
	.cout(\rr|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~33 .extended_lut = "off";
defparam \rr|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N48
cyclonev_lcell_comb \rr|Selector57~0 (
// Equation(s):
// \rr|Selector57~0_combout  = ( \rr|WideOr16~combout  & ( (\rr|S.WRITE_BG~DUPLICATE_q  & \rr|Add1~33_sumout ) ) ) # ( !\rr|WideOr16~combout  & ( ((\rr|S.WRITE_BG~DUPLICATE_q  & \rr|Add1~33_sumout )) # (\rr|bg_str_count [6]) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|Add1~33_sumout ),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|WideOr16~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector57~0 .extended_lut = "off";
defparam \rr|Selector57~0 .lut_mask = 64'h03FF03FF03030303;
defparam \rr|Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N49
dffeas \rr|bg_str_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[6] .is_wysiwyg = "true";
defparam \rr|bg_str_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N21
cyclonev_lcell_comb \rr|Add1~49 (
// Equation(s):
// \rr|Add1~49_sumout  = SUM(( !\rr|bg_str_count[7]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~34  ))
// \rr|Add1~50  = CARRY(( !\rr|bg_str_count[7]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~49_sumout ),
	.cout(\rr|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~49 .extended_lut = "off";
defparam \rr|Add1~49 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N51
cyclonev_lcell_comb \rr|Selector56~0 (
// Equation(s):
// \rr|Selector56~0_combout  = ( !\rr|Add1~49_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector56~0 .extended_lut = "off";
defparam \rr|Selector56~0 .lut_mask = 64'h00FF00FF00000000;
defparam \rr|Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N52
dffeas \rr|bg_str_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N24
cyclonev_lcell_comb \rr|Add1~5 (
// Equation(s):
// \rr|Add1~5_sumout  = SUM(( \rr|bg_str_count [8] ) + ( VCC ) + ( \rr|Add1~50  ))
// \rr|Add1~6  = CARRY(( \rr|bg_str_count [8] ) + ( VCC ) + ( \rr|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~5_sumout ),
	.cout(\rr|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~5 .extended_lut = "off";
defparam \rr|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N18
cyclonev_lcell_comb \rr|Selector55~0 (
// Equation(s):
// \rr|Selector55~0_combout  = ( \rr|Add1~5_sumout  & ( ((!\rr|WideOr16~combout  & \rr|bg_str_count [8])) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) # ( !\rr|Add1~5_sumout  & ( (!\rr|WideOr16~combout  & \rr|bg_str_count [8]) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr16~combout ),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector55~0 .extended_lut = "off";
defparam \rr|Selector55~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \rr|Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N19
dffeas \rr|bg_str_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[8] .is_wysiwyg = "true";
defparam \rr|bg_str_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N27
cyclonev_lcell_comb \rr|Add1~37 (
// Equation(s):
// \rr|Add1~37_sumout  = SUM(( !\rr|bg_str_count[9]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~6  ))
// \rr|Add1~38  = CARRY(( !\rr|bg_str_count[9]~DUPLICATE_q  ) + ( VCC ) + ( \rr|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~37_sumout ),
	.cout(\rr|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~37 .extended_lut = "off";
defparam \rr|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N30
cyclonev_lcell_comb \rr|Selector54~0 (
// Equation(s):
// \rr|Selector54~0_combout  = ( !\rr|Add1~37_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector54~0 .extended_lut = "off";
defparam \rr|Selector54~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N31
dffeas \rr|bg_str_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|bg_str_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N30
cyclonev_lcell_comb \rr|Add1~1 (
// Equation(s):
// \rr|Add1~1_sumout  = SUM(( \rr|bg_str_count [10] ) + ( VCC ) + ( \rr|Add1~38  ))
// \rr|Add1~2  = CARRY(( \rr|bg_str_count [10] ) + ( VCC ) + ( \rr|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~1_sumout ),
	.cout(\rr|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~1 .extended_lut = "off";
defparam \rr|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N36
cyclonev_lcell_comb \rr|Selector53~0 (
// Equation(s):
// \rr|Selector53~0_combout  = ( \rr|Add1~1_sumout  & ( ((!\rr|WideOr16~combout  & \rr|bg_str_count [10])) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) # ( !\rr|Add1~1_sumout  & ( (!\rr|WideOr16~combout  & \rr|bg_str_count [10]) ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr16~combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(gnd),
	.dataf(!\rr|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector53~0 .extended_lut = "off";
defparam \rr|Selector53~0 .lut_mask = 64'h00F000F055F555F5;
defparam \rr|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N37
dffeas \rr|bg_str_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[10] .is_wysiwyg = "true";
defparam \rr|bg_str_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N33
cyclonev_lcell_comb \rr|Add1~45 (
// Equation(s):
// \rr|Add1~45_sumout  = SUM(( \rr|bg_str_count [11] ) + ( VCC ) + ( \rr|Add1~2  ))
// \rr|Add1~46  = CARRY(( \rr|bg_str_count [11] ) + ( VCC ) + ( \rr|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~45_sumout ),
	.cout(\rr|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~45 .extended_lut = "off";
defparam \rr|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N18
cyclonev_lcell_comb \rr|Selector52~0 (
// Equation(s):
// \rr|Selector52~0_combout  = ( \rr|bg_str_count [11] & ( \rr|Add1~45_sumout  & ( (!\rr|WideOr16~combout ) # (\rr|S.WRITE_BG~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|Add1~45_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) ) ) # ( \rr|bg_str_count 
// [11] & ( !\rr|Add1~45_sumout  & ( !\rr|WideOr16~combout  ) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|WideOr16~combout ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector52~0 .extended_lut = "off";
defparam \rr|Selector52~0 .lut_mask = 64'h0000F0F03333F3F3;
defparam \rr|Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N19
dffeas \rr|bg_str_count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[11] .is_wysiwyg = "true";
defparam \rr|bg_str_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N36
cyclonev_lcell_comb \rr|Add1~29 (
// Equation(s):
// \rr|Add1~29_sumout  = SUM(( !\rr|bg_str_count [12] ) + ( VCC ) + ( \rr|Add1~46  ))

	.dataa(gnd),
	.datab(!\rr|bg_str_count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add1~29 .extended_lut = "off";
defparam \rr|Add1~29 .lut_mask = 64'h000000000000CCCC;
defparam \rr|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N36
cyclonev_lcell_comb \rr|Selector51~0 (
// Equation(s):
// \rr|Selector51~0_combout  = ( !\rr|Add1~29_sumout  & ( \rr|S.WRITE_BG~DUPLICATE_q  ) )

	.dataa(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector51~0 .extended_lut = "off";
defparam \rr|Selector51~0 .lut_mask = 64'h5555555500000000;
defparam \rr|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N37
dffeas \rr|bg_str_count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[12] .is_wysiwyg = "true";
defparam \rr|bg_str_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N0
cyclonev_lcell_comb \rr|LessThan0~0 (
// Equation(s):
// \rr|LessThan0~0_combout  = ( \rr|bg_str_count [12] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [11]))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count [12]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan0~0 .extended_lut = "off";
defparam \rr|LessThan0~0 .lut_mask = 64'h0000000000000400;
defparam \rr|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N5
dffeas \rr|bg_str_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[1] .is_wysiwyg = "true";
defparam \rr|bg_str_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N30
cyclonev_lcell_comb \rr|WideOr5~0 (
// Equation(s):
// \rr|WideOr5~0_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [1])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~0 .extended_lut = "off";
defparam \rr|WideOr5~0 .lut_mask = 64'h0000000000300030;
defparam \rr|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N30
cyclonev_lcell_comb \rr|LessThan0~1 (
// Equation(s):
// \rr|LessThan0~1_combout  = ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [8] & (!\rr|bg_str_count [10] & \rr|LessThan0~0_combout ))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan0~1 .extended_lut = "off";
defparam \rr|LessThan0~1 .lut_mask = 64'h0000000000800080;
defparam \rr|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N12
cyclonev_lcell_comb \rr|NS.BG_UPDATE~0 (
// Equation(s):
// \rr|NS.BG_UPDATE~0_combout  = ( \rr|S.WRITE_BG~DUPLICATE_q  & ( !\rr|LessThan0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.dataf(!\rr|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.BG_UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.BG_UPDATE~0 .extended_lut = "off";
defparam \rr|NS.BG_UPDATE~0 .lut_mask = 64'h0000FFFF00000000;
defparam \rr|NS.BG_UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N14
dffeas \rr|S.BG_UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.BG_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.BG_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.BG_UPDATE .is_wysiwyg = "true";
defparam \rr|S.BG_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N42
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \WideOr16~0_combout  & ( ((\rr_start~q  & ((\S.READ_OP~q ) # (\S.RENDER_DONE~q )))) # (\S.START_RENDER~q ) ) ) # ( !\WideOr16~0_combout  & ( (\rr_start~q ) # (\S.START_RENDER~q ) ) )

	.dataa(!\S.RENDER_DONE~q ),
	.datab(!\S.START_RENDER~q ),
	.datac(!\S.READ_OP~q ),
	.datad(!\rr_start~q ),
	.datae(gnd),
	.dataf(!\WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h33FF33FF337F337F;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N43
dffeas rr_start(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam rr_start.is_wysiwyg = "true";
defparam rr_start.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N39
cyclonev_lcell_comb \rr|S.START~0 (
// Equation(s):
// \rr|S.START~0_combout  = ( \rr_start~q  ) # ( !\rr_start~q  & ( \rr|S.START~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.START~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|S.START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|S.START~0 .extended_lut = "off";
defparam \rr|S.START~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \rr|S.START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N16
dffeas \rr|S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|S.START~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.START .is_wysiwyg = "true";
defparam \rr|S.START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N57
cyclonev_lcell_comb \rr|Selector0~0 (
// Equation(s):
// \rr|Selector0~0_combout  = ( \rr|S.START~q  & ( \rr|S.BG_UPDATE~q  ) ) # ( !\rr|S.START~q  & ( (\rr_start~q ) # (\rr|S.BG_UPDATE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.BG_UPDATE~q ),
	.datad(!\rr_start~q ),
	.datae(gnd),
	.dataf(!\rr|S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector0~0 .extended_lut = "off";
defparam \rr|Selector0~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \rr|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N58
dffeas \rr|S.WRITE_BG~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_BG~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_BG~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.WRITE_BG~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N51
cyclonev_lcell_comb \rr|WideOr18~0 (
// Equation(s):
// \rr|WideOr18~0_combout  = ( !\rr|S.BG_UPDATE~q  & ( (!\rr|S.REG_UPDATE~DUPLICATE_q  & (!\rr|S.READ_NUM~q  & !\rr|S.WRITE_BG~DUPLICATE_q )) ) )

	.dataa(!\rr|S.REG_UPDATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|S.READ_NUM~q ),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|S.BG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr18~0 .extended_lut = "off";
defparam \rr|WideOr18~0 .lut_mask = 64'hA000A00000000000;
defparam \rr|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N30
cyclonev_lcell_comb \rr|WideOr18 (
// Equation(s):
// \rr|WideOr18~combout  = ( !\rr|S.INIT_REG~DUPLICATE_q  & ( (!\rr|S.WRITE_REG~q  & (\rr|WideOr18~0_combout  & !\rr|S.DONE~q )) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(!\rr|WideOr18~0_combout ),
	.datad(!\rr|S.DONE~q ),
	.datae(gnd),
	.dataf(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr18 .extended_lut = "off";
defparam \rr|WideOr18 .lut_mask = 64'h0C000C0000000000;
defparam \rr|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N53
dffeas \rr|reg_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[6] .is_wysiwyg = "true";
defparam \rr|reg_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N18
cyclonev_lcell_comb \rr|Add4~5 (
// Equation(s):
// \rr|Add4~5_sumout  = SUM(( \rr|reg_count[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add4~10  ))
// \rr|Add4~6  = CARRY(( \rr|reg_count[6]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~5_sumout ),
	.cout(\rr|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~5 .extended_lut = "off";
defparam \rr|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N51
cyclonev_lcell_comb \rr|Selector73~0 (
// Equation(s):
// \rr|Selector73~0_combout  = ( \rr|Add4~5_sumout  & ( ((!\rr|WideOr18~combout  & \rr|reg_count [6])) # (\rr|S.INCR_REG_COUNT~DUPLICATE_q ) ) ) # ( !\rr|Add4~5_sumout  & ( (!\rr|WideOr18~combout  & \rr|reg_count [6]) ) )

	.dataa(!\rr|WideOr18~combout ),
	.datab(gnd),
	.datac(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datad(!\rr|reg_count [6]),
	.datae(gnd),
	.dataf(!\rr|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector73~0 .extended_lut = "off";
defparam \rr|Selector73~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \rr|Selector73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N52
dffeas \rr|reg_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|reg_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N21
cyclonev_lcell_comb \rr|Add4~1 (
// Equation(s):
// \rr|Add4~1_sumout  = SUM(( \rr|reg_count[7]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add4~6  ))

	.dataa(!\rr|reg_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add4~1 .extended_lut = "off";
defparam \rr|Add4~1 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N33
cyclonev_lcell_comb \rr|Selector72~0 (
// Equation(s):
// \rr|Selector72~0_combout  = ( \rr|WideOr18~combout  & ( (\rr|Add4~1_sumout  & \rr|S.INCR_REG_COUNT~DUPLICATE_q ) ) ) # ( !\rr|WideOr18~combout  & ( ((\rr|Add4~1_sumout  & \rr|S.INCR_REG_COUNT~DUPLICATE_q )) # (\rr|reg_count [7]) ) )

	.dataa(!\rr|Add4~1_sumout ),
	.datab(gnd),
	.datac(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datad(!\rr|reg_count [7]),
	.datae(gnd),
	.dataf(!\rr|WideOr18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector72~0 .extended_lut = "off";
defparam \rr|Selector72~0 .lut_mask = 64'h05FF05FF05050505;
defparam \rr|Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N35
dffeas \rr|reg_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|reg_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N9
cyclonev_lcell_comb \rr|Selector2~0 (
// Equation(s):
// \rr|Selector2~0_combout  = ( \rr|S.REG_UPDATE~q  ) # ( !\rr|S.REG_UPDATE~q  & ( (!\rr|reg_count[7]~DUPLICATE_q  & (!\rr|reg_count [5] & (\rr|S.INIT_REG~DUPLICATE_q  & !\rr|reg_count [6]))) ) )

	.dataa(!\rr|reg_count[7]~DUPLICATE_q ),
	.datab(!\rr|reg_count [5]),
	.datac(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datad(!\rr|reg_count [6]),
	.datae(gnd),
	.dataf(!\rr|S.REG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector2~0 .extended_lut = "off";
defparam \rr|Selector2~0 .lut_mask = 64'h08000800FFFFFFFF;
defparam \rr|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N10
dffeas \rr|S.READ_NUM~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.READ_NUM~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.READ_NUM~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.READ_NUM~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y69_N32
dffeas \rr|S.WRITE_REG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|S.READ_NUM~DUPLICATE_q ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.WRITE_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.WRITE_REG .is_wysiwyg = "true";
defparam \rr|S.WRITE_REG .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N0
cyclonev_lcell_comb \rr|WideOr17 (
// Equation(s):
// \rr|WideOr17~combout  = ( !\rr|S.INCR_REG_COUNT~DUPLICATE_q  & ( !\rr|S.BG_UPDATE~q  & ( (!\rr|S.REG_UPDATE~DUPLICATE_q  & (!\rr|S.READ_NUM~q  & (!\rr|S.DONE~q  & !\rr|S.WRITE_BG~q ))) ) ) )

	.dataa(!\rr|S.REG_UPDATE~DUPLICATE_q ),
	.datab(!\rr|S.READ_NUM~q ),
	.datac(!\rr|S.DONE~q ),
	.datad(!\rr|S.WRITE_BG~q ),
	.datae(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.dataf(!\rr|S.BG_UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr17 .extended_lut = "off";
defparam \rr|WideOr17 .lut_mask = 64'h8000000000000000;
defparam \rr|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N30
cyclonev_lcell_comb \rr|Add3~13 (
// Equation(s):
// \rr|Add3~13_sumout  = SUM(( !\rr|num_count [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add3~14  = CARRY(( !\rr|num_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\rr|num_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~13_sumout ),
	.cout(\rr|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~13 .extended_lut = "off";
defparam \rr|Add3~13 .lut_mask = 64'h000000000000CCCC;
defparam \rr|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N15
cyclonev_lcell_comb \rr|Selector71~0 (
// Equation(s):
// \rr|Selector71~0_combout  = ( \rr|S.WRITE_REG~q  & ( !\rr|Add3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector71~0 .extended_lut = "off";
defparam \rr|Selector71~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \rr|Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N17
dffeas \rr|num_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[0] .is_wysiwyg = "true";
defparam \rr|num_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N33
cyclonev_lcell_comb \rr|Add3~9 (
// Equation(s):
// \rr|Add3~9_sumout  = SUM(( !\rr|num_count [1] ) + ( VCC ) + ( \rr|Add3~14  ))
// \rr|Add3~10  = CARRY(( !\rr|num_count [1] ) + ( VCC ) + ( \rr|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~9_sumout ),
	.cout(\rr|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~9 .extended_lut = "off";
defparam \rr|Add3~9 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N6
cyclonev_lcell_comb \rr|Selector70~0 (
// Equation(s):
// \rr|Selector70~0_combout  = ( !\rr|Add3~9_sumout  & ( \rr|S.WRITE_REG~q  ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector70~0 .extended_lut = "off";
defparam \rr|Selector70~0 .lut_mask = 64'h5555555500000000;
defparam \rr|Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N8
dffeas \rr|num_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[1] .is_wysiwyg = "true";
defparam \rr|num_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N36
cyclonev_lcell_comb \rr|Add3~5 (
// Equation(s):
// \rr|Add3~5_sumout  = SUM(( !\rr|num_count [2] ) + ( VCC ) + ( \rr|Add3~10  ))
// \rr|Add3~6  = CARRY(( !\rr|num_count [2] ) + ( VCC ) + ( \rr|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~5_sumout ),
	.cout(\rr|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~5 .extended_lut = "off";
defparam \rr|Add3~5 .lut_mask = 64'h000000000000F0F0;
defparam \rr|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N9
cyclonev_lcell_comb \rr|Selector69~0 (
// Equation(s):
// \rr|Selector69~0_combout  = (\rr|S.WRITE_REG~q  & !\rr|Add3~5_sumout )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector69~0 .extended_lut = "off";
defparam \rr|Selector69~0 .lut_mask = 64'h5500550055005500;
defparam \rr|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N10
dffeas \rr|num_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[2] .is_wysiwyg = "true";
defparam \rr|num_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N39
cyclonev_lcell_comb \rr|Add3~1 (
// Equation(s):
// \rr|Add3~1_sumout  = SUM(( \rr|num_count [3] ) + ( VCC ) + ( \rr|Add3~6  ))
// \rr|Add3~2  = CARRY(( \rr|num_count [3] ) + ( VCC ) + ( \rr|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|num_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~1_sumout ),
	.cout(\rr|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~1 .extended_lut = "off";
defparam \rr|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \rr|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N27
cyclonev_lcell_comb \rr|Selector68~0 (
// Equation(s):
// \rr|Selector68~0_combout  = ( \rr|num_count [3] & ( \rr|Add3~1_sumout  & ( (!\rr|WideOr17~combout ) # (\rr|S.WRITE_REG~q ) ) ) ) # ( !\rr|num_count [3] & ( \rr|Add3~1_sumout  & ( \rr|S.WRITE_REG~q  ) ) ) # ( \rr|num_count [3] & ( !\rr|Add3~1_sumout  & ( 
// !\rr|WideOr17~combout  ) ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(gnd),
	.datac(!\rr|WideOr17~combout ),
	.datad(gnd),
	.datae(!\rr|num_count [3]),
	.dataf(!\rr|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector68~0 .extended_lut = "off";
defparam \rr|Selector68~0 .lut_mask = 64'h0000F0F05555F5F5;
defparam \rr|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N29
dffeas \rr|num_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[3] .is_wysiwyg = "true";
defparam \rr|num_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N42
cyclonev_lcell_comb \rr|Add3~29 (
// Equation(s):
// \rr|Add3~29_sumout  = SUM(( \rr|num_count [4] ) + ( VCC ) + ( \rr|Add3~2  ))
// \rr|Add3~30  = CARRY(( \rr|num_count [4] ) + ( VCC ) + ( \rr|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~29_sumout ),
	.cout(\rr|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~29 .extended_lut = "off";
defparam \rr|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N0
cyclonev_lcell_comb \rr|Selector67~0 (
// Equation(s):
// \rr|Selector67~0_combout  = ( \rr|num_count [4] & ( \rr|Add3~29_sumout  & ( (!\rr|WideOr17~combout ) # (\rr|S.WRITE_REG~q ) ) ) ) # ( !\rr|num_count [4] & ( \rr|Add3~29_sumout  & ( \rr|S.WRITE_REG~q  ) ) ) # ( \rr|num_count [4] & ( !\rr|Add3~29_sumout  & 
// ( !\rr|WideOr17~combout  ) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr17~combout ),
	.datac(!\rr|S.WRITE_REG~q ),
	.datad(gnd),
	.datae(!\rr|num_count [4]),
	.dataf(!\rr|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector67~0 .extended_lut = "off";
defparam \rr|Selector67~0 .lut_mask = 64'h0000CCCC0F0FCFCF;
defparam \rr|Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N2
dffeas \rr|num_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[4] .is_wysiwyg = "true";
defparam \rr|num_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N45
cyclonev_lcell_comb \rr|Add3~25 (
// Equation(s):
// \rr|Add3~25_sumout  = SUM(( \rr|num_count [5] ) + ( VCC ) + ( \rr|Add3~30  ))
// \rr|Add3~26  = CARRY(( \rr|num_count [5] ) + ( VCC ) + ( \rr|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~25_sumout ),
	.cout(\rr|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~25 .extended_lut = "off";
defparam \rr|Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N54
cyclonev_lcell_comb \rr|Selector66~0 (
// Equation(s):
// \rr|Selector66~0_combout  = ( \rr|num_count [5] & ( (!\rr|WideOr17~combout ) # ((\rr|S.WRITE_REG~q  & \rr|Add3~25_sumout )) ) ) # ( !\rr|num_count [5] & ( (\rr|S.WRITE_REG~q  & \rr|Add3~25_sumout ) ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(!\rr|WideOr17~combout ),
	.datac(gnd),
	.datad(!\rr|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\rr|num_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector66~0 .extended_lut = "off";
defparam \rr|Selector66~0 .lut_mask = 64'h00550055CCDDCCDD;
defparam \rr|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N4
dffeas \rr|num_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr|Selector66~0_combout ),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[5] .is_wysiwyg = "true";
defparam \rr|num_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N48
cyclonev_lcell_comb \rr|Add3~21 (
// Equation(s):
// \rr|Add3~21_sumout  = SUM(( \rr|num_count [6] ) + ( VCC ) + ( \rr|Add3~26  ))
// \rr|Add3~22  = CARRY(( \rr|num_count [6] ) + ( VCC ) + ( \rr|Add3~26  ))

	.dataa(gnd),
	.datab(!\rr|num_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~21_sumout ),
	.cout(\rr|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~21 .extended_lut = "off";
defparam \rr|Add3~21 .lut_mask = 64'h0000000000003333;
defparam \rr|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N57
cyclonev_lcell_comb \rr|Selector65~0 (
// Equation(s):
// \rr|Selector65~0_combout  = ( \rr|Add3~21_sumout  & ( ((!\rr|WideOr17~combout  & \rr|num_count [6])) # (\rr|S.WRITE_REG~q ) ) ) # ( !\rr|Add3~21_sumout  & ( (!\rr|WideOr17~combout  & \rr|num_count [6]) ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(!\rr|WideOr17~combout ),
	.datac(gnd),
	.datad(!\rr|num_count [6]),
	.datae(gnd),
	.dataf(!\rr|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector65~0 .extended_lut = "off";
defparam \rr|Selector65~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \rr|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N59
dffeas \rr|num_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[6] .is_wysiwyg = "true";
defparam \rr|num_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N51
cyclonev_lcell_comb \rr|Add3~17 (
// Equation(s):
// \rr|Add3~17_sumout  = SUM(( \rr|num_count [7] ) + ( VCC ) + ( \rr|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add3~17 .extended_lut = "off";
defparam \rr|Add3~17 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N39
cyclonev_lcell_comb \rr|Selector64~0 (
// Equation(s):
// \rr|Selector64~0_combout  = ( \rr|WideOr17~combout  & ( (\rr|S.WRITE_REG~q  & \rr|Add3~17_sumout ) ) ) # ( !\rr|WideOr17~combout  & ( ((\rr|S.WRITE_REG~q  & \rr|Add3~17_sumout )) # (\rr|num_count [7]) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(!\rr|Add3~17_sumout ),
	.datad(!\rr|num_count [7]),
	.datae(gnd),
	.dataf(!\rr|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector64~0 .extended_lut = "off";
defparam \rr|Selector64~0 .lut_mask = 64'h03FF03FF03030303;
defparam \rr|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N40
dffeas \rr|num_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|num_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|num_count[7] .is_wysiwyg = "true";
defparam \rr|num_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N18
cyclonev_lcell_comb \rr|LessThan2~0 (
// Equation(s):
// \rr|LessThan2~0_combout  = ( !\rr|num_count [7] & ( !\rr|num_count [5] & ( (!\rr|num_count [6] & !\rr|num_count [4]) ) ) )

	.dataa(gnd),
	.datab(!\rr|num_count [6]),
	.datac(!\rr|num_count [4]),
	.datad(gnd),
	.datae(!\rr|num_count [7]),
	.dataf(!\rr|num_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan2~0 .extended_lut = "off";
defparam \rr|LessThan2~0 .lut_mask = 64'hC0C0000000000000;
defparam \rr|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N12
cyclonev_lcell_comb \rr|LessThan2~1 (
// Equation(s):
// \rr|LessThan2~1_combout  = ( \rr|num_count [0] & ( (\rr|LessThan2~0_combout  & (\rr|num_count [1] & (!\rr|num_count [3] & \rr|num_count [2]))) ) )

	.dataa(!\rr|LessThan2~0_combout ),
	.datab(!\rr|num_count [1]),
	.datac(!\rr|num_count [3]),
	.datad(!\rr|num_count [2]),
	.datae(gnd),
	.dataf(!\rr|num_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|LessThan2~1 .extended_lut = "off";
defparam \rr|LessThan2~1 .lut_mask = 64'h0000000000100010;
defparam \rr|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N27
cyclonev_lcell_comb \rr|NS.REG_UPDATE~0 (
// Equation(s):
// \rr|NS.REG_UPDATE~0_combout  = ( \rr|S.WRITE_REG~q  & ( !\rr|LessThan2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|NS.REG_UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|NS.REG_UPDATE~0 .extended_lut = "off";
defparam \rr|NS.REG_UPDATE~0 .lut_mask = 64'h00000000FF00FF00;
defparam \rr|NS.REG_UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N29
dffeas \rr|S.REG_UPDATE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|NS.REG_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|S.REG_UPDATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|S.REG_UPDATE~DUPLICATE .is_wysiwyg = "true";
defparam \rr|S.REG_UPDATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N48
cyclonev_lcell_comb \rr|WideOr14~0 (
// Equation(s):
// \rr|WideOr14~0_combout  = ( !\rr|S.INIT_REG~DUPLICATE_q  & ( (!\rr|S.REG_UPDATE~DUPLICATE_q  & (!\rr|S.BG_UPDATE~q  & (!\rr|S.READ_NUM~DUPLICATE_q  & !\rr|S.INCR_REG_COUNT~DUPLICATE_q ))) ) )

	.dataa(!\rr|S.REG_UPDATE~DUPLICATE_q ),
	.datab(!\rr|S.BG_UPDATE~q ),
	.datac(!\rr|S.READ_NUM~DUPLICATE_q ),
	.datad(!\rr|S.INCR_REG_COUNT~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr14~0 .extended_lut = "off";
defparam \rr|WideOr14~0 .lut_mask = 64'h8000800000000000;
defparam \rr|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N36
cyclonev_lcell_comb \rr|Selector50~0 (
// Equation(s):
// \rr|Selector50~0_combout  = ( \rr|S.WRITE_BG~q  & ( (\rr|done~q ) # (\rr|S.DONE~q ) ) ) # ( !\rr|S.WRITE_BG~q  & ( ((\rr|done~q  & ((!\rr|WideOr14~0_combout ) # (\rr|S.WRITE_REG~q )))) # (\rr|S.DONE~q ) ) )

	.dataa(!\rr|WideOr14~0_combout ),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(!\rr|S.DONE~q ),
	.datad(!\rr|done~q ),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_BG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector50~0 .extended_lut = "off";
defparam \rr|Selector50~0 .lut_mask = 64'h0FBF0FBF0FFF0FFF;
defparam \rr|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N37
dffeas \rr|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|done .is_wysiwyg = "true";
defparam \rr|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N3
cyclonev_lcell_comb \NS.RENDER_DONE~0 (
// Equation(s):
// \NS.RENDER_DONE~0_combout  = ( \S.WAIT_RENDER~DUPLICATE_q  & ( \rr|done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.WAIT_RENDER~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS.RENDER_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS.RENDER_DONE~0 .extended_lut = "off";
defparam \NS.RENDER_DONE~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \NS.RENDER_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N5
dffeas \S.RENDER_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\NS.RENDER_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.RENDER_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.RENDER_DONE .is_wysiwyg = "true";
defparam \S.RENDER_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N45
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \KEY[0]~input_o  & ( (!\S.RENDER_DONE~q  & \S.WAIT_A~q ) ) ) # ( !\KEY[0]~input_o  & ( !\S.RENDER_DONE~q  ) )

	.dataa(!\S.RENDER_DONE~q ),
	.datab(gnd),
	.datac(!\S.WAIT_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hAAAAAAAA0A0A0A0A;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N17
dffeas \S.WAIT_A (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector0~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_A .is_wysiwyg = "true";
defparam \S.WAIT_A .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N36
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \S.WAIT_A~q  & ( (!\KEY[0]~input_o  & \S.READ_A~q ) ) ) # ( !\S.WAIT_A~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\S.READ_A~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'hAAAAAAAA00AA00AA;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N38
dffeas \S.READ_A (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.READ_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.READ_A .is_wysiwyg = "true";
defparam \S.READ_A .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N39
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \S.READ_A~q  & ( \KEY[0]~input_o  ) ) # ( !\S.READ_A~q  & ( (\KEY[0]~input_o  & \S.WAIT_B~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\S.WAIT_B~q ),
	.datae(gnd),
	.dataf(!\S.READ_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0055005555555555;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N41
dffeas \S.WAIT_B (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_B .is_wysiwyg = "true";
defparam \S.WAIT_B .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N51
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\KEY[0]~input_o  & ((\S.READ_B~q ) # (\S.WAIT_B~q )))

	.dataa(!\S.WAIT_B~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\S.READ_B~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h50F050F050F050F0;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y62_N53
dffeas \S.READ_B (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.READ_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.READ_B .is_wysiwyg = "true";
defparam \S.READ_B .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N30
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \KEY[0]~input_o  & ( (\S.WAIT_OP~q ) # (\S.READ_B~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\S.READ_B~q ),
	.datad(!\S.WAIT_OP~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N32
dffeas \S.WAIT_OP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_OP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_OP .is_wysiwyg = "true";
defparam \S.WAIT_OP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N27
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( !\KEY[0]~input_o  & ( (\S.READ_OP~q ) # (\S.WAIT_OP~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\S.WAIT_OP~q ),
	.datad(!\S.READ_OP~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N29
dffeas \S.READ_OP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.READ_OP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.READ_OP .is_wysiwyg = "true";
defparam \S.READ_OP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N33
cyclonev_lcell_comb \NS.WRITE_DATA~0 (
// Equation(s):
// \NS.WRITE_DATA~0_combout  = ( \KEY[0]~input_o  & ( \S.READ_OP~q  ) )

	.dataa(!\S.READ_OP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NS.WRITE_DATA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NS.WRITE_DATA~0 .extended_lut = "off";
defparam \NS.WRITE_DATA~0 .lut_mask = 64'h0000000055555555;
defparam \NS.WRITE_DATA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N35
dffeas \S.WRITE_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\NS.WRITE_DATA~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WRITE_DATA .is_wysiwyg = "true";
defparam \S.WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y61_N47
dffeas \S.START_RENDER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\S.WRITE_DATA~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.START_RENDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.START_RENDER .is_wysiwyg = "true";
defparam \S.START_RENDER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N18
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \rr|done~q  & ( \S.START_RENDER~q  ) ) # ( !\rr|done~q  & ( (\S.WAIT_RENDER~q ) # (\S.START_RENDER~q ) ) )

	.dataa(gnd),
	.datab(!\S.START_RENDER~q ),
	.datac(gnd),
	.datad(!\S.WAIT_RENDER~q ),
	.datae(gnd),
	.dataf(!\rr|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h33FF33FF33333333;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N19
dffeas \S.WAIT_RENDER~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S.WAIT_RENDER~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S.WAIT_RENDER~DUPLICATE .is_wysiwyg = "true";
defparam \S.WAIT_RENDER~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N0
cyclonev_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = ( \S.WAIT_OP~q  ) # ( !\S.WAIT_OP~q  & ( ((!\S.WAIT_A~q ) # ((\S.WRITE_DATA~q ) # (\S.WAIT_B~q ))) # (\S.WAIT_RENDER~DUPLICATE_q ) ) )

	.dataa(!\S.WAIT_RENDER~DUPLICATE_q ),
	.datab(!\S.WAIT_A~q ),
	.datac(!\S.WAIT_B~q ),
	.datad(!\S.WRITE_DATA~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_OP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr3.extended_lut = "off";
defparam WideOr3.lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam WideOr3.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N48
cyclonev_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = ( \S.WRITE_DATA~q  ) # ( !\S.WRITE_DATA~q  & ( ((\S.START_RENDER~q ) # (\S.READ_B~q )) # (\S.WAIT_B~q ) ) )

	.dataa(!\S.WAIT_B~q ),
	.datab(gnd),
	.datac(!\S.READ_B~q ),
	.datad(!\S.START_RENDER~q ),
	.datae(gnd),
	.dataf(!\S.WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr2.extended_lut = "off";
defparam WideOr2.lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam WideOr2.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N21
cyclonev_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = ( \S.WAIT_OP~q  ) # ( !\S.WAIT_OP~q  & ( ((\S.READ_OP~q ) # (\S.WRITE_DATA~q )) # (\S.START_RENDER~q ) ) )

	.dataa(gnd),
	.datab(!\S.START_RENDER~q ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\S.READ_OP~q ),
	.datae(gnd),
	.dataf(!\S.WAIT_OP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr1.extended_lut = "off";
defparam WideOr1.lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam WideOr1.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N54
cyclonev_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = ( \S.WAIT_RENDER~DUPLICATE_q  ) # ( !\S.WAIT_RENDER~DUPLICATE_q  & ( \S.RENDER_DONE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\S.RENDER_DONE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.WAIT_RENDER~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr0.extended_lut = "off";
defparam WideOr0.lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam WideOr0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N51
cyclonev_lcell_comb \controller|controller|clock|clk_25~0 (
// Equation(s):
// \controller|controller|clock|clk_25~0_combout  = ( !\controller|controller|clock|clk_25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|clock|clk_25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|clock|clk_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|clock|clk_25~0 .extended_lut = "off";
defparam \controller|controller|clock|clk_25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \controller|controller|clock|clk_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N35
dffeas \controller|controller|clock|clk_25 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\controller|controller|clock|clk_25~0_combout ),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|clock|clk_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|clock|clk_25 .is_wysiwyg = "true";
defparam \controller|controller|clock|clk_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N30
cyclonev_lcell_comb \controller|controller|driver|Add0~25 (
// Equation(s):
// \controller|controller|driver|Add0~25_sumout  = SUM(( \controller|controller|driver|hcount [0] ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add0~26  = CARRY(( \controller|controller|driver|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~25_sumout ),
	.cout(\controller|controller|driver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~25 .extended_lut = "off";
defparam \controller|controller|driver|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \controller|controller|driver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N45
cyclonev_lcell_comb \controller|controller|driver|Add0~9 (
// Equation(s):
// \controller|controller|driver|Add0~9_sumout  = SUM(( \controller|controller|driver|hcount [5] ) + ( GND ) + ( \controller|controller|driver|Add0~14  ))
// \controller|controller|driver|Add0~10  = CARRY(( \controller|controller|driver|hcount [5] ) + ( GND ) + ( \controller|controller|driver|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~9_sumout ),
	.cout(\controller|controller|driver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~9 .extended_lut = "off";
defparam \controller|controller|driver|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N48
cyclonev_lcell_comb \controller|controller|driver|Add0~17 (
// Equation(s):
// \controller|controller|driver|Add0~17_sumout  = SUM(( \controller|controller|driver|hcount [6] ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))
// \controller|controller|driver|Add0~18  = CARRY(( \controller|controller|driver|hcount [6] ) + ( GND ) + ( \controller|controller|driver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~17_sumout ),
	.cout(\controller|controller|driver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~17 .extended_lut = "off";
defparam \controller|controller|driver|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N8
dffeas \controller|controller|driver|hcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~17_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N51
cyclonev_lcell_comb \controller|controller|driver|Add0~29 (
// Equation(s):
// \controller|controller|driver|Add0~29_sumout  = SUM(( \controller|controller|driver|hcount [7] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))
// \controller|controller|driver|Add0~30  = CARRY(( \controller|controller|driver|hcount [7] ) + ( GND ) + ( \controller|controller|driver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~29_sumout ),
	.cout(\controller|controller|driver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~29 .extended_lut = "off";
defparam \controller|controller|driver|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N14
dffeas \controller|controller|driver|hcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~29_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N54
cyclonev_lcell_comb \controller|controller|driver|Add0~33 (
// Equation(s):
// \controller|controller|driver|Add0~33_sumout  = SUM(( \controller|controller|driver|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))
// \controller|controller|driver|Add0~34  = CARRY(( \controller|controller|driver|hcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~33_sumout ),
	.cout(\controller|controller|driver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~33 .extended_lut = "off";
defparam \controller|controller|driver|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N40
dffeas \controller|controller|driver|hcount[8]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~33_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N57
cyclonev_lcell_comb \controller|controller|driver|Add0~21 (
// Equation(s):
// \controller|controller|driver|Add0~21_sumout  = SUM(( \controller|controller|driver|hcount [9] ) + ( GND ) + ( \controller|controller|driver|Add0~34  ))

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~21 .extended_lut = "off";
defparam \controller|controller|driver|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|controller|driver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N20
dffeas \controller|controller|driver|hcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~21_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N41
dffeas \controller|controller|driver|hcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~33_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N3
cyclonev_lcell_comb \controller|controller|driver|Equal0~0 (
// Equation(s):
// \controller|controller|driver|Equal0~0_combout  = ( \controller|controller|driver|hcount [3] & ( \controller|controller|driver|hcount [1] & ( (!\controller|controller|driver|hcount [7] & (!\controller|controller|driver|hcount [8] & 
// (\controller|controller|driver|hcount [2] & \controller|controller|driver|hcount [0]))) ) ) )

	.dataa(!\controller|controller|driver|hcount [7]),
	.datab(!\controller|controller|driver|hcount [8]),
	.datac(!\controller|controller|driver|hcount [2]),
	.datad(!\controller|controller|driver|hcount [0]),
	.datae(!\controller|controller|driver|hcount [3]),
	.dataf(!\controller|controller|driver|hcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~0 .lut_mask = 64'h0000000000000008;
defparam \controller|controller|driver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N6
cyclonev_lcell_comb \controller|controller|driver|Equal2~0 (
// Equation(s):
// \controller|controller|driver|Equal2~0_combout  = ( \controller|controller|driver|hcount [4] & ( (!\controller|controller|driver|hcount [5] & (!\controller|controller|driver|hcount [9] & (\controller|controller|driver|Equal0~0_combout  & 
// \controller|controller|driver|hcount [6]))) ) )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(!\controller|controller|driver|hcount [9]),
	.datac(!\controller|controller|driver|Equal0~0_combout ),
	.datad(!\controller|controller|driver|hcount [6]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal2~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal2~0 .lut_mask = 64'h0000000000080008;
defparam \controller|controller|driver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N45
cyclonev_lcell_comb \controller|controller|driver|Equal1~0 (
// Equation(s):
// \controller|controller|driver|Equal1~0_combout  = ( !\controller|controller|driver|hcount [4] & ( !\controller|controller|driver|hcount [9] & ( (!\controller|controller|driver|hcount [6] & \controller|controller|driver|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [6]),
	.datad(!\controller|controller|driver|Equal0~0_combout ),
	.datae(!\controller|controller|driver|hcount [4]),
	.dataf(!\controller|controller|driver|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal1~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal1~0 .lut_mask = 64'h00F0000000000000;
defparam \controller|controller|driver|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N54
cyclonev_lcell_comb \controller|controller|driver|Equal0~1 (
// Equation(s):
// \controller|controller|driver|Equal0~1_combout  = ( \controller|controller|driver|hcount [6] & ( (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount [9] & (\controller|controller|driver|hcount [4] & 
// \controller|controller|driver|hcount [5]))) ) )

	.dataa(!\controller|controller|driver|Equal0~0_combout ),
	.datab(!\controller|controller|driver|hcount [9]),
	.datac(!\controller|controller|driver|hcount [4]),
	.datad(!\controller|controller|driver|hcount [5]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal0~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal0~1 .lut_mask = 64'h0000000000010001;
defparam \controller|controller|driver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N36
cyclonev_lcell_comb \controller|controller|driver|Selector1~0 (
// Equation(s):
// \controller|controller|driver|Selector1~0_combout  = ( \controller|controller|driver|hs.HDISP~q  & ( \controller|controller|driver|Equal0~1_combout  & ( (\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|Equal1~0_combout ) # 
// (\controller|controller|driver|hcount [5]))) ) ) ) # ( !\controller|controller|driver|hs.HDISP~q  & ( \controller|controller|driver|Equal0~1_combout  ) ) # ( \controller|controller|driver|hs.HDISP~q  & ( !\controller|controller|driver|Equal0~1_combout  & 
// ( (\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|Equal1~0_combout ) # (\controller|controller|driver|hcount [5]))) ) ) ) # ( !\controller|controller|driver|hs.HDISP~q  & ( !\controller|controller|driver|Equal0~1_combout  & 
// ( (\controller|controller|driver|hs.HFRONT~q  & ((!\controller|controller|driver|Equal1~0_combout ) # (\controller|controller|driver|hcount [5]))) ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hs.HFRONT~q ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|Equal1~0_combout ),
	.datae(!\controller|controller|driver|hs.HDISP~q ),
	.dataf(!\controller|controller|driver|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector1~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector1~0 .lut_mask = 64'h33033303FFFF3303;
defparam \controller|controller|driver|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N11
dffeas \controller|controller|driver|hs.HFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector1~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HFRONT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N48
cyclonev_lcell_comb \controller|controller|driver|Selector2~0 (
// Equation(s):
// \controller|controller|driver|Selector2~0_combout  = ( \controller|controller|driver|hs.HFRONT~q  & ( (!\controller|controller|driver|Equal2~0_combout  & (((!\controller|controller|driver|hcount [5] & \controller|controller|driver|Equal1~0_combout )) # 
// (\controller|controller|driver|hs.HSYNC~q ))) # (\controller|controller|driver|Equal2~0_combout  & (((!\controller|controller|driver|hcount [5] & \controller|controller|driver|Equal1~0_combout )))) ) ) # ( !\controller|controller|driver|hs.HFRONT~q  & ( 
// (!\controller|controller|driver|Equal2~0_combout  & \controller|controller|driver|hs.HSYNC~q ) ) )

	.dataa(!\controller|controller|driver|Equal2~0_combout ),
	.datab(!\controller|controller|driver|hs.HSYNC~q ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hs.HFRONT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector2~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector2~0 .lut_mask = 64'h2222222222F222F2;
defparam \controller|controller|driver|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N17
dffeas \controller|controller|driver|hs.HSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector2~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HSYNC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N15
cyclonev_lcell_comb \controller|controller|driver|Selector3~0 (
// Equation(s):
// \controller|controller|driver|Selector3~0_combout  = ( \controller|controller|driver|hcount [5] & ( (!\controller|controller|driver|Equal2~0_combout  & (\controller|controller|driver|hs.HBACK~q  & (!\controller|controller|driver|Equal1~0_combout ))) # 
// (\controller|controller|driver|Equal2~0_combout  & (((\controller|controller|driver|hs.HBACK~q  & !\controller|controller|driver|Equal1~0_combout )) # (\controller|controller|driver|hs.HSYNC~q ))) ) ) # ( !\controller|controller|driver|hcount [5] & ( 
// ((\controller|controller|driver|Equal2~0_combout  & \controller|controller|driver|hs.HSYNC~q )) # (\controller|controller|driver|hs.HBACK~q ) ) )

	.dataa(!\controller|controller|driver|Equal2~0_combout ),
	.datab(!\controller|controller|driver|hs.HBACK~q ),
	.datac(!\controller|controller|driver|Equal1~0_combout ),
	.datad(!\controller|controller|driver|hs.HSYNC~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector3~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector3~0 .lut_mask = 64'h3377337730753075;
defparam \controller|controller|driver|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N28
dffeas \controller|controller|driver|hs.HBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector3~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HBACK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N9
cyclonev_lcell_comb \controller|controller|driver|hcount[4]~1 (
// Equation(s):
// \controller|controller|driver|hcount[4]~1_combout  = ( \controller|controller|driver|hcount [6] & ( (!\controller|controller|driver|hcount [5] & (!\controller|controller|driver|hcount [9] & (!\controller|controller|driver|hs.HBACK~q  & 
// !\controller|controller|driver|hs.HFRONT~q ))) # (\controller|controller|driver|hcount [5] & (\controller|controller|driver|hcount [9])) ) ) # ( !\controller|controller|driver|hcount [6] & ( (!\controller|controller|driver|hcount [9] & 
// ((!\controller|controller|driver|hcount [5] & ((\controller|controller|driver|hs.HFRONT~q ))) # (\controller|controller|driver|hcount [5] & (\controller|controller|driver|hs.HBACK~q  & !\controller|controller|driver|hs.HFRONT~q )))) ) )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(!\controller|controller|driver|hcount [9]),
	.datac(!\controller|controller|driver|hs.HBACK~q ),
	.datad(!\controller|controller|driver|hs.HFRONT~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[4]~1 .extended_lut = "off";
defparam \controller|controller|driver|hcount[4]~1 .lut_mask = 64'h0488048891119111;
defparam \controller|controller|driver|hcount[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N21
cyclonev_lcell_comb \controller|controller|driver|hcount[4]~0 (
// Equation(s):
// \controller|controller|driver|hcount[4]~0_combout  = ( \controller|controller|driver|hcount [4] & ( \controller|controller|driver|hcount [6] & ( (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount[4]~1_combout  & 
// (!\controller|controller|driver|hcount [9] $ (!\controller|controller|driver|hs.HDISP~q )))) ) ) ) # ( \controller|controller|driver|hcount [4] & ( !\controller|controller|driver|hcount [6] & ( (\controller|controller|driver|hcount [9] & 
// (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount[4]~1_combout  & !\controller|controller|driver|hs.HDISP~q ))) ) ) ) # ( !\controller|controller|driver|hcount [4] & ( !\controller|controller|driver|hcount [6] & ( 
// (\controller|controller|driver|Equal0~0_combout  & (\controller|controller|driver|hcount[4]~1_combout  & \controller|controller|driver|hs.HDISP~q )) ) ) )

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(!\controller|controller|driver|Equal0~0_combout ),
	.datac(!\controller|controller|driver|hcount[4]~1_combout ),
	.datad(!\controller|controller|driver|hs.HDISP~q ),
	.datae(!\controller|controller|driver|hcount [4]),
	.dataf(!\controller|controller|driver|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|hcount[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|hcount[4]~0 .extended_lut = "off";
defparam \controller|controller|driver|hcount[4]~0 .lut_mask = 64'h0003010000000102;
defparam \controller|controller|driver|hcount[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N2
dffeas \controller|controller|driver|hcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~25_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N33
cyclonev_lcell_comb \controller|controller|driver|Add0~5 (
// Equation(s):
// \controller|controller|driver|Add0~5_sumout  = SUM(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))
// \controller|controller|driver|Add0~6  = CARRY(( \controller|controller|driver|hcount [1] ) + ( GND ) + ( \controller|controller|driver|Add0~26  ))

	.dataa(!\controller|controller|driver|hcount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~5_sumout ),
	.cout(\controller|controller|driver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~5 .extended_lut = "off";
defparam \controller|controller|driver|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|controller|driver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N53
dffeas \controller|controller|driver|hcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~5_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N36
cyclonev_lcell_comb \controller|controller|driver|Add0~1 (
// Equation(s):
// \controller|controller|driver|Add0~1_sumout  = SUM(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))
// \controller|controller|driver|Add0~2  = CARRY(( \controller|controller|driver|hcount [2] ) + ( GND ) + ( \controller|controller|driver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~1_sumout ),
	.cout(\controller|controller|driver|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~1 .extended_lut = "off";
defparam \controller|controller|driver|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N44
dffeas \controller|controller|driver|hcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~1_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N39
cyclonev_lcell_comb \controller|controller|driver|Add0~37 (
// Equation(s):
// \controller|controller|driver|Add0~37_sumout  = SUM(( \controller|controller|driver|hcount [3] ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))
// \controller|controller|driver|Add0~38  = CARRY(( \controller|controller|driver|hcount [3] ) + ( GND ) + ( \controller|controller|driver|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~37_sumout ),
	.cout(\controller|controller|driver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~37 .extended_lut = "off";
defparam \controller|controller|driver|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N5
dffeas \controller|controller|driver|hcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~37_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N42
cyclonev_lcell_comb \controller|controller|driver|Add0~13 (
// Equation(s):
// \controller|controller|driver|Add0~13_sumout  = SUM(( \controller|controller|driver|hcount [4] ) + ( GND ) + ( \controller|controller|driver|Add0~38  ))
// \controller|controller|driver|Add0~14  = CARRY(( \controller|controller|driver|hcount [4] ) + ( GND ) + ( \controller|controller|driver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add0~13_sumout ),
	.cout(\controller|controller|driver|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add0~13 .extended_lut = "off";
defparam \controller|controller|driver|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N23
dffeas \controller|controller|driver|hcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~13_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N56
dffeas \controller|controller|driver|hcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add0~9_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|hcount[4]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \controller|controller|driver|Selector0~0 (
// Equation(s):
// \controller|controller|driver|Selector0~0_combout  = ( \controller|controller|driver|Equal0~1_combout  & ( \controller|controller|driver|hs.HBACK~q  & ( (!\controller|controller|driver|hcount [5]) # (!\controller|controller|driver|Equal1~0_combout ) ) ) ) 
// # ( !\controller|controller|driver|Equal0~1_combout  & ( \controller|controller|driver|hs.HBACK~q  & ( (\controller|controller|driver|hs.HDISP~q  & ((!\controller|controller|driver|hcount [5]) # (!\controller|controller|driver|Equal1~0_combout ))) ) ) ) # 
// ( \controller|controller|driver|Equal0~1_combout  & ( !\controller|controller|driver|hs.HBACK~q  ) ) # ( !\controller|controller|driver|Equal0~1_combout  & ( !\controller|controller|driver|hs.HBACK~q  & ( \controller|controller|driver|hs.HDISP~q  ) ) )

	.dataa(!\controller|controller|driver|hs.HDISP~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|Equal1~0_combout ),
	.datae(!\controller|controller|driver|Equal0~1_combout ),
	.dataf(!\controller|controller|driver|hs.HBACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~0 .lut_mask = 64'h5555FFFF5550FFF0;
defparam \controller|controller|driver|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N38
dffeas \controller|controller|driver|hs.HDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector0~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hs.HDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hs.HDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|hs.HDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y67_N35
dffeas \controller|controller|driver|hblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HDISP~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|hblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|hblank .is_wysiwyg = "true";
defparam \controller|controller|driver|hblank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N0
cyclonev_lcell_comb \controller|controller|driver|Add1~1 (
// Equation(s):
// \controller|controller|driver|Add1~1_sumout  = SUM(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))
// \controller|controller|driver|Add1~2  = CARRY(( \controller|controller|driver|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~1_sumout ),
	.cout(\controller|controller|driver|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~1 .extended_lut = "off";
defparam \controller|controller|driver|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \controller|controller|driver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N14
dffeas \controller|controller|driver|vcount[6] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~9_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[6] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N27
cyclonev_lcell_comb \controller|controller|driver|Equal4~1 (
// Equation(s):
// \controller|controller|driver|Equal4~1_combout  = ( \controller|controller|driver|vcount [3] & ( (!\controller|controller|driver|vcount [5] & \controller|controller|driver|vcount [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [5]),
	.datad(!\controller|controller|driver|vcount [0]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~1 .lut_mask = 64'h0000000000F000F0;
defparam \controller|controller|driver|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N48
cyclonev_lcell_comb \controller|controller|driver|Selector5~0 (
// Equation(s):
// \controller|controller|driver|Selector5~0_combout  = ( \controller|controller|driver|Equal4~1_combout  & ( \controller|controller|driver|Equal4~0_combout  & ( (!\controller|controller|driver|vs.VFRONT~q  & (\controller|controller|driver|vcount [6] & 
// (!\controller|controller|driver|vs.VDISP~q ))) # (\controller|controller|driver|vs.VFRONT~q  & (((!\controller|controller|driver|Equal5~0_combout )) # (\controller|controller|driver|vcount [6]))) ) ) ) # ( !\controller|controller|driver|Equal4~1_combout  
// & ( \controller|controller|driver|Equal4~0_combout  & ( \controller|controller|driver|vs.VFRONT~q  ) ) ) # ( \controller|controller|driver|Equal4~1_combout  & ( !\controller|controller|driver|Equal4~0_combout  & ( 
// (\controller|controller|driver|vs.VFRONT~q  & ((!\controller|controller|driver|Equal5~0_combout ) # (\controller|controller|driver|vcount [6]))) ) ) ) # ( !\controller|controller|driver|Equal4~1_combout  & ( !\controller|controller|driver|Equal4~0_combout 
//  & ( \controller|controller|driver|vs.VFRONT~q  ) ) )

	.dataa(!\controller|controller|driver|vs.VFRONT~q ),
	.datab(!\controller|controller|driver|vcount [6]),
	.datac(!\controller|controller|driver|vs.VDISP~q ),
	.datad(!\controller|controller|driver|Equal5~0_combout ),
	.datae(!\controller|controller|driver|Equal4~1_combout ),
	.dataf(!\controller|controller|driver|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector5~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector5~0 .lut_mask = 64'h5555551155557531;
defparam \controller|controller|driver|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N2
dffeas \controller|controller|driver|vs.VFRONT (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector5~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VFRONT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VFRONT .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VFRONT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N15
cyclonev_lcell_comb \controller|controller|driver|Equal7~0 (
// Equation(s):
// \controller|controller|driver|Equal7~0_combout  = ( \controller|controller|driver|Equal5~0_combout  & ( !\controller|controller|driver|vcount [6] & ( !\controller|controller|driver|vcount [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(gnd),
	.datae(!\controller|controller|driver|Equal5~0_combout ),
	.dataf(!\controller|controller|driver|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal7~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal7~0 .lut_mask = 64'h0000F0F000000000;
defparam \controller|controller|driver|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N44
dffeas \controller|controller|driver|vs.VSYNC (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector6~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VSYNC .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VSYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N36
cyclonev_lcell_comb \controller|controller|driver|Selector6~0 (
// Equation(s):
// \controller|controller|driver|Selector6~0_combout  = ( \controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|vs.VSYNC~q  & ( (!\controller|controller|driver|vcount [0]) # (((!\controller|controller|driver|Equal7~0_combout ) # 
// (\controller|controller|driver|Equal5~1_combout )) # (\controller|controller|driver|vcount [5])) ) ) ) # ( !\controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|vs.VSYNC~q  & ( (!\controller|controller|driver|vcount [0]) # 
// ((!\controller|controller|driver|Equal7~0_combout ) # (\controller|controller|driver|vcount [5])) ) ) ) # ( \controller|controller|driver|vs.VFRONT~q  & ( !\controller|controller|driver|vs.VSYNC~q  & ( \controller|controller|driver|Equal5~1_combout  ) ) )

	.dataa(!\controller|controller|driver|vcount [0]),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(!\controller|controller|driver|Equal5~1_combout ),
	.datad(!\controller|controller|driver|Equal7~0_combout ),
	.datae(!\controller|controller|driver|vs.VFRONT~q ),
	.dataf(!\controller|controller|driver|vs.VSYNC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector6~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector6~0 .lut_mask = 64'h00000F0FFFBBFFBF;
defparam \controller|controller|driver|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N43
dffeas \controller|controller|driver|vs.VSYNC~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector6~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VSYNC~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VSYNC~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VSYNC~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N45
cyclonev_lcell_comb \controller|controller|driver|Selector7~0 (
// Equation(s):
// \controller|controller|driver|Selector7~0_combout  = ( \controller|controller|driver|vs.VSYNC~DUPLICATE_q  & ( \controller|controller|driver|Equal7~0_combout  & ( (!\controller|controller|driver|vs.VBACK~q  & (\controller|controller|driver|vcount [0] & 
// !\controller|controller|driver|vcount [5])) # (\controller|controller|driver|vs.VBACK~q  & ((!\controller|controller|driver|vcount [5]) # (\controller|controller|driver|vcount [0]))) ) ) ) # ( !\controller|controller|driver|vs.VSYNC~DUPLICATE_q  & ( 
// \controller|controller|driver|Equal7~0_combout  & ( (\controller|controller|driver|vs.VBACK~q  & ((!\controller|controller|driver|vcount [5]) # (\controller|controller|driver|vcount [0]))) ) ) ) # ( \controller|controller|driver|vs.VSYNC~DUPLICATE_q  & ( 
// !\controller|controller|driver|Equal7~0_combout  & ( \controller|controller|driver|vs.VBACK~q  ) ) ) # ( !\controller|controller|driver|vs.VSYNC~DUPLICATE_q  & ( !\controller|controller|driver|Equal7~0_combout  & ( \controller|controller|driver|vs.VBACK~q 
//  ) ) )

	.dataa(!\controller|controller|driver|vs.VBACK~q ),
	.datab(!\controller|controller|driver|vcount [0]),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(!\controller|controller|driver|vs.VSYNC~DUPLICATE_q ),
	.dataf(!\controller|controller|driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector7~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector7~0 .lut_mask = 64'h5555555555117711;
defparam \controller|controller|driver|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N26
dffeas \controller|controller|driver|vs.VBACK (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector7~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VBACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VBACK .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VBACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N6
cyclonev_lcell_comb \controller|controller|driver|vcount[4]~0 (
// Equation(s):
// \controller|controller|driver|vcount[4]~0_combout  = ( !\controller|controller|driver|vcount [3] & ( !\controller|controller|driver|vcount [6] & ( (\controller|controller|driver|Equal5~0_combout  & ((!\controller|controller|driver|vcount [0] & 
// (\controller|controller|driver|vcount [5] & \controller|controller|driver|vs.VBACK~q )) # (\controller|controller|driver|vcount [0] & (!\controller|controller|driver|vcount [5] & !\controller|controller|driver|vs.VBACK~q )))) ) ) )

	.dataa(!\controller|controller|driver|vcount [0]),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(!\controller|controller|driver|vs.VBACK~q ),
	.datad(!\controller|controller|driver|Equal5~0_combout ),
	.datae(!\controller|controller|driver|vcount [3]),
	.dataf(!\controller|controller|driver|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[4]~0 .extended_lut = "off";
defparam \controller|controller|driver|vcount[4]~0 .lut_mask = 64'h0042000000000000;
defparam \controller|controller|driver|vcount[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N24
cyclonev_lcell_comb \controller|controller|driver|Selector0~1 (
// Equation(s):
// \controller|controller|driver|Selector0~1_combout  = ( !\controller|controller|driver|hcount [4] & ( !\controller|controller|driver|hcount [6] & ( (!\controller|controller|driver|hcount [9] & (\controller|controller|driver|Equal0~0_combout  & 
// (\controller|controller|driver|hcount [5] & \controller|controller|driver|hs.HBACK~q ))) ) ) )

	.dataa(!\controller|controller|driver|hcount [9]),
	.datab(!\controller|controller|driver|Equal0~0_combout ),
	.datac(!\controller|controller|driver|hcount [5]),
	.datad(!\controller|controller|driver|hs.HBACK~q ),
	.datae(!\controller|controller|driver|hcount [4]),
	.dataf(!\controller|controller|driver|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector0~1 .extended_lut = "off";
defparam \controller|controller|driver|Selector0~1 .lut_mask = 64'h0002000000000000;
defparam \controller|controller|driver|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N18
cyclonev_lcell_comb \controller|controller|driver|vcount[4]~2 (
// Equation(s):
// \controller|controller|driver|vcount[4]~2_combout  = ( \controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Selector0~1_combout  ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( 
// \controller|controller|driver|Selector0~1_combout  ) ) # ( \controller|controller|driver|vs.VDISP~q  & ( !\controller|controller|driver|Selector0~1_combout  & ( (!\controller|controller|driver|vs.VFRONT~q  & 
// ((\controller|controller|driver|vcount[4]~0_combout ))) # (\controller|controller|driver|vs.VFRONT~q  & (\controller|controller|driver|Equal5~1_combout )) ) ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( 
// !\controller|controller|driver|Selector0~1_combout  & ( \controller|controller|driver|Equal4~2_combout  ) ) )

	.dataa(!\controller|controller|driver|Equal5~1_combout ),
	.datab(!\controller|controller|driver|vs.VFRONT~q ),
	.datac(!\controller|controller|driver|Equal4~2_combout ),
	.datad(!\controller|controller|driver|vcount[4]~0_combout ),
	.datae(!\controller|controller|driver|vs.VDISP~q ),
	.dataf(!\controller|controller|driver|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[4]~2 .extended_lut = "off";
defparam \controller|controller|driver|vcount[4]~2 .lut_mask = 64'h0F0F11DDFFFFFFFF;
defparam \controller|controller|driver|vcount[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N53
dffeas \controller|controller|driver|vcount[2] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[2] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N40
dffeas \controller|controller|driver|vcount[8]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~29_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N21
cyclonev_lcell_comb \controller|controller|driver|Add1~33 (
// Equation(s):
// \controller|controller|driver|Add1~33_sumout  = SUM(( \controller|controller|driver|vcount [7] ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))
// \controller|controller|driver|Add1~34  = CARRY(( \controller|controller|driver|vcount [7] ) + ( GND ) + ( \controller|controller|driver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~33_sumout ),
	.cout(\controller|controller|driver|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~33 .extended_lut = "off";
defparam \controller|controller|driver|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N24
cyclonev_lcell_comb \controller|controller|driver|Add1~29 (
// Equation(s):
// \controller|controller|driver|Add1~29_sumout  = SUM(( \controller|controller|driver|vcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))
// \controller|controller|driver|Add1~30  = CARRY(( \controller|controller|driver|vcount[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~29_sumout ),
	.cout(\controller|controller|driver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~29 .extended_lut = "off";
defparam \controller|controller|driver|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N41
dffeas \controller|controller|driver|vcount[8] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~29_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[8] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N27
cyclonev_lcell_comb \controller|controller|driver|Add1~25 (
// Equation(s):
// \controller|controller|driver|Add1~25_sumout  = SUM(( \controller|controller|driver|vcount[9]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~30  ))

	.dataa(!\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~25 .extended_lut = "off";
defparam \controller|controller|driver|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|controller|driver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N58
dffeas \controller|controller|driver|vcount[9]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~25_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N45
cyclonev_lcell_comb \controller|controller|driver|Equal5~0 (
// Equation(s):
// \controller|controller|driver|Equal5~0_combout  = ( !\controller|controller|driver|vcount [7] & ( !\controller|controller|driver|vcount [1] & ( (!\controller|controller|driver|vcount [2] & (!\controller|controller|driver|vcount [8] & 
// (!\controller|controller|driver|vcount[4]~DUPLICATE_q  & !\controller|controller|driver|vcount[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\controller|controller|driver|vcount [2]),
	.datab(!\controller|controller|driver|vcount [8]),
	.datac(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datad(!\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|vcount [7]),
	.dataf(!\controller|controller|driver|vcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal5~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \controller|controller|driver|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N24
cyclonev_lcell_comb \controller|controller|driver|Equal5~1 (
// Equation(s):
// \controller|controller|driver|Equal5~1_combout  = ( !\controller|controller|driver|vcount [6] & ( (\controller|controller|driver|Equal5~0_combout  & \controller|controller|driver|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|Equal5~0_combout ),
	.datac(!\controller|controller|driver|Equal4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal5~1 .extended_lut = "off";
defparam \controller|controller|driver|Equal5~1 .lut_mask = 64'h0303030300000000;
defparam \controller|controller|driver|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N0
cyclonev_lcell_comb \controller|controller|driver|vcount[4]~1 (
// Equation(s):
// \controller|controller|driver|vcount[4]~1_combout  = ( \controller|controller|driver|vs.VDISP~q  & ( (!\controller|controller|driver|vs.VFRONT~q  & ((\controller|controller|driver|vcount[4]~0_combout ))) # (\controller|controller|driver|vs.VFRONT~q  & 
// (\controller|controller|driver|Equal5~1_combout )) ) ) # ( !\controller|controller|driver|vs.VDISP~q  & ( \controller|controller|driver|Equal4~2_combout  ) )

	.dataa(!\controller|controller|driver|Equal5~1_combout ),
	.datab(!\controller|controller|driver|vcount[4]~0_combout ),
	.datac(!\controller|controller|driver|Equal4~2_combout ),
	.datad(!\controller|controller|driver|vs.VFRONT~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vs.VDISP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vcount[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vcount[4]~1 .extended_lut = "off";
defparam \controller|controller|driver|vcount[4]~1 .lut_mask = 64'h0F0F0F0F33553355;
defparam \controller|controller|driver|vcount[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N56
dffeas \controller|controller|driver|vcount[0] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~1_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[0] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N3
cyclonev_lcell_comb \controller|controller|driver|Add1~21 (
// Equation(s):
// \controller|controller|driver|Add1~21_sumout  = SUM(( \controller|controller|driver|vcount [1] ) + ( GND ) + ( \controller|controller|driver|Add1~2  ))
// \controller|controller|driver|Add1~22  = CARRY(( \controller|controller|driver|vcount [1] ) + ( GND ) + ( \controller|controller|driver|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~21_sumout ),
	.cout(\controller|controller|driver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~21 .extended_lut = "off";
defparam \controller|controller|driver|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N50
dffeas \controller|controller|driver|vcount[1] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~21_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[1] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N6
cyclonev_lcell_comb \controller|controller|driver|Add1~17 (
// Equation(s):
// \controller|controller|driver|Add1~17_sumout  = SUM(( \controller|controller|driver|vcount[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~22  ))
// \controller|controller|driver|Add1~18  = CARRY(( \controller|controller|driver|vcount[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~17_sumout ),
	.cout(\controller|controller|driver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~17 .extended_lut = "off";
defparam \controller|controller|driver|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|controller|driver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N52
dffeas \controller|controller|driver|vcount[2]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~17_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[2]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N9
cyclonev_lcell_comb \controller|controller|driver|Add1~37 (
// Equation(s):
// \controller|controller|driver|Add1~37_sumout  = SUM(( \controller|controller|driver|vcount [3] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))
// \controller|controller|driver|Add1~38  = CARRY(( \controller|controller|driver|vcount [3] ) + ( GND ) + ( \controller|controller|driver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~37_sumout ),
	.cout(\controller|controller|driver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~37 .extended_lut = "off";
defparam \controller|controller|driver|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N8
dffeas \controller|controller|driver|vcount[3] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~37_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[3] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N12
cyclonev_lcell_comb \controller|controller|driver|Add1~13 (
// Equation(s):
// \controller|controller|driver|Add1~13_sumout  = SUM(( \controller|controller|driver|vcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~38  ))
// \controller|controller|driver|Add1~14  = CARRY(( \controller|controller|driver|vcount[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~13_sumout ),
	.cout(\controller|controller|driver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~13 .extended_lut = "off";
defparam \controller|controller|driver|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N11
dffeas \controller|controller|driver|vcount[4]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~13_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N15
cyclonev_lcell_comb \controller|controller|driver|Add1~5 (
// Equation(s):
// \controller|controller|driver|Add1~5_sumout  = SUM(( \controller|controller|driver|vcount [5] ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))
// \controller|controller|driver|Add1~6  = CARRY(( \controller|controller|driver|vcount [5] ) + ( GND ) + ( \controller|controller|driver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~5_sumout ),
	.cout(\controller|controller|driver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~5 .extended_lut = "off";
defparam \controller|controller|driver|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N17
dffeas \controller|controller|driver|vcount[5] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~5_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[5] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N18
cyclonev_lcell_comb \controller|controller|driver|Add1~9 (
// Equation(s):
// \controller|controller|driver|Add1~9_sumout  = SUM(( \controller|controller|driver|vcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))
// \controller|controller|driver|Add1~10  = CARRY(( \controller|controller|driver|vcount[6]~DUPLICATE_q  ) + ( GND ) + ( \controller|controller|driver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|driver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|driver|Add1~9_sumout ),
	.cout(\controller|controller|driver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Add1~9 .extended_lut = "off";
defparam \controller|controller|driver|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|controller|driver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N13
dffeas \controller|controller|driver|vcount[6]~DUPLICATE (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~9_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N38
dffeas \controller|controller|driver|vcount[7] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~33_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[7] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N59
dffeas \controller|controller|driver|vcount[9] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~25_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[9] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N30
cyclonev_lcell_comb \controller|controller|driver|Equal4~0 (
// Equation(s):
// \controller|controller|driver|Equal4~0_combout  = ( !\controller|controller|driver|vcount [9] & ( \controller|controller|driver|vcount [2] & ( (\controller|controller|driver|vcount [7] & (\controller|controller|driver|vcount [8] & 
// (\controller|controller|driver|vcount [1] & \controller|controller|driver|vcount[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\controller|controller|driver|vcount [7]),
	.datab(!\controller|controller|driver|vcount [8]),
	.datac(!\controller|controller|driver|vcount [1]),
	.datad(!\controller|controller|driver|vcount[4]~DUPLICATE_q ),
	.datae(!\controller|controller|driver|vcount [9]),
	.dataf(!\controller|controller|driver|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~0 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~0 .lut_mask = 64'h0000000000010000;
defparam \controller|controller|driver|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N3
cyclonev_lcell_comb \controller|controller|driver|Equal4~2 (
// Equation(s):
// \controller|controller|driver|Equal4~2_combout  = ( \controller|controller|driver|vcount [6] & ( (\controller|controller|driver|Equal4~0_combout  & \controller|controller|driver|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|Equal4~0_combout ),
	.datad(!\controller|controller|driver|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Equal4~2 .extended_lut = "off";
defparam \controller|controller|driver|Equal4~2 .lut_mask = 64'h00000000000F000F;
defparam \controller|controller|driver|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N54
cyclonev_lcell_comb \controller|controller|driver|Selector4~0 (
// Equation(s):
// \controller|controller|driver|Selector4~0_combout  = ( \controller|controller|driver|vcount [0] & ( \controller|controller|driver|Equal7~0_combout  & ( (\controller|controller|driver|vs.VDISP~q ) # (\controller|controller|driver|Equal4~2_combout ) ) ) ) # 
// ( !\controller|controller|driver|vcount [0] & ( \controller|controller|driver|Equal7~0_combout  & ( (!\controller|controller|driver|Equal4~2_combout  & (\controller|controller|driver|vs.VDISP~q  & ((!\controller|controller|driver|vcount [5]) # 
// (!\controller|controller|driver|vs.VBACK~q )))) # (\controller|controller|driver|Equal4~2_combout  & ((!\controller|controller|driver|vcount [5]) # ((!\controller|controller|driver|vs.VBACK~q )))) ) ) ) # ( \controller|controller|driver|vcount [0] & ( 
// !\controller|controller|driver|Equal7~0_combout  & ( (\controller|controller|driver|vs.VDISP~q ) # (\controller|controller|driver|Equal4~2_combout ) ) ) ) # ( !\controller|controller|driver|vcount [0] & ( !\controller|controller|driver|Equal7~0_combout  & 
// ( (\controller|controller|driver|vs.VDISP~q ) # (\controller|controller|driver|Equal4~2_combout ) ) ) )

	.dataa(!\controller|controller|driver|Equal4~2_combout ),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(!\controller|controller|driver|vs.VDISP~q ),
	.datad(!\controller|controller|driver|vs.VBACK~q ),
	.datae(!\controller|controller|driver|vcount [0]),
	.dataf(!\controller|controller|driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|Selector4~0 .extended_lut = "off";
defparam \controller|controller|driver|Selector4~0 .lut_mask = 64'h5F5F5F5F5F4C5F5F;
defparam \controller|controller|driver|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N20
dffeas \controller|controller|driver|vs.VDISP (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Selector4~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vs.VDISP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vs.VDISP .is_wysiwyg = "true";
defparam \controller|controller|driver|vs.VDISP .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y67_N32
dffeas \controller|controller|driver|vblank (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|vs.VDISP~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vblank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vblank .is_wysiwyg = "true";
defparam \controller|controller|driver|vblank .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N3
cyclonev_lcell_comb \controller|controller|driver|vga_blank (
// Equation(s):
// \controller|controller|driver|vga_blank~combout  = ( \controller|controller|driver|hblank~q  & ( \controller|controller|driver|vblank~q  ) ) # ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|vblank~q  ) ) # ( 
// \controller|controller|driver|hblank~q  & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|driver|hblank~q ),
	.dataf(!\controller|controller|driver|vblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|vga_blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|vga_blank .extended_lut = "off";
defparam \controller|controller|driver|vga_blank .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \controller|controller|driver|vga_blank .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N33
cyclonev_lcell_comb \controller|controller|driver|y[0]~0 (
// Equation(s):
// \controller|controller|driver|y[0]~0_combout  = (\controller|controller|driver|vcount [0] & !\controller|controller|driver|vblank~q )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vcount [0]),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[0]~0 .extended_lut = "off";
defparam \controller|controller|driver|y[0]~0 .lut_mask = 64'h3030303030303030;
defparam \controller|controller|driver|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N36
cyclonev_lcell_comb \controller|controller|driver|y[1]~1 (
// Equation(s):
// \controller|controller|driver|y[1]~1_combout  = ( \controller|controller|driver|vcount [1] & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[1]~1 .extended_lut = "off";
defparam \controller|controller|driver|y[1]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|controller|driver|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N30
cyclonev_lcell_comb \controller|controller|driver|y[2]~2 (
// Equation(s):
// \controller|controller|driver|y[2]~2_combout  = ( \controller|controller|driver|vcount[2]~DUPLICATE_q  & ( !\controller|controller|driver|vblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|vcount[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|y[2]~2 .extended_lut = "off";
defparam \controller|controller|driver|y[2]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \controller|controller|driver|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N12
cyclonev_lcell_comb \controller|WRITE_S.START~feeder (
// Equation(s):
// \controller|WRITE_S.START~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_S.START~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_S.START~feeder .extended_lut = "off";
defparam \controller|WRITE_S.START~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \controller|WRITE_S.START~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N14
dffeas \controller|WRITE_S.START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.START~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N10
dffeas \controller|controller|SWITCH_S.RESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.RESET .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.RESET .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N14
dffeas \controller|controller|SWITCH_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.DELAY .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N12
cyclonev_lcell_comb \controller|controller|Selector1~0 (
// Equation(s):
// \controller|controller|Selector1~0_combout  = ( \controller|controller|SWITCH_S.DELAY~q  & ( \controller|controller|SWITCH_S.RESET~q  ) ) # ( !\controller|controller|SWITCH_S.DELAY~q  & ( \controller|controller|SWITCH_S.RESET~q  ) ) # ( 
// \controller|controller|SWITCH_S.DELAY~q  & ( !\controller|controller|SWITCH_S.RESET~q  & ( (!\controller|controller|count [3]) # (!\controller|controller|Selector0~0_combout ) ) ) )

	.dataa(!\controller|controller|count [3]),
	.datab(gnd),
	.datac(!\controller|controller|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\controller|controller|SWITCH_S.DELAY~q ),
	.dataf(!\controller|controller|SWITCH_S.RESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector1~0 .extended_lut = "off";
defparam \controller|controller|Selector1~0 .lut_mask = 64'h0000FAFAFFFFFFFF;
defparam \controller|controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N13
dffeas \controller|controller|SWITCH_S.DELAY~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.DELAY~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.DELAY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N21
cyclonev_lcell_comb \controller|controller|Selector5~0 (
// Equation(s):
// \controller|controller|Selector5~0_combout  = ( \controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( ((!\controller|controller|count [0]) # (\controller|controller|SWITCH_S.RESET~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) # ( 
// !\controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (\controller|controller|count [0] & ((\controller|controller|SWITCH_S.RESET~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(gnd),
	.datad(!\controller|controller|count [0]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector5~0 .extended_lut = "off";
defparam \controller|controller|Selector5~0 .lut_mask = 64'h00770077FF77FF77;
defparam \controller|controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N23
dffeas \controller|controller|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[0] .is_wysiwyg = "true";
defparam \controller|controller|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N54
cyclonev_lcell_comb \controller|controller|Selector4~0 (
// Equation(s):
// \controller|controller|Selector4~0_combout  = ( \controller|controller|count [1] & ( \controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (!\controller|controller|count [0]) # ((\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) # 
// (\controller|controller|SWITCH_S.RESET~q )) ) ) ) # ( !\controller|controller|count [1] & ( \controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( \controller|controller|count [0] ) ) ) # ( \controller|controller|count [1] & ( 
// !\controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) # (\controller|controller|SWITCH_S.RESET~q ) ) ) )

	.dataa(!\controller|controller|count [0]),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datad(gnd),
	.datae(!\controller|controller|count [1]),
	.dataf(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector4~0 .extended_lut = "off";
defparam \controller|controller|Selector4~0 .lut_mask = 64'h00003F3F5555BFBF;
defparam \controller|controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N56
dffeas \controller|controller|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[1] .is_wysiwyg = "true";
defparam \controller|controller|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N24
cyclonev_lcell_comb \controller|controller|Selector3~0 (
// Equation(s):
// \controller|controller|Selector3~0_combout  = ( \controller|controller|count [2] & ( \controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (!\controller|controller|count [0]) # (((!\controller|controller|count [1]) # 
// (\controller|controller|SWITCH_S.SWITCH_BUFFER~q )) # (\controller|controller|SWITCH_S.RESET~q )) ) ) ) # ( !\controller|controller|count [2] & ( \controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (\controller|controller|count [0] & 
// \controller|controller|count [1]) ) ) ) # ( \controller|controller|count [2] & ( !\controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) # (\controller|controller|SWITCH_S.RESET~q ) ) ) )

	.dataa(!\controller|controller|count [0]),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datad(!\controller|controller|count [1]),
	.datae(!\controller|controller|count [2]),
	.dataf(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector3~0 .extended_lut = "off";
defparam \controller|controller|Selector3~0 .lut_mask = 64'h00003F3F0055FFBF;
defparam \controller|controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N25
dffeas \controller|controller|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[2] .is_wysiwyg = "true";
defparam \controller|controller|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N0
cyclonev_lcell_comb \controller|controller|Selector0~0 (
// Equation(s):
// \controller|controller|Selector0~0_combout  = ( \controller|controller|count [1] & ( \controller|controller|count [2] & ( \controller|controller|count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|count [0]),
	.datad(gnd),
	.datae(!\controller|controller|count [1]),
	.dataf(!\controller|controller|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~0 .extended_lut = "off";
defparam \controller|controller|Selector0~0 .lut_mask = 64'h0000000000000F0F;
defparam \controller|controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N18
cyclonev_lcell_comb \controller|controller|Selector2~0 (
// Equation(s):
// \controller|controller|Selector2~0_combout  = ( \controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (!\controller|controller|Selector0~0_combout  & (((\controller|controller|count [3])))) # (\controller|controller|Selector0~0_combout  & 
// (((!\controller|controller|count [3]) # (\controller|controller|SWITCH_S.RESET~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) ) # ( !\controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (\controller|controller|count [3] & 
// ((\controller|controller|SWITCH_S.RESET~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ))) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(!\controller|controller|SWITCH_S.RESET~q ),
	.datac(!\controller|controller|Selector0~0_combout ),
	.datad(!\controller|controller|count [3]),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector2~0 .extended_lut = "off";
defparam \controller|controller|Selector2~0 .lut_mask = 64'h007700770FF70FF7;
defparam \controller|controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N20
dffeas \controller|controller|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|count[3] .is_wysiwyg = "true";
defparam \controller|controller|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N1
dffeas \controller|WRITE_S.CHECK~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.CHECK~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.CHECK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N50
dffeas \controller|WRITE_S.DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.DELAY .is_wysiwyg = "true";
defparam \controller|WRITE_S.DELAY .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N23
dffeas \controller|WRITE_S.ITERATE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N13
dffeas \controller|WRITE_S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.START .is_wysiwyg = "true";
defparam \controller|WRITE_S.START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N57
cyclonev_lcell_comb \controller|WideOr5 (
// Equation(s):
// \controller|WideOr5~combout  = ( \controller|WRITE_S.START~q  & ( (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & (!\controller|WRITE_S.CHECK~DUPLICATE_q  & (!\controller|WRITE_S.WRITE_DONE~q  & !\controller|WRITE_S.WRITE_START~q ))) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(!\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.WRITE_DONE~q ),
	.datad(!\controller|WRITE_S.WRITE_START~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5 .extended_lut = "off";
defparam \controller|WideOr5 .lut_mask = 64'h0000000080008000;
defparam \controller|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N33
cyclonev_lcell_comb \controller|Selector20~0 (
// Equation(s):
// \controller|Selector20~0_combout  = (!\controller|delay_count [0] & ((\controller|WRITE_S.DELAY~DUPLICATE_q ))) # (\controller|delay_count [0] & (!\controller|WideOr5~combout ))

	.dataa(!\controller|WideOr5~combout ),
	.datab(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller|delay_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector20~0 .extended_lut = "off";
defparam \controller|Selector20~0 .lut_mask = 64'h33AA33AA33AA33AA;
defparam \controller|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N34
dffeas \controller|delay_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[0] .is_wysiwyg = "true";
defparam \controller|delay_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N16
dffeas \controller|delay_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[2] .is_wysiwyg = "true";
defparam \controller|delay_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y68_N32
dffeas \controller|delay_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[1] .is_wysiwyg = "true";
defparam \controller|delay_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N30
cyclonev_lcell_comb \controller|Selector19~0 (
// Equation(s):
// \controller|Selector19~0_combout  = ( \controller|delay_count [0] & ( (!\controller|delay_count [1] & ((\controller|WRITE_S.DELAY~DUPLICATE_q ))) # (\controller|delay_count [1] & (!\controller|WideOr5~combout )) ) ) # ( !\controller|delay_count [0] & ( 
// (\controller|delay_count [1] & ((!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~DUPLICATE_q ))) ) )

	.dataa(!\controller|WideOr5~combout ),
	.datab(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller|delay_count [1]),
	.datae(gnd),
	.dataf(!\controller|delay_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector19~0 .extended_lut = "off";
defparam \controller|Selector19~0 .lut_mask = 64'h00BB00BB33AA33AA;
defparam \controller|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N31
dffeas \controller|delay_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|delay_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N15
cyclonev_lcell_comb \controller|Selector18~0 (
// Equation(s):
// \controller|Selector18~0_combout  = ( \controller|delay_count[1]~DUPLICATE_q  & ( (!\controller|delay_count [2] & (\controller|WRITE_S.DELAY~q  & ((\controller|delay_count [0])))) # (\controller|delay_count [2] & ((!\controller|WideOr5~combout ) # 
// ((\controller|WRITE_S.DELAY~q  & !\controller|delay_count [0])))) ) ) # ( !\controller|delay_count[1]~DUPLICATE_q  & ( (\controller|delay_count [2] & ((!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~q ))) ) )

	.dataa(!\controller|WRITE_S.DELAY~q ),
	.datab(!\controller|WideOr5~combout ),
	.datac(!\controller|delay_count [0]),
	.datad(!\controller|delay_count [2]),
	.datae(gnd),
	.dataf(!\controller|delay_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector18~0 .extended_lut = "off";
defparam \controller|Selector18~0 .lut_mask = 64'h00DD00DD05DC05DC;
defparam \controller|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N17
dffeas \controller|delay_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|delay_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N36
cyclonev_lcell_comb \controller|Selector17~0 (
// Equation(s):
// \controller|Selector17~0_combout  = ( \controller|delay_count [3] & ( \controller|delay_count [2] & ( (!\controller|WideOr5~combout ) # ((\controller|WRITE_S.DELAY~DUPLICATE_q  & ((!\controller|delay_count [0]) # (!\controller|delay_count [1])))) ) ) ) # 
// ( !\controller|delay_count [3] & ( \controller|delay_count [2] & ( (\controller|WRITE_S.DELAY~DUPLICATE_q  & (\controller|delay_count [0] & \controller|delay_count [1])) ) ) ) # ( \controller|delay_count [3] & ( !\controller|delay_count [2] & ( 
// (!\controller|WideOr5~combout ) # (\controller|WRITE_S.DELAY~DUPLICATE_q ) ) ) )

	.dataa(!\controller|WideOr5~combout ),
	.datab(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datac(!\controller|delay_count [0]),
	.datad(!\controller|delay_count [1]),
	.datae(!\controller|delay_count [3]),
	.dataf(!\controller|delay_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector17~0 .extended_lut = "off";
defparam \controller|Selector17~0 .lut_mask = 64'h0000BBBB0003BBBA;
defparam \controller|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N37
dffeas \controller|delay_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|delay_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|delay_count[3] .is_wysiwyg = "true";
defparam \controller|delay_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N30
cyclonev_lcell_comb \controller|WRITE_NS.ITERATE~0 (
// Equation(s):
// \controller|WRITE_NS.ITERATE~0_combout  = ( \controller|delay_count[1]~DUPLICATE_q  & ( (\controller|delay_count[2]~DUPLICATE_q  & (!\controller|delay_count [3] & \controller|delay_count [0])) ) )

	.dataa(gnd),
	.datab(!\controller|delay_count[2]~DUPLICATE_q ),
	.datac(!\controller|delay_count [3]),
	.datad(!\controller|delay_count [0]),
	.datae(gnd),
	.dataf(!\controller|delay_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.ITERATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.ITERATE~0 .extended_lut = "off";
defparam \controller|WRITE_NS.ITERATE~0 .lut_mask = 64'h0000000000300030;
defparam \controller|WRITE_NS.ITERATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N48
cyclonev_lcell_comb \controller|Selector2~0 (
// Equation(s):
// \controller|Selector2~0_combout  = ( \controller|Equal0~2_combout  & ( (!\controller|WRITE_NS.ITERATE~0_combout  & \controller|WRITE_S.DELAY~q ) ) ) # ( !\controller|Equal0~2_combout  & ( ((!\controller|WRITE_NS.ITERATE~0_combout  & 
// \controller|WRITE_S.DELAY~q )) # (\controller|WRITE_S.CHECK~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.datac(!\controller|WRITE_NS.ITERATE~0_combout ),
	.datad(!\controller|WRITE_S.DELAY~q ),
	.datae(gnd),
	.dataf(!\controller|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector2~0 .extended_lut = "off";
defparam \controller|Selector2~0 .lut_mask = 64'h33F333F300F000F0;
defparam \controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N49
dffeas \controller|WRITE_S.DELAY~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.DELAY~DUPLICATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.DELAY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N21
cyclonev_lcell_comb \controller|WRITE_NS.ITERATE~1 (
// Equation(s):
// \controller|WRITE_NS.ITERATE~1_combout  = ( \controller|WRITE_NS.ITERATE~0_combout  & ( \controller|WRITE_S.DELAY~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_NS.ITERATE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.ITERATE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.ITERATE~1 .extended_lut = "off";
defparam \controller|WRITE_NS.ITERATE~1 .lut_mask = 64'h0000000000FF00FF;
defparam \controller|WRITE_NS.ITERATE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N22
dffeas \controller|WRITE_S.ITERATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.ITERATE~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.ITERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.ITERATE .is_wysiwyg = "true";
defparam \controller|WRITE_S.ITERATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N51
cyclonev_lcell_comb \controller|WideOr4 (
// Equation(s):
// \controller|WideOr4~combout  = ( !\controller|WRITE_S.WRITE_DONE~q  & ( (!\controller|WRITE_S.WRITE_START~q  & (!\controller|WRITE_S.CHECK~DUPLICATE_q  & (\controller|WRITE_S.START~DUPLICATE_q  & !\controller|WRITE_S.DELAY~DUPLICATE_q ))) ) )

	.dataa(!\controller|WRITE_S.WRITE_START~q ),
	.datab(!\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.datac(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datad(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WRITE_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4 .extended_lut = "off";
defparam \controller|WideOr4 .lut_mask = 64'h0800080000000000;
defparam \controller|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N1
dffeas \controller|address_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[5] .is_wysiwyg = "true";
defparam \controller|address_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N0
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( \controller|address_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \controller|Add1~2  = CARRY(( \controller|address_count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N55
dffeas \controller|address_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[0] .is_wysiwyg = "true";
defparam \controller|address_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N54
cyclonev_lcell_comb \controller|Selector16~0 (
// Equation(s):
// \controller|Selector16~0_combout  = ( \controller|WRITE_S.ITERATE~q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [0])) # (\controller|Add1~1_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~q  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [0]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~1_sumout ),
	.datad(!\controller|address_count [0]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector16~0 .extended_lut = "off";
defparam \controller|Selector16~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N56
dffeas \controller|address_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N3
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))
// \controller|Add1~6  = CARRY(( \controller|address_count [1] ) + ( GND ) + ( \controller|Add1~2  ))

	.dataa(!\controller|address_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N51
cyclonev_lcell_comb \controller|Selector15~0 (
// Equation(s):
// \controller|Selector15~0_combout  = ( \controller|WRITE_S.ITERATE~q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [1])) # (\controller|Add1~5_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~q  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [1]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~5_sumout ),
	.datad(!\controller|address_count [1]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector15~0 .extended_lut = "off";
defparam \controller|Selector15~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N53
dffeas \controller|address_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[1] .is_wysiwyg = "true";
defparam \controller|address_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N6
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|address_count[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~6  ))
// \controller|Add1~10  = CARRY(( \controller|address_count[2]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N5
dffeas \controller|address_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[2] .is_wysiwyg = "true";
defparam \controller|address_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N3
cyclonev_lcell_comb \controller|Selector14~0 (
// Equation(s):
// \controller|Selector14~0_combout  = (!\controller|WRITE_S.ITERATE~q  & (!\controller|WideOr4~combout  & ((\controller|address_count [2])))) # (\controller|WRITE_S.ITERATE~q  & (((!\controller|WideOr4~combout  & \controller|address_count [2])) # 
// (\controller|Add1~9_sumout )))

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(!\controller|Add1~9_sumout ),
	.datad(!\controller|address_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector14~0 .extended_lut = "off";
defparam \controller|Selector14~0 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \controller|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N4
dffeas \controller|address_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N9
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))
// \controller|Add1~14  = CARRY(( \controller|address_count [3] ) + ( GND ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N21
cyclonev_lcell_comb \controller|Selector13~0 (
// Equation(s):
// \controller|Selector13~0_combout  = ( \controller|Add1~13_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [3])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~13_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [3]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [3]),
	.datae(gnd),
	.dataf(!\controller|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector13~0 .extended_lut = "off";
defparam \controller|Selector13~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N22
dffeas \controller|address_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[3] .is_wysiwyg = "true";
defparam \controller|address_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N12
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|address_count[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~14  ))
// \controller|Add1~18  = CARRY(( \controller|address_count[4]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(\controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N58
dffeas \controller|address_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[4] .is_wysiwyg = "true";
defparam \controller|address_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N57
cyclonev_lcell_comb \controller|Selector12~0 (
// Equation(s):
// \controller|Selector12~0_combout  = ( \controller|WRITE_S.ITERATE~q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [4])) # (\controller|Add1~17_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~q  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [4]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~17_sumout ),
	.datad(!\controller|address_count [4]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector12~0 .extended_lut = "off";
defparam \controller|Selector12~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N59
dffeas \controller|address_count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N15
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|address_count[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~18  ))
// \controller|Add1~22  = CARRY(( \controller|address_count[5]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(\controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N0
cyclonev_lcell_comb \controller|Selector11~0 (
// Equation(s):
// \controller|Selector11~0_combout  = ( \controller|Add1~21_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [5])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~21_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [5]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [5]),
	.datae(gnd),
	.dataf(!\controller|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector11~0 .extended_lut = "off";
defparam \controller|Selector11~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N2
dffeas \controller|address_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N18
cyclonev_lcell_comb \controller|Add1~25 (
// Equation(s):
// \controller|Add1~25_sumout  = SUM(( \controller|address_count [6] ) + ( GND ) + ( \controller|Add1~22  ))
// \controller|Add1~26  = CARRY(( \controller|address_count [6] ) + ( GND ) + ( \controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~25_sumout ),
	.cout(\controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~25 .extended_lut = "off";
defparam \controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N54
cyclonev_lcell_comb \controller|Selector10~0 (
// Equation(s):
// \controller|Selector10~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|WRITE_S.ITERATE~DUPLICATE_q  & \controller|Add1~25_sumout ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|WRITE_S.ITERATE~DUPLICATE_q  & 
// \controller|Add1~25_sumout )) # (\controller|address_count [6]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\controller|Add1~25_sumout ),
	.datad(!\controller|address_count [6]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector10~0 .extended_lut = "off";
defparam \controller|Selector10~0 .lut_mask = 64'h05FF05FF05050505;
defparam \controller|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N56
dffeas \controller|address_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[6] .is_wysiwyg = "true";
defparam \controller|address_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N21
cyclonev_lcell_comb \controller|Add1~29 (
// Equation(s):
// \controller|Add1~29_sumout  = SUM(( \controller|address_count [7] ) + ( GND ) + ( \controller|Add1~26  ))
// \controller|Add1~30  = CARRY(( \controller|address_count [7] ) + ( GND ) + ( \controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|address_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~29_sumout ),
	.cout(\controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~29 .extended_lut = "off";
defparam \controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N27
cyclonev_lcell_comb \controller|Selector9~0 (
// Equation(s):
// \controller|Selector9~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|WRITE_S.ITERATE~q  & \controller|Add1~29_sumout ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|WRITE_S.ITERATE~q  & \controller|Add1~29_sumout )) # 
// (\controller|address_count [7]) ) )

	.dataa(!\controller|address_count [7]),
	.datab(gnd),
	.datac(!\controller|WRITE_S.ITERATE~q ),
	.datad(!\controller|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector9~0 .extended_lut = "off";
defparam \controller|Selector9~0 .lut_mask = 64'h555F555F000F000F;
defparam \controller|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N29
dffeas \controller|address_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[7] .is_wysiwyg = "true";
defparam \controller|address_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N52
dffeas \controller|address_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N47
dffeas \controller|address_count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[12] .is_wysiwyg = "true";
defparam \controller|address_count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N24
cyclonev_lcell_comb \controller|Add1~33 (
// Equation(s):
// \controller|Add1~33_sumout  = SUM(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))
// \controller|Add1~34  = CARRY(( \controller|address_count [8] ) + ( GND ) + ( \controller|Add1~30  ))

	.dataa(gnd),
	.datab(!\controller|address_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~33_sumout ),
	.cout(\controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~33 .extended_lut = "off";
defparam \controller|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N18
cyclonev_lcell_comb \controller|Selector8~0 (
// Equation(s):
// \controller|Selector8~0_combout  = ( \controller|WideOr4~combout  & ( (\controller|Add1~33_sumout  & \controller|WRITE_S.ITERATE~DUPLICATE_q ) ) ) # ( !\controller|WideOr4~combout  & ( ((\controller|Add1~33_sumout  & 
// \controller|WRITE_S.ITERATE~DUPLICATE_q )) # (\controller|address_count [8]) ) )

	.dataa(gnd),
	.datab(!\controller|Add1~33_sumout ),
	.datac(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datad(!\controller|address_count [8]),
	.datae(gnd),
	.dataf(!\controller|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector8~0 .extended_lut = "off";
defparam \controller|Selector8~0 .lut_mask = 64'h03FF03FF03030303;
defparam \controller|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N20
dffeas \controller|address_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[8] .is_wysiwyg = "true";
defparam \controller|address_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N27
cyclonev_lcell_comb \controller|Add1~37 (
// Equation(s):
// \controller|Add1~37_sumout  = SUM(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))
// \controller|Add1~38  = CARRY(( \controller|address_count [9] ) + ( GND ) + ( \controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~37_sumout ),
	.cout(\controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~37 .extended_lut = "off";
defparam \controller|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N18
cyclonev_lcell_comb \controller|Selector7~0 (
// Equation(s):
// \controller|Selector7~0_combout  = ( \controller|Add1~37_sumout  & ( ((!\controller|WideOr4~combout  & \controller|address_count [9])) # (\controller|WRITE_S.ITERATE~q ) ) ) # ( !\controller|Add1~37_sumout  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [9]) ) )

	.dataa(!\controller|WRITE_S.ITERATE~q ),
	.datab(!\controller|WideOr4~combout ),
	.datac(gnd),
	.datad(!\controller|address_count [9]),
	.datae(gnd),
	.dataf(!\controller|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector7~0 .extended_lut = "off";
defparam \controller|Selector7~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \controller|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N19
dffeas \controller|address_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[9] .is_wysiwyg = "true";
defparam \controller|address_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N30
cyclonev_lcell_comb \controller|Add1~41 (
// Equation(s):
// \controller|Add1~41_sumout  = SUM(( \controller|address_count [10] ) + ( GND ) + ( \controller|Add1~38  ))
// \controller|Add1~42  = CARRY(( \controller|address_count [10] ) + ( GND ) + ( \controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~41_sumout ),
	.cout(\controller|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~41 .extended_lut = "off";
defparam \controller|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N48
cyclonev_lcell_comb \controller|Selector6~0 (
// Equation(s):
// \controller|Selector6~0_combout  = ( \controller|WRITE_S.ITERATE~q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [10])) # (\controller|Add1~41_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~q  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [10]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(!\controller|Add1~41_sumout ),
	.datac(gnd),
	.datad(!\controller|address_count [10]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector6~0 .extended_lut = "off";
defparam \controller|Selector6~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N50
dffeas \controller|address_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[10] .is_wysiwyg = "true";
defparam \controller|address_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N33
cyclonev_lcell_comb \controller|Add1~45 (
// Equation(s):
// \controller|Add1~45_sumout  = SUM(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))
// \controller|Add1~46  = CARRY(( \controller|address_count [11] ) + ( GND ) + ( \controller|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~45_sumout ),
	.cout(\controller|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~45 .extended_lut = "off";
defparam \controller|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N42
cyclonev_lcell_comb \controller|Selector5~0 (
// Equation(s):
// \controller|Selector5~0_combout  = ( \controller|WRITE_S.ITERATE~q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [11])) # (\controller|Add1~45_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~q  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [11]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~45_sumout ),
	.datad(!\controller|address_count [11]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector5~0 .extended_lut = "off";
defparam \controller|Selector5~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N44
dffeas \controller|address_count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[11] .is_wysiwyg = "true";
defparam \controller|address_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N36
cyclonev_lcell_comb \controller|Add1~49 (
// Equation(s):
// \controller|Add1~49_sumout  = SUM(( \controller|address_count [12] ) + ( GND ) + ( \controller|Add1~46  ))

	.dataa(gnd),
	.datab(!\controller|address_count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~49 .extended_lut = "off";
defparam \controller|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y68_N45
cyclonev_lcell_comb \controller|Selector4~0 (
// Equation(s):
// \controller|Selector4~0_combout  = ( \controller|WRITE_S.ITERATE~q  & ( ((!\controller|WideOr4~combout  & \controller|address_count [12])) # (\controller|Add1~49_sumout ) ) ) # ( !\controller|WRITE_S.ITERATE~q  & ( (!\controller|WideOr4~combout  & 
// \controller|address_count [12]) ) )

	.dataa(!\controller|WideOr4~combout ),
	.datab(gnd),
	.datac(!\controller|Add1~49_sumout ),
	.datad(!\controller|address_count [12]),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector4~0 .extended_lut = "off";
defparam \controller|Selector4~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y68_N46
dffeas \controller|address_count[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N43
dffeas \controller|address_count[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N3
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( !\controller|address_count [10] & ( (\controller|address_count[12]~DUPLICATE_q  & (\controller|address_count [9] & (!\controller|address_count[11]~DUPLICATE_q  & !\controller|address_count [8]))) ) )

	.dataa(!\controller|address_count[12]~DUPLICATE_q ),
	.datab(!\controller|address_count [9]),
	.datac(!\controller|address_count[11]~DUPLICATE_q ),
	.datad(!\controller|address_count [8]),
	.datae(gnd),
	.dataf(!\controller|address_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h1000100000000000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N6
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( \controller|address_count [3] & ( (!\controller|address_count [6] & (\controller|address_count[2]~DUPLICATE_q  & (\controller|address_count[5]~DUPLICATE_q  & \controller|address_count [4]))) ) )

	.dataa(!\controller|address_count [6]),
	.datab(!\controller|address_count[2]~DUPLICATE_q ),
	.datac(!\controller|address_count[5]~DUPLICATE_q ),
	.datad(!\controller|address_count [4]),
	.datae(gnd),
	.dataf(!\controller|address_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000000020002;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N24
cyclonev_lcell_comb \controller|Equal0~2 (
// Equation(s):
// \controller|Equal0~2_combout  = ( \controller|Equal0~1_combout  & ( (\controller|address_count [7] & (\controller|address_count[1]~DUPLICATE_q  & (\controller|address_count [0] & \controller|Equal0~0_combout ))) ) )

	.dataa(!\controller|address_count [7]),
	.datab(!\controller|address_count[1]~DUPLICATE_q ),
	.datac(!\controller|address_count [0]),
	.datad(!\controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~2 .extended_lut = "off";
defparam \controller|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N9
cyclonev_lcell_comb \controller|Selector0~0 (
// Equation(s):
// \controller|Selector0~0_combout  = ( \controller|Equal0~2_combout  & ( (!\controller|WRITE_S.START~DUPLICATE_q ) # (\controller|WRITE_S.CHECK~DUPLICATE_q ) ) ) # ( !\controller|Equal0~2_combout  & ( !\controller|WRITE_S.START~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datad(!\controller|WRITE_S.CHECK~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\controller|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector0~0 .extended_lut = "off";
defparam \controller|Selector0~0 .lut_mask = 64'hF0F0F0F0F0FFF0FF;
defparam \controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N11
dffeas \controller|WRITE_S.WRITE_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_DONE .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N42
cyclonev_lcell_comb \controller|Selector1~0 (
// Equation(s):
// \controller|Selector1~0_combout  = ( \controller|controller|switch_buffer~q  & ( \controller|WRITE_S.WRITE_DONE~q  ) ) # ( !\controller|controller|switch_buffer~q  & ( (\controller|WRITE_S.WAIT_SWITCH~q ) # (\controller|WRITE_S.WRITE_DONE~q ) ) )

	.dataa(gnd),
	.datab(!\controller|WRITE_S.WRITE_DONE~q ),
	.datac(gnd),
	.datad(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datae(gnd),
	.dataf(!\controller|controller|switch_buffer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector1~0 .extended_lut = "off";
defparam \controller|Selector1~0 .lut_mask = 64'h33FF33FF33333333;
defparam \controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N44
dffeas \controller|WRITE_S.WAIT_SWITCH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WAIT_SWITCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WAIT_SWITCH .is_wysiwyg = "true";
defparam \controller|WRITE_S.WAIT_SWITCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N3
cyclonev_lcell_comb \controller|WRITE_NS.WRITE_START~0 (
// Equation(s):
// \controller|WRITE_NS.WRITE_START~0_combout  = ( \controller|controller|switch_buffer~q  & ( \controller|WRITE_S.WAIT_SWITCH~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|switch_buffer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS.WRITE_START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS.WRITE_START~0 .extended_lut = "off";
defparam \controller|WRITE_NS.WRITE_START~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|WRITE_NS.WRITE_START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N5
dffeas \controller|WRITE_S.WRITE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS.WRITE_START~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.WRITE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.WRITE_START .is_wysiwyg = "true";
defparam \controller|WRITE_S.WRITE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N0
cyclonev_lcell_comb \controller|WRITE_NS~0 (
// Equation(s):
// \controller|WRITE_NS~0_combout  = ( \controller|WRITE_S.ITERATE~q  ) # ( !\controller|WRITE_S.ITERATE~q  & ( \controller|WRITE_S.WRITE_START~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WRITE_S.WRITE_START~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.ITERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WRITE_NS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WRITE_NS~0 .extended_lut = "off";
defparam \controller|WRITE_NS~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \controller|WRITE_NS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N2
dffeas \controller|WRITE_S.CHECK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|WRITE_NS~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|WRITE_S.CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|WRITE_S.CHECK .is_wysiwyg = "true";
defparam \controller|WRITE_S.CHECK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N39
cyclonev_lcell_comb \controller|Selector3~0 (
// Equation(s):
// \controller|Selector3~0_combout  = ( !\controller|WRITE_S.WAIT_SWITCH~q  & ( (!\controller|WRITE_S.ITERATE~DUPLICATE_q  & !\controller|WRITE_S.DELAY~DUPLICATE_q ) ) )

	.dataa(!\controller|WRITE_S.ITERATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\controller|WRITE_S.DELAY~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.WAIT_SWITCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~0 .extended_lut = "off";
defparam \controller|Selector3~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N45
cyclonev_lcell_comb \controller|Selector3~1 (
// Equation(s):
// \controller|Selector3~1_combout  = ( \controller|WRITE_S.START~DUPLICATE_q  & ( ((\controller|vga_write_done~q  & ((!\controller|Selector3~0_combout ) # (\controller|WRITE_S.CHECK~q )))) # (\controller|WRITE_S.WRITE_DONE~q ) ) ) # ( 
// !\controller|WRITE_S.START~DUPLICATE_q  & ( (\controller|vga_write_done~q ) # (\controller|WRITE_S.WRITE_DONE~q ) ) )

	.dataa(!\controller|WRITE_S.CHECK~q ),
	.datab(!\controller|WRITE_S.WRITE_DONE~q ),
	.datac(!\controller|Selector3~0_combout ),
	.datad(!\controller|vga_write_done~q ),
	.datae(gnd),
	.dataf(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Selector3~1 .extended_lut = "off";
defparam \controller|Selector3~1 .lut_mask = 64'h33FF33FF33F733F7;
defparam \controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N46
dffeas \controller|vga_write_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vga_write_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vga_write_done .is_wysiwyg = "true";
defparam \controller|vga_write_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N54
cyclonev_lcell_comb \controller|controller|driver|disp_done~0 (
// Equation(s):
// \controller|controller|driver|disp_done~0_combout  = ( \controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|Equal7~0_combout  & ( (!\KEY[3]~input_o  & (((\controller|controller|driver|disp_done~q )))) # (\KEY[3]~input_o  & 
// (!\controller|controller|driver|vcount [5] & (!\controller|controller|driver|vcount [0]))) ) ) ) # ( !\controller|controller|driver|vs.VFRONT~q  & ( \controller|controller|driver|Equal7~0_combout  & ( \controller|controller|driver|disp_done~q  ) ) ) # ( 
// \controller|controller|driver|vs.VFRONT~q  & ( !\controller|controller|driver|Equal7~0_combout  & ( (!\KEY[3]~input_o  & \controller|controller|driver|disp_done~q ) ) ) ) # ( !\controller|controller|driver|vs.VFRONT~q  & ( 
// !\controller|controller|driver|Equal7~0_combout  & ( \controller|controller|driver|disp_done~q  ) ) )

	.dataa(!\controller|controller|driver|vcount [5]),
	.datab(!\controller|controller|driver|vcount [0]),
	.datac(!\KEY[3]~input_o ),
	.datad(!\controller|controller|driver|disp_done~q ),
	.datae(!\controller|controller|driver|vs.VFRONT~q ),
	.dataf(!\controller|controller|driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|disp_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|disp_done~0 .extended_lut = "off";
defparam \controller|controller|driver|disp_done~0 .lut_mask = 64'h00FF00F000FF08F8;
defparam \controller|controller|driver|disp_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y69_N35
dffeas \controller|controller|driver|disp_done (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|disp_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|disp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|disp_done .is_wysiwyg = "true";
defparam \controller|controller|driver|disp_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N42
cyclonev_lcell_comb \controller|controller|Selector0~1 (
// Equation(s):
// \controller|controller|Selector0~1_combout  = ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (!\controller|controller|count [3]) # ((!\controller|controller|SWITCH_S.DELAY~q ) # 
// (!\controller|controller|Selector0~0_combout )) ) ) ) # ( !\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( \controller|controller|driver|disp_done~q  & ( (\controller|vga_write_done~q  & ((!\controller|controller|count [3]) # 
// ((!\controller|controller|SWITCH_S.DELAY~q ) # (!\controller|controller|Selector0~0_combout )))) ) ) ) # ( \controller|controller|SWITCH_S.WAIT_SIGNAL~q  & ( !\controller|controller|driver|disp_done~q  & ( (!\controller|controller|count [3]) # 
// ((!\controller|controller|SWITCH_S.DELAY~q ) # (!\controller|controller|Selector0~0_combout )) ) ) )

	.dataa(!\controller|controller|count [3]),
	.datab(!\controller|controller|SWITCH_S.DELAY~q ),
	.datac(!\controller|vga_write_done~q ),
	.datad(!\controller|controller|Selector0~0_combout ),
	.datae(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector0~1 .extended_lut = "off";
defparam \controller|controller|Selector0~1 .lut_mask = 64'h0000FFEE0F0EFFEE;
defparam \controller|controller|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N44
dffeas \controller|controller|SWITCH_S.WAIT_SIGNAL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.WAIT_SIGNAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N48
cyclonev_lcell_comb \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 (
// Equation(s):
// \controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout  = ( \controller|controller|driver|disp_done~q  & ( (!\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & \controller|vga_write_done~q ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datac(!\controller|vga_write_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|disp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .extended_lut = "off";
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \controller|controller|SWITCH_NS.SWITCH_BUFFER~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N50
dffeas \controller|controller|SWITCH_S.SWITCH_BUFFER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|SWITCH_NS.SWITCH_BUFFER~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .is_wysiwyg = "true";
defparam \controller|controller|SWITCH_S.SWITCH_BUFFER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N51
cyclonev_lcell_comb \controller|controller|Selector6~0 (
// Equation(s):
// \controller|controller|Selector6~0_combout  = ( \controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( (\controller|controller|switch_buffer~q ) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) ) # ( 
// !\controller|controller|SWITCH_S.DELAY~DUPLICATE_q  & ( ((!\controller|controller|SWITCH_S.WAIT_SIGNAL~q  & \controller|controller|switch_buffer~q )) # (\controller|controller|SWITCH_S.SWITCH_BUFFER~q ) ) )

	.dataa(!\controller|controller|SWITCH_S.SWITCH_BUFFER~q ),
	.datab(gnd),
	.datac(!\controller|controller|SWITCH_S.WAIT_SIGNAL~q ),
	.datad(!\controller|controller|switch_buffer~q ),
	.datae(gnd),
	.dataf(!\controller|controller|SWITCH_S.DELAY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Selector6~0 .extended_lut = "off";
defparam \controller|controller|Selector6~0 .lut_mask = 64'h55F555F555FF55FF;
defparam \controller|controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y68_N52
dffeas \controller|controller|switch_buffer (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|switch_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|switch_buffer .is_wysiwyg = "true";
defparam \controller|controller|switch_buffer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N33
cyclonev_lcell_comb \controller|controller|buffer|Selector0~0 (
// Equation(s):
// \controller|controller|buffer|Selector0~0_combout  = ( \controller|controller|switch_buffer~q  & ( (!\controller|WRITE_S.START~DUPLICATE_q ) # (\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ) ) ) # ( !\controller|controller|switch_buffer~q  & ( 
// (!\controller|WRITE_S.START~DUPLICATE_q ) # (\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ) ) )

	.dataa(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datab(gnd),
	.datac(!\controller|WRITE_S.START~DUPLICATE_q ),
	.datad(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datae(gnd),
	.dataf(!\controller|controller|switch_buffer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector0~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector0~0 .lut_mask = 64'hF0FFF0FFF5F5F5F5;
defparam \controller|controller|buffer|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N35
dffeas \controller|controller|buffer|S.B1_DISP_B2_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B1_DISP_B2_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N36
cyclonev_lcell_comb \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 (
// Equation(s):
// \controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout  = ( \controller|controller|switch_buffer~q  & ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  ) ) # ( !\controller|controller|switch_buffer~q  & ( 
// \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datad(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datae(gnd),
	.dataf(!\controller|controller|switch_buffer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .extended_lut = "off";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y68_N38
dffeas \controller|controller|buffer|S.B2_DISP_B1_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|S.B2_DISP_B1_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .is_wysiwyg = "true";
defparam \controller|controller|buffer|S.B2_DISP_B1_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N6
cyclonev_lcell_comb \controller|controller|buffer|Selector61~0 (
// Equation(s):
// \controller|controller|buffer|Selector61~0_combout  = ( \controller|controller|buffer|wren_2~q  & ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  ) ) # ( !\controller|controller|buffer|wren_2~q  & ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q 
//  ) ) # ( \controller|controller|buffer|wren_2~q  & ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( !\controller|controller|buffer|S.B2_DISP_B1_WRITE~q  ) ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|wren_2~q ),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector61~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector61~0 .lut_mask = 64'h0000CCCCFFFFFFFF;
defparam \controller|controller|buffer|Selector61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N7
dffeas \controller|controller|buffer|wren_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_2 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N24
cyclonev_lcell_comb \rr|Selector4~0 (
// Equation(s):
// \rr|Selector4~0_combout  = ( \rr|WideOr13~0_combout  & ( (\rr|S.WRITE_BG~DUPLICATE_q ) # (\rr|S.WRITE_REG~q ) ) ) # ( !\rr|WideOr13~0_combout  & ( ((\rr|ascii_write_en~q ) # (\rr|S.WRITE_BG~DUPLICATE_q )) # (\rr|S.WRITE_REG~q ) ) )

	.dataa(gnd),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datad(!\rr|ascii_write_en~q ),
	.datae(gnd),
	.dataf(!\rr|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector4~0 .extended_lut = "off";
defparam \rr|Selector4~0 .lut_mask = 64'h3FFF3FFF3F3F3F3F;
defparam \rr|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N25
dffeas \rr|ascii_write_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_en .is_wysiwyg = "true";
defparam \rr|ascii_write_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N36
cyclonev_lcell_comb \rr|Selector12~0 (
// Equation(s):
// \rr|Selector12~0_combout  = ( \rr|S.WRITE_BG~DUPLICATE_q  & ( (!\rr|S.WRITE_REG~q  & \rr|bg_str_count [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|S.WRITE_REG~q ),
	.datad(!\rr|bg_str_count [12]),
	.datae(gnd),
	.dataf(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector12~0 .extended_lut = "off";
defparam \rr|Selector12~0 .lut_mask = 64'h0000000000F000F0;
defparam \rr|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N15
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( !\S.READ_OP~q  & ( (!\S.RENDER_DONE~q  & !\S.START_RENDER~q ) ) )

	.dataa(!\S.RENDER_DONE~q ),
	.datab(gnd),
	.datac(!\S.START_RENDER~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\S.READ_OP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N57
cyclonev_lcell_comb \WideOr14~1 (
// Equation(s):
// \WideOr14~1_combout  = ( \WideOr3~0_combout  & ( \WideOr14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~1 .extended_lut = "off";
defparam \WideOr14~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N57
cyclonev_lcell_comb WideOr13(
// Equation(s):
// \WideOr13~combout  = ( \S.READ_A~q  ) # ( !\S.READ_A~q  & ( (!\WideOr14~1_combout ) # (\S.READ_B~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr14~1_combout ),
	.datad(!\S.READ_B~q ),
	.datae(gnd),
	.dataf(!\S.READ_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr13.extended_lut = "off";
defparam WideOr13.lut_mask = 64'hF0FFF0FFFFFFFFFF;
defparam WideOr13.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N48
cyclonev_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = ( op[2] & ( \SW[2]~input_o  & ( (((!\WideOr16~0_combout ) # (\S.RENDER_DONE~q )) # (\S.START_RENDER~q )) # (\S.READ_OP~q ) ) ) ) # ( !op[2] & ( \SW[2]~input_o  & ( \S.READ_OP~q  ) ) ) # ( op[2] & ( !\SW[2]~input_o  & ( 
// ((!\WideOr16~0_combout ) # (\S.RENDER_DONE~q )) # (\S.START_RENDER~q ) ) ) )

	.dataa(!\S.READ_OP~q ),
	.datab(!\S.START_RENDER~q ),
	.datac(!\S.RENDER_DONE~q ),
	.datad(!\WideOr16~0_combout ),
	.datae(!op[2]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector108~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector108~0 .extended_lut = "off";
defparam \Selector108~0 .lut_mask = 64'h0000FF3F5555FF7F;
defparam \Selector108~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N50
dffeas \op[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector108~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op[2] .is_wysiwyg = "true";
defparam \op[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N9
cyclonev_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = ( op[0] & ( \SW[0]~input_o  & ( (((!\WideOr16~0_combout ) # (\S.READ_OP~q )) # (\S.START_RENDER~q )) # (\S.RENDER_DONE~q ) ) ) ) # ( !op[0] & ( \SW[0]~input_o  & ( \S.READ_OP~q  ) ) ) # ( op[0] & ( !\SW[0]~input_o  & ( 
// ((!\WideOr16~0_combout ) # (\S.START_RENDER~q )) # (\S.RENDER_DONE~q ) ) ) )

	.dataa(!\S.RENDER_DONE~q ),
	.datab(!\S.START_RENDER~q ),
	.datac(!\WideOr16~0_combout ),
	.datad(!\S.READ_OP~q ),
	.datae(!op[0]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector110~0 .extended_lut = "off";
defparam \Selector110~0 .lut_mask = 64'h0000F7F700FFF7FF;
defparam \Selector110~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N11
dffeas \op[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector110~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op[0] .is_wysiwyg = "true";
defparam \op[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N51
cyclonev_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = ( op[1] & ( \SW[1]~input_o  & ( (((!\WideOr16~0_combout ) # (\S.RENDER_DONE~q )) # (\S.START_RENDER~q )) # (\S.READ_OP~q ) ) ) ) # ( !op[1] & ( \SW[1]~input_o  & ( \S.READ_OP~q  ) ) ) # ( op[1] & ( !\SW[1]~input_o  & ( 
// ((!\WideOr16~0_combout ) # (\S.RENDER_DONE~q )) # (\S.START_RENDER~q ) ) ) )

	.dataa(!\S.READ_OP~q ),
	.datab(!\S.START_RENDER~q ),
	.datac(!\WideOr16~0_combout ),
	.datad(!\S.RENDER_DONE~q ),
	.datae(!op[1]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector109~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector109~0 .extended_lut = "off";
defparam \Selector109~0 .lut_mask = 64'h0000F3FF5555F7FF;
defparam \Selector109~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N53
dffeas \op[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector109~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op[1] .is_wysiwyg = "true";
defparam \op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N45
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( op[1] & ( !op[0] ) )

	.dataa(gnd),
	.datab(!op[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N6
cyclonev_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = ( op[3] & ( \SW[3]~input_o  & ( (((!\WideOr16~0_combout ) # (\S.READ_OP~q )) # (\S.START_RENDER~q )) # (\S.RENDER_DONE~q ) ) ) ) # ( !op[3] & ( \SW[3]~input_o  & ( \S.READ_OP~q  ) ) ) # ( op[3] & ( !\SW[3]~input_o  & ( 
// ((!\WideOr16~0_combout ) # (\S.START_RENDER~q )) # (\S.RENDER_DONE~q ) ) ) )

	.dataa(!\S.RENDER_DONE~q ),
	.datab(!\S.START_RENDER~q ),
	.datac(!\S.READ_OP~q ),
	.datad(!\WideOr16~0_combout ),
	.datae(!op[3]),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector107~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector107~0 .extended_lut = "off";
defparam \Selector107~0 .lut_mask = 64'h0000FF770F0FFF7F;
defparam \Selector107~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y61_N8
dffeas \op[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector107~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op[3] .is_wysiwyg = "true";
defparam \op[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N30
cyclonev_lcell_comb \alu_0|Mux10~2 (
// Equation(s):
// \alu_0|Mux10~2_combout  = ( op[3] & ( (!\Selector37~2_combout ) # (op[2]) ) )

	.dataa(gnd),
	.datab(!op[2]),
	.datac(!\Selector37~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux10~2 .extended_lut = "off";
defparam \alu_0|Mux10~2 .lut_mask = 64'h00000000F3F3F3F3;
defparam \alu_0|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N14
dffeas \src_b[0]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector106~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N30
cyclonev_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = ( \src_b[0]~_Duplicate_2_q  & ( \SW[0]~input_o  & ( (((!\WideOr14~1_combout ) # (\S.WRITE_DATA~q )) # (\S.READ_B~q )) # (\S.READ_A~q ) ) ) ) # ( !\src_b[0]~_Duplicate_2_q  & ( \SW[0]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[0]~_Duplicate_2_q  & ( !\SW[0]~input_o  & ( ((!\WideOr14~1_combout ) # (\S.WRITE_DATA~q )) # (\S.READ_A~q ) ) ) )

	.dataa(!\S.READ_A~q ),
	.datab(!\S.READ_B~q ),
	.datac(!\WideOr14~1_combout ),
	.datad(!\S.WRITE_DATA~q ),
	.datae(!\src_b[0]~_Duplicate_2_q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector106~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector106~0 .extended_lut = "off";
defparam \Selector106~0 .lut_mask = 64'h0000F5FF3333F7FF;
defparam \Selector106~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y64_N20
dffeas \src_b[1]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector105~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N33
cyclonev_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = ( \src_b[1]~_Duplicate_2_q  & ( \SW[1]~input_o  & ( (((!\WideOr14~1_combout ) # (\S.WRITE_DATA~q )) # (\S.READ_B~q )) # (\S.READ_A~q ) ) ) ) # ( !\src_b[1]~_Duplicate_2_q  & ( \SW[1]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[1]~_Duplicate_2_q  & ( !\SW[1]~input_o  & ( ((!\WideOr14~1_combout ) # (\S.WRITE_DATA~q )) # (\S.READ_A~q ) ) ) )

	.dataa(!\S.READ_A~q ),
	.datab(!\S.READ_B~q ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\WideOr14~1_combout ),
	.datae(!\src_b[1]~_Duplicate_2_q ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector105~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector105~0 .extended_lut = "off";
defparam \Selector105~0 .lut_mask = 64'h0000FF5F3333FF7F;
defparam \Selector105~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N50
dffeas \src_b[2]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector104~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N0
cyclonev_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = ( \src_b[2]~_Duplicate_2_q  & ( \SW[2]~input_o  & ( (!\WideOr14~1_combout ) # (((\S.READ_A~q ) # (\S.WRITE_DATA~q )) # (\S.READ_B~q )) ) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( \SW[2]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[2]~_Duplicate_2_q  & ( !\SW[2]~input_o  & ( (!\WideOr14~1_combout ) # ((\S.READ_A~q ) # (\S.WRITE_DATA~q )) ) ) )

	.dataa(!\WideOr14~1_combout ),
	.datab(!\S.READ_B~q ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\S.READ_A~q ),
	.datae(!\src_b[2]~_Duplicate_2_q ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector104~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector104~0 .extended_lut = "off";
defparam \Selector104~0 .lut_mask = 64'h0000AFFF3333BFFF;
defparam \Selector104~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N35
dffeas \src_b[3]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector103~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N33
cyclonev_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = ( \src_b[3]~_Duplicate_2_q  & ( \SW[3]~input_o  & ( (!\WideOr14~1_combout ) # (((\S.WRITE_DATA~q ) # (\S.READ_A~q )) # (\S.READ_B~q )) ) ) ) # ( !\src_b[3]~_Duplicate_2_q  & ( \SW[3]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[3]~_Duplicate_2_q  & ( !\SW[3]~input_o  & ( (!\WideOr14~1_combout ) # ((\S.WRITE_DATA~q ) # (\S.READ_A~q )) ) ) )

	.dataa(!\WideOr14~1_combout ),
	.datab(!\S.READ_B~q ),
	.datac(!\S.READ_A~q ),
	.datad(!\S.WRITE_DATA~q ),
	.datae(!\src_b[3]~_Duplicate_2_q ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector103~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector103~0 .extended_lut = "off";
defparam \Selector103~0 .lut_mask = 64'h0000AFFF3333BFFF;
defparam \Selector103~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N20
dffeas \src_b[4]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector102~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N18
cyclonev_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = ( \src_b[4]~_Duplicate_2_q  & ( \SW[4]~input_o  & ( (((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.READ_B~q )) # (\S.WRITE_DATA~q ) ) ) ) # ( !\src_b[4]~_Duplicate_2_q  & ( \SW[4]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[4]~_Duplicate_2_q  & ( !\SW[4]~input_o  & ( ((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.WRITE_DATA~q ) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\S.READ_B~q ),
	.datac(!\WideOr14~1_combout ),
	.datad(!\S.READ_A~q ),
	.datae(!\src_b[4]~_Duplicate_2_q ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector102~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector102~0 .extended_lut = "off";
defparam \Selector102~0 .lut_mask = 64'h0000F5FF3333F7FF;
defparam \Selector102~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N5
dffeas \src_b[5]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N3
cyclonev_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = ( \src_b[5]~_Duplicate_2_q  & ( \SW[5]~input_o  & ( (!\WideOr14~1_combout ) # (((\S.WRITE_DATA~q ) # (\S.READ_A~q )) # (\S.READ_B~q )) ) ) ) # ( !\src_b[5]~_Duplicate_2_q  & ( \SW[5]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[5]~_Duplicate_2_q  & ( !\SW[5]~input_o  & ( (!\WideOr14~1_combout ) # ((\S.WRITE_DATA~q ) # (\S.READ_A~q )) ) ) )

	.dataa(!\WideOr14~1_combout ),
	.datab(!\S.READ_B~q ),
	.datac(!\S.READ_A~q ),
	.datad(!\S.WRITE_DATA~q ),
	.datae(!\src_b[5]~_Duplicate_2_q ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector101~0 .extended_lut = "off";
defparam \Selector101~0 .lut_mask = 64'h0000AFFF3333BFFF;
defparam \Selector101~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N47
dffeas \src_b[6]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N45
cyclonev_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = ( \src_b[6]~_Duplicate_2_q  & ( \SW[6]~input_o  & ( (((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.READ_B~q )) # (\S.WRITE_DATA~q ) ) ) ) # ( !\src_b[6]~_Duplicate_2_q  & ( \SW[6]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[6]~_Duplicate_2_q  & ( !\SW[6]~input_o  & ( ((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.WRITE_DATA~q ) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\S.READ_B~q ),
	.datac(!\S.READ_A~q ),
	.datad(!\WideOr14~1_combout ),
	.datae(!\src_b[6]~_Duplicate_2_q ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector100~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector100~0 .extended_lut = "off";
defparam \Selector100~0 .lut_mask = 64'h0000FF5F3333FF7F;
defparam \Selector100~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N44
dffeas \src_b[7]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N42
cyclonev_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = ( \src_b[7]~_Duplicate_2_q  & ( \SW[7]~input_o  & ( (((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.READ_B~q )) # (\S.WRITE_DATA~q ) ) ) ) # ( !\src_b[7]~_Duplicate_2_q  & ( \SW[7]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[7]~_Duplicate_2_q  & ( !\SW[7]~input_o  & ( ((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.WRITE_DATA~q ) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\S.READ_B~q ),
	.datac(!\WideOr14~1_combout ),
	.datad(!\S.READ_A~q ),
	.datae(!\src_b[7]~_Duplicate_2_q ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector99~0 .extended_lut = "off";
defparam \Selector99~0 .lut_mask = 64'h0000F5FF3333F7FF;
defparam \Selector99~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N32
dffeas \src_b[8]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector98~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_b[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N30
cyclonev_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = ( \src_b[8]~_Duplicate_2_q  & ( \SW[8]~input_o  & ( (!\WideOr14~1_combout ) # (((\S.READ_A~q ) # (\S.WRITE_DATA~q )) # (\S.READ_B~q )) ) ) ) # ( !\src_b[8]~_Duplicate_2_q  & ( \SW[8]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[8]~_Duplicate_2_q  & ( !\SW[8]~input_o  & ( (!\WideOr14~1_combout ) # ((\S.READ_A~q ) # (\S.WRITE_DATA~q )) ) ) )

	.dataa(!\WideOr14~1_combout ),
	.datab(!\S.READ_B~q ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\S.READ_A~q ),
	.datae(!\src_b[8]~_Duplicate_2_q ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector98~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector98~0 .extended_lut = "off";
defparam \Selector98~0 .lut_mask = 64'h0000AFFF3333BFFF;
defparam \Selector98~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N23
dffeas \src_b[10]~_Duplicate_32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector96~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_b[10]~_Duplicate_32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_b[10]~_Duplicate_32 .is_wysiwyg = "true";
defparam \src_b[10]~_Duplicate_32 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N21
cyclonev_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = ( \src_b[10]~_Duplicate_32_q  & ( \SW[9]~input_o  & ( (((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.READ_B~q )) # (\S.WRITE_DATA~q ) ) ) ) # ( !\src_b[10]~_Duplicate_32_q  & ( \SW[9]~input_o  & ( \S.READ_B~q  ) ) ) # ( 
// \src_b[10]~_Duplicate_32_q  & ( !\SW[9]~input_o  & ( ((!\WideOr14~1_combout ) # (\S.READ_A~q )) # (\S.WRITE_DATA~q ) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\S.READ_B~q ),
	.datac(!\S.READ_A~q ),
	.datad(!\WideOr14~1_combout ),
	.datae(!\src_b[10]~_Duplicate_32_q ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector96~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector96~0 .extended_lut = "off";
defparam \Selector96~0 .lut_mask = 64'h0000FF5F3333FF7F;
defparam \Selector96~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N41
dffeas \src_a[0]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector74~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N39
cyclonev_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = ( \src_a[0]~_Duplicate_2_q  & ( \SW[0]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[0]~_Duplicate_2_q  & ( \SW[0]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[0]~_Duplicate_2_q  & ( !\SW[0]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\WideOr14~0_combout ),
	.datae(!\src_a[0]~_Duplicate_2_q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector74~0 .extended_lut = "off";
defparam \Selector74~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N29
dffeas \src_a[1]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector73~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N27
cyclonev_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = ( \src_a[1]~_Duplicate_2_q  & ( \SW[1]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[1]~_Duplicate_2_q  & ( \SW[1]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[1]~_Duplicate_2_q  & ( !\SW[1]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\WideOr14~0_combout ),
	.datae(!\src_a[1]~_Duplicate_2_q ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector73~0 .extended_lut = "off";
defparam \Selector73~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N14
dffeas \src_a[2]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector72~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N12
cyclonev_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = ( \src_a[2]~_Duplicate_2_q  & ( \SW[2]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[2]~_Duplicate_2_q  & ( \SW[2]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[2]~_Duplicate_2_q  & ( !\SW[2]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr14~0_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\src_a[2]~_Duplicate_2_q ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector72~0 .extended_lut = "off";
defparam \Selector72~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N8
dffeas \src_a[3]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector71~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N6
cyclonev_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = ( \src_a[3]~_Duplicate_2_q  & ( \SW[3]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[3]~_Duplicate_2_q  & ( \SW[3]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[3]~_Duplicate_2_q  & ( !\SW[3]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr14~0_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\src_a[3]~_Duplicate_2_q ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector71~0 .extended_lut = "off";
defparam \Selector71~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N59
dffeas \src_a[4]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector70~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N57
cyclonev_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = ( \src_a[4]~_Duplicate_2_q  & ( \SW[4]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[4]~_Duplicate_2_q  & ( \SW[4]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[4]~_Duplicate_2_q  & ( !\SW[4]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\WideOr14~0_combout ),
	.datae(!\src_a[4]~_Duplicate_2_q ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector70~0 .extended_lut = "off";
defparam \Selector70~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N26
dffeas \src_a[5]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N24
cyclonev_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = ( \src_a[5]~_Duplicate_2_q  & ( \SW[5]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[5]~_Duplicate_2_q  & ( \SW[5]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[5]~_Duplicate_2_q  & ( !\SW[5]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr14~0_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\src_a[5]~_Duplicate_2_q ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector69~0 .extended_lut = "off";
defparam \Selector69~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N56
dffeas \src_a[6]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N54
cyclonev_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = ( \src_a[6]~_Duplicate_2_q  & ( \SW[6]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[6]~_Duplicate_2_q  & ( \SW[6]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[6]~_Duplicate_2_q  & ( !\SW[6]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr14~0_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\src_a[6]~_Duplicate_2_q ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector68~0 .extended_lut = "off";
defparam \Selector68~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N17
dffeas \src_a[7]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N15
cyclonev_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = ( \src_a[7]~_Duplicate_2_q  & ( \SW[7]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[7]~_Duplicate_2_q  & ( \SW[7]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[7]~_Duplicate_2_q  & ( !\SW[7]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\WideOr14~0_combout ),
	.datae(!\src_a[7]~_Duplicate_2_q ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector67~0 .extended_lut = "off";
defparam \Selector67~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N11
dffeas \src_a[8]~_Duplicate_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \src_a[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N9
cyclonev_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = ( \src_a[8]~_Duplicate_2_q  & ( \SW[8]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[8]~_Duplicate_2_q  & ( \SW[8]~input_o  & ( \S.READ_A~q  ) ) ) # ( 
// \src_a[8]~_Duplicate_2_q  & ( !\SW[8]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr3~0_combout ) # (!\WideOr14~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr3~0_combout ),
	.datad(!\WideOr14~0_combout ),
	.datae(!\src_a[8]~_Duplicate_2_q ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector66~0 .extended_lut = "off";
defparam \Selector66~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y64_N38
dffeas \src_a[10]~_Duplicate_32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector64~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\src_a[10]~_Duplicate_32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \src_a[10]~_Duplicate_32 .is_wysiwyg = "true";
defparam \src_a[10]~_Duplicate_32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N36
cyclonev_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = ( \src_a[10]~_Duplicate_32_q  & ( \SW[9]~input_o  & ( (!\WideOr2~0_combout ) # (((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) # (\S.READ_A~q )) ) ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( \SW[9]~input_o  & ( \S.READ_A~q  ) ) ) 
// # ( \src_a[10]~_Duplicate_32_q  & ( !\SW[9]~input_o  & ( (!\WideOr2~0_combout ) # ((!\WideOr14~0_combout ) # (!\WideOr3~0_combout )) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\S.READ_A~q ),
	.datac(!\WideOr14~0_combout ),
	.datad(!\WideOr3~0_combout ),
	.datae(!\src_a[10]~_Duplicate_32_q ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector64~0 .extended_lut = "off";
defparam \Selector64~0 .lut_mask = 64'h0000FFFA3333FFFB;
defparam \Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y63_N0
cyclonev_mac \alu_0|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector98~0_combout ,\Selector99~0_combout ,
\Selector100~0_combout ,\Selector101~0_combout ,\Selector102~0_combout ,\Selector103~0_combout ,\Selector104~0_combout ,\Selector105~0_combout ,\Selector106~0_combout }),
	.ay({\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector66~0_combout ,\Selector67~0_combout ,
\Selector68~0_combout ,\Selector69~0_combout ,\Selector70~0_combout ,\Selector71~0_combout ,\Selector72~0_combout ,\Selector73~0_combout ,\Selector74~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[3]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\alu_0|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \alu_0|Mult0~8 .accumulate_clock = "none";
defparam \alu_0|Mult0~8 .ax_clock = "0";
defparam \alu_0|Mult0~8 .ax_width = 18;
defparam \alu_0|Mult0~8 .ay_scan_in_clock = "0";
defparam \alu_0|Mult0~8 .ay_scan_in_width = 18;
defparam \alu_0|Mult0~8 .ay_use_scan_in = "false";
defparam \alu_0|Mult0~8 .az_clock = "none";
defparam \alu_0|Mult0~8 .bx_clock = "none";
defparam \alu_0|Mult0~8 .by_clock = "none";
defparam \alu_0|Mult0~8 .by_use_scan_in = "false";
defparam \alu_0|Mult0~8 .bz_clock = "none";
defparam \alu_0|Mult0~8 .coef_a_0 = 0;
defparam \alu_0|Mult0~8 .coef_a_1 = 0;
defparam \alu_0|Mult0~8 .coef_a_2 = 0;
defparam \alu_0|Mult0~8 .coef_a_3 = 0;
defparam \alu_0|Mult0~8 .coef_a_4 = 0;
defparam \alu_0|Mult0~8 .coef_a_5 = 0;
defparam \alu_0|Mult0~8 .coef_a_6 = 0;
defparam \alu_0|Mult0~8 .coef_a_7 = 0;
defparam \alu_0|Mult0~8 .coef_b_0 = 0;
defparam \alu_0|Mult0~8 .coef_b_1 = 0;
defparam \alu_0|Mult0~8 .coef_b_2 = 0;
defparam \alu_0|Mult0~8 .coef_b_3 = 0;
defparam \alu_0|Mult0~8 .coef_b_4 = 0;
defparam \alu_0|Mult0~8 .coef_b_5 = 0;
defparam \alu_0|Mult0~8 .coef_b_6 = 0;
defparam \alu_0|Mult0~8 .coef_b_7 = 0;
defparam \alu_0|Mult0~8 .coef_sel_a_clock = "none";
defparam \alu_0|Mult0~8 .coef_sel_b_clock = "none";
defparam \alu_0|Mult0~8 .delay_scan_out_ay = "false";
defparam \alu_0|Mult0~8 .delay_scan_out_by = "false";
defparam \alu_0|Mult0~8 .enable_double_accum = "false";
defparam \alu_0|Mult0~8 .load_const_clock = "none";
defparam \alu_0|Mult0~8 .load_const_value = 0;
defparam \alu_0|Mult0~8 .mode_sub_location = 0;
defparam \alu_0|Mult0~8 .negate_clock = "none";
defparam \alu_0|Mult0~8 .operand_source_max = "input";
defparam \alu_0|Mult0~8 .operand_source_may = "input";
defparam \alu_0|Mult0~8 .operand_source_mbx = "input";
defparam \alu_0|Mult0~8 .operand_source_mby = "input";
defparam \alu_0|Mult0~8 .operation_mode = "m18x18_full";
defparam \alu_0|Mult0~8 .output_clock = "none";
defparam \alu_0|Mult0~8 .preadder_subtract_a = "false";
defparam \alu_0|Mult0~8 .preadder_subtract_b = "false";
defparam \alu_0|Mult0~8 .result_a_width = 64;
defparam \alu_0|Mult0~8 .signed_max = "false";
defparam \alu_0|Mult0~8 .signed_may = "false";
defparam \alu_0|Mult0~8 .signed_mbx = "false";
defparam \alu_0|Mult0~8 .signed_mby = "false";
defparam \alu_0|Mult0~8 .sub_clock = "none";
defparam \alu_0|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N24
cyclonev_lcell_comb \alu_0|Mux14~0 (
// Equation(s):
// \alu_0|Mux14~0_combout  = ( op[3] & ( (op[2]) # (op[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op[1]),
	.datad(!op[2]),
	.datae(gnd),
	.dataf(!op[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux14~0 .extended_lut = "off";
defparam \alu_0|Mux14~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \alu_0|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N38
dffeas \rf_w_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[17] .is_wysiwyg = "true";
defparam \rf_w_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N0
cyclonev_lcell_comb \alu_0|Add1~13 (
// Equation(s):
// \alu_0|Add1~13_sumout  = SUM(( !\src_a[0]~_Duplicate_2_q  $ (!\src_b[0]~_Duplicate_2_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_0|Add1~14  = CARRY(( !\src_a[0]~_Duplicate_2_q  $ (!\src_b[0]~_Duplicate_2_q ) ) + ( !VCC ) + ( !VCC ))
// \alu_0|Add1~15  = SHARE((!\src_b[0]~_Duplicate_2_q ) # (\src_a[0]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[0]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add1~13_sumout ),
	.cout(\alu_0|Add1~14 ),
	.shareout(\alu_0|Add1~15 ));
// synopsys translate_off
defparam \alu_0|Add1~13 .extended_lut = "off";
defparam \alu_0|Add1~13 .lut_mask = 64'h0000FF0F00000FF0;
defparam \alu_0|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N3
cyclonev_lcell_comb \alu_0|Add1~25 (
// Equation(s):
// \alu_0|Add1~25_sumout  = SUM(( !\src_a[1]~_Duplicate_2_q  $ (\src_b[1]~_Duplicate_2_q ) ) + ( \alu_0|Add1~15  ) + ( \alu_0|Add1~14  ))
// \alu_0|Add1~26  = CARRY(( !\src_a[1]~_Duplicate_2_q  $ (\src_b[1]~_Duplicate_2_q ) ) + ( \alu_0|Add1~15  ) + ( \alu_0|Add1~14  ))
// \alu_0|Add1~27  = SHARE((\src_a[1]~_Duplicate_2_q  & !\src_b[1]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[1]~_Duplicate_2_q ),
	.datad(!\src_b[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~14 ),
	.sharein(\alu_0|Add1~15 ),
	.combout(),
	.sumout(\alu_0|Add1~25_sumout ),
	.cout(\alu_0|Add1~26 ),
	.shareout(\alu_0|Add1~27 ));
// synopsys translate_off
defparam \alu_0|Add1~25 .extended_lut = "off";
defparam \alu_0|Add1~25 .lut_mask = 64'h00000F000000F00F;
defparam \alu_0|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N6
cyclonev_lcell_comb \alu_0|Add1~33 (
// Equation(s):
// \alu_0|Add1~33_sumout  = SUM(( !\src_b[2]~_Duplicate_2_q  $ (\src_a[2]~_Duplicate_2_q ) ) + ( \alu_0|Add1~27  ) + ( \alu_0|Add1~26  ))
// \alu_0|Add1~34  = CARRY(( !\src_b[2]~_Duplicate_2_q  $ (\src_a[2]~_Duplicate_2_q ) ) + ( \alu_0|Add1~27  ) + ( \alu_0|Add1~26  ))
// \alu_0|Add1~35  = SHARE((!\src_b[2]~_Duplicate_2_q  & \src_a[2]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[2]~_Duplicate_2_q ),
	.datad(!\src_a[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~26 ),
	.sharein(\alu_0|Add1~27 ),
	.combout(),
	.sumout(\alu_0|Add1~33_sumout ),
	.cout(\alu_0|Add1~34 ),
	.shareout(\alu_0|Add1~35 ));
// synopsys translate_off
defparam \alu_0|Add1~33 .extended_lut = "off";
defparam \alu_0|Add1~33 .lut_mask = 64'h000000F00000F00F;
defparam \alu_0|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N9
cyclonev_lcell_comb \alu_0|Add1~41 (
// Equation(s):
// \alu_0|Add1~41_sumout  = SUM(( !\src_b[3]~_Duplicate_2_q  $ (\src_a[3]~_Duplicate_2_q ) ) + ( \alu_0|Add1~35  ) + ( \alu_0|Add1~34  ))
// \alu_0|Add1~42  = CARRY(( !\src_b[3]~_Duplicate_2_q  $ (\src_a[3]~_Duplicate_2_q ) ) + ( \alu_0|Add1~35  ) + ( \alu_0|Add1~34  ))
// \alu_0|Add1~43  = SHARE((!\src_b[3]~_Duplicate_2_q  & \src_a[3]~_Duplicate_2_q ))

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\src_a[3]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~34 ),
	.sharein(\alu_0|Add1~35 ),
	.combout(),
	.sumout(\alu_0|Add1~41_sumout ),
	.cout(\alu_0|Add1~42 ),
	.shareout(\alu_0|Add1~43 ));
// synopsys translate_off
defparam \alu_0|Add1~41 .extended_lut = "off";
defparam \alu_0|Add1~41 .lut_mask = 64'h0000222200009999;
defparam \alu_0|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N12
cyclonev_lcell_comb \alu_0|Add1~5 (
// Equation(s):
// \alu_0|Add1~5_sumout  = SUM(( !\src_a[4]~_Duplicate_2_q  $ (\src_b[4]~_Duplicate_2_q ) ) + ( \alu_0|Add1~43  ) + ( \alu_0|Add1~42  ))
// \alu_0|Add1~6  = CARRY(( !\src_a[4]~_Duplicate_2_q  $ (\src_b[4]~_Duplicate_2_q ) ) + ( \alu_0|Add1~43  ) + ( \alu_0|Add1~42  ))
// \alu_0|Add1~7  = SHARE((\src_a[4]~_Duplicate_2_q  & !\src_b[4]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(!\src_a[4]~_Duplicate_2_q ),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~42 ),
	.sharein(\alu_0|Add1~43 ),
	.combout(),
	.sumout(\alu_0|Add1~5_sumout ),
	.cout(\alu_0|Add1~6 ),
	.shareout(\alu_0|Add1~7 ));
// synopsys translate_off
defparam \alu_0|Add1~5 .extended_lut = "off";
defparam \alu_0|Add1~5 .lut_mask = 64'h000030300000C3C3;
defparam \alu_0|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N15
cyclonev_lcell_comb \alu_0|Add1~21 (
// Equation(s):
// \alu_0|Add1~21_sumout  = SUM(( !\src_a[5]~_Duplicate_2_q  $ (\src_b[5]~_Duplicate_2_q ) ) + ( \alu_0|Add1~7  ) + ( \alu_0|Add1~6  ))
// \alu_0|Add1~22  = CARRY(( !\src_a[5]~_Duplicate_2_q  $ (\src_b[5]~_Duplicate_2_q ) ) + ( \alu_0|Add1~7  ) + ( \alu_0|Add1~6  ))
// \alu_0|Add1~23  = SHARE((\src_a[5]~_Duplicate_2_q  & !\src_b[5]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[5]~_Duplicate_2_q ),
	.datad(!\src_b[5]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~6 ),
	.sharein(\alu_0|Add1~7 ),
	.combout(),
	.sumout(\alu_0|Add1~21_sumout ),
	.cout(\alu_0|Add1~22 ),
	.shareout(\alu_0|Add1~23 ));
// synopsys translate_off
defparam \alu_0|Add1~21 .extended_lut = "off";
defparam \alu_0|Add1~21 .lut_mask = 64'h00000F000000F00F;
defparam \alu_0|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N18
cyclonev_lcell_comb \alu_0|Add1~29 (
// Equation(s):
// \alu_0|Add1~29_sumout  = SUM(( !\src_a[6]~_Duplicate_2_q  $ (\src_b[6]~_Duplicate_2_q ) ) + ( \alu_0|Add1~23  ) + ( \alu_0|Add1~22  ))
// \alu_0|Add1~30  = CARRY(( !\src_a[6]~_Duplicate_2_q  $ (\src_b[6]~_Duplicate_2_q ) ) + ( \alu_0|Add1~23  ) + ( \alu_0|Add1~22  ))
// \alu_0|Add1~31  = SHARE((\src_a[6]~_Duplicate_2_q  & !\src_b[6]~_Duplicate_2_q ))

	.dataa(!\src_a[6]~_Duplicate_2_q ),
	.datab(!\src_b[6]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~22 ),
	.sharein(\alu_0|Add1~23 ),
	.combout(),
	.sumout(\alu_0|Add1~29_sumout ),
	.cout(\alu_0|Add1~30 ),
	.shareout(\alu_0|Add1~31 ));
// synopsys translate_off
defparam \alu_0|Add1~29 .extended_lut = "off";
defparam \alu_0|Add1~29 .lut_mask = 64'h0000444400009999;
defparam \alu_0|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N21
cyclonev_lcell_comb \alu_0|Add1~37 (
// Equation(s):
// \alu_0|Add1~37_sumout  = SUM(( !\src_a[7]~_Duplicate_2_q  $ (\src_b[7]~_Duplicate_2_q ) ) + ( \alu_0|Add1~31  ) + ( \alu_0|Add1~30  ))
// \alu_0|Add1~38  = CARRY(( !\src_a[7]~_Duplicate_2_q  $ (\src_b[7]~_Duplicate_2_q ) ) + ( \alu_0|Add1~31  ) + ( \alu_0|Add1~30  ))
// \alu_0|Add1~39  = SHARE((\src_a[7]~_Duplicate_2_q  & !\src_b[7]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[7]~_Duplicate_2_q ),
	.datad(!\src_b[7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~30 ),
	.sharein(\alu_0|Add1~31 ),
	.combout(),
	.sumout(\alu_0|Add1~37_sumout ),
	.cout(\alu_0|Add1~38 ),
	.shareout(\alu_0|Add1~39 ));
// synopsys translate_off
defparam \alu_0|Add1~37 .extended_lut = "off";
defparam \alu_0|Add1~37 .lut_mask = 64'h00000F000000F00F;
defparam \alu_0|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N24
cyclonev_lcell_comb \alu_0|Add1~1 (
// Equation(s):
// \alu_0|Add1~1_sumout  = SUM(( !\src_a[8]~_Duplicate_2_q  $ (\src_b[8]~_Duplicate_2_q ) ) + ( \alu_0|Add1~39  ) + ( \alu_0|Add1~38  ))
// \alu_0|Add1~2  = CARRY(( !\src_a[8]~_Duplicate_2_q  $ (\src_b[8]~_Duplicate_2_q ) ) + ( \alu_0|Add1~39  ) + ( \alu_0|Add1~38  ))
// \alu_0|Add1~3  = SHARE((\src_a[8]~_Duplicate_2_q  & !\src_b[8]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(!\src_a[8]~_Duplicate_2_q ),
	.datac(!\src_b[8]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~38 ),
	.sharein(\alu_0|Add1~39 ),
	.combout(),
	.sumout(\alu_0|Add1~1_sumout ),
	.cout(\alu_0|Add1~2 ),
	.shareout(\alu_0|Add1~3 ));
// synopsys translate_off
defparam \alu_0|Add1~1 .extended_lut = "off";
defparam \alu_0|Add1~1 .lut_mask = 64'h000030300000C3C3;
defparam \alu_0|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N27
cyclonev_lcell_comb \alu_0|Add1~17 (
// Equation(s):
// \alu_0|Add1~17_sumout  = SUM(( !\src_b[10]~_Duplicate_32_q  $ (\src_a[10]~_Duplicate_32_q ) ) + ( \alu_0|Add1~3  ) + ( \alu_0|Add1~2  ))
// \alu_0|Add1~18  = CARRY(( !\src_b[10]~_Duplicate_32_q  $ (\src_a[10]~_Duplicate_32_q ) ) + ( \alu_0|Add1~3  ) + ( \alu_0|Add1~2  ))
// \alu_0|Add1~19  = SHARE((!\src_b[10]~_Duplicate_32_q  & \src_a[10]~_Duplicate_32_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[10]~_Duplicate_32_q ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~2 ),
	.sharein(\alu_0|Add1~3 ),
	.combout(),
	.sumout(\alu_0|Add1~17_sumout ),
	.cout(\alu_0|Add1~18 ),
	.shareout(\alu_0|Add1~19 ));
// synopsys translate_off
defparam \alu_0|Add1~17 .extended_lut = "off";
defparam \alu_0|Add1~17 .lut_mask = 64'h000000F00000F00F;
defparam \alu_0|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N30
cyclonev_lcell_comb \alu_0|Add1~9 (
// Equation(s):
// \alu_0|Add1~9_sumout  = SUM(( !\src_b[10]~_Duplicate_32_q  $ (\src_a[10]~_Duplicate_32_q ) ) + ( \alu_0|Add1~19  ) + ( \alu_0|Add1~18  ))

	.dataa(gnd),
	.datab(!\src_b[10]~_Duplicate_32_q ),
	.datac(gnd),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add1~18 ),
	.sharein(\alu_0|Add1~19 ),
	.combout(),
	.sumout(\alu_0|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add1~9 .extended_lut = "off";
defparam \alu_0|Add1~9 .lut_mask = 64'h000000000000CC33;
defparam \alu_0|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N0
cyclonev_lcell_comb \alu_0|Add0~13 (
// Equation(s):
// \alu_0|Add0~13_sumout  = SUM(( \src_b[0]~_Duplicate_2_q  ) + ( \src_a[0]~_Duplicate_2_q  ) + ( !VCC ))
// \alu_0|Add0~14  = CARRY(( \src_b[0]~_Duplicate_2_q  ) + ( \src_a[0]~_Duplicate_2_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\src_b[0]~_Duplicate_2_q ),
	.datac(!\src_a[0]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~13_sumout ),
	.cout(\alu_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~13 .extended_lut = "off";
defparam \alu_0|Add0~13 .lut_mask = 64'h0000F0F000003333;
defparam \alu_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N3
cyclonev_lcell_comb \alu_0|Add0~25 (
// Equation(s):
// \alu_0|Add0~25_sumout  = SUM(( \src_a[1]~_Duplicate_2_q  ) + ( \src_b[1]~_Duplicate_2_q  ) + ( \alu_0|Add0~14  ))
// \alu_0|Add0~26  = CARRY(( \src_a[1]~_Duplicate_2_q  ) + ( \src_b[1]~_Duplicate_2_q  ) + ( \alu_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_a[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~25_sumout ),
	.cout(\alu_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~25 .extended_lut = "off";
defparam \alu_0|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N6
cyclonev_lcell_comb \alu_0|Add0~33 (
// Equation(s):
// \alu_0|Add0~33_sumout  = SUM(( \src_b[2]~_Duplicate_2_q  ) + ( \src_a[2]~_Duplicate_2_q  ) + ( \alu_0|Add0~26  ))
// \alu_0|Add0~34  = CARRY(( \src_b[2]~_Duplicate_2_q  ) + ( \src_a[2]~_Duplicate_2_q  ) + ( \alu_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[2]~_Duplicate_2_q ),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~33_sumout ),
	.cout(\alu_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~33 .extended_lut = "off";
defparam \alu_0|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N9
cyclonev_lcell_comb \alu_0|Add0~41 (
// Equation(s):
// \alu_0|Add0~41_sumout  = SUM(( \src_b[3]~_Duplicate_2_q  ) + ( \src_a[3]~_Duplicate_2_q  ) + ( \alu_0|Add0~34  ))
// \alu_0|Add0~42  = CARRY(( \src_b[3]~_Duplicate_2_q  ) + ( \src_a[3]~_Duplicate_2_q  ) + ( \alu_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[3]~_Duplicate_2_q ),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~41_sumout ),
	.cout(\alu_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~41 .extended_lut = "off";
defparam \alu_0|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N12
cyclonev_lcell_comb \alu_0|Add0~5 (
// Equation(s):
// \alu_0|Add0~5_sumout  = SUM(( \src_b[4]~_Duplicate_2_q  ) + ( \src_a[4]~_Duplicate_2_q  ) + ( \alu_0|Add0~42  ))
// \alu_0|Add0~6  = CARRY(( \src_b[4]~_Duplicate_2_q  ) + ( \src_a[4]~_Duplicate_2_q  ) + ( \alu_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[4]~_Duplicate_2_q ),
	.datad(!\src_b[4]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~5_sumout ),
	.cout(\alu_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~5 .extended_lut = "off";
defparam \alu_0|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N15
cyclonev_lcell_comb \alu_0|Add0~21 (
// Equation(s):
// \alu_0|Add0~21_sumout  = SUM(( \src_a[5]~_Duplicate_2_q  ) + ( \src_b[5]~_Duplicate_2_q  ) + ( \alu_0|Add0~6  ))
// \alu_0|Add0~22  = CARRY(( \src_a[5]~_Duplicate_2_q  ) + ( \src_b[5]~_Duplicate_2_q  ) + ( \alu_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[5]~_Duplicate_2_q ),
	.datad(!\src_a[5]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~21_sumout ),
	.cout(\alu_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~21 .extended_lut = "off";
defparam \alu_0|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N18
cyclonev_lcell_comb \alu_0|Add0~29 (
// Equation(s):
// \alu_0|Add0~29_sumout  = SUM(( \src_b[6]~_Duplicate_2_q  ) + ( \src_a[6]~_Duplicate_2_q  ) + ( \alu_0|Add0~22  ))
// \alu_0|Add0~30  = CARRY(( \src_b[6]~_Duplicate_2_q  ) + ( \src_a[6]~_Duplicate_2_q  ) + ( \alu_0|Add0~22  ))

	.dataa(gnd),
	.datab(!\src_a[6]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(!\src_b[6]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~29_sumout ),
	.cout(\alu_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~29 .extended_lut = "off";
defparam \alu_0|Add0~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N21
cyclonev_lcell_comb \alu_0|Add0~37 (
// Equation(s):
// \alu_0|Add0~37_sumout  = SUM(( \src_b[7]~_Duplicate_2_q  ) + ( \src_a[7]~_Duplicate_2_q  ) + ( \alu_0|Add0~30  ))
// \alu_0|Add0~38  = CARRY(( \src_b[7]~_Duplicate_2_q  ) + ( \src_a[7]~_Duplicate_2_q  ) + ( \alu_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[7]~_Duplicate_2_q ),
	.datad(!\src_b[7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~37_sumout ),
	.cout(\alu_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~37 .extended_lut = "off";
defparam \alu_0|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N24
cyclonev_lcell_comb \alu_0|Add0~1 (
// Equation(s):
// \alu_0|Add0~1_sumout  = SUM(( \src_a[8]~_Duplicate_2_q  ) + ( \src_b[8]~_Duplicate_2_q  ) + ( \alu_0|Add0~38  ))
// \alu_0|Add0~2  = CARRY(( \src_a[8]~_Duplicate_2_q  ) + ( \src_b[8]~_Duplicate_2_q  ) + ( \alu_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[8]~_Duplicate_2_q ),
	.datad(!\src_a[8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~1_sumout ),
	.cout(\alu_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~1 .extended_lut = "off";
defparam \alu_0|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N27
cyclonev_lcell_comb \alu_0|Add0~17 (
// Equation(s):
// \alu_0|Add0~17_sumout  = SUM(( \src_a[10]~_Duplicate_32_q  ) + ( \src_b[10]~_Duplicate_32_q  ) + ( \alu_0|Add0~2  ))
// \alu_0|Add0~18  = CARRY(( \src_a[10]~_Duplicate_32_q  ) + ( \src_b[10]~_Duplicate_32_q  ) + ( \alu_0|Add0~2  ))

	.dataa(!\src_b[10]~_Duplicate_32_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~17_sumout ),
	.cout(\alu_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~17 .extended_lut = "off";
defparam \alu_0|Add0~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N30
cyclonev_lcell_comb \alu_0|Add0~9 (
// Equation(s):
// \alu_0|Add0~9_sumout  = SUM(( \src_a[10]~_Duplicate_32_q  ) + ( \src_b[10]~_Duplicate_32_q  ) + ( \alu_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[10]~_Duplicate_32_q ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Add0~9 .extended_lut = "off";
defparam \alu_0|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N42
cyclonev_lcell_comb \alu_0|Mux20~3 (
// Equation(s):
// \alu_0|Mux20~3_combout  = ( \alu_0|Add1~9_sumout  & ( \alu_0|Add0~9_sumout  & ( (!op[1]) # ((!op[0] & (\src_b[10]~_Duplicate_32_q  & \src_a[10]~_Duplicate_32_q )) # (op[0] & ((\src_a[10]~_Duplicate_32_q ) # (\src_b[10]~_Duplicate_32_q )))) ) ) ) # ( 
// !\alu_0|Add1~9_sumout  & ( \alu_0|Add0~9_sumout  & ( (!op[0] & ((!op[1]) # ((\src_b[10]~_Duplicate_32_q  & \src_a[10]~_Duplicate_32_q )))) # (op[0] & (op[1] & ((\src_a[10]~_Duplicate_32_q ) # (\src_b[10]~_Duplicate_32_q )))) ) ) ) # ( \alu_0|Add1~9_sumout 
//  & ( !\alu_0|Add0~9_sumout  & ( (!op[0] & (\src_b[10]~_Duplicate_32_q  & (op[1] & \src_a[10]~_Duplicate_32_q ))) # (op[0] & (((!op[1]) # (\src_a[10]~_Duplicate_32_q )) # (\src_b[10]~_Duplicate_32_q ))) ) ) ) # ( !\alu_0|Add1~9_sumout  & ( 
// !\alu_0|Add0~9_sumout  & ( (op[1] & ((!op[0] & (\src_b[10]~_Duplicate_32_q  & \src_a[10]~_Duplicate_32_q )) # (op[0] & ((\src_a[10]~_Duplicate_32_q ) # (\src_b[10]~_Duplicate_32_q ))))) ) ) )

	.dataa(!op[0]),
	.datab(!\src_b[10]~_Duplicate_32_q ),
	.datac(!op[1]),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|Add1~9_sumout ),
	.dataf(!\alu_0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~3 .extended_lut = "off";
defparam \alu_0|Mux20~3 .lut_mask = 64'h01075157A1A7F1F7;
defparam \alu_0|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N15
cyclonev_lcell_comb \alu_0|result~0 (
// Equation(s):
// \alu_0|result~0_combout  = !\src_a[10]~_Duplicate_32_q  $ (!\src_b[10]~_Duplicate_32_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\src_b[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|result~0 .extended_lut = "off";
defparam \alu_0|result~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \alu_0|result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N39
cyclonev_lcell_comb \alu_0|Mux11~0 (
// Equation(s):
// \alu_0|Mux11~0_combout  = ( !op[0] & ( (\alu_0|result~0_combout  & (op[2] & !op[1])) ) )

	.dataa(!\alu_0|result~0_combout ),
	.datab(gnd),
	.datac(!op[2]),
	.datad(!op[1]),
	.datae(gnd),
	.dataf(!op[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux11~0 .extended_lut = "off";
defparam \alu_0|Mux11~0 .lut_mask = 64'h0500050000000000;
defparam \alu_0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N15
cyclonev_lcell_comb \alu_0|Mux14~1 (
// Equation(s):
// \alu_0|Mux14~1_combout  = ( op[0] & ( ((\src_b[2]~_Duplicate_2_q  & \src_b[3]~_Duplicate_2_q )) # (\src_b[4]~_Duplicate_2_q ) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!op[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux14~1 .extended_lut = "off";
defparam \alu_0|Mux14~1 .lut_mask = 64'h000000000F5F0F5F;
defparam \alu_0|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N6
cyclonev_lcell_comb \alu_0|ShiftLeft0~12 (
// Equation(s):
// \alu_0|ShiftLeft0~12_combout  = ( \src_a[8]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[6]~_Duplicate_2_q ))) ) ) ) # ( !\src_a[8]~_Duplicate_2_q  & ( 
// \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[6]~_Duplicate_2_q ))) ) ) ) # ( \src_a[8]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (\src_a[10]~_Duplicate_32_q ) # 
// (\src_b[0]~_Duplicate_2_q ) ) ) ) # ( !\src_a[8]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & \src_a[10]~_Duplicate_32_q ) ) ) )

	.dataa(!\src_a[7]~_Duplicate_2_q ),
	.datab(!\src_a[6]~_Duplicate_2_q ),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\src_a[8]~_Duplicate_2_q ),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~12 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~12 .lut_mask = 64'h00F00FFF53535353;
defparam \alu_0|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N33
cyclonev_lcell_comb \alu_0|Mux14~2 (
// Equation(s):
// \alu_0|Mux14~2_combout  = ( op[0] & ( (!\src_b[3]~_Duplicate_2_q ) # (\src_b[4]~_Duplicate_2_q ) ) ) # ( !op[0] )

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!op[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux14~2 .extended_lut = "off";
defparam \alu_0|Mux14~2 .lut_mask = 64'hFFFFFFFFFF55FF55;
defparam \alu_0|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N42
cyclonev_lcell_comb \alu_0|ShiftLeft0~16 (
// Equation(s):
// \alu_0|ShiftLeft0~16_combout  = ( \src_a[1]~_Duplicate_2_q  & ( !\src_b[3]~_Duplicate_2_q  & ( (!\src_b[2]~_Duplicate_2_q  & (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q ) # (\src_a[0]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[1]~_Duplicate_2_q  
// & ( !\src_b[3]~_Duplicate_2_q  & ( (!\src_b[2]~_Duplicate_2_q  & (\src_a[0]~_Duplicate_2_q  & (\src_b[0]~_Duplicate_2_q  & !\src_b[1]~_Duplicate_2_q ))) ) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\src_a[0]~_Duplicate_2_q ),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\src_b[1]~_Duplicate_2_q ),
	.datae(!\src_a[1]~_Duplicate_2_q ),
	.dataf(!\src_b[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~16 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~16 .lut_mask = 64'h0200A20000000000;
defparam \alu_0|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N30
cyclonev_lcell_comb \alu_0|ShiftLeft0~10 (
// Equation(s):
// \alu_0|ShiftLeft0~10_combout  = ( \src_a[2]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( (\src_a[3]~_Duplicate_2_q ) # (\src_b[0]~_Duplicate_2_q ) ) ) ) # ( !\src_a[2]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & 
// \src_a[3]~_Duplicate_2_q ) ) ) ) # ( \src_a[2]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & (\src_a[5]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[4]~_Duplicate_2_q ))) ) ) ) # ( !\src_a[2]~_Duplicate_2_q  
// & ( !\src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & (\src_a[5]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[4]~_Duplicate_2_q ))) ) ) )

	.dataa(!\src_b[0]~_Duplicate_2_q ),
	.datab(!\src_a[5]~_Duplicate_2_q ),
	.datac(!\src_a[4]~_Duplicate_2_q ),
	.datad(!\src_a[3]~_Duplicate_2_q ),
	.datae(!\src_a[2]~_Duplicate_2_q ),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~10 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~10 .lut_mask = 64'h2727272700AA55FF;
defparam \alu_0|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N24
cyclonev_lcell_comb \alu_0|Mux14~3 (
// Equation(s):
// \alu_0|Mux14~3_combout  = ( \alu_0|ShiftLeft0~16_combout  & ( \alu_0|ShiftLeft0~10_combout  & ( ((!\alu_0|Mux14~2_combout  & (\alu_0|ShiftLeft0~12_combout )) # (\alu_0|Mux14~2_combout  & ((\src_a[10]~_Duplicate_32_q )))) # (\alu_0|Mux14~1_combout ) ) ) ) 
// # ( !\alu_0|ShiftLeft0~16_combout  & ( \alu_0|ShiftLeft0~10_combout  & ( (!\alu_0|Mux14~1_combout  & ((!\alu_0|Mux14~2_combout  & (\alu_0|ShiftLeft0~12_combout )) # (\alu_0|Mux14~2_combout  & ((\src_a[10]~_Duplicate_32_q ))))) # (\alu_0|Mux14~1_combout  & 
// (((!\alu_0|Mux14~2_combout )))) ) ) ) # ( \alu_0|ShiftLeft0~16_combout  & ( !\alu_0|ShiftLeft0~10_combout  & ( (!\alu_0|Mux14~1_combout  & ((!\alu_0|Mux14~2_combout  & (\alu_0|ShiftLeft0~12_combout )) # (\alu_0|Mux14~2_combout  & 
// ((\src_a[10]~_Duplicate_32_q ))))) # (\alu_0|Mux14~1_combout  & (((\alu_0|Mux14~2_combout )))) ) ) ) # ( !\alu_0|ShiftLeft0~16_combout  & ( !\alu_0|ShiftLeft0~10_combout  & ( (!\alu_0|Mux14~1_combout  & ((!\alu_0|Mux14~2_combout  & 
// (\alu_0|ShiftLeft0~12_combout )) # (\alu_0|Mux14~2_combout  & ((\src_a[10]~_Duplicate_32_q ))))) ) ) )

	.dataa(!\alu_0|Mux14~1_combout ),
	.datab(!\alu_0|ShiftLeft0~12_combout ),
	.datac(!\alu_0|Mux14~2_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|ShiftLeft0~16_combout ),
	.dataf(!\alu_0|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux14~3 .extended_lut = "off";
defparam \alu_0|Mux14~3 .lut_mask = 64'h202A252F707A757F;
defparam \alu_0|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N18
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( op[0] & ( (op[1] & (op[2] & !\src_b[4]~_Duplicate_2_q )) ) )

	.dataa(!op[1]),
	.datab(!op[2]),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h0000000010101010;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N30
cyclonev_lcell_comb \alu_0|ShiftRight0~1 (
// Equation(s):
// \alu_0|ShiftRight0~1_combout  = ( \src_b[2]~_Duplicate_2_q  & ( \src_b[3]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[3]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~1 .extended_lut = "off";
defparam \alu_0|ShiftRight0~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \alu_0|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N12
cyclonev_lcell_comb \alu_0|ShiftRight0~4 (
// Equation(s):
// \alu_0|ShiftRight0~4_combout  = ( \alu_0|ShiftRight0~1_combout  & ( (\src_a[10]~_Duplicate_32_q  & ((!\src_b[1]~_Duplicate_2_q ) # (!\src_b[0]~_Duplicate_2_q ))) ) ) # ( !\alu_0|ShiftRight0~1_combout  & ( \src_a[10]~_Duplicate_32_q  ) )

	.dataa(gnd),
	.datab(!\src_a[10]~_Duplicate_32_q ),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~4 .extended_lut = "off";
defparam \alu_0|ShiftRight0~4 .lut_mask = 64'h3333333333303330;
defparam \alu_0|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N15
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \alu_0|ShiftRight0~4_combout  & ( \Selector21~2_combout  ) )

	.dataa(!\Selector21~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_0|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0000000055555555;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N9
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \alu_0|Mux14~3_combout  & ( \Selector24~0_combout  ) ) # ( !\alu_0|Mux14~3_combout  & ( \Selector24~0_combout  & ( !\alu_0|Mux10~2_combout  ) ) ) # ( \alu_0|Mux14~3_combout  & ( !\Selector24~0_combout  & ( 
// (((\alu_0|Mux20~3_combout  & !op[2])) # (\alu_0|Mux10~2_combout )) # (\alu_0|Mux11~0_combout ) ) ) ) # ( !\alu_0|Mux14~3_combout  & ( !\Selector24~0_combout  & ( (!\alu_0|Mux10~2_combout  & (((\alu_0|Mux20~3_combout  & !op[2])) # (\alu_0|Mux11~0_combout 
// ))) ) ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!op[2]),
	.datac(!\alu_0|Mux11~0_combout ),
	.datad(!\alu_0|Mux10~2_combout ),
	.datae(!\alu_0|Mux14~3_combout ),
	.dataf(!\Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h4F004FFFFF00FFFF;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N36
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( !\alu_0|Mux14~0_combout  & ( (!\S.WRITE_DATA~q  & (\WideOr13~combout  & (((rf_w_data[17]))))) # (\S.WRITE_DATA~q  & (((\WideOr13~combout  & ((rf_w_data[17])))) # (\Selector24~1_combout ))) ) ) # ( \alu_0|Mux14~0_combout  & ( 
// (!\WideOr13~combout  & (\S.WRITE_DATA~q  & (!\alu_0|Mux10~2_combout  & (\alu_0|Mult0~25 )))) # (\WideOr13~combout  & (((\S.WRITE_DATA~q  & (!\alu_0|Mux10~2_combout  & \alu_0|Mult0~25 ))) # (rf_w_data[17]))) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\WideOr13~combout ),
	.datac(!\alu_0|Mux10~2_combout ),
	.datad(!\alu_0|Mult0~25 ),
	.datae(!\alu_0|Mux14~0_combout ),
	.dataf(!rf_w_data[17]),
	.datag(!\Selector24~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "on";
defparam \Selector24~2 .lut_mask = 64'h0505005037373373;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N37
dffeas \rf_w_data[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_data[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[17]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_data[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N54
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( rf_w_addr[0] & ( \WideOr13~combout  ) ) # ( !rf_w_addr[0] & ( \WideOr13~combout  & ( \S.WRITE_DATA~q  ) ) ) # ( rf_w_addr[0] & ( !\WideOr13~combout  & ( \S.WRITE_DATA~q  ) ) ) # ( !rf_w_addr[0] & ( !\WideOr13~combout  & ( 
// \S.WRITE_DATA~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\S.WRITE_DATA~q ),
	.datad(gnd),
	.datae(!rf_w_addr[0]),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0F0F0F0F0F0FFFFF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y64_N56
dffeas \rf_w_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_addr[0] .is_wysiwyg = "true";
defparam \rf_w_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y63_N10
dffeas \rf|data[1][17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_w_data[17]~DUPLICATE_q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][17] .is_wysiwyg = "true";
defparam \rf|data[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N21
cyclonev_lcell_comb \rf|Mux31~0 (
// Equation(s):
// \rf|Mux31~0_combout  = ( !\rr|reg_count [3] & ( (!\rr|reg_count [1] & !\rr|reg_count [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|reg_count [1]),
	.datad(!\rr|reg_count [2]),
	.datae(gnd),
	.dataf(!\rr|reg_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Mux31~0 .extended_lut = "off";
defparam \rf|Mux31~0 .lut_mask = 64'hF000F00000000000;
defparam \rf|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N14
dffeas \rr|reg_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|reg_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N30
cyclonev_lcell_comb \rf|Mux31~1 (
// Equation(s):
// \rf|Mux31~1_combout  = ( \rr|reg_count[0]~DUPLICATE_q  & ( (\rf|Mux31~0_combout  & !\rr|reg_count [4]) ) )

	.dataa(!\rf|Mux31~0_combout ),
	.datab(gnd),
	.datac(!\rr|reg_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|reg_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|Mux31~1 .extended_lut = "off";
defparam \rf|Mux31~1 .lut_mask = 64'h0000000050505050;
defparam \rf|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N36
cyclonev_lcell_comb \rr|reg_num[3]~2 (
// Equation(s):
// \rr|reg_num[3]~2_combout  = ( \rf|Mux31~1_combout  & ( (\rr|num_count [1] & \rr|num_count [0]) ) )

	.dataa(!\rr|num_count [1]),
	.datab(!\rr|num_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|reg_num[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|reg_num[3]~2 .extended_lut = "off";
defparam \rr|reg_num[3]~2 .lut_mask = 64'h0000000011111111;
defparam \rr|reg_num[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N33
cyclonev_lcell_comb \rr|reg_num[3]~0 (
// Equation(s):
// \rr|reg_num[3]~0_combout  = ( \rr|num_count [1] & ( \rf|Mux31~1_combout  ) ) # ( !\rr|num_count [1] & ( \rf|Mux31~1_combout  & ( !\rr|num_count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|num_count [0]),
	.datad(gnd),
	.datae(!\rr|num_count [1]),
	.dataf(!\rf|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|reg_num[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|reg_num[3]~0 .extended_lut = "off";
defparam \rr|reg_num[3]~0 .lut_mask = 64'h00000000F0F0FFFF;
defparam \rr|reg_num[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N39
cyclonev_lcell_comb \rr|reg_num[3]~1 (
// Equation(s):
// \rr|reg_num[3]~1_combout  = ( \rf|Mux31~1_combout  & ( (\rr|num_count [0]) # (\rr|num_count [1]) ) )

	.dataa(!\rr|num_count [1]),
	.datab(!\rr|num_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|reg_num[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|reg_num[3]~1 .extended_lut = "off";
defparam \rr|reg_num[3]~1 .lut_mask = 64'h0000000077777777;
defparam \rr|reg_num[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N0
cyclonev_lcell_comb \alu_0|Mux6~0 (
// Equation(s):
// \alu_0|Mux6~0_combout  = ( op[3] & ( !op[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!op[2]),
	.datae(gnd),
	.dataf(!op[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux6~0 .extended_lut = "off";
defparam \alu_0|Mux6~0 .lut_mask = 64'h00000000FF00FF00;
defparam \alu_0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N57
cyclonev_lcell_comb \alu_0|Mux10~0 (
// Equation(s):
// \alu_0|Mux10~0_combout  = ( \src_b[4]~_Duplicate_2_q  & ( op[0] ) ) # ( !\src_b[4]~_Duplicate_2_q  & ( (op[1] & op[0]) ) )

	.dataa(!op[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!op[0]),
	.datae(gnd),
	.dataf(!\src_b[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux10~0 .extended_lut = "off";
defparam \alu_0|Mux10~0 .lut_mask = 64'h0055005500FF00FF;
defparam \alu_0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N42
cyclonev_lcell_comb \alu_0|Mux6~2 (
// Equation(s):
// \alu_0|Mux6~2_combout  = ( \alu_0|Mux6~0_combout  & ( !\alu_0|Mux10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_0|Mux6~0_combout ),
	.dataf(!\alu_0|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux6~2 .extended_lut = "off";
defparam \alu_0|Mux6~2 .lut_mask = 64'h0000FFFF00000000;
defparam \alu_0|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N21
cyclonev_lcell_comb \alu_0|Mux6~3 (
// Equation(s):
// \alu_0|Mux6~3_combout  = ( \alu_0|Mux6~0_combout  & ( !op[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_0|Mux6~0_combout ),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux6~3 .extended_lut = "off";
defparam \alu_0|Mux6~3 .lut_mask = 64'h0000FFFF00000000;
defparam \alu_0|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N45
cyclonev_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = ( !\alu_0|Mux6~3_combout  & ( \alu_0|Mux6~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_0|Mux6~2_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~3 .extended_lut = "off";
defparam \Selector16~3 .lut_mask = 64'h00FF00FF00000000;
defparam \Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N42
cyclonev_lcell_comb \alu_0|Mux6~1 (
// Equation(s):
// \alu_0|Mux6~1_combout  = ( op[2] & ( op[1] & ( (!op[3] & (!\src_b[4]~_Duplicate_2_q  & op[0])) ) ) ) # ( !op[2] & ( op[1] & ( (!op[3]) # (!op[0]) ) ) ) # ( !op[2] & ( !op[1] ) )

	.dataa(!op[3]),
	.datab(!\src_b[4]~_Duplicate_2_q ),
	.datac(!op[0]),
	.datad(gnd),
	.datae(!op[2]),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux6~1 .extended_lut = "off";
defparam \alu_0|Mux6~1 .lut_mask = 64'hFFFF0000FAFA0808;
defparam \alu_0|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N42
cyclonev_lcell_comb \alu_0|Mux1~0 (
// Equation(s):
// \alu_0|Mux1~0_combout  = ( op[0] & ( ((op[3] & op[1])) # (op[2]) ) ) # ( !op[0] & ( (op[2] & ((op[1]) # (op[3]))) ) )

	.dataa(!op[3]),
	.datab(!op[2]),
	.datac(!op[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux1~0 .extended_lut = "off";
defparam \alu_0|Mux1~0 .lut_mask = 64'h1313131337373737;
defparam \alu_0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N24
cyclonev_lcell_comb \alu_0|ShiftRight0~2 (
// Equation(s):
// \alu_0|ShiftRight0~2_combout  = ( !\src_b[3]~_Duplicate_2_q  & ( \src_b[2]~_Duplicate_2_q  & ( (\src_a[10]~_Duplicate_32_q  & ((!\src_b[0]~_Duplicate_2_q ) # (!\src_b[1]~_Duplicate_2_q ))) ) ) ) # ( !\src_b[3]~_Duplicate_2_q  & ( !\src_b[2]~_Duplicate_2_q 
//  & ( \src_a[10]~_Duplicate_32_q  ) ) )

	.dataa(!\src_b[0]~_Duplicate_2_q ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(gnd),
	.datae(!\src_b[3]~_Duplicate_2_q ),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~2 .extended_lut = "off";
defparam \alu_0|ShiftRight0~2 .lut_mask = 64'h0F0F00000E0E0000;
defparam \alu_0|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N51
cyclonev_lcell_comb \alu_0|ShiftLeft0~11 (
// Equation(s):
// \alu_0|ShiftLeft0~11_combout  = ( \src_a[0]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((\src_b[0]~_Duplicate_2_q ) # (\src_a[1]~_Duplicate_2_q ))) ) ) # ( !\src_a[0]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[1]~_Duplicate_2_q  & 
// !\src_b[0]~_Duplicate_2_q )) ) )

	.dataa(!\src_b[1]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_a[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_a[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~11 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~11 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \alu_0|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N0
cyclonev_lcell_comb \alu_0|ShiftLeft0~13 (
// Equation(s):
// \alu_0|ShiftLeft0~13_combout  = ( \alu_0|ShiftLeft0~12_combout  & ( (!\src_b[3]~_Duplicate_2_q  & (((!\src_b[2]~_Duplicate_2_q )) # (\alu_0|ShiftLeft0~10_combout ))) # (\src_b[3]~_Duplicate_2_q  & (((\alu_0|ShiftLeft0~11_combout  & 
// !\src_b[2]~_Duplicate_2_q )))) ) ) # ( !\alu_0|ShiftLeft0~12_combout  & ( (!\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~10_combout  & ((\src_b[2]~_Duplicate_2_q )))) # (\src_b[3]~_Duplicate_2_q  & (((\alu_0|ShiftLeft0~11_combout  & 
// !\src_b[2]~_Duplicate_2_q )))) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\alu_0|ShiftLeft0~10_combout ),
	.datac(!\alu_0|ShiftLeft0~11_combout ),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~13 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~13 .lut_mask = 64'h05220522AF22AF22;
defparam \alu_0|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N12
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \alu_0|Mux1~0_combout  & ( \alu_0|ShiftLeft0~13_combout  & ( (\alu_0|Mux6~3_combout  & ((!\alu_0|Mux6~2_combout ) # (\src_a[10]~_Duplicate_32_q ))) ) ) ) # ( !\alu_0|Mux1~0_combout  & ( \alu_0|ShiftLeft0~13_combout  & ( 
// (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux6~2_combout  & ((\alu_0|result~0_combout )))) # (\alu_0|Mux6~3_combout  & ((!\alu_0|Mux6~2_combout ) # ((\src_a[10]~_Duplicate_32_q )))) ) ) ) # ( \alu_0|Mux1~0_combout  & ( !\alu_0|ShiftLeft0~13_combout  & ( 
// (\alu_0|Mux6~3_combout  & (\alu_0|Mux6~2_combout  & \src_a[10]~_Duplicate_32_q )) ) ) ) # ( !\alu_0|Mux1~0_combout  & ( !\alu_0|ShiftLeft0~13_combout  & ( (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux6~2_combout  & ((\alu_0|result~0_combout )))) # 
// (\alu_0|Mux6~3_combout  & (\alu_0|Mux6~2_combout  & (\src_a[10]~_Duplicate_32_q ))) ) ) )

	.dataa(!\alu_0|Mux6~3_combout ),
	.datab(!\alu_0|Mux6~2_combout ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\alu_0|result~0_combout ),
	.datae(!\alu_0|Mux1~0_combout ),
	.dataf(!\alu_0|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h0189010145CD4545;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N30
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \alu_0|ShiftRight0~2_combout  & ( \Selector16~1_combout  & ( (!\alu_0|Mux6~1_combout ) # (((\alu_0|Mux1~0_combout ) # (\alu_0|Mux6~3_combout )) # (\alu_0|Mux20~3_combout )) ) ) ) # ( !\alu_0|ShiftRight0~2_combout  & ( 
// \Selector16~1_combout  & ( (!\alu_0|Mux6~1_combout ) # (((\alu_0|Mux20~3_combout  & !\alu_0|Mux1~0_combout )) # (\alu_0|Mux6~3_combout )) ) ) ) # ( \alu_0|ShiftRight0~2_combout  & ( !\Selector16~1_combout  & ( (\alu_0|Mux6~1_combout  & 
// (!\alu_0|Mux6~3_combout  & ((\alu_0|Mux1~0_combout ) # (\alu_0|Mux20~3_combout )))) ) ) ) # ( !\alu_0|ShiftRight0~2_combout  & ( !\Selector16~1_combout  & ( (\alu_0|Mux6~1_combout  & (\alu_0|Mux20~3_combout  & (!\alu_0|Mux6~3_combout  & 
// !\alu_0|Mux1~0_combout ))) ) ) )

	.dataa(!\alu_0|Mux6~1_combout ),
	.datab(!\alu_0|Mux20~3_combout ),
	.datac(!\alu_0|Mux6~3_combout ),
	.datad(!\alu_0|Mux1~0_combout ),
	.datae(!\alu_0|ShiftRight0~2_combout ),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h10001050BFAFBFFF;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y65_N0
cyclonev_mac \alu_0|Mult0~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,
\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout }),
	.ay({\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector98~0_combout ,\Selector99~0_combout ,
\Selector100~0_combout ,\Selector101~0_combout ,\Selector102~0_combout ,\Selector103~0_combout ,\Selector104~0_combout ,\Selector105~0_combout ,\Selector106~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout ,
\Selector96~0_combout ,\Selector96~0_combout ,\Selector96~0_combout }),
	.by({\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector64~0_combout ,\Selector66~0_combout ,\Selector67~0_combout ,
\Selector68~0_combout ,\Selector69~0_combout ,\Selector70~0_combout ,\Selector71~0_combout ,\Selector72~0_combout ,\Selector73~0_combout ,\Selector74~0_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLOCK_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\KEY[3]~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\alu_0|Mult0~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \alu_0|Mult0~405 .accumulate_clock = "none";
defparam \alu_0|Mult0~405 .ax_clock = "0";
defparam \alu_0|Mult0~405 .ax_width = 14;
defparam \alu_0|Mult0~405 .ay_scan_in_clock = "0";
defparam \alu_0|Mult0~405 .ay_scan_in_width = 18;
defparam \alu_0|Mult0~405 .ay_use_scan_in = "false";
defparam \alu_0|Mult0~405 .az_clock = "none";
defparam \alu_0|Mult0~405 .bx_clock = "0";
defparam \alu_0|Mult0~405 .bx_width = 14;
defparam \alu_0|Mult0~405 .by_clock = "0";
defparam \alu_0|Mult0~405 .by_use_scan_in = "false";
defparam \alu_0|Mult0~405 .by_width = 18;
defparam \alu_0|Mult0~405 .bz_clock = "none";
defparam \alu_0|Mult0~405 .coef_a_0 = 0;
defparam \alu_0|Mult0~405 .coef_a_1 = 0;
defparam \alu_0|Mult0~405 .coef_a_2 = 0;
defparam \alu_0|Mult0~405 .coef_a_3 = 0;
defparam \alu_0|Mult0~405 .coef_a_4 = 0;
defparam \alu_0|Mult0~405 .coef_a_5 = 0;
defparam \alu_0|Mult0~405 .coef_a_6 = 0;
defparam \alu_0|Mult0~405 .coef_a_7 = 0;
defparam \alu_0|Mult0~405 .coef_b_0 = 0;
defparam \alu_0|Mult0~405 .coef_b_1 = 0;
defparam \alu_0|Mult0~405 .coef_b_2 = 0;
defparam \alu_0|Mult0~405 .coef_b_3 = 0;
defparam \alu_0|Mult0~405 .coef_b_4 = 0;
defparam \alu_0|Mult0~405 .coef_b_5 = 0;
defparam \alu_0|Mult0~405 .coef_b_6 = 0;
defparam \alu_0|Mult0~405 .coef_b_7 = 0;
defparam \alu_0|Mult0~405 .coef_sel_a_clock = "none";
defparam \alu_0|Mult0~405 .coef_sel_b_clock = "none";
defparam \alu_0|Mult0~405 .delay_scan_out_ay = "false";
defparam \alu_0|Mult0~405 .delay_scan_out_by = "false";
defparam \alu_0|Mult0~405 .enable_double_accum = "false";
defparam \alu_0|Mult0~405 .load_const_clock = "none";
defparam \alu_0|Mult0~405 .load_const_value = 0;
defparam \alu_0|Mult0~405 .mode_sub_location = 0;
defparam \alu_0|Mult0~405 .negate_clock = "none";
defparam \alu_0|Mult0~405 .operand_source_max = "input";
defparam \alu_0|Mult0~405 .operand_source_may = "input";
defparam \alu_0|Mult0~405 .operand_source_mbx = "input";
defparam \alu_0|Mult0~405 .operand_source_mby = "input";
defparam \alu_0|Mult0~405 .operation_mode = "m18x18_sumof2";
defparam \alu_0|Mult0~405 .output_clock = "none";
defparam \alu_0|Mult0~405 .preadder_subtract_a = "false";
defparam \alu_0|Mult0~405 .preadder_subtract_b = "false";
defparam \alu_0|Mult0~405 .result_a_width = 64;
defparam \alu_0|Mult0~405 .signed_max = "false";
defparam \alu_0|Mult0~405 .signed_may = "false";
defparam \alu_0|Mult0~405 .signed_mbx = "false";
defparam \alu_0|Mult0~405 .signed_mby = "false";
defparam \alu_0|Mult0~405 .sub_clock = "none";
defparam \alu_0|Mult0~405 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N0
cyclonev_lcell_comb \alu_0|Mult0~378 (
// Equation(s):
// \alu_0|Mult0~378_sumout  = SUM(( \alu_0|Mult0~405_resulta  ) + ( \alu_0|Mult0~26  ) + ( !VCC ))
// \alu_0|Mult0~379  = CARRY(( \alu_0|Mult0~405_resulta  ) + ( \alu_0|Mult0~26  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\alu_0|Mult0~26 ),
	.datac(gnd),
	.datad(!\alu_0|Mult0~405_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~378_sumout ),
	.cout(\alu_0|Mult0~379 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~378 .extended_lut = "off";
defparam \alu_0|Mult0~378 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu_0|Mult0~378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N3
cyclonev_lcell_comb \alu_0|Mult0~394 (
// Equation(s):
// \alu_0|Mult0~394_sumout  = SUM(( \alu_0|Mult0~406  ) + ( \alu_0|Mult0~27  ) + ( \alu_0|Mult0~379  ))
// \alu_0|Mult0~395  = CARRY(( \alu_0|Mult0~406  ) + ( \alu_0|Mult0~27  ) + ( \alu_0|Mult0~379  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~27 ),
	.datad(!\alu_0|Mult0~406 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~379 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~394_sumout ),
	.cout(\alu_0|Mult0~395 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~394 .extended_lut = "off";
defparam \alu_0|Mult0~394 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~394 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N6
cyclonev_lcell_comb \alu_0|Mult0~346 (
// Equation(s):
// \alu_0|Mult0~346_sumout  = SUM(( \alu_0|Mult0~407  ) + ( \alu_0|Mult0~28  ) + ( \alu_0|Mult0~395  ))
// \alu_0|Mult0~347  = CARRY(( \alu_0|Mult0~407  ) + ( \alu_0|Mult0~28  ) + ( \alu_0|Mult0~395  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~28 ),
	.datad(!\alu_0|Mult0~407 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~395 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~346_sumout ),
	.cout(\alu_0|Mult0~347 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~346 .extended_lut = "off";
defparam \alu_0|Mult0~346 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N9
cyclonev_lcell_comb \alu_0|Mult0~358 (
// Equation(s):
// \alu_0|Mult0~358_sumout  = SUM(( \alu_0|Mult0~408  ) + ( \alu_0|Mult0~29  ) + ( \alu_0|Mult0~347  ))
// \alu_0|Mult0~359  = CARRY(( \alu_0|Mult0~408  ) + ( \alu_0|Mult0~29  ) + ( \alu_0|Mult0~347  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~29 ),
	.datad(!\alu_0|Mult0~408 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~347 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~358_sumout ),
	.cout(\alu_0|Mult0~359 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~358 .extended_lut = "off";
defparam \alu_0|Mult0~358 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N12
cyclonev_lcell_comb \alu_0|Mult0~370 (
// Equation(s):
// \alu_0|Mult0~370_sumout  = SUM(( \alu_0|Mult0~30  ) + ( \alu_0|Mult0~409  ) + ( \alu_0|Mult0~359  ))
// \alu_0|Mult0~371  = CARRY(( \alu_0|Mult0~30  ) + ( \alu_0|Mult0~409  ) + ( \alu_0|Mult0~359  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~409 ),
	.datad(!\alu_0|Mult0~30 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~359 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~370_sumout ),
	.cout(\alu_0|Mult0~371 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~370 .extended_lut = "off";
defparam \alu_0|Mult0~370 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N15
cyclonev_lcell_comb \alu_0|Mult0~386 (
// Equation(s):
// \alu_0|Mult0~386_sumout  = SUM(( \alu_0|Mult0~410  ) + ( \alu_0|Mult0~31  ) + ( \alu_0|Mult0~371  ))
// \alu_0|Mult0~387  = CARRY(( \alu_0|Mult0~410  ) + ( \alu_0|Mult0~31  ) + ( \alu_0|Mult0~371  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~31 ),
	.datad(!\alu_0|Mult0~410 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~371 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~386_sumout ),
	.cout(\alu_0|Mult0~387 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~386 .extended_lut = "off";
defparam \alu_0|Mult0~386 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~386 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N18
cyclonev_lcell_comb \alu_0|Mult0~342 (
// Equation(s):
// \alu_0|Mult0~342_sumout  = SUM(( \alu_0|Mult0~411  ) + ( \alu_0|Mult0~32  ) + ( \alu_0|Mult0~387  ))
// \alu_0|Mult0~343  = CARRY(( \alu_0|Mult0~411  ) + ( \alu_0|Mult0~32  ) + ( \alu_0|Mult0~387  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~32 ),
	.datad(!\alu_0|Mult0~411 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~387 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~342_sumout ),
	.cout(\alu_0|Mult0~343 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~342 .extended_lut = "off";
defparam \alu_0|Mult0~342 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N21
cyclonev_lcell_comb \alu_0|Mult0~354 (
// Equation(s):
// \alu_0|Mult0~354_sumout  = SUM(( \alu_0|Mult0~412  ) + ( \alu_0|Mult0~33  ) + ( \alu_0|Mult0~343  ))
// \alu_0|Mult0~355  = CARRY(( \alu_0|Mult0~412  ) + ( \alu_0|Mult0~33  ) + ( \alu_0|Mult0~343  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~33 ),
	.datad(!\alu_0|Mult0~412 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~343 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~354_sumout ),
	.cout(\alu_0|Mult0~355 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~354 .extended_lut = "off";
defparam \alu_0|Mult0~354 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~354 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N48
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( rf_w_data[25] & ( \alu_0|Mult0~354_sumout  & ( ((\S.WRITE_DATA~q  & ((\Selector16~2_combout ) # (\Selector16~3_combout )))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[25] & ( \alu_0|Mult0~354_sumout  & ( (\S.WRITE_DATA~q  & 
// ((\Selector16~2_combout ) # (\Selector16~3_combout ))) ) ) ) # ( rf_w_data[25] & ( !\alu_0|Mult0~354_sumout  & ( ((!\Selector16~3_combout  & (\S.WRITE_DATA~q  & \Selector16~2_combout ))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[25] & ( 
// !\alu_0|Mult0~354_sumout  & ( (!\Selector16~3_combout  & (\S.WRITE_DATA~q  & \Selector16~2_combout )) ) ) )

	.dataa(!\Selector16~3_combout ),
	.datab(!\S.WRITE_DATA~q ),
	.datac(!\Selector16~2_combout ),
	.datad(!\WideOr13~combout ),
	.datae(!rf_w_data[25]),
	.dataf(!\alu_0|Mult0~354_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h020202FF131313FF;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N49
dffeas \rf_w_data[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[25]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[25] .is_wysiwyg = "true";
defparam \rf_w_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y63_N13
dffeas \rf|data[1][25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[25]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][25] .is_wysiwyg = "true";
defparam \rf|data[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N45
cyclonev_lcell_comb \alu_0|Mux10~1 (
// Equation(s):
// \alu_0|Mux10~1_combout  = (op[3] & ((\Selector37~2_combout ) # (op[2])))

	.dataa(!op[3]),
	.datab(!op[2]),
	.datac(gnd),
	.datad(!\Selector37~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux10~1 .extended_lut = "off";
defparam \alu_0|Mux10~1 .lut_mask = 64'h1155115511551155;
defparam \alu_0|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N3
cyclonev_lcell_comb \alu_0|Mux10~3 (
// Equation(s):
// \alu_0|Mux10~3_combout  = ( \alu_0|ShiftRight0~1_combout  & ( (op[0] & ((!\src_b[4]~_Duplicate_2_q ) # (op[1]))) ) ) # ( !\alu_0|ShiftRight0~1_combout  & ( (op[0] & op[1]) ) )

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(!op[0]),
	.datac(gnd),
	.datad(!op[1]),
	.datae(gnd),
	.dataf(!\alu_0|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux10~3 .extended_lut = "off";
defparam \alu_0|Mux10~3 .lut_mask = 64'h0033003322332233;
defparam \alu_0|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N3
cyclonev_lcell_comb \alu_0|ShiftLeft0~14 (
// Equation(s):
// \alu_0|ShiftLeft0~14_combout  = ( \alu_0|ShiftLeft0~11_combout  & ( (!\src_b[3]~_Duplicate_2_q  & ((\src_b[2]~_Duplicate_2_q ) # (\alu_0|ShiftLeft0~10_combout ))) ) ) # ( !\alu_0|ShiftLeft0~11_combout  & ( (\alu_0|ShiftLeft0~10_combout  & 
// (!\src_b[3]~_Duplicate_2_q  & !\src_b[2]~_Duplicate_2_q )) ) )

	.dataa(gnd),
	.datab(!\alu_0|ShiftLeft0~10_combout ),
	.datac(!\src_b[3]~_Duplicate_2_q ),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~14 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~14 .lut_mask = 64'h3000300030F030F0;
defparam \alu_0|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N45
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \alu_0|ShiftLeft0~14_combout  & ( (!\alu_0|Mux10~3_combout  & (((\alu_0|Mux10~0_combout )) # (\src_a[10]~_Duplicate_32_q ))) # (\alu_0|Mux10~3_combout  & (((!\alu_0|Mux10~0_combout  & \alu_0|ShiftLeft0~12_combout )))) ) ) # ( 
// !\alu_0|ShiftLeft0~14_combout  & ( (!\alu_0|Mux10~0_combout  & ((!\alu_0|Mux10~3_combout  & (\src_a[10]~_Duplicate_32_q )) # (\alu_0|Mux10~3_combout  & ((\alu_0|ShiftLeft0~12_combout ))))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\alu_0|Mux10~3_combout ),
	.datac(!\alu_0|Mux10~0_combout ),
	.datad(!\alu_0|ShiftLeft0~12_combout ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h407040704C7C4C7C;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N45
cyclonev_lcell_comb \alu_0|ShiftRight0~3 (
// Equation(s):
// \alu_0|ShiftRight0~3_combout  = ( \src_b[2]~_Duplicate_2_q  & ( (!\src_b[3]~_Duplicate_2_q  & \src_a[10]~_Duplicate_32_q ) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( (\src_a[10]~_Duplicate_32_q  & ((!\src_b[3]~_Duplicate_2_q ) # ((!\src_b[1]~_Duplicate_2_q ) 
// # (!\src_b[0]~_Duplicate_2_q )))) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\src_a[10]~_Duplicate_32_q ),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~3 .extended_lut = "off";
defparam \alu_0|ShiftRight0~3 .lut_mask = 64'h3332333222222222;
defparam \alu_0|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N57
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \Selector21~2_combout  & ( \alu_0|ShiftRight0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|ShiftRight0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N57
cyclonev_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = ( !\Selector20~1_combout  & ( \Selector20~2_combout  & ( \alu_0|Mux10~2_combout  ) ) ) # ( \Selector20~1_combout  & ( !\Selector20~2_combout  & ( (!\alu_0|Mux11~0_combout  & (!\alu_0|Mux10~2_combout  & ((!\alu_0|Mux20~3_combout ) 
// # (op[2])))) ) ) ) # ( !\Selector20~1_combout  & ( !\Selector20~2_combout  & ( ((!\alu_0|Mux11~0_combout  & ((!\alu_0|Mux20~3_combout ) # (op[2])))) # (\alu_0|Mux10~2_combout ) ) ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!\alu_0|Mux11~0_combout ),
	.datac(!op[2]),
	.datad(!\alu_0|Mux10~2_combout ),
	.datae(!\Selector20~1_combout ),
	.dataf(!\Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~3 .extended_lut = "off";
defparam \Selector20~3 .lut_mask = 64'h8CFF8C0000FF0000;
defparam \Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N6
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \WideOr13~combout  & ( rf_w_data[21] ) )

	.dataa(gnd),
	.datab(!rf_w_data[21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0000000033333333;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N12
cyclonev_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = ( \Selector20~0_combout  & ( \alu_0|Mult0~358_sumout  ) ) # ( !\Selector20~0_combout  & ( \alu_0|Mult0~358_sumout  & ( (\S.WRITE_DATA~q  & ((!\alu_0|Mux10~1_combout  & ((!\Selector20~3_combout ))) # (\alu_0|Mux10~1_combout  & 
// (!\alu_0|Mux10~2_combout )))) ) ) ) # ( \Selector20~0_combout  & ( !\alu_0|Mult0~358_sumout  ) ) # ( !\Selector20~0_combout  & ( !\alu_0|Mult0~358_sumout  & ( (!\alu_0|Mux10~1_combout  & (\S.WRITE_DATA~q  & !\Selector20~3_combout )) ) ) )

	.dataa(!\alu_0|Mux10~2_combout ),
	.datab(!\alu_0|Mux10~1_combout ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\Selector20~3_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\alu_0|Mult0~358_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~4 .extended_lut = "off";
defparam \Selector20~4 .lut_mask = 64'h0C00FFFF0E02FFFF;
defparam \Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N13
dffeas \rf_w_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector20~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[21]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[21] .is_wysiwyg = "true";
defparam \rf_w_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N44
dffeas \rf|data[1][21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[21]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][21] .is_wysiwyg = "true";
defparam \rf|data[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N12
cyclonev_lcell_comb \alu_0|ShiftLeft0~15 (
// Equation(s):
// \alu_0|ShiftLeft0~15_combout  = ( \src_b[2]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[3]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~12_combout ))) # (\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~11_combout )) ) ) ) # ( 
// !\src_b[2]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[3]~_Duplicate_2_q ) # (\alu_0|ShiftLeft0~10_combout ) ) ) ) # ( \src_b[2]~_Duplicate_2_q  & ( !\src_a[10]~_Duplicate_32_q  & ( (!\src_b[3]~_Duplicate_2_q  & 
// ((\alu_0|ShiftLeft0~12_combout ))) # (\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~11_combout )) ) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( !\src_a[10]~_Duplicate_32_q  & ( (\alu_0|ShiftLeft0~10_combout  & \src_b[3]~_Duplicate_2_q ) ) ) )

	.dataa(!\alu_0|ShiftLeft0~11_combout ),
	.datab(!\alu_0|ShiftLeft0~10_combout ),
	.datac(!\src_b[3]~_Duplicate_2_q ),
	.datad(!\alu_0|ShiftLeft0~12_combout ),
	.datae(!\src_b[2]~_Duplicate_2_q ),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~15 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~15 .lut_mask = 64'h030305F5F3F305F5;
defparam \alu_0|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N48
cyclonev_lcell_comb \alu_0|Mux6~4 (
// Equation(s):
// \alu_0|Mux6~4_combout  = ( op[2] & ( (!op[3] & (op[0] & (op[1] & !\src_b[4]~_Duplicate_2_q ))) ) )

	.dataa(!op[3]),
	.datab(!op[0]),
	.datac(!op[1]),
	.datad(!\src_b[4]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux6~4 .extended_lut = "off";
defparam \alu_0|Mux6~4 .lut_mask = 64'h0000000002000200;
defparam \alu_0|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N54
cyclonev_lcell_comb \alu_0|ShiftLeft0~4 (
// Equation(s):
// \alu_0|ShiftLeft0~4_combout  = ( \src_b[3]~_Duplicate_2_q  ) # ( !\src_b[3]~_Duplicate_2_q  & ( \src_b[2]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~4 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~4 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \alu_0|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N18
cyclonev_lcell_comb \alu_0|Mux2~0 (
// Equation(s):
// \alu_0|Mux2~0_combout  = ( !\alu_0|ShiftLeft0~4_combout  & ( \src_b[0]~_Duplicate_2_q  & ( (\alu_0|Mux6~4_combout  & (!\src_b[1]~_Duplicate_2_q  & \src_a[10]~_Duplicate_32_q )) ) ) ) # ( !\alu_0|ShiftLeft0~4_combout  & ( !\src_b[0]~_Duplicate_2_q  & ( 
// (\alu_0|Mux6~4_combout  & \src_a[10]~_Duplicate_32_q ) ) ) )

	.dataa(!\alu_0|Mux6~4_combout ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(gnd),
	.datae(!\alu_0|ShiftLeft0~4_combout ),
	.dataf(!\src_b[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux2~0 .extended_lut = "off";
defparam \alu_0|Mux2~0 .lut_mask = 64'h0505000004040000;
defparam \alu_0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N51
cyclonev_lcell_comb \alu_0|Mux2~1 (
// Equation(s):
// \alu_0|Mux2~1_combout  = ( \alu_0|result~0_combout  & ( (!\alu_0|Mux2~0_combout  & (((\alu_0|Mux6~1_combout  & !\alu_0|Mux20~3_combout )) # (\alu_0|Mux1~0_combout ))) ) ) # ( !\alu_0|result~0_combout  & ( (!\alu_0|Mux2~0_combout  & 
// ((!\alu_0|Mux6~1_combout ) # ((!\alu_0|Mux20~3_combout ) # (\alu_0|Mux1~0_combout )))) ) )

	.dataa(!\alu_0|Mux6~1_combout ),
	.datab(!\alu_0|Mux2~0_combout ),
	.datac(!\alu_0|Mux1~0_combout ),
	.datad(!\alu_0|Mux20~3_combout ),
	.datae(gnd),
	.dataf(!\alu_0|result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux2~1 .extended_lut = "off";
defparam \alu_0|Mux2~1 .lut_mask = 64'hCC8CCC8C4C0C4C0C;
defparam \alu_0|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N24
cyclonev_lcell_comb \alu_0|Mult0~366 (
// Equation(s):
// \alu_0|Mult0~366_sumout  = SUM(( \alu_0|Mult0~413  ) + ( \alu_0|Mult0~34  ) + ( \alu_0|Mult0~355  ))
// \alu_0|Mult0~367  = CARRY(( \alu_0|Mult0~413  ) + ( \alu_0|Mult0~34  ) + ( \alu_0|Mult0~355  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~34 ),
	.datad(!\alu_0|Mult0~413 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~355 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~366_sumout ),
	.cout(\alu_0|Mult0~367 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~366 .extended_lut = "off";
defparam \alu_0|Mult0~366 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N27
cyclonev_lcell_comb \alu_0|Mult0~382 (
// Equation(s):
// \alu_0|Mult0~382_sumout  = SUM(( \alu_0|Mult0~414  ) + ( \alu_0|Mult0~35  ) + ( \alu_0|Mult0~367  ))
// \alu_0|Mult0~383  = CARRY(( \alu_0|Mult0~414  ) + ( \alu_0|Mult0~35  ) + ( \alu_0|Mult0~367  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~35 ),
	.datad(!\alu_0|Mult0~414 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~367 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~382_sumout ),
	.cout(\alu_0|Mult0~383 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~382 .extended_lut = "off";
defparam \alu_0|Mult0~382 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N30
cyclonev_lcell_comb \alu_0|Mult0~350 (
// Equation(s):
// \alu_0|Mult0~350_sumout  = SUM(( \alu_0|Mult0~36  ) + ( \alu_0|Mult0~415  ) + ( \alu_0|Mult0~383  ))
// \alu_0|Mult0~351  = CARRY(( \alu_0|Mult0~36  ) + ( \alu_0|Mult0~415  ) + ( \alu_0|Mult0~383  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~415 ),
	.datad(!\alu_0|Mult0~36 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~383 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~350_sumout ),
	.cout(\alu_0|Mult0~351 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~350 .extended_lut = "off";
defparam \alu_0|Mult0~350 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N33
cyclonev_lcell_comb \alu_0|Mult0~362 (
// Equation(s):
// \alu_0|Mult0~362_sumout  = SUM(( \alu_0|Mult0~416  ) + ( \alu_0|Mult0~37  ) + ( \alu_0|Mult0~351  ))
// \alu_0|Mult0~363  = CARRY(( \alu_0|Mult0~416  ) + ( \alu_0|Mult0~37  ) + ( \alu_0|Mult0~351  ))

	.dataa(!\alu_0|Mult0~37 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_0|Mult0~416 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~351 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~362_sumout ),
	.cout(\alu_0|Mult0~363 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~362 .extended_lut = "off";
defparam \alu_0|Mult0~362 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu_0|Mult0~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N48
cyclonev_lcell_comb \alu_0|Mux2~2 (
// Equation(s):
// \alu_0|Mux2~2_combout  = ( \alu_0|Mux6~2_combout  & ( \alu_0|Mult0~362_sumout  & ( (!\alu_0|Mux6~3_combout ) # (\src_a[10]~_Duplicate_32_q ) ) ) ) # ( !\alu_0|Mux6~2_combout  & ( \alu_0|Mult0~362_sumout  & ( (!\alu_0|Mux6~3_combout  & 
// ((!\alu_0|Mux2~1_combout ))) # (\alu_0|Mux6~3_combout  & (\alu_0|ShiftLeft0~15_combout )) ) ) ) # ( \alu_0|Mux6~2_combout  & ( !\alu_0|Mult0~362_sumout  & ( (\alu_0|Mux6~3_combout  & \src_a[10]~_Duplicate_32_q ) ) ) ) # ( !\alu_0|Mux6~2_combout  & ( 
// !\alu_0|Mult0~362_sumout  & ( (!\alu_0|Mux6~3_combout  & ((!\alu_0|Mux2~1_combout ))) # (\alu_0|Mux6~3_combout  & (\alu_0|ShiftLeft0~15_combout )) ) ) )

	.dataa(!\alu_0|Mux6~3_combout ),
	.datab(!\alu_0|ShiftLeft0~15_combout ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\alu_0|Mux2~1_combout ),
	.datae(!\alu_0|Mux6~2_combout ),
	.dataf(!\alu_0|Mult0~362_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux2~2 .extended_lut = "off";
defparam \alu_0|Mux2~2 .lut_mask = 64'hBB110505BB11AFAF;
defparam \alu_0|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N42
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \alu_0|Mux2~2_combout  & ( ((\WideOr13~combout  & rf_w_data[29])) # (\S.WRITE_DATA~q ) ) ) # ( !\alu_0|Mux2~2_combout  & ( (\WideOr13~combout  & rf_w_data[29]) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(gnd),
	.datac(!\WideOr13~combout ),
	.datad(!rf_w_data[29]),
	.datae(gnd),
	.dataf(!\alu_0|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h000F000F555F555F;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N43
dffeas \rf_w_data[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[29]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[29] .is_wysiwyg = "true";
defparam \rf_w_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N52
dffeas \rf|data[1][29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[29]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][29] .is_wysiwyg = "true";
defparam \rf|data[1][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N42
cyclonev_lcell_comb \rr|Mux1~1 (
// Equation(s):
// \rr|Mux1~1_combout  = ( \rf|data[1][29]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout  & (\rf|data[1][25]~q ))) # (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout ) # ((\rf|data[1][21]~q )))) ) ) # ( !\rf|data[1][29]~q  & ( 
// (\rr|reg_num[3]~1_combout  & ((!\rr|reg_num[3]~0_combout  & (\rf|data[1][25]~q )) # (\rr|reg_num[3]~0_combout  & ((\rf|data[1][21]~q ))))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][25]~q ),
	.datad(!\rf|data[1][21]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~1 .extended_lut = "off";
defparam \rr|Mux1~1 .lut_mask = 64'h0213021346574657;
defparam \rr|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N12
cyclonev_lcell_comb \alu_0|Mux20~1 (
// Equation(s):
// \alu_0|Mux20~1_combout  = ( op[3] & ( \alu_0|Mux10~0_combout  ) ) # ( op[3] & ( !\alu_0|Mux10~0_combout  & ( (!op[1]) # (op[2]) ) ) )

	.dataa(gnd),
	.datab(!op[2]),
	.datac(!op[1]),
	.datad(gnd),
	.datae(!op[3]),
	.dataf(!\alu_0|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~1 .extended_lut = "off";
defparam \alu_0|Mux20~1 .lut_mask = 64'h0000F3F30000FFFF;
defparam \alu_0|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N6
cyclonev_lcell_comb \alu_0|Mux20~4 (
// Equation(s):
// \alu_0|Mux20~4_combout  = ( op[2] & ( (!op[1]) # (!op[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op[1]),
	.datad(!op[0]),
	.datae(gnd),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~4 .extended_lut = "off";
defparam \alu_0|Mux20~4 .lut_mask = 64'h00000000FFF0FFF0;
defparam \alu_0|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N44
dffeas \rf_w_data[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector28~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[13] .is_wysiwyg = "true";
defparam \rf_w_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N15
cyclonev_lcell_comb \alu_0|Mux20~2 (
// Equation(s):
// \alu_0|Mux20~2_combout  = ( op[2] & ( (op[0]) # (op[1]) ) )

	.dataa(!op[1]),
	.datab(gnd),
	.datac(!op[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~2 .extended_lut = "off";
defparam \alu_0|Mux20~2 .lut_mask = 64'h000000005F5F5F5F;
defparam \alu_0|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N51
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \alu_0|Mux20~2_combout  & ( (!\alu_0|Mux20~4_combout  & !\alu_0|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mux20~4_combout ),
	.datad(!\alu_0|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h00000000F000F000;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N57
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \Selector28~0_combout  & ( (\src_a[10]~_Duplicate_32_q  & ((!\src_b[0]~_Duplicate_2_q ) # (!\src_b[1]~_Duplicate_2_q ))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\src_b[0]~_Duplicate_2_q ),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h0000000054545454;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N6
cyclonev_lcell_comb \Selector28~6 (
// Equation(s):
// \Selector28~6_combout  = ( !\Selector28~3_combout  & ( \alu_0|result~0_combout  & ( (!\alu_0|Mux20~4_combout  & ((!rf_w_data[13]) # ((!\WideOr13~combout )))) # (\alu_0|Mux20~4_combout  & (\alu_0|Mux20~2_combout  & ((!rf_w_data[13]) # (!\WideOr13~combout 
// )))) ) ) ) # ( !\Selector28~3_combout  & ( !\alu_0|result~0_combout  & ( (!rf_w_data[13]) # (!\WideOr13~combout ) ) ) )

	.dataa(!\alu_0|Mux20~4_combout ),
	.datab(!rf_w_data[13]),
	.datac(!\WideOr13~combout ),
	.datad(!\alu_0|Mux20~2_combout ),
	.datae(!\Selector28~3_combout ),
	.dataf(!\alu_0|result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~6 .extended_lut = "off";
defparam \Selector28~6 .lut_mask = 64'hFCFC0000A8FC0000;
defparam \Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N39
cyclonev_lcell_comb \Selector28~8 (
// Equation(s):
// \Selector28~8_combout  = ( \Selector28~6_combout  & ( !\alu_0|Mux20~1_combout  ) )

	.dataa(!\alu_0|Mux20~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~8 .extended_lut = "off";
defparam \Selector28~8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Selector28~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N15
cyclonev_lcell_comb \alu_0|Mux20~0 (
// Equation(s):
// \alu_0|Mux20~0_combout  = ( op[3] & ( (!op[1] & (!op[0] & !op[2])) ) ) # ( !op[3] & ( (!\src_b[4]~_Duplicate_2_q  & (op[1] & (op[0] & op[2]))) ) )

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(!op[1]),
	.datac(!op[0]),
	.datad(!op[2]),
	.datae(gnd),
	.dataf(!op[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~0 .extended_lut = "off";
defparam \alu_0|Mux20~0 .lut_mask = 64'h00020002C000C000;
defparam \alu_0|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N18
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \src_b[4]~_Duplicate_2_q  & ( op[3] & ( (\S.WRITE_DATA~q  & (!op[0] & (!op[1] & !op[2]))) ) ) ) # ( !\src_b[4]~_Duplicate_2_q  & ( op[3] & ( (\S.WRITE_DATA~q  & (!op[1] & !op[2])) ) ) ) # ( \src_b[4]~_Duplicate_2_q  & ( !op[3] & 
// ( \S.WRITE_DATA~q  ) ) ) # ( !\src_b[4]~_Duplicate_2_q  & ( !op[3] & ( \S.WRITE_DATA~q  ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!op[0]),
	.datac(!op[1]),
	.datad(!op[2]),
	.datae(!\src_b[4]~_Duplicate_2_q ),
	.dataf(!op[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h5555555550004000;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N39
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( \Selector29~1_combout  & ( !\alu_0|Mux20~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mux20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N24
cyclonev_lcell_comb \Selector28~7 (
// Equation(s):
// \Selector28~7_combout  = ( \alu_0|Mux20~1_combout  & ( \WideOr13~combout  & ( (!\rf_w_data[13]~DUPLICATE_q  & ((!\Selector28~4_combout ) # (!\alu_0|ShiftLeft0~15_combout ))) ) ) ) # ( !\alu_0|Mux20~1_combout  & ( \WideOr13~combout  & ( 
// (!\rf_w_data[13]~DUPLICATE_q  & !\Selector28~4_combout ) ) ) ) # ( \alu_0|Mux20~1_combout  & ( !\WideOr13~combout  & ( (!\Selector28~4_combout ) # (!\alu_0|ShiftLeft0~15_combout ) ) ) ) # ( !\alu_0|Mux20~1_combout  & ( !\WideOr13~combout  & ( 
// !\Selector28~4_combout  ) ) )

	.dataa(!\rf_w_data[13]~DUPLICATE_q ),
	.datab(!\Selector28~4_combout ),
	.datac(!\alu_0|ShiftLeft0~15_combout ),
	.datad(gnd),
	.datae(!\alu_0|Mux20~1_combout ),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~7 .extended_lut = "off";
defparam \Selector28~7 .lut_mask = 64'hCCCCFCFC8888A8A8;
defparam \Selector28~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N6
cyclonev_lcell_comb \Selector28~9 (
// Equation(s):
// \Selector28~9_combout  = ( op[2] & ( !\Selector28~7_combout  & ( (!\Selector28~6_combout ) # (op[3]) ) ) ) # ( !op[2] & ( !\Selector28~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector28~6_combout ),
	.datad(!op[3]),
	.datae(!op[2]),
	.dataf(!\Selector28~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~9 .extended_lut = "off";
defparam \Selector28~9 .lut_mask = 64'hFFFFF0FF00000000;
defparam \Selector28~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N39
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \alu_0|Mux20~0_combout  & ( \S.WRITE_DATA~q  & ( \src_a[10]~_Duplicate_32_q  ) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_0|Mux20~0_combout ),
	.dataf(!\S.WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0000000000005555;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N57
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = (\alu_0|Mux6~0_combout  & (\S.WRITE_DATA~q  & (\Selector37~2_combout  & !\alu_0|Mux20~0_combout )))

	.dataa(!\alu_0|Mux6~0_combout ),
	.datab(!\S.WRITE_DATA~q ),
	.datac(!\Selector37~2_combout ),
	.datad(!\alu_0|Mux20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h0100010001000100;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N42
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \Selector28~2_combout  & ( \alu_0|Mult0~21  ) ) # ( !\Selector28~2_combout  & ( \alu_0|Mult0~21  & ( ((\Selector28~9_combout  & ((!\Selector28~8_combout ) # (\alu_0|Mux20~3_combout )))) # (\Selector28~1_combout ) ) ) ) # ( 
// \Selector28~2_combout  & ( !\alu_0|Mult0~21  & ( ((\Selector28~9_combout  & ((!\Selector28~8_combout ) # (\alu_0|Mux20~3_combout )))) # (\Selector28~1_combout ) ) ) ) # ( !\Selector28~2_combout  & ( !\alu_0|Mult0~21  & ( ((\Selector28~9_combout  & 
// ((!\Selector28~8_combout ) # (\alu_0|Mux20~3_combout )))) # (\Selector28~1_combout ) ) ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!\Selector28~8_combout ),
	.datac(!\Selector28~9_combout ),
	.datad(!\Selector28~1_combout ),
	.datae(!\Selector28~2_combout ),
	.dataf(!\alu_0|Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'h0DFF0DFF0DFFFFFF;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N43
dffeas \rf_w_data[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector28~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_data[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[13]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_data[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N39
cyclonev_lcell_comb \rf|data[1][13]~feeder (
// Equation(s):
// \rf|data[1][13]~feeder_combout  = ( \rf_w_data[13]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_w_data[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[1][13]~feeder .extended_lut = "off";
defparam \rf|data[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y65_N40
dffeas \rf|data[1][13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][13] .is_wysiwyg = "true";
defparam \rf|data[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N21
cyclonev_lcell_comb \alu_0|Mux26~4 (
// Equation(s):
// \alu_0|Mux26~4_combout  = ( op[3] & ( !\Selector37~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!op[3]),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux26~4 .extended_lut = "off";
defparam \alu_0|Mux26~4 .lut_mask = 64'h0000FFFF00000000;
defparam \alu_0|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N3
cyclonev_lcell_comb \alu_0|Mux26~3 (
// Equation(s):
// \alu_0|Mux26~3_combout  = ( op[1] & ( op[3] ) ) # ( !op[1] & ( (op[3] & \src_b[4]~_Duplicate_2_q ) ) )

	.dataa(!op[3]),
	.datab(gnd),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux26~3 .extended_lut = "off";
defparam \alu_0|Mux26~3 .lut_mask = 64'h0505050555555555;
defparam \alu_0|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N39
cyclonev_lcell_comb \alu_0|Mux28~0 (
// Equation(s):
// \alu_0|Mux28~0_combout  = ( op[2] & ( ((!op[0]) # (!op[1])) # (op[3]) ) )

	.dataa(!op[3]),
	.datab(gnd),
	.datac(!op[0]),
	.datad(!op[1]),
	.datae(gnd),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~0 .extended_lut = "off";
defparam \alu_0|Mux28~0 .lut_mask = 64'h00000000FFF5FFF5;
defparam \alu_0|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N54
cyclonev_lcell_comb \alu_0|Mux26~5 (
// Equation(s):
// \alu_0|Mux26~5_combout  = ( \alu_0|Add1~21_sumout  & ( \src_b[5]~_Duplicate_2_q  & ( ((!op[1] & ((\alu_0|Add0~21_sumout ))) # (op[1] & (\src_a[5]~_Duplicate_2_q ))) # (op[0]) ) ) ) # ( !\alu_0|Add1~21_sumout  & ( \src_b[5]~_Duplicate_2_q  & ( (!op[1] & 
// (((!op[0] & \alu_0|Add0~21_sumout )))) # (op[1] & (((op[0])) # (\src_a[5]~_Duplicate_2_q ))) ) ) ) # ( \alu_0|Add1~21_sumout  & ( !\src_b[5]~_Duplicate_2_q  & ( (!op[1] & (((\alu_0|Add0~21_sumout ) # (op[0])))) # (op[1] & (\src_a[5]~_Duplicate_2_q  & 
// (op[0]))) ) ) ) # ( !\alu_0|Add1~21_sumout  & ( !\src_b[5]~_Duplicate_2_q  & ( (!op[1] & (((!op[0] & \alu_0|Add0~21_sumout )))) # (op[1] & (\src_a[5]~_Duplicate_2_q  & (op[0]))) ) ) )

	.dataa(!op[1]),
	.datab(!\src_a[5]~_Duplicate_2_q ),
	.datac(!op[0]),
	.datad(!\alu_0|Add0~21_sumout ),
	.datae(!\alu_0|Add1~21_sumout ),
	.dataf(!\src_b[5]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux26~5 .extended_lut = "off";
defparam \alu_0|Mux26~5 .lut_mask = 64'h01A10BAB15B51FBF;
defparam \alu_0|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N6
cyclonev_lcell_comb \alu_0|Mux28~1 (
// Equation(s):
// \alu_0|Mux28~1_combout  = ( op[2] & ( ((op[3]) # (op[1])) # (op[0]) ) )

	.dataa(!op[0]),
	.datab(gnd),
	.datac(!op[1]),
	.datad(!op[3]),
	.datae(gnd),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~1 .extended_lut = "off";
defparam \alu_0|Mux28~1 .lut_mask = 64'h000000005FFF5FFF;
defparam \alu_0|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N48
cyclonev_lcell_comb \alu_0|Mux26~0 (
// Equation(s):
// \alu_0|Mux26~0_combout  = ( op[1] & ( (op[0] & (op[2] & (!\src_b[4]~_Duplicate_2_q  & !op[3]))) ) ) # ( !op[1] & ( (!op[0] & (!op[2] & (!\src_b[4]~_Duplicate_2_q  & op[3]))) ) )

	.dataa(!op[0]),
	.datab(!op[2]),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(!op[3]),
	.datae(gnd),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux26~0 .extended_lut = "off";
defparam \alu_0|Mux26~0 .lut_mask = 64'h0080008010001000;
defparam \alu_0|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N54
cyclonev_lcell_comb \alu_0|ShiftRight1~3 (
// Equation(s):
// \alu_0|ShiftRight1~3_combout  = ( \src_a[6]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[8]~_Duplicate_2_q ))) ) ) ) # ( !\src_a[6]~_Duplicate_2_q  & ( 
// \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[8]~_Duplicate_2_q ))) ) ) ) # ( \src_a[6]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (\src_b[0]~_Duplicate_2_q ) # 
// (\src_a[5]~_Duplicate_2_q ) ) ) ) # ( !\src_a[6]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (\src_a[5]~_Duplicate_2_q  & !\src_b[0]~_Duplicate_2_q ) ) ) )

	.dataa(!\src_a[7]~_Duplicate_2_q ),
	.datab(!\src_a[5]~_Duplicate_2_q ),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\src_a[8]~_Duplicate_2_q ),
	.datae(!\src_a[6]~_Duplicate_2_q ),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight1~3 .extended_lut = "off";
defparam \alu_0|ShiftRight1~3 .lut_mask = 64'h30303F3F505F505F;
defparam \alu_0|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N18
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \alu_0|Mux28~0_combout  & ( (\alu_0|Mux26~0_combout  & \alu_0|ShiftRight1~3_combout ) ) ) # ( !\alu_0|Mux28~0_combout  & ( (!\alu_0|Mux26~0_combout  & (\alu_0|Mux28~1_combout  & ((\alu_0|ShiftRight0~3_combout )))) # 
// (\alu_0|Mux26~0_combout  & (((\alu_0|ShiftRight1~3_combout )))) ) )

	.dataa(!\alu_0|Mux28~1_combout ),
	.datab(!\alu_0|Mux26~0_combout ),
	.datac(!\alu_0|ShiftRight1~3_combout ),
	.datad(!\alu_0|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h0347034703030303;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N54
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( \alu_0|Mux26~4_combout  & ( !\Selector36~1_combout  & ( (!\alu_0|Mux28~0_combout  & ((!\alu_0|ShiftLeft0~14_combout ) # (\alu_0|Mux26~3_combout ))) ) ) ) # ( !\alu_0|Mux26~4_combout  & ( !\Selector36~1_combout  & ( 
// (!\alu_0|Mux28~0_combout  & ((!\alu_0|Mux26~5_combout ) # (\alu_0|Mux26~3_combout ))) ) ) )

	.dataa(!\alu_0|Mux28~0_combout ),
	.datab(!\alu_0|Mux26~3_combout ),
	.datac(!\alu_0|ShiftLeft0~14_combout ),
	.datad(!\alu_0|Mux26~5_combout ),
	.datae(!\alu_0|Mux26~4_combout ),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'hAA22A2A200000000;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N51
cyclonev_lcell_comb \alu_0|Mux26~1 (
// Equation(s):
// \alu_0|Mux26~1_combout  = ( !\alu_0|Mux26~0_combout  & ( (!op[0] & (!op[1] & \alu_0|Mux6~0_combout )) ) )

	.dataa(!op[0]),
	.datab(gnd),
	.datac(!op[1]),
	.datad(!\alu_0|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux26~1 .extended_lut = "off";
defparam \alu_0|Mux26~1 .lut_mask = 64'h00A000A000000000;
defparam \alu_0|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N27
cyclonev_lcell_comb \alu_0|Mux26~2 (
// Equation(s):
// \alu_0|Mux26~2_combout  = ( !\alu_0|Mux26~1_combout  & ( (!\alu_0|ShiftLeft0~4_combout ) # (!\alu_0|Mux26~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|ShiftLeft0~4_combout ),
	.datad(!\alu_0|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux26~2 .extended_lut = "off";
defparam \alu_0|Mux26~2 .lut_mask = 64'hFFF0FFF000000000;
defparam \alu_0|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N21
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (!\alu_0|Mux28~1_combout  & !\alu_0|Mux26~0_combout )

	.dataa(!\alu_0|Mux28~1_combout ),
	.datab(!\alu_0|Mux26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h8888888888888888;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N24
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( \Selector36~1_combout  & ( (!\src_a[10]~_Duplicate_32_q  & !\alu_0|Mux26~2_combout ) ) ) # ( !\Selector36~1_combout  & ( (!\alu_0|Mux26~2_combout  & (((!\src_a[10]~_Duplicate_32_q )))) # (\alu_0|Mux26~2_combout  & 
// (!\src_a[5]~_Duplicate_2_q  $ ((\src_b[5]~_Duplicate_2_q )))) ) )

	.dataa(!\src_a[5]~_Duplicate_2_q ),
	.datab(!\src_b[5]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\alu_0|Mux26~2_combout ),
	.datae(gnd),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'hF099F099F000F000;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N48
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \alu_0|Mux26~2_combout  & ( \Selector36~3_combout  & ( (\S.WRITE_DATA~q  & ((!\Selector36~0_combout  & (\Selector36~1_combout )) # (\Selector36~0_combout  & ((!\alu_0|Mux28~0_combout ))))) ) ) ) # ( \alu_0|Mux26~2_combout  & ( 
// !\Selector36~3_combout  & ( (\S.WRITE_DATA~q  & ((\Selector36~0_combout ) # (\Selector36~1_combout ))) ) ) ) # ( !\alu_0|Mux26~2_combout  & ( !\Selector36~3_combout  & ( \S.WRITE_DATA~q  ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\S.WRITE_DATA~q ),
	.datac(!\alu_0|Mux28~0_combout ),
	.datad(!\Selector36~0_combout ),
	.datae(!\alu_0|Mux26~2_combout ),
	.dataf(!\Selector36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h3333113300001130;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N9
cyclonev_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = ( \Selector36~4_combout  & ( (!\alu_0|Mux26~2_combout ) # ((\WideOr13~combout  & rf_w_data[5])) ) ) # ( !\Selector36~4_combout  & ( (\WideOr13~combout  & rf_w_data[5]) ) )

	.dataa(!\alu_0|Mux26~2_combout ),
	.datab(!\WideOr13~combout ),
	.datac(gnd),
	.datad(!rf_w_data[5]),
	.datae(gnd),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~6 .extended_lut = "off";
defparam \Selector36~6 .lut_mask = 64'h00330033AABBAABB;
defparam \Selector36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N0
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \alu_0|Mult0~13  & ( \Selector36~4_combout  & ( (!\Selector36~5_combout ) # (((!\alu_0|Mux26~4_combout  & \alu_0|Mux26~3_combout )) # (\Selector36~6_combout )) ) ) ) # ( !\alu_0|Mult0~13  & ( \Selector36~4_combout  & ( 
// (!\Selector36~5_combout ) # (\Selector36~6_combout ) ) ) ) # ( \alu_0|Mult0~13  & ( !\Selector36~4_combout  & ( \Selector36~6_combout  ) ) ) # ( !\alu_0|Mult0~13  & ( !\Selector36~4_combout  & ( \Selector36~6_combout  ) ) )

	.dataa(!\alu_0|Mux26~4_combout ),
	.datab(!\alu_0|Mux26~3_combout ),
	.datac(!\Selector36~5_combout ),
	.datad(!\Selector36~6_combout ),
	.datae(!\alu_0|Mult0~13 ),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h00FF00FFF0FFF2FF;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N2
dffeas \rf_w_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[5] .is_wysiwyg = "true";
defparam \rf_w_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N47
dffeas \rf|data[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[5]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][5] .is_wysiwyg = "true";
defparam \rf|data[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N45
cyclonev_lcell_comb \alu_0|Mux20~6 (
// Equation(s):
// \alu_0|Mux20~6_combout  = ( \alu_0|Add1~17_sumout  & ( \alu_0|Add0~17_sumout  & ( (!op[1]) # ((!op[0] & (\src_b[10]~_Duplicate_32_q  & \src_a[10]~_Duplicate_32_q )) # (op[0] & ((\src_a[10]~_Duplicate_32_q ) # (\src_b[10]~_Duplicate_32_q )))) ) ) ) # ( 
// !\alu_0|Add1~17_sumout  & ( \alu_0|Add0~17_sumout  & ( (!op[0] & ((!op[1]) # ((\src_b[10]~_Duplicate_32_q  & \src_a[10]~_Duplicate_32_q )))) # (op[0] & (op[1] & ((\src_a[10]~_Duplicate_32_q ) # (\src_b[10]~_Duplicate_32_q )))) ) ) ) # ( 
// \alu_0|Add1~17_sumout  & ( !\alu_0|Add0~17_sumout  & ( (!op[0] & (\src_b[10]~_Duplicate_32_q  & (\src_a[10]~_Duplicate_32_q  & op[1]))) # (op[0] & (((!op[1]) # (\src_a[10]~_Duplicate_32_q )) # (\src_b[10]~_Duplicate_32_q ))) ) ) ) # ( 
// !\alu_0|Add1~17_sumout  & ( !\alu_0|Add0~17_sumout  & ( (op[1] & ((!op[0] & (\src_b[10]~_Duplicate_32_q  & \src_a[10]~_Duplicate_32_q )) # (op[0] & ((\src_a[10]~_Duplicate_32_q ) # (\src_b[10]~_Duplicate_32_q ))))) ) ) )

	.dataa(!op[0]),
	.datab(!\src_b[10]~_Duplicate_32_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!op[1]),
	.datae(!\alu_0|Add1~17_sumout ),
	.dataf(!\alu_0|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~6 .extended_lut = "off";
defparam \alu_0|Mux20~6 .lut_mask = 64'h00175517AA17FF17;
defparam \alu_0|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N21
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( op[2] & ( !op[1] $ (op[0]) ) )

	.dataa(gnd),
	.datab(!op[1]),
	.datac(gnd),
	.datad(!op[0]),
	.datae(gnd),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h00000000CC33CC33;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N54
cyclonev_lcell_comb \alu_0|Mux20~7 (
// Equation(s):
// \alu_0|Mux20~7_combout  = ( \alu_0|ShiftRight0~2_combout  & ( (!op[1] & (!\src_a[10]~_Duplicate_32_q  $ (((!\src_b[10]~_Duplicate_32_q ))))) # (op[1] & (((\src_b[4]~_Duplicate_2_q )) # (\src_a[10]~_Duplicate_32_q ))) ) ) # ( !\alu_0|ShiftRight0~2_combout  
// & ( (!op[1] & (!\src_a[10]~_Duplicate_32_q  $ (((!\src_b[10]~_Duplicate_32_q ))))) # (op[1] & (\src_a[10]~_Duplicate_32_q  & (!\src_b[4]~_Duplicate_2_q ))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\src_b[4]~_Duplicate_2_q ),
	.datac(!op[1]),
	.datad(!\src_b[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~7 .extended_lut = "off";
defparam \alu_0|Mux20~7 .lut_mask = 64'h54A454A457A757A7;
defparam \alu_0|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N21
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \alu_0|Mux20~7_combout  & ( op[2] & ( (!op[3] & (\S.WRITE_DATA~q  & \Selector33~0_combout )) ) ) ) # ( \alu_0|Mux20~7_combout  & ( !op[2] & ( \S.WRITE_DATA~q  ) ) ) # ( !\alu_0|Mux20~7_combout  & ( !op[2] & ( \S.WRITE_DATA~q  ) 
// ) )

	.dataa(!op[3]),
	.datab(gnd),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\Selector33~0_combout ),
	.datae(!\alu_0|Mux20~7_combout ),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h0F0F0F0F0000000A;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N57
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( op[0] & ( (!\src_b[4]~_Duplicate_2_q  & \alu_0|ShiftLeft0~13_combout ) ) ) # ( !op[0] & ( \src_a[10]~_Duplicate_32_q  ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\src_b[4]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftLeft0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h555555550C0C0C0C;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N36
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Selector32~2_combout  & ( (!op[3] & (((\Selector33~0_combout  & \alu_0|Mux20~7_combout )))) # (op[3] & (\Selector32~1_combout )) ) )

	.dataa(!op[3]),
	.datab(!\Selector32~1_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\alu_0|Mux20~7_combout ),
	.datae(gnd),
	.dataf(!\Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h00000000111B111B;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N48
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( \Selector32~2_combout  & ( \Selector32~3_combout  & ( (!op[1]) # ((!op[0]) # (!op[3])) ) ) ) # ( !\Selector32~2_combout  & ( \Selector32~3_combout  & ( (!op[3] & ((!\alu_0|Mux20~6_combout ))) # (op[3] & (!op[1])) ) ) ) # ( 
// \Selector32~2_combout  & ( !\Selector32~3_combout  & ( (!op[3] & (((\alu_0|Mux20~6_combout )))) # (op[3] & (op[1] & (!op[0]))) ) ) )

	.dataa(!op[1]),
	.datab(!op[0]),
	.datac(!op[3]),
	.datad(!\alu_0|Mux20~6_combout ),
	.datae(!\Selector32~2_combout ),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h000004F4FA0AFEFE;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N36
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( rf_w_data[9] & ( \alu_0|Mult0~17  & ( (\WideOr13~combout ) # (\Selector32~4_combout ) ) ) ) # ( !rf_w_data[9] & ( \alu_0|Mult0~17  & ( \Selector32~4_combout  ) ) ) # ( rf_w_data[9] & ( !\alu_0|Mult0~17  & ( 
// ((\Selector32~4_combout  & ((!op[1]) # (!op[3])))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[9] & ( !\alu_0|Mult0~17  & ( (\Selector32~4_combout  & ((!op[1]) # (!op[3]))) ) ) )

	.dataa(!\Selector32~4_combout ),
	.datab(!op[1]),
	.datac(!op[3]),
	.datad(!\WideOr13~combout ),
	.datae(!rf_w_data[9]),
	.dataf(!\alu_0|Mult0~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h545454FF555555FF;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y64_N38
dffeas \rf_w_data[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[9] .is_wysiwyg = "true";
defparam \rf_w_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y64_N19
dffeas \rf|data[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[9]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][9] .is_wysiwyg = "true";
defparam \rf|data[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N45
cyclonev_lcell_comb \rr|Mux1~0 (
// Equation(s):
// \rr|Mux1~0_combout  = ( \rf|data[1][9]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout )) # (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][13]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][5]~q ))))) ) ) # ( 
// !\rf|data[1][9]~q  & ( (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][13]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][5]~q ))))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][13]~q ),
	.datad(!\rf|data[1][5]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~0 .extended_lut = "off";
defparam \rr|Mux1~0 .lut_mask = 64'h0415041526372637;
defparam \rr|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N36
cyclonev_lcell_comb \alu_0|Mux28~3 (
// Equation(s):
// \alu_0|Mux28~3_combout  = ( \alu_0|Mux26~0_combout  & ( !\src_b[3]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~3 .extended_lut = "off";
defparam \alu_0|Mux28~3 .lut_mask = 64'h00000000FF00FF00;
defparam \alu_0|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N54
cyclonev_lcell_comb \alu_0|Mux28~2 (
// Equation(s):
// \alu_0|Mux28~2_combout  = ( \alu_0|Mux26~0_combout  & ( (!\src_b[3]~_Duplicate_2_q  & (\src_b[2]~_Duplicate_2_q  & !\alu_0|Mux26~1_combout )) ) ) # ( !\alu_0|Mux26~0_combout  & ( !\alu_0|Mux26~1_combout  ) )

	.dataa(gnd),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\src_b[2]~_Duplicate_2_q ),
	.datad(!\alu_0|Mux26~1_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~2 .extended_lut = "off";
defparam \alu_0|Mux28~2 .lut_mask = 64'hFF00FF000C000C00;
defparam \alu_0|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N6
cyclonev_lcell_comb \alu_0|Mux30~0 (
// Equation(s):
// \alu_0|Mux30~0_combout  = ( \src_a[4]~_Duplicate_2_q  & ( \src_a[1]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((!\src_b[0]~_Duplicate_2_q )) # (\src_a[2]~_Duplicate_2_q ))) # (\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q ) # 
// (\src_a[3]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[4]~_Duplicate_2_q  & ( \src_a[1]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((!\src_b[0]~_Duplicate_2_q )) # (\src_a[2]~_Duplicate_2_q ))) # (\src_b[1]~_Duplicate_2_q  & (((\src_a[3]~_Duplicate_2_q  
// & !\src_b[0]~_Duplicate_2_q )))) ) ) ) # ( \src_a[4]~_Duplicate_2_q  & ( !\src_a[1]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[2]~_Duplicate_2_q  & ((\src_b[0]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q ) 
// # (\src_a[3]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[4]~_Duplicate_2_q  & ( !\src_a[1]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[2]~_Duplicate_2_q  & ((\src_b[0]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q  & (((\src_a[3]~_Duplicate_2_q  
// & !\src_b[0]~_Duplicate_2_q )))) ) ) )

	.dataa(!\src_b[1]~_Duplicate_2_q ),
	.datab(!\src_a[2]~_Duplicate_2_q ),
	.datac(!\src_a[3]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_a[4]~_Duplicate_2_q ),
	.dataf(!\src_a[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux30~0 .extended_lut = "off";
defparam \alu_0|Mux30~0 .lut_mask = 64'h05220577AF22AF77;
defparam \alu_0|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N18
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( \src_a[1]~_Duplicate_2_q  & ( \alu_0|Mux28~2_combout  & ( (\src_b[1]~_Duplicate_2_q  & !\alu_0|Mux28~3_combout ) ) ) ) # ( !\src_a[1]~_Duplicate_2_q  & ( \alu_0|Mux28~2_combout  & ( (!\src_b[1]~_Duplicate_2_q  & 
// !\alu_0|Mux28~3_combout ) ) ) ) # ( \src_a[1]~_Duplicate_2_q  & ( !\alu_0|Mux28~2_combout  & ( (!\alu_0|Mux28~3_combout  & ((!\src_a[10]~_Duplicate_32_q ))) # (\alu_0|Mux28~3_combout  & (!\alu_0|Mux30~0_combout )) ) ) ) # ( !\src_a[1]~_Duplicate_2_q  & ( 
// !\alu_0|Mux28~2_combout  & ( (!\alu_0|Mux28~3_combout  & ((!\src_a[10]~_Duplicate_32_q ))) # (\alu_0|Mux28~3_combout  & (!\alu_0|Mux30~0_combout )) ) ) )

	.dataa(!\alu_0|Mux30~0_combout ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\alu_0|Mux28~3_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\src_a[1]~_Duplicate_2_q ),
	.dataf(!\alu_0|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'hFA0AFA0AC0C03030;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N0
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \S.WRITE_DATA~q  & ( \Selector40~1_combout  & ( (\alu_0|Mux28~2_combout  & ((!\alu_0|Mux28~3_combout  & (!\alu_0|Mux28~0_combout )) # (\alu_0|Mux28~3_combout  & ((\alu_0|ShiftRight1~3_combout ))))) ) ) ) # ( \S.WRITE_DATA~q  & ( 
// !\Selector40~1_combout  & ( (!\alu_0|Mux28~3_combout ) # ((!\alu_0|Mux28~2_combout ) # (\alu_0|ShiftRight1~3_combout )) ) ) )

	.dataa(!\alu_0|Mux28~3_combout ),
	.datab(!\alu_0|Mux28~0_combout ),
	.datac(!\alu_0|Mux28~2_combout ),
	.datad(!\alu_0|ShiftRight1~3_combout ),
	.datae(!\S.WRITE_DATA~q ),
	.dataf(!\Selector40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h0000FAFF0000080D;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N30
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \Selector40~2_combout  & ( rf_w_data[1] & ( ((!\alu_0|Mux28~1_combout  & ((\alu_0|Mux28~0_combout ))) # (\alu_0|Mux28~1_combout  & (\alu_0|ShiftRight0~4_combout  & !\alu_0|Mux28~0_combout ))) # (\WideOr13~combout ) ) ) ) # ( 
// !\Selector40~2_combout  & ( rf_w_data[1] & ( \WideOr13~combout  ) ) ) # ( \Selector40~2_combout  & ( !rf_w_data[1] & ( (!\alu_0|Mux28~1_combout  & ((\alu_0|Mux28~0_combout ))) # (\alu_0|Mux28~1_combout  & (\alu_0|ShiftRight0~4_combout  & 
// !\alu_0|Mux28~0_combout )) ) ) )

	.dataa(!\alu_0|Mux28~1_combout ),
	.datab(!\alu_0|ShiftRight0~4_combout ),
	.datac(!\WideOr13~combout ),
	.datad(!\alu_0|Mux28~0_combout ),
	.datae(!\Selector40~2_combout ),
	.dataf(!rf_w_data[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'h000011AA0F0F1FAF;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N6
cyclonev_lcell_comb \alu_0|Mux30~1 (
// Equation(s):
// \alu_0|Mux30~1_combout  = ( op[1] & ( \alu_0|Add0~25_sumout  & ( (!op[0] & (\src_b[1]~_Duplicate_2_q  & \src_a[1]~_Duplicate_2_q )) # (op[0] & ((\src_a[1]~_Duplicate_2_q ) # (\src_b[1]~_Duplicate_2_q ))) ) ) ) # ( !op[1] & ( \alu_0|Add0~25_sumout  & ( 
// (!op[0]) # (\alu_0|Add1~25_sumout ) ) ) ) # ( op[1] & ( !\alu_0|Add0~25_sumout  & ( (!op[0] & (\src_b[1]~_Duplicate_2_q  & \src_a[1]~_Duplicate_2_q )) # (op[0] & ((\src_a[1]~_Duplicate_2_q ) # (\src_b[1]~_Duplicate_2_q ))) ) ) ) # ( !op[1] & ( 
// !\alu_0|Add0~25_sumout  & ( (\alu_0|Add1~25_sumout  & op[0]) ) ) )

	.dataa(!\alu_0|Add1~25_sumout ),
	.datab(!op[0]),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_a[1]~_Duplicate_2_q ),
	.datae(!op[1]),
	.dataf(!\alu_0|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux30~1 .extended_lut = "off";
defparam \alu_0|Mux30~1 .lut_mask = 64'h1111033FDDDD033F;
defparam \alu_0|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N6
cyclonev_lcell_comb \alu_0|Mux30~2 (
// Equation(s):
// \alu_0|Mux30~2_combout  = ( op[3] & ( \alu_0|Mult0~9  & ( ((!\alu_0|Mux26~3_combout  & \alu_0|ShiftLeft0~16_combout )) # (\Selector37~2_combout ) ) ) ) # ( !op[3] & ( \alu_0|Mult0~9  & ( \alu_0|Mux30~1_combout  ) ) ) # ( op[3] & ( !\alu_0|Mult0~9  & ( 
// (!\alu_0|Mux26~3_combout  & (\alu_0|ShiftLeft0~16_combout  & !\Selector37~2_combout )) ) ) ) # ( !op[3] & ( !\alu_0|Mult0~9  & ( \alu_0|Mux30~1_combout  ) ) )

	.dataa(!\alu_0|Mux30~1_combout ),
	.datab(!\alu_0|Mux26~3_combout ),
	.datac(!\alu_0|ShiftLeft0~16_combout ),
	.datad(!\Selector37~2_combout ),
	.datae(!op[3]),
	.dataf(!\alu_0|Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux30~2 .extended_lut = "off";
defparam \alu_0|Mux30~2 .lut_mask = 64'h55550C0055550CFF;
defparam \alu_0|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N12
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \alu_0|Mux28~3_combout  & ( \alu_0|Mux28~2_combout  & ( (\Selector40~3_combout ) # (\Selector40~2_combout ) ) ) ) # ( !\alu_0|Mux28~3_combout  & ( \alu_0|Mux28~2_combout  & ( ((\Selector40~2_combout  & (!\alu_0|Mux28~1_combout  
// & \alu_0|Mux30~2_combout ))) # (\Selector40~3_combout ) ) ) ) # ( \alu_0|Mux28~3_combout  & ( !\alu_0|Mux28~2_combout  & ( (\Selector40~3_combout ) # (\Selector40~2_combout ) ) ) ) # ( !\alu_0|Mux28~3_combout  & ( !\alu_0|Mux28~2_combout  & ( 
// (\Selector40~3_combout ) # (\Selector40~2_combout ) ) ) )

	.dataa(!\Selector40~2_combout ),
	.datab(!\alu_0|Mux28~1_combout ),
	.datac(!\Selector40~3_combout ),
	.datad(!\alu_0|Mux30~2_combout ),
	.datae(!\alu_0|Mux28~3_combout ),
	.dataf(!\alu_0|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h5F5F5F5F0F4F5F5F;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y61_N13
dffeas \rf_w_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[1] .is_wysiwyg = "true";
defparam \rf_w_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N31
dffeas \rf|data[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[1]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][1] .is_wysiwyg = "true";
defparam \rf|data[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N6
cyclonev_lcell_comb \rr|Mux1~2 (
// Equation(s):
// \rr|Mux1~2_combout  = ( \rr|Mux1~0_combout  & ( \rf|data[1][1]~q  & ( ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux1~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][17]~q ))) # (\rr|num_count [2]) ) ) ) # ( !\rr|Mux1~0_combout  & ( \rf|data[1][1]~q  
// & ( (!\rr|num_count [2] & ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux1~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][17]~q )))) # (\rr|num_count [2] & (((\rr|reg_num[3]~2_combout )))) ) ) ) # ( \rr|Mux1~0_combout  & ( !\rf|data[1][1]~q  & ( 
// (!\rr|num_count [2] & ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux1~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][17]~q )))) # (\rr|num_count [2] & (((!\rr|reg_num[3]~2_combout )))) ) ) ) # ( !\rr|Mux1~0_combout  & ( !\rf|data[1][1]~q  & ( 
// (!\rr|num_count [2] & ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux1~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][17]~q )))) ) ) )

	.dataa(!\rf|data[1][17]~q ),
	.datab(!\rr|num_count [2]),
	.datac(!\rr|reg_num[3]~2_combout ),
	.datad(!\rr|Mux1~1_combout ),
	.datae(!\rr|Mux1~0_combout ),
	.dataf(!\rf|data[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux1~2 .extended_lut = "off";
defparam \rr|Mux1~2 .lut_mask = 64'h04C434F407C737F7;
defparam \rr|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N39
cyclonev_lcell_comb \rr|reg_num[0]~3 (
// Equation(s):
// \rr|reg_num[0]~3_combout  = ( !\reset_renderer~q  & ( (\KEY[3]~input_o  & \rr|S.READ_NUM~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\rr|S.READ_NUM~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\reset_renderer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|reg_num[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|reg_num[0]~3 .extended_lut = "off";
defparam \rr|reg_num[0]~3 .lut_mask = 64'h000F000F00000000;
defparam \rr|reg_num[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y65_N8
dffeas \rr|reg_num[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[1] .is_wysiwyg = "true";
defparam \rr|reg_num[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N51
cyclonev_lcell_comb \alu_0|Mux20~5 (
// Equation(s):
// \alu_0|Mux20~5_combout  = ( \src_a[10]~_Duplicate_32_q  & ( (op[1] & !\src_b[4]~_Duplicate_2_q ) ) )

	.dataa(gnd),
	.datab(!op[1]),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~5 .extended_lut = "off";
defparam \alu_0|Mux20~5 .lut_mask = 64'h0000000030303030;
defparam \alu_0|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N18
cyclonev_lcell_comb \alu_0|ShiftLeft0~0 (
// Equation(s):
// \alu_0|ShiftLeft0~0_combout  = ( \src_a[4]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((\src_a[2]~_Duplicate_2_q ))) # (\src_b[0]~_Duplicate_2_q  & (\src_a[1]~_Duplicate_2_q )) ) ) ) # ( !\src_a[4]~_Duplicate_2_q  & ( 
// \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((\src_a[2]~_Duplicate_2_q ))) # (\src_b[0]~_Duplicate_2_q  & (\src_a[1]~_Duplicate_2_q )) ) ) ) # ( \src_a[4]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q ) # 
// (\src_a[3]~_Duplicate_2_q ) ) ) ) # ( !\src_a[4]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (\src_a[3]~_Duplicate_2_q  & \src_b[0]~_Duplicate_2_q ) ) ) )

	.dataa(!\src_a[1]~_Duplicate_2_q ),
	.datab(!\src_a[2]~_Duplicate_2_q ),
	.datac(!\src_a[3]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_a[4]~_Duplicate_2_q ),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~0 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~0 .lut_mask = 64'h000FFF0F33553355;
defparam \alu_0|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N0
cyclonev_lcell_comb \alu_0|ShiftLeft0~2 (
// Equation(s):
// \alu_0|ShiftLeft0~2_combout  = ( \src_a[5]~_Duplicate_2_q  & ( \src_a[6]~_Duplicate_2_q  & ( ((!\src_b[0]~_Duplicate_2_q  & (\src_a[8]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[7]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q ) ) ) ) # ( 
// !\src_a[5]~_Duplicate_2_q  & ( \src_a[6]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[8]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[7]~_Duplicate_2_q ))))) # (\src_b[1]~_Duplicate_2_q  & 
// (((!\src_b[0]~_Duplicate_2_q )))) ) ) ) # ( \src_a[5]~_Duplicate_2_q  & ( !\src_a[6]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[8]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[7]~_Duplicate_2_q 
// ))))) # (\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[5]~_Duplicate_2_q  & ( !\src_a[6]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[8]~_Duplicate_2_q )) # 
// (\src_b[0]~_Duplicate_2_q  & ((\src_a[7]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\src_a[8]~_Duplicate_2_q ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\src_a[7]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_a[5]~_Duplicate_2_q ),
	.dataf(!\src_a[6]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~2 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~2 .lut_mask = 64'h440C443F770C773F;
defparam \alu_0|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N54
cyclonev_lcell_comb \alu_0|ShiftLeft0~9 (
// Equation(s):
// \alu_0|ShiftLeft0~9_combout  = ( \alu_0|ShiftLeft0~2_combout  & ( !\src_b[4]~_Duplicate_2_q  & ( (!\src_b[3]~_Duplicate_2_q  & (((\src_a[10]~_Duplicate_32_q )))) # (\src_b[3]~_Duplicate_2_q  & (((!\src_b[2]~_Duplicate_2_q )) # (\alu_0|ShiftLeft0~0_combout 
// ))) ) ) ) # ( !\alu_0|ShiftLeft0~2_combout  & ( !\src_b[4]~_Duplicate_2_q  & ( (!\src_b[3]~_Duplicate_2_q  & (((\src_a[10]~_Duplicate_32_q )))) # (\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~0_combout  & ((\src_b[2]~_Duplicate_2_q )))) ) ) )

	.dataa(!\alu_0|ShiftLeft0~0_combout ),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(!\alu_0|ShiftLeft0~2_combout ),
	.dataf(!\src_b[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~9 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~9 .lut_mask = 64'h0C1D3F1D00000000;
defparam \alu_0|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N12
cyclonev_lcell_comb \alu_0|ShiftLeft0~1 (
// Equation(s):
// \alu_0|ShiftLeft0~1_combout  = ( \src_a[0]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & !\src_b[0]~_Duplicate_2_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_a[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~1 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~1 .lut_mask = 64'h00000000F000F000;
defparam \alu_0|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N39
cyclonev_lcell_comb \alu_0|ShiftLeft0~8 (
// Equation(s):
// \alu_0|ShiftLeft0~8_combout  = ( \alu_0|ShiftLeft0~1_combout  & ( (\src_b[4]~_Duplicate_2_q  & !\alu_0|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(!\alu_0|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~8 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~8 .lut_mask = 64'h000000000F000F00;
defparam \alu_0|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N30
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \alu_0|result~0_combout  & ( \alu_0|ShiftLeft0~8_combout  & ( (!op[1]) # ((\alu_0|Mux20~5_combout  & !op[3])) ) ) ) # ( !\alu_0|result~0_combout  & ( \alu_0|ShiftLeft0~8_combout  & ( (!op[3] & (\alu_0|Mux20~5_combout )) # (op[3] 
// & ((!op[1]))) ) ) ) # ( \alu_0|result~0_combout  & ( !\alu_0|ShiftLeft0~8_combout  & ( (!op[1] & (((!op[3]) # (\alu_0|ShiftLeft0~9_combout )))) # (op[1] & (\alu_0|Mux20~5_combout  & ((!op[3])))) ) ) ) # ( !\alu_0|result~0_combout  & ( 
// !\alu_0|ShiftLeft0~8_combout  & ( (!op[3] & (\alu_0|Mux20~5_combout )) # (op[3] & (((!op[1] & \alu_0|ShiftLeft0~9_combout )))) ) ) )

	.dataa(!\alu_0|Mux20~5_combout ),
	.datab(!op[1]),
	.datac(!\alu_0|ShiftLeft0~9_combout ),
	.datad(!op[3]),
	.datae(!\alu_0|result~0_combout ),
	.dataf(!\alu_0|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h550CDD0C55CCDDCC;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N24
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Selector33~0_combout  & ( \Selector25~1_combout  & ( (!op[3]) # ((!op[2] & ((\src_a[10]~_Duplicate_32_q ) # (op[0])))) ) ) ) # ( !\Selector33~0_combout  & ( \Selector25~1_combout  & ( (!op[2] & (((!op[3]) # 
// (\src_a[10]~_Duplicate_32_q )) # (op[0]))) ) ) ) # ( \Selector33~0_combout  & ( !\Selector25~1_combout  & ( (!op[2] & ((!op[3]) # ((!op[0] & \src_a[10]~_Duplicate_32_q )))) ) ) ) # ( !\Selector33~0_combout  & ( !\Selector25~1_combout  & ( (!op[2] & 
// ((!op[3]) # ((!op[0] & \src_a[10]~_Duplicate_32_q )))) ) ) )

	.dataa(!op[0]),
	.datab(!op[2]),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!op[3]),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'hCC08CC08CC4CFF4C;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N48
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( op[2] & ( (\S.WRITE_DATA~q  & \Selector25~2_combout ) ) ) # ( !op[2] & ( (\S.WRITE_DATA~q  & (((op[1] & !op[0])) # (\Selector25~2_combout ))) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!op[1]),
	.datac(!\Selector25~2_combout ),
	.datad(!op[0]),
	.datae(gnd),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h1505150505050505;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N36
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( \WideOr13~combout  & ( ((\Selector33~0_combout  & (\Selector25~1_combout  & \Selector25~3_combout ))) # (rf_w_data[16]) ) ) # ( !\WideOr13~combout  & ( (\Selector33~0_combout  & (\Selector25~1_combout  & \Selector25~3_combout )) 
// ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector25~1_combout ),
	.datac(!\Selector25~3_combout ),
	.datad(!rf_w_data[16]),
	.datae(gnd),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'h0101010101FF01FF;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N0
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \Selector25~4_combout  & ( \alu_0|Mult0~24  ) ) # ( !\Selector25~4_combout  & ( \alu_0|Mult0~24  & ( (\Selector25~3_combout  & ((op[3]) # (\alu_0|Mux20~3_combout ))) ) ) ) # ( \Selector25~4_combout  & ( !\alu_0|Mult0~24  ) ) # ( 
// !\Selector25~4_combout  & ( !\alu_0|Mult0~24  & ( (\Selector25~3_combout  & ((!op[3] & (\alu_0|Mux20~3_combout )) # (op[3] & ((!op[1]))))) ) ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!op[3]),
	.datac(!\Selector25~3_combout ),
	.datad(!op[1]),
	.datae(!\Selector25~4_combout ),
	.dataf(!\alu_0|Mult0~24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0704FFFF0707FFFF;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y64_N1
dffeas \rf_w_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[16] .is_wysiwyg = "true";
defparam \rf_w_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y64_N59
dffeas \rf|data[1][16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[16]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][16] .is_wysiwyg = "true";
defparam \rf|data[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N6
cyclonev_lcell_comb \alu_0|ShiftLeft0~3 (
// Equation(s):
// \alu_0|ShiftLeft0~3_combout  = ( \alu_0|ShiftLeft0~0_combout  & ( (!\src_b[2]~_Duplicate_2_q  & ((!\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~2_combout )) # (\src_b[3]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~1_combout ))))) # (\src_b[2]~_Duplicate_2_q  
// & (!\src_b[3]~_Duplicate_2_q )) ) ) # ( !\alu_0|ShiftLeft0~0_combout  & ( (!\src_b[2]~_Duplicate_2_q  & ((!\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~2_combout )) # (\src_b[3]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~1_combout ))))) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftLeft0~2_combout ),
	.datad(!\alu_0|ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~3 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~3 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \alu_0|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N0
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \alu_0|ShiftLeft0~3_combout  & ( ((\src_b[4]~_Duplicate_2_q  & op[0])) # (\src_a[10]~_Duplicate_32_q ) ) ) # ( !\alu_0|ShiftLeft0~3_combout  & ( (\src_a[10]~_Duplicate_32_q  & ((!\src_b[4]~_Duplicate_2_q ) # (!op[0]))) ) )

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(!op[0]),
	.datac(gnd),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N18
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \src_b[3]~_Duplicate_2_q  & ( (\Selector33~0_combout  & (!op[1] & \alu_0|result~0_combout )) ) ) # ( !\src_b[3]~_Duplicate_2_q  & ( (\Selector33~0_combout  & (((!op[1] & \alu_0|result~0_combout )) # (\alu_0|Mux20~5_combout ))) ) 
// )

	.dataa(!\Selector33~0_combout ),
	.datab(!op[1]),
	.datac(!\alu_0|Mux20~5_combout ),
	.datad(!\alu_0|result~0_combout ),
	.datae(gnd),
	.dataf(!\src_b[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0545054500440044;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N9
cyclonev_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = ( \Selector17~0_combout  & ( (\S.WRITE_DATA~q  & ((!op[2]) # (!op[3]))) ) ) # ( !\Selector17~0_combout  & ( (\S.WRITE_DATA~q  & (!op[2] & ((\alu_0|Mux20~3_combout ) # (op[3])))) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!op[2]),
	.datac(!op[3]),
	.datad(!\alu_0|Mux20~3_combout ),
	.datae(gnd),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~3 .extended_lut = "off";
defparam \Selector17~3 .lut_mask = 64'h0444044454545454;
defparam \Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N44
dffeas \rf_w_data[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[24]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[24] .is_wysiwyg = "true";
defparam \rf_w_data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N36
cyclonev_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = ( rf_w_data[24] & ( ((\Selector17~3_combout  & !op[3])) # (\WideOr13~combout ) ) ) # ( !rf_w_data[24] & ( (\Selector17~3_combout  & !op[3]) ) )

	.dataa(!\WideOr13~combout ),
	.datab(!\Selector17~3_combout ),
	.datac(!op[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~4 .extended_lut = "off";
defparam \Selector17~4 .lut_mask = 64'h3030303075757575;
defparam \Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N42
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Selector17~4_combout  & ( \alu_0|Mult0~342_sumout  ) ) # ( !\Selector17~4_combout  & ( \alu_0|Mult0~342_sumout  & ( (\Selector17~3_combout  & ((!op[1] & ((\Selector17~2_combout ))) # (op[1] & (!op[0])))) ) ) ) # ( 
// \Selector17~4_combout  & ( !\alu_0|Mult0~342_sumout  ) ) # ( !\Selector17~4_combout  & ( !\alu_0|Mult0~342_sumout  & ( (!op[1] & (\Selector17~2_combout  & \Selector17~3_combout )) ) ) )

	.dataa(!op[1]),
	.datab(!op[0]),
	.datac(!\Selector17~2_combout ),
	.datad(!\Selector17~3_combout ),
	.datae(!\Selector17~4_combout ),
	.dataf(!\alu_0|Mult0~342_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h000AFFFF004EFFFF;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N43
dffeas \rf_w_data[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_data[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[24]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_data[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N4
dffeas \rf|data[1][24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_w_data[24]~DUPLICATE_q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][24] .is_wysiwyg = "true";
defparam \rf|data[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N42
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\WideOr13~combout  & rf_w_data[20])

	.dataa(gnd),
	.datab(!\WideOr13~combout ),
	.datac(!rf_w_data[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0303030303030303;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N27
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( !\alu_0|ShiftRight0~1_combout  & ( (\src_a[10]~_Duplicate_32_q  & \Selector21~2_combout ) ) )

	.dataa(gnd),
	.datab(!\src_a[10]~_Duplicate_32_q ),
	.datac(gnd),
	.datad(!\Selector21~2_combout ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h0033003300000000;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N54
cyclonev_lcell_comb \alu_0|ShiftLeft0~5 (
// Equation(s):
// \alu_0|ShiftLeft0~5_combout  = ( \src_b[2]~_Duplicate_2_q  & ( (\alu_0|ShiftLeft0~1_combout  & !\src_b[3]~_Duplicate_2_q ) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( (\alu_0|ShiftLeft0~0_combout  & !\src_b[3]~_Duplicate_2_q ) ) )

	.dataa(!\alu_0|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\alu_0|ShiftLeft0~0_combout ),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~5 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~5 .lut_mask = 64'h0F000F0055005500;
defparam \alu_0|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N42
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \alu_0|ShiftLeft0~2_combout  & ( (!\alu_0|Mux10~3_combout  & ((!\alu_0|Mux10~0_combout  & (\src_a[10]~_Duplicate_32_q )) # (\alu_0|Mux10~0_combout  & ((\alu_0|ShiftLeft0~5_combout ))))) # (\alu_0|Mux10~3_combout  & 
// (((!\alu_0|Mux10~0_combout )))) ) ) # ( !\alu_0|ShiftLeft0~2_combout  & ( (!\alu_0|Mux10~3_combout  & ((!\alu_0|Mux10~0_combout  & (\src_a[10]~_Duplicate_32_q )) # (\alu_0|Mux10~0_combout  & ((\alu_0|ShiftLeft0~5_combout ))))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\alu_0|Mux10~3_combout ),
	.datac(!\alu_0|ShiftLeft0~5_combout ),
	.datad(!\alu_0|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h440C440C770C770C;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N48
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( \alu_0|Mux11~0_combout  & ( \alu_0|Mux10~2_combout  & ( !\Selector21~1_combout  ) ) ) # ( !\alu_0|Mux11~0_combout  & ( \alu_0|Mux10~2_combout  & ( !\Selector21~1_combout  ) ) ) # ( !\alu_0|Mux11~0_combout  & ( 
// !\alu_0|Mux10~2_combout  & ( (!\Selector21~3_combout  & ((!\alu_0|Mux20~3_combout ) # (op[2]))) ) ) )

	.dataa(!\Selector21~3_combout ),
	.datab(!op[2]),
	.datac(!\alu_0|Mux20~3_combout ),
	.datad(!\Selector21~1_combout ),
	.datae(!\alu_0|Mux11~0_combout ),
	.dataf(!\alu_0|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'hA2A20000FF00FF00;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N18
cyclonev_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = ( \alu_0|Mult0~346_sumout  & ( \Selector21~4_combout  & ( ((\S.WRITE_DATA~q  & (\alu_0|Mux10~1_combout  & !\alu_0|Mux10~2_combout ))) # (\Selector21~0_combout ) ) ) ) # ( !\alu_0|Mult0~346_sumout  & ( \Selector21~4_combout  & ( 
// \Selector21~0_combout  ) ) ) # ( \alu_0|Mult0~346_sumout  & ( !\Selector21~4_combout  & ( ((\S.WRITE_DATA~q  & ((!\alu_0|Mux10~1_combout ) # (!\alu_0|Mux10~2_combout )))) # (\Selector21~0_combout ) ) ) ) # ( !\alu_0|Mult0~346_sumout  & ( 
// !\Selector21~4_combout  & ( ((\S.WRITE_DATA~q  & !\alu_0|Mux10~1_combout )) # (\Selector21~0_combout ) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\alu_0|Mux10~1_combout ),
	.datac(!\alu_0|Mux10~2_combout ),
	.datad(!\Selector21~0_combout ),
	.datae(!\alu_0|Mult0~346_sumout ),
	.dataf(!\Selector21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~5 .extended_lut = "off";
defparam \Selector21~5 .lut_mask = 64'h44FF54FF00FF10FF;
defparam \Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N19
dffeas \rf_w_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector21~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[20]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[20] .is_wysiwyg = "true";
defparam \rf_w_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N17
dffeas \rf|data[1][20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[20]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][20] .is_wysiwyg = "true";
defparam \rf|data[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N15
cyclonev_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (!\alu_0|Mux1~0_combout  & \alu_0|Mux6~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mux1~0_combout ),
	.datad(!\alu_0|Mux6~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~4 .extended_lut = "off";
defparam \Selector13~4 .lut_mask = 64'h00F000F000F000F0;
defparam \Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N48
cyclonev_lcell_comb \alu_0|ShiftLeft0~6 (
// Equation(s):
// \alu_0|ShiftLeft0~6_combout  = ( \alu_0|ShiftLeft0~2_combout  & ( \src_b[2]~_Duplicate_2_q  & ( (!\src_b[3]~_Duplicate_2_q ) # (\alu_0|ShiftLeft0~1_combout ) ) ) ) # ( !\alu_0|ShiftLeft0~2_combout  & ( \src_b[2]~_Duplicate_2_q  & ( 
// (\src_b[3]~_Duplicate_2_q  & \alu_0|ShiftLeft0~1_combout ) ) ) ) # ( \alu_0|ShiftLeft0~2_combout  & ( !\src_b[2]~_Duplicate_2_q  & ( (!\src_b[3]~_Duplicate_2_q  & ((\src_a[10]~_Duplicate_32_q ))) # (\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~0_combout 
// )) ) ) ) # ( !\alu_0|ShiftLeft0~2_combout  & ( !\src_b[2]~_Duplicate_2_q  & ( (!\src_b[3]~_Duplicate_2_q  & ((\src_a[10]~_Duplicate_32_q ))) # (\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~0_combout )) ) ) )

	.dataa(!\alu_0|ShiftLeft0~0_combout ),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftLeft0~1_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|ShiftLeft0~2_combout ),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~6 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~6 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \alu_0|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N48
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \alu_0|ShiftLeft0~4_combout  & ( \alu_0|Mux6~1_combout  & ( (\alu_0|Mux6~3_combout  & \src_a[10]~_Duplicate_32_q ) ) ) ) # ( !\alu_0|ShiftLeft0~4_combout  & ( \alu_0|Mux6~1_combout  & ( (\src_a[10]~_Duplicate_32_q  & 
// ((\alu_0|Mux6~3_combout ) # (\alu_0|Mux1~0_combout ))) ) ) ) # ( \alu_0|ShiftLeft0~4_combout  & ( !\alu_0|Mux6~1_combout  & ( (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux1~0_combout  & (!\src_b[10]~_Duplicate_32_q  $ (!\src_a[10]~_Duplicate_32_q )))) # 
// (\alu_0|Mux6~3_combout  & (((\src_a[10]~_Duplicate_32_q )))) ) ) ) # ( !\alu_0|ShiftLeft0~4_combout  & ( !\alu_0|Mux6~1_combout  & ( (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux1~0_combout  & (!\src_b[10]~_Duplicate_32_q  $ (!\src_a[10]~_Duplicate_32_q )))) # 
// (\alu_0|Mux6~3_combout  & (((\src_a[10]~_Duplicate_32_q )))) ) ) )

	.dataa(!\src_b[10]~_Duplicate_32_q ),
	.datab(!\alu_0|Mux1~0_combout ),
	.datac(!\alu_0|Mux6~3_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|ShiftLeft0~4_combout ),
	.dataf(!\alu_0|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h408F408F003F000F;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N6
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \alu_0|Mux6~3_combout  & ( rf_w_data[28] & ( (!\WideOr13~combout  & ((!\alu_0|Mux6~2_combout  & (!\alu_0|ShiftLeft0~6_combout )) # (\alu_0|Mux6~2_combout  & ((!\Selector13~1_combout ))))) ) ) ) # ( !\alu_0|Mux6~3_combout  & ( 
// rf_w_data[28] & ( (!\WideOr13~combout  & ((!\Selector13~1_combout ) # (\alu_0|Mux6~2_combout ))) ) ) ) # ( \alu_0|Mux6~3_combout  & ( !rf_w_data[28] & ( (!\alu_0|Mux6~2_combout  & (!\alu_0|ShiftLeft0~6_combout )) # (\alu_0|Mux6~2_combout  & 
// ((!\Selector13~1_combout ))) ) ) ) # ( !\alu_0|Mux6~3_combout  & ( !rf_w_data[28] & ( (!\Selector13~1_combout ) # (\alu_0|Mux6~2_combout ) ) ) )

	.dataa(!\WideOr13~combout ),
	.datab(!\alu_0|ShiftLeft0~6_combout ),
	.datac(!\Selector13~1_combout ),
	.datad(!\alu_0|Mux6~2_combout ),
	.datae(!\alu_0|Mux6~3_combout ),
	.dataf(!rf_w_data[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'hF0FFCCF0A0AA88A0;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N54
cyclonev_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = ( \Selector13~2_combout  & ( (!\S.WRITE_DATA~q  & (rf_w_data[28] & (\WideOr13~combout ))) # (\S.WRITE_DATA~q  & (((!\alu_0|Mux6~3_combout )))) ) ) # ( !\Selector13~2_combout  & ( ((rf_w_data[28] & \WideOr13~combout )) # 
// (\S.WRITE_DATA~q ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!rf_w_data[28]),
	.datac(!\WideOr13~combout ),
	.datad(!\alu_0|Mux6~3_combout ),
	.datae(gnd),
	.dataf(!\Selector13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~3 .extended_lut = "off";
defparam \Selector13~3 .lut_mask = 64'h5757575757025702;
defparam \Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N24
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \Selector13~3_combout  & ( \alu_0|Mult0~350_sumout  & ( ((!\Selector13~2_combout ) # ((\alu_0|Mux20~3_combout  & \Selector13~4_combout ))) # (\alu_0|Mux6~2_combout ) ) ) ) # ( \Selector13~3_combout  & ( !\alu_0|Mult0~350_sumout  
// & ( (!\Selector13~2_combout ) # ((\alu_0|Mux20~3_combout  & (!\alu_0|Mux6~2_combout  & \Selector13~4_combout ))) ) ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!\alu_0|Mux6~2_combout ),
	.datac(!\Selector13~4_combout ),
	.datad(!\Selector13~2_combout ),
	.datae(!\Selector13~3_combout ),
	.dataf(!\alu_0|Mult0~350_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0000FF040000FF37;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N25
dffeas \rf_w_data[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[28]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[28] .is_wysiwyg = "true";
defparam \rf_w_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y64_N34
dffeas \rf|data[1][28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[28]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][28] .is_wysiwyg = "true";
defparam \rf|data[1][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N15
cyclonev_lcell_comb \rr|Mux0~1 (
// Equation(s):
// \rr|Mux0~1_combout  = ( \rf|data[1][28]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout  & (\rf|data[1][24]~q ))) # (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout ) # ((\rf|data[1][20]~q )))) ) ) # ( !\rf|data[1][28]~q  & ( 
// (\rr|reg_num[3]~1_combout  & ((!\rr|reg_num[3]~0_combout  & (\rf|data[1][24]~q )) # (\rr|reg_num[3]~0_combout  & ((\rf|data[1][20]~q ))))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][24]~q ),
	.datad(!\rf|data[1][20]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~1 .extended_lut = "off";
defparam \rr|Mux0~1 .lut_mask = 64'h0213021346574657;
defparam \rr|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N36
cyclonev_lcell_comb \alu_0|ShiftRight1~1 (
// Equation(s):
// \alu_0|ShiftRight1~1_combout  = ( \src_b[0]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( \src_a[7]~_Duplicate_2_q  ) ) ) # ( !\src_b[0]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( \src_a[6]~_Duplicate_2_q  ) ) ) # ( \src_b[0]~_Duplicate_2_q  & 
// ( !\src_b[1]~_Duplicate_2_q  & ( \src_a[5]~_Duplicate_2_q  ) ) ) # ( !\src_b[0]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( \src_a[4]~_Duplicate_2_q  ) ) )

	.dataa(!\src_a[4]~_Duplicate_2_q ),
	.datab(!\src_a[5]~_Duplicate_2_q ),
	.datac(!\src_a[7]~_Duplicate_2_q ),
	.datad(!\src_a[6]~_Duplicate_2_q ),
	.datae(!\src_b[0]~_Duplicate_2_q ),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight1~1 .extended_lut = "off";
defparam \alu_0|ShiftRight1~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \alu_0|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N27
cyclonev_lcell_comb \alu_0|ShiftRight1~0 (
// Equation(s):
// \alu_0|ShiftRight1~0_combout  = ( \src_b[0]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  ) ) # ( !\src_b[0]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[8]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q  & ((\src_a[10]~_Duplicate_32_q ))) ) 
// )

	.dataa(!\src_a[8]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(gnd),
	.dataf(!\src_b[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight1~0 .extended_lut = "off";
defparam \alu_0|ShiftRight1~0 .lut_mask = 64'h505F505F00FF00FF;
defparam \alu_0|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N54
cyclonev_lcell_comb \alu_0|ShiftRight1~2 (
// Equation(s):
// \alu_0|ShiftRight1~2_combout  = ( \src_a[3]~_Duplicate_2_q  & ( \src_a[2]~_Duplicate_2_q  & ( ((!\src_b[0]~_Duplicate_2_q  & (\src_a[0]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[1]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q ) ) ) ) # 
// ( !\src_a[3]~_Duplicate_2_q  & ( \src_a[2]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[0]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[1]~_Duplicate_2_q ))))) # (\src_b[1]~_Duplicate_2_q  & 
// (((!\src_b[0]~_Duplicate_2_q )))) ) ) ) # ( \src_a[3]~_Duplicate_2_q  & ( !\src_a[2]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[0]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[1]~_Duplicate_2_q 
// ))))) # (\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[3]~_Duplicate_2_q  & ( !\src_a[2]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[0]~_Duplicate_2_q )) # 
// (\src_b[0]~_Duplicate_2_q  & ((\src_a[1]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\src_a[0]~_Duplicate_2_q ),
	.datab(!\src_a[1]~_Duplicate_2_q ),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_a[3]~_Duplicate_2_q ),
	.dataf(!\src_a[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight1~2 .extended_lut = "off";
defparam \alu_0|ShiftRight1~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \alu_0|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N0
cyclonev_lcell_comb \alu_0|ShiftRight0~10 (
// Equation(s):
// \alu_0|ShiftRight0~10_combout  = ( !\src_b[3]~_Duplicate_2_q  & ( (!\src_b[4]~_Duplicate_2_q  & ((!\src_b[2]~_Duplicate_2_q  & (((\alu_0|ShiftRight1~2_combout )))) # (\src_b[2]~_Duplicate_2_q  & (\alu_0|ShiftRight1~1_combout )))) # 
// (\src_b[4]~_Duplicate_2_q  & ((((\src_a[10]~_Duplicate_32_q ))))) ) ) # ( \src_b[3]~_Duplicate_2_q  & ( ((!\src_b[2]~_Duplicate_2_q  & ((!\src_b[4]~_Duplicate_2_q  & (\alu_0|ShiftRight1~0_combout )) # (\src_b[4]~_Duplicate_2_q  & 
// ((\src_a[10]~_Duplicate_32_q ))))) # (\src_b[2]~_Duplicate_2_q  & (((\src_a[10]~_Duplicate_32_q ))))) ) )

	.dataa(!\alu_0|ShiftRight1~1_combout ),
	.datab(!\src_b[2]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftRight1~0_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\src_b[3]~_Duplicate_2_q ),
	.dataf(!\src_b[4]~_Duplicate_2_q ),
	.datag(!\alu_0|ShiftRight1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~10 .extended_lut = "on";
defparam \alu_0|ShiftRight0~10 .lut_mask = 64'h1D1D0C3F00FF00FF;
defparam \alu_0|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N15
cyclonev_lcell_comb \alu_0|LessThan0~3 (
// Equation(s):
// \alu_0|LessThan0~3_combout  = (!\src_b[4]~_Duplicate_2_q  & (\src_b[3]~_Duplicate_2_q  & (!\src_a[4]~_Duplicate_2_q  & !\src_a[3]~_Duplicate_2_q ))) # (\src_b[4]~_Duplicate_2_q  & ((!\src_a[4]~_Duplicate_2_q ) # ((\src_b[3]~_Duplicate_2_q  & 
// !\src_a[3]~_Duplicate_2_q ))))

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\src_b[4]~_Duplicate_2_q ),
	.datac(!\src_a[4]~_Duplicate_2_q ),
	.datad(!\src_a[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~3 .extended_lut = "off";
defparam \alu_0|LessThan0~3 .lut_mask = 64'h7130713071307130;
defparam \alu_0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N42
cyclonev_lcell_comb \alu_0|LessThan0~2 (
// Equation(s):
// \alu_0|LessThan0~2_combout  = ( \src_b[2]~_Duplicate_2_q  & ( \src_a[1]~_Duplicate_2_q  & ( (!\src_a[2]~_Duplicate_2_q ) # ((!\src_a[0]~_Duplicate_2_q  & (\src_b[1]~_Duplicate_2_q  & \src_b[0]~_Duplicate_2_q ))) ) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( 
// \src_a[1]~_Duplicate_2_q  & ( (!\src_a[0]~_Duplicate_2_q  & (!\src_a[2]~_Duplicate_2_q  & (\src_b[1]~_Duplicate_2_q  & \src_b[0]~_Duplicate_2_q ))) ) ) ) # ( \src_b[2]~_Duplicate_2_q  & ( !\src_a[1]~_Duplicate_2_q  & ( (!\src_a[2]~_Duplicate_2_q ) # 
// (((!\src_a[0]~_Duplicate_2_q  & \src_b[0]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q )) ) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( !\src_a[1]~_Duplicate_2_q  & ( (!\src_a[2]~_Duplicate_2_q  & (((!\src_a[0]~_Duplicate_2_q  & \src_b[0]~_Duplicate_2_q )) # 
// (\src_b[1]~_Duplicate_2_q ))) ) ) )

	.dataa(!\src_a[0]~_Duplicate_2_q ),
	.datab(!\src_a[2]~_Duplicate_2_q ),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_b[2]~_Duplicate_2_q ),
	.dataf(!\src_a[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~2 .extended_lut = "off";
defparam \alu_0|LessThan0~2 .lut_mask = 64'h0C8CCFEF0008CCCE;
defparam \alu_0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N36
cyclonev_lcell_comb \alu_0|Equal0~0 (
// Equation(s):
// \alu_0|Equal0~0_combout  = ( \src_b[4]~_Duplicate_2_q  & ( (\src_a[4]~_Duplicate_2_q  & (!\src_b[3]~_Duplicate_2_q  $ (\src_a[3]~_Duplicate_2_q ))) ) ) # ( !\src_b[4]~_Duplicate_2_q  & ( (!\src_a[4]~_Duplicate_2_q  & (!\src_b[3]~_Duplicate_2_q  $ 
// (\src_a[3]~_Duplicate_2_q ))) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_a[3]~_Duplicate_2_q ),
	.datad(!\src_a[4]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Equal0~0 .extended_lut = "off";
defparam \alu_0|Equal0~0 .lut_mask = 64'hA500A50000A500A5;
defparam \alu_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N39
cyclonev_lcell_comb \alu_0|LessThan0~0 (
// Equation(s):
// \alu_0|LessThan0~0_combout  = ( \src_b[6]~_Duplicate_2_q  & ( (\src_a[6]~_Duplicate_2_q  & (!\src_b[7]~_Duplicate_2_q  $ (\src_a[7]~_Duplicate_2_q ))) ) ) # ( !\src_b[6]~_Duplicate_2_q  & ( (!\src_a[6]~_Duplicate_2_q  & (!\src_b[7]~_Duplicate_2_q  $ 
// (\src_a[7]~_Duplicate_2_q ))) ) )

	.dataa(gnd),
	.datab(!\src_a[6]~_Duplicate_2_q ),
	.datac(!\src_b[7]~_Duplicate_2_q ),
	.datad(!\src_a[7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[6]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~0 .extended_lut = "off";
defparam \alu_0|LessThan0~0 .lut_mask = 64'hC00CC00C30033003;
defparam \alu_0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N48
cyclonev_lcell_comb \alu_0|LessThan0~4 (
// Equation(s):
// \alu_0|LessThan0~4_combout  = ( \alu_0|Equal0~0_combout  & ( \alu_0|LessThan0~0_combout  & ( (!\alu_0|LessThan0~3_combout  & (\alu_0|LessThan0~2_combout  & (!\src_a[5]~_Duplicate_2_q  $ (\src_b[5]~_Duplicate_2_q )))) # (\alu_0|LessThan0~3_combout  & 
// (!\src_a[5]~_Duplicate_2_q  $ ((\src_b[5]~_Duplicate_2_q )))) ) ) ) # ( !\alu_0|Equal0~0_combout  & ( \alu_0|LessThan0~0_combout  & ( (\alu_0|LessThan0~3_combout  & (!\src_a[5]~_Duplicate_2_q  $ (\src_b[5]~_Duplicate_2_q ))) ) ) )

	.dataa(!\src_a[5]~_Duplicate_2_q ),
	.datab(!\alu_0|LessThan0~3_combout ),
	.datac(!\src_b[5]~_Duplicate_2_q ),
	.datad(!\alu_0|LessThan0~2_combout ),
	.datae(!\alu_0|Equal0~0_combout ),
	.dataf(!\alu_0|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~4 .extended_lut = "off";
defparam \alu_0|LessThan0~4 .lut_mask = 64'h00000000212121A5;
defparam \alu_0|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N36
cyclonev_lcell_comb \alu_0|LessThan0~5 (
// Equation(s):
// \alu_0|LessThan0~5_combout  = ( \src_b[7]~_Duplicate_2_q  & ( \src_a[7]~_Duplicate_2_q  & ( (!\src_a[6]~_Duplicate_2_q  & (((!\src_a[5]~_Duplicate_2_q  & \src_b[5]~_Duplicate_2_q )) # (\src_b[6]~_Duplicate_2_q ))) # (\src_a[6]~_Duplicate_2_q  & 
// (!\src_a[5]~_Duplicate_2_q  & (\src_b[6]~_Duplicate_2_q  & \src_b[5]~_Duplicate_2_q ))) ) ) ) # ( \src_b[7]~_Duplicate_2_q  & ( !\src_a[7]~_Duplicate_2_q  ) ) # ( !\src_b[7]~_Duplicate_2_q  & ( !\src_a[7]~_Duplicate_2_q  & ( (!\src_a[6]~_Duplicate_2_q  & 
// (((!\src_a[5]~_Duplicate_2_q  & \src_b[5]~_Duplicate_2_q )) # (\src_b[6]~_Duplicate_2_q ))) # (\src_a[6]~_Duplicate_2_q  & (!\src_a[5]~_Duplicate_2_q  & (\src_b[6]~_Duplicate_2_q  & \src_b[5]~_Duplicate_2_q ))) ) ) )

	.dataa(!\src_a[5]~_Duplicate_2_q ),
	.datab(!\src_a[6]~_Duplicate_2_q ),
	.datac(!\src_b[6]~_Duplicate_2_q ),
	.datad(!\src_b[5]~_Duplicate_2_q ),
	.datae(!\src_b[7]~_Duplicate_2_q ),
	.dataf(!\src_a[7]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~5 .extended_lut = "off";
defparam \alu_0|LessThan0~5 .lut_mask = 64'h0C8EFFFF00000C8E;
defparam \alu_0|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N57
cyclonev_lcell_comb \alu_0|LessThan0~7 (
// Equation(s):
// \alu_0|LessThan0~7_combout  = ( \src_b[10]~_Duplicate_32_q  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[8]~_Duplicate_2_q  & (((!\alu_0|LessThan0~4_combout  & !\alu_0|LessThan0~5_combout )) # (\src_a[8]~_Duplicate_2_q ))) # (\src_b[8]~_Duplicate_2_q  & 
// (!\alu_0|LessThan0~4_combout  & (\src_a[8]~_Duplicate_2_q  & !\alu_0|LessThan0~5_combout ))) ) ) ) # ( !\src_b[10]~_Duplicate_32_q  & ( \src_a[10]~_Duplicate_32_q  ) ) # ( !\src_b[10]~_Duplicate_32_q  & ( !\src_a[10]~_Duplicate_32_q  & ( 
// (!\src_b[8]~_Duplicate_2_q  & (((!\alu_0|LessThan0~4_combout  & !\alu_0|LessThan0~5_combout )) # (\src_a[8]~_Duplicate_2_q ))) # (\src_b[8]~_Duplicate_2_q  & (!\alu_0|LessThan0~4_combout  & (\src_a[8]~_Duplicate_2_q  & !\alu_0|LessThan0~5_combout ))) ) ) 
// )

	.dataa(!\alu_0|LessThan0~4_combout ),
	.datab(!\src_b[8]~_Duplicate_2_q ),
	.datac(!\src_a[8]~_Duplicate_2_q ),
	.datad(!\alu_0|LessThan0~5_combout ),
	.datae(!\src_b[10]~_Duplicate_32_q ),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~7 .extended_lut = "off";
defparam \alu_0|LessThan0~7 .lut_mask = 64'h8E0C0000FFFF8E0C;
defparam \alu_0|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N54
cyclonev_lcell_comb \alu_0|LessThan0~6 (
// Equation(s):
// \alu_0|LessThan0~6_combout  = ( \src_a[10]~_Duplicate_32_q  & ( \src_b[10]~_Duplicate_32_q  & ( (!\src_b[8]~_Duplicate_2_q  & (((!\alu_0|LessThan0~4_combout  & !\alu_0|LessThan0~5_combout )) # (\src_a[8]~_Duplicate_2_q ))) # (\src_b[8]~_Duplicate_2_q  & 
// (!\alu_0|LessThan0~4_combout  & (!\alu_0|LessThan0~5_combout  & \src_a[8]~_Duplicate_2_q ))) ) ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( \src_b[10]~_Duplicate_32_q  ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( !\src_b[10]~_Duplicate_32_q  & ( 
// (!\src_b[8]~_Duplicate_2_q  & (((!\alu_0|LessThan0~4_combout  & !\alu_0|LessThan0~5_combout )) # (\src_a[8]~_Duplicate_2_q ))) # (\src_b[8]~_Duplicate_2_q  & (!\alu_0|LessThan0~4_combout  & (!\alu_0|LessThan0~5_combout  & \src_a[8]~_Duplicate_2_q ))) ) ) 
// )

	.dataa(!\alu_0|LessThan0~4_combout ),
	.datab(!\src_b[8]~_Duplicate_2_q ),
	.datac(!\alu_0|LessThan0~5_combout ),
	.datad(!\src_a[8]~_Duplicate_2_q ),
	.datae(!\src_a[10]~_Duplicate_32_q ),
	.dataf(!\src_b[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~6 .extended_lut = "off";
defparam \alu_0|LessThan0~6 .lut_mask = 64'h80EC0000FFFF80EC;
defparam \alu_0|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N6
cyclonev_lcell_comb \alu_0|Mux31~2 (
// Equation(s):
// \alu_0|Mux31~2_combout  = ( \alu_0|LessThan0~6_combout  & ( \alu_0|Add0~13_sumout  & ( (!op[0] & (((!\alu_0|LessThan0~7_combout ) # (!op[1])))) # (op[0] & (\alu_0|ShiftRight0~10_combout  & ((op[1])))) ) ) ) # ( !\alu_0|LessThan0~6_combout  & ( 
// \alu_0|Add0~13_sumout  & ( (!op[1]) # ((!op[0] & ((!\alu_0|LessThan0~7_combout ))) # (op[0] & (\alu_0|ShiftRight0~10_combout ))) ) ) ) # ( \alu_0|LessThan0~6_combout  & ( !\alu_0|Add0~13_sumout  & ( (op[1] & ((!op[0] & ((!\alu_0|LessThan0~7_combout ))) # 
// (op[0] & (\alu_0|ShiftRight0~10_combout )))) ) ) ) # ( !\alu_0|LessThan0~6_combout  & ( !\alu_0|Add0~13_sumout  & ( (!op[0] & (((!\alu_0|LessThan0~7_combout  & op[1])))) # (op[0] & (((!op[1])) # (\alu_0|ShiftRight0~10_combout ))) ) ) )

	.dataa(!\alu_0|ShiftRight0~10_combout ),
	.datab(!\alu_0|LessThan0~7_combout ),
	.datac(!op[0]),
	.datad(!op[1]),
	.datae(!\alu_0|LessThan0~6_combout ),
	.dataf(!\alu_0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux31~2 .extended_lut = "off";
defparam \alu_0|Mux31~2 .lut_mask = 64'h0FC500C5FFC5F0C5;
defparam \alu_0|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N2
dffeas \rf_w_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[0] .is_wysiwyg = "true";
defparam \rf_w_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N48
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( rf_w_data[0] & ( \WideOr13~combout  ) ) # ( !rf_w_data[0] & ( \WideOr13~combout  & ( (\S.WRITE_DATA~q  & (op[2] & (!op[3] & \alu_0|Mux31~2_combout ))) ) ) ) # ( rf_w_data[0] & ( !\WideOr13~combout  & ( (\S.WRITE_DATA~q  & (op[2] 
// & (!op[3] & \alu_0|Mux31~2_combout ))) ) ) ) # ( !rf_w_data[0] & ( !\WideOr13~combout  & ( (\S.WRITE_DATA~q  & (op[2] & (!op[3] & \alu_0|Mux31~2_combout ))) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!op[2]),
	.datac(!op[3]),
	.datad(!\alu_0|Mux31~2_combout ),
	.datae(!rf_w_data[0]),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h001000100010FFFF;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N42
cyclonev_lcell_comb \alu_0|Mux31~0 (
// Equation(s):
// \alu_0|Mux31~0_combout  = ( \src_b[0]~_Duplicate_2_q  & ( \alu_0|Add0~13_sumout  & ( (!op[0] & ((!op[1]) # ((\src_a[0]~_Duplicate_2_q )))) # (op[0] & (((\alu_0|Add1~13_sumout )) # (op[1]))) ) ) ) # ( !\src_b[0]~_Duplicate_2_q  & ( \alu_0|Add0~13_sumout  & 
// ( (!op[0] & (!op[1])) # (op[0] & ((!op[1] & (\alu_0|Add1~13_sumout )) # (op[1] & ((\src_a[0]~_Duplicate_2_q ))))) ) ) ) # ( \src_b[0]~_Duplicate_2_q  & ( !\alu_0|Add0~13_sumout  & ( (!op[0] & (op[1] & ((\src_a[0]~_Duplicate_2_q )))) # (op[0] & 
// (((\alu_0|Add1~13_sumout )) # (op[1]))) ) ) ) # ( !\src_b[0]~_Duplicate_2_q  & ( !\alu_0|Add0~13_sumout  & ( (op[0] & ((!op[1] & (\alu_0|Add1~13_sumout )) # (op[1] & ((\src_a[0]~_Duplicate_2_q ))))) ) ) )

	.dataa(!op[0]),
	.datab(!op[1]),
	.datac(!\alu_0|Add1~13_sumout ),
	.datad(!\src_a[0]~_Duplicate_2_q ),
	.datae(!\src_b[0]~_Duplicate_2_q ),
	.dataf(!\alu_0|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux31~0 .extended_lut = "off";
defparam \alu_0|Mux31~0 .lut_mask = 64'h041515378C9D9DBF;
defparam \alu_0|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N36
cyclonev_lcell_comb \alu_0|ShiftLeft0~7 (
// Equation(s):
// \alu_0|ShiftLeft0~7_combout  = (!\src_b[4]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~1_combout  & !\alu_0|ShiftLeft0~4_combout ))

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\alu_0|ShiftLeft0~1_combout ),
	.datad(!\alu_0|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~7 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~7 .lut_mask = 64'h0A000A000A000A00;
defparam \alu_0|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N15
cyclonev_lcell_comb \alu_0|LessThan0~1 (
// Equation(s):
// \alu_0|LessThan0~1_combout  = ( \src_b[2]~_Duplicate_2_q  & ( !\src_a[2]~_Duplicate_2_q  ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( \src_a[2]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|LessThan0~1 .extended_lut = "off";
defparam \alu_0|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \alu_0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N33
cyclonev_lcell_comb \alu_0|Equal0~1 (
// Equation(s):
// \alu_0|Equal0~1_combout  = ( \src_a[0]~_Duplicate_2_q  & ( (\src_b[0]~_Duplicate_2_q  & !\alu_0|LessThan0~1_combout ) ) ) # ( !\src_a[0]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & !\alu_0|LessThan0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\alu_0|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\src_a[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Equal0~1 .extended_lut = "off";
defparam \alu_0|Equal0~1 .lut_mask = 64'hF000F0000F000F00;
defparam \alu_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N36
cyclonev_lcell_comb \alu_0|Equal0~2 (
// Equation(s):
// \alu_0|Equal0~2_combout  = ( \src_b[1]~_Duplicate_2_q  & ( (!\alu_0|result~0_combout  & (\src_a[1]~_Duplicate_2_q  & (!\src_a[8]~_Duplicate_2_q  $ (\src_b[8]~_Duplicate_2_q )))) ) ) # ( !\src_b[1]~_Duplicate_2_q  & ( (!\alu_0|result~0_combout  & 
// (!\src_a[1]~_Duplicate_2_q  & (!\src_a[8]~_Duplicate_2_q  $ (\src_b[8]~_Duplicate_2_q )))) ) )

	.dataa(!\alu_0|result~0_combout ),
	.datab(!\src_a[1]~_Duplicate_2_q ),
	.datac(!\src_a[8]~_Duplicate_2_q ),
	.datad(!\src_b[8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Equal0~2 .extended_lut = "off";
defparam \alu_0|Equal0~2 .lut_mask = 64'h8008800820022002;
defparam \alu_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N0
cyclonev_lcell_comb \alu_0|Equal0~3 (
// Equation(s):
// \alu_0|Equal0~3_combout  = ( \alu_0|Equal0~2_combout  & ( \alu_0|Equal0~0_combout  & ( (\alu_0|LessThan0~0_combout  & (\alu_0|Equal0~1_combout  & (!\src_a[5]~_Duplicate_2_q  $ (\src_b[5]~_Duplicate_2_q )))) ) ) )

	.dataa(!\alu_0|LessThan0~0_combout ),
	.datab(!\src_a[5]~_Duplicate_2_q ),
	.datac(!\alu_0|Equal0~1_combout ),
	.datad(!\src_b[5]~_Duplicate_2_q ),
	.datae(!\alu_0|Equal0~2_combout ),
	.dataf(!\alu_0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Equal0~3 .extended_lut = "off";
defparam \alu_0|Equal0~3 .lut_mask = 64'h0000000000000401;
defparam \alu_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N54
cyclonev_lcell_comb \alu_0|Mux31~1 (
// Equation(s):
// \alu_0|Mux31~1_combout  = ( \alu_0|Equal0~3_combout  & ( \alu_0|Mult0~8_resulta  & ( ((!op[0] & ((\alu_0|ShiftRight0~10_combout ))) # (op[0] & (\alu_0|ShiftLeft0~7_combout ))) # (op[1]) ) ) ) # ( !\alu_0|Equal0~3_combout  & ( \alu_0|Mult0~8_resulta  & ( 
// (!op[0] & (((\alu_0|ShiftRight0~10_combout )) # (op[1]))) # (op[0] & (!op[1] & (\alu_0|ShiftLeft0~7_combout ))) ) ) ) # ( \alu_0|Equal0~3_combout  & ( !\alu_0|Mult0~8_resulta  & ( (!op[0] & (!op[1] & ((\alu_0|ShiftRight0~10_combout )))) # (op[0] & 
// (((\alu_0|ShiftLeft0~7_combout )) # (op[1]))) ) ) ) # ( !\alu_0|Equal0~3_combout  & ( !\alu_0|Mult0~8_resulta  & ( (!op[1] & ((!op[0] & ((\alu_0|ShiftRight0~10_combout ))) # (op[0] & (\alu_0|ShiftLeft0~7_combout )))) ) ) )

	.dataa(!op[0]),
	.datab(!op[1]),
	.datac(!\alu_0|ShiftLeft0~7_combout ),
	.datad(!\alu_0|ShiftRight0~10_combout ),
	.datae(!\alu_0|Equal0~3_combout ),
	.dataf(!\alu_0|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux31~1 .extended_lut = "off";
defparam \alu_0|Mux31~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \alu_0|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N0
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( op[3] & ( \alu_0|Mux31~1_combout  & ( ((!op[2] & \S.WRITE_DATA~q )) # (\Selector41~0_combout ) ) ) ) # ( !op[3] & ( \alu_0|Mux31~1_combout  & ( ((!op[2] & (\S.WRITE_DATA~q  & \alu_0|Mux31~0_combout ))) # (\Selector41~0_combout ) 
// ) ) ) # ( op[3] & ( !\alu_0|Mux31~1_combout  & ( \Selector41~0_combout  ) ) ) # ( !op[3] & ( !\alu_0|Mux31~1_combout  & ( ((!op[2] & (\S.WRITE_DATA~q  & \alu_0|Mux31~0_combout ))) # (\Selector41~0_combout ) ) ) )

	.dataa(!\Selector41~0_combout ),
	.datab(!op[2]),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\alu_0|Mux31~0_combout ),
	.datae(!op[3]),
	.dataf(!\alu_0|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h555D5555555D5D5D;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y63_N1
dffeas \rf_w_data[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_data[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_data[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y61_N16
dffeas \rf|data[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_w_data[0]~DUPLICATE_q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][0] .is_wysiwyg = "true";
defparam \rf|data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N15
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \alu_0|result~0_combout  & ( \alu_0|ShiftLeft0~6_combout  & ( (!\alu_0|Mux20~0_combout  & \Selector29~1_combout ) ) ) ) # ( !\alu_0|result~0_combout  & ( \alu_0|ShiftLeft0~6_combout  & ( (!\alu_0|Mux20~0_combout  & 
// (\Selector29~1_combout  & ((!\alu_0|Mux20~4_combout ) # (\alu_0|Mux20~1_combout )))) ) ) ) # ( \alu_0|result~0_combout  & ( !\alu_0|ShiftLeft0~6_combout  & ( (!\alu_0|Mux20~0_combout  & (!\alu_0|Mux20~1_combout  & \Selector29~1_combout )) ) ) ) # ( 
// !\alu_0|result~0_combout  & ( !\alu_0|ShiftLeft0~6_combout  & ( (!\alu_0|Mux20~4_combout  & (!\alu_0|Mux20~0_combout  & (!\alu_0|Mux20~1_combout  & \Selector29~1_combout ))) ) ) )

	.dataa(!\alu_0|Mux20~4_combout ),
	.datab(!\alu_0|Mux20~0_combout ),
	.datac(!\alu_0|Mux20~1_combout ),
	.datad(!\Selector29~1_combout ),
	.datae(!\alu_0|result~0_combout ),
	.dataf(!\alu_0|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h008000C0008C00CC;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N48
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( !\alu_0|Mux20~1_combout  & ( (\src_a[10]~_Duplicate_32_q  & \Selector28~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h000F000F00000000;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N54
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( \alu_0|Mux20~1_combout  & ( \Selector29~0_combout  & ( \Selector29~1_combout  ) ) ) # ( !\alu_0|Mux20~1_combout  & ( \Selector29~0_combout  & ( \Selector29~1_combout  ) ) ) # ( \alu_0|Mux20~1_combout  & ( !\Selector29~0_combout  
// & ( \Selector29~3_combout  ) ) ) # ( !\alu_0|Mux20~1_combout  & ( !\Selector29~0_combout  & ( (!\alu_0|Mux20~2_combout  & (\alu_0|Mux20~4_combout  & \Selector29~3_combout )) ) ) )

	.dataa(!\Selector29~1_combout ),
	.datab(!\alu_0|Mux20~2_combout ),
	.datac(!\alu_0|Mux20~4_combout ),
	.datad(!\Selector29~3_combout ),
	.datae(!\alu_0|Mux20~1_combout ),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "off";
defparam \Selector29~4 .lut_mask = 64'h000C00FF55555555;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N50
dffeas \rf_w_data[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector29~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_data[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[12]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_data[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N36
cyclonev_lcell_comb \Selector29~5 (
// Equation(s):
// \Selector29~5_combout  = ( \rf_w_data[12]~DUPLICATE_q  & ( (!\Selector28~1_combout  & (!\WideOr13~combout  & !\Selector29~4_combout )) ) ) # ( !\rf_w_data[12]~DUPLICATE_q  & ( (!\Selector28~1_combout  & !\Selector29~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector28~1_combout ),
	.datac(!\WideOr13~combout ),
	.datad(!\Selector29~4_combout ),
	.datae(gnd),
	.dataf(!\rf_w_data[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~5 .extended_lut = "off";
defparam \Selector29~5 .lut_mask = 64'hCC00CC00C000C000;
defparam \Selector29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N48
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \Selector29~5_combout  & ( \alu_0|Mult0~20  & ( ((\alu_0|Mux20~3_combout  & (!\alu_0|Mux20~2_combout  & \Selector29~3_combout ))) # (\Selector28~2_combout ) ) ) ) # ( !\Selector29~5_combout  & ( \alu_0|Mult0~20  ) ) # ( 
// \Selector29~5_combout  & ( !\alu_0|Mult0~20  & ( (\alu_0|Mux20~3_combout  & (!\alu_0|Mux20~2_combout  & \Selector29~3_combout )) ) ) ) # ( !\Selector29~5_combout  & ( !\alu_0|Mult0~20  ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!\alu_0|Mux20~2_combout ),
	.datac(!\Selector28~2_combout ),
	.datad(!\Selector29~3_combout ),
	.datae(!\Selector29~5_combout ),
	.dataf(!\alu_0|Mult0~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'hFFFF0044FFFF0F4F;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N49
dffeas \rf_w_data[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector29~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[12] .is_wysiwyg = "true";
defparam \rf_w_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y64_N52
dffeas \rf|data[1][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[12]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][12] .is_wysiwyg = "true";
defparam \rf|data[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N9
cyclonev_lcell_comb \alu_0|Mux23~1 (
// Equation(s):
// \alu_0|Mux23~1_combout  = ( \src_b[4]~_Duplicate_2_q  & ( (!\src_b[3]~_Duplicate_2_q  & \src_a[10]~_Duplicate_32_q ) ) ) # ( !\src_b[4]~_Duplicate_2_q  & ( (!\src_b[2]~_Duplicate_2_q  & ((!\src_b[3]~_Duplicate_2_q  & ((\alu_0|ShiftRight1~0_combout ))) # 
// (\src_b[3]~_Duplicate_2_q  & (\src_a[10]~_Duplicate_32_q )))) # (\src_b[2]~_Duplicate_2_q  & (((\src_a[10]~_Duplicate_32_q )))) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\alu_0|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\src_b[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux23~1 .extended_lut = "off";
defparam \alu_0|Mux23~1 .lut_mask = 64'h078F078F0C0C0C0C;
defparam \alu_0|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N24
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \alu_0|Mux23~1_combout  & ( (\Selector33~0_combout  & ((!\src_a[8]~_Duplicate_2_q  $ (!\src_b[8]~_Duplicate_2_q )) # (op[1]))) ) ) # ( !\alu_0|Mux23~1_combout  & ( (!op[1] & (\Selector33~0_combout  & (!\src_a[8]~_Duplicate_2_q  
// $ (!\src_b[8]~_Duplicate_2_q )))) ) )

	.dataa(!\src_a[8]~_Duplicate_2_q ),
	.datab(!op[1]),
	.datac(!\src_b[8]~_Duplicate_2_q ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h00480048007B007B;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N30
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( \src_a[10]~_Duplicate_32_q  & ( \alu_0|ShiftLeft0~3_combout  & ( (!op[0] & (((\src_b[4]~_Duplicate_2_q ) # (\alu_0|ShiftRight1~0_combout )) # (\alu_0|ShiftLeft0~4_combout ))) # (op[0] & (((!\src_b[4]~_Duplicate_2_q )))) ) ) ) # 
// ( !\src_a[10]~_Duplicate_32_q  & ( \alu_0|ShiftLeft0~3_combout  & ( (!\src_b[4]~_Duplicate_2_q  & (((!\alu_0|ShiftLeft0~4_combout  & \alu_0|ShiftRight1~0_combout )) # (op[0]))) ) ) ) # ( \src_a[10]~_Duplicate_32_q  & ( !\alu_0|ShiftLeft0~3_combout  & ( 
// (!op[0] & (((\src_b[4]~_Duplicate_2_q ) # (\alu_0|ShiftRight1~0_combout )) # (\alu_0|ShiftLeft0~4_combout ))) ) ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( !\alu_0|ShiftLeft0~3_combout  & ( (!\alu_0|ShiftLeft0~4_combout  & (!op[0] & 
// (\alu_0|ShiftRight1~0_combout  & !\src_b[4]~_Duplicate_2_q ))) ) ) )

	.dataa(!\alu_0|ShiftLeft0~4_combout ),
	.datab(!op[0]),
	.datac(!\alu_0|ShiftRight1~0_combout ),
	.datad(!\src_b[4]~_Duplicate_2_q ),
	.datae(!\src_a[10]~_Duplicate_32_q ),
	.dataf(!\alu_0|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'h08004CCC3B007FCC;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N12
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \S.WRITE_DATA~q  & ( \Selector33~3_combout  & ( (!op[2]) # ((!op[3] & \Selector33~1_combout )) ) ) ) # ( \S.WRITE_DATA~q  & ( !\Selector33~3_combout  & ( (!op[2] & ((!op[3]) # ((op[1])))) # (op[2] & (!op[3] & 
// (\Selector33~1_combout ))) ) ) )

	.dataa(!op[2]),
	.datab(!op[3]),
	.datac(!\Selector33~1_combout ),
	.datad(!op[1]),
	.datae(!\S.WRITE_DATA~q ),
	.dataf(!\Selector33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h00008CAE0000AEAE;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N38
dffeas \rf_w_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector33~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[8] .is_wysiwyg = "true";
defparam \rf_w_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N54
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( \WideOr13~combout  & ( \Selector33~1_combout  & ( ((\Selector33~4_combout  & ((!op[3]) # (!op[1])))) # (rf_w_data[8]) ) ) ) # ( !\WideOr13~combout  & ( \Selector33~1_combout  & ( (\Selector33~4_combout  & ((!op[3]) # (!op[1]))) 
// ) ) ) # ( \WideOr13~combout  & ( !\Selector33~1_combout  & ( ((op[3] & (!op[1] & \Selector33~4_combout ))) # (rf_w_data[8]) ) ) ) # ( !\WideOr13~combout  & ( !\Selector33~1_combout  & ( (op[3] & (!op[1] & \Selector33~4_combout )) ) ) )

	.dataa(!rf_w_data[8]),
	.datab(!op[3]),
	.datac(!op[1]),
	.datad(!\Selector33~4_combout ),
	.datae(!\WideOr13~combout ),
	.dataf(!\Selector33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "off";
defparam \Selector33~5 .lut_mask = 64'h0030557500FC55FD;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N42
cyclonev_lcell_comb \alu_0|Mux23~0 (
// Equation(s):
// \alu_0|Mux23~0_combout  = ( \alu_0|Add0~1_sumout  & ( \src_b[8]~_Duplicate_2_q  & ( (!op[1] & (((!op[0])) # (\alu_0|Add1~1_sumout ))) # (op[1] & (((op[0]) # (\src_a[8]~_Duplicate_2_q )))) ) ) ) # ( !\alu_0|Add0~1_sumout  & ( \src_b[8]~_Duplicate_2_q  & ( 
// (!op[1] & (\alu_0|Add1~1_sumout  & ((op[0])))) # (op[1] & (((op[0]) # (\src_a[8]~_Duplicate_2_q )))) ) ) ) # ( \alu_0|Add0~1_sumout  & ( !\src_b[8]~_Duplicate_2_q  & ( (!op[1] & (((!op[0])) # (\alu_0|Add1~1_sumout ))) # (op[1] & 
// (((\src_a[8]~_Duplicate_2_q  & op[0])))) ) ) ) # ( !\alu_0|Add0~1_sumout  & ( !\src_b[8]~_Duplicate_2_q  & ( (op[0] & ((!op[1] & (\alu_0|Add1~1_sumout )) # (op[1] & ((\src_a[8]~_Duplicate_2_q ))))) ) ) )

	.dataa(!op[1]),
	.datab(!\alu_0|Add1~1_sumout ),
	.datac(!\src_a[8]~_Duplicate_2_q ),
	.datad(!op[0]),
	.datae(!\alu_0|Add0~1_sumout ),
	.dataf(!\src_b[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux23~0 .extended_lut = "off";
defparam \alu_0|Mux23~0 .lut_mask = 64'h0027AA270577AF77;
defparam \alu_0|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y64_N36
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \alu_0|Mult0~16  & ( \alu_0|Mux23~0_combout  & ( ((\Selector33~4_combout  & ((!op[3]) # (!op[0])))) # (\Selector33~5_combout ) ) ) ) # ( !\alu_0|Mult0~16  & ( \alu_0|Mux23~0_combout  & ( ((!op[3] & \Selector33~4_combout )) # 
// (\Selector33~5_combout ) ) ) ) # ( \alu_0|Mult0~16  & ( !\alu_0|Mux23~0_combout  & ( ((op[3] & (\Selector33~4_combout  & !op[0]))) # (\Selector33~5_combout ) ) ) ) # ( !\alu_0|Mult0~16  & ( !\alu_0|Mux23~0_combout  & ( \Selector33~5_combout  ) ) )

	.dataa(!op[3]),
	.datab(!\Selector33~4_combout ),
	.datac(!\Selector33~5_combout ),
	.datad(!op[0]),
	.datae(!\alu_0|Mult0~16 ),
	.dataf(!\alu_0|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h0F0F1F0F2F2F3F2F;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y64_N37
dffeas \rf_w_data[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector33~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_data[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[8]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_data[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N14
dffeas \rf|data[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_w_data[8]~DUPLICATE_q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][8] .is_wysiwyg = "true";
defparam \rf|data[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y62_N32
dffeas \rf_w_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector37~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[4] .is_wysiwyg = "true";
defparam \rf_w_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N54
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( rf_w_data[4] & ( (!\S.WRITE_DATA~q ) # ((\alu_0|Mux6~0_combout  & (op[1] & !op[0]))) ) ) # ( !rf_w_data[4] & ( (\alu_0|Mux6~0_combout  & (\S.WRITE_DATA~q  & (op[1] & !op[0]))) ) )

	.dataa(!\alu_0|Mux6~0_combout ),
	.datab(!\S.WRITE_DATA~q ),
	.datac(!op[1]),
	.datad(!op[0]),
	.datae(gnd),
	.dataf(!rf_w_data[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'h01000100CDCCCDCC;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N36
cyclonev_lcell_comb \alu_0|Mux27~0 (
// Equation(s):
// \alu_0|Mux27~0_combout  = ( \alu_0|Add0~5_sumout  & ( \alu_0|Add1~5_sumout  & ( (!op[1]) # ((!op[0] & (\src_b[4]~_Duplicate_2_q  & \src_a[4]~_Duplicate_2_q )) # (op[0] & ((\src_a[4]~_Duplicate_2_q ) # (\src_b[4]~_Duplicate_2_q )))) ) ) ) # ( 
// !\alu_0|Add0~5_sumout  & ( \alu_0|Add1~5_sumout  & ( (!op[0] & (\src_b[4]~_Duplicate_2_q  & (op[1] & \src_a[4]~_Duplicate_2_q ))) # (op[0] & (((!op[1]) # (\src_a[4]~_Duplicate_2_q )) # (\src_b[4]~_Duplicate_2_q ))) ) ) ) # ( \alu_0|Add0~5_sumout  & ( 
// !\alu_0|Add1~5_sumout  & ( (!op[0] & ((!op[1]) # ((\src_b[4]~_Duplicate_2_q  & \src_a[4]~_Duplicate_2_q )))) # (op[0] & (op[1] & ((\src_a[4]~_Duplicate_2_q ) # (\src_b[4]~_Duplicate_2_q )))) ) ) ) # ( !\alu_0|Add0~5_sumout  & ( !\alu_0|Add1~5_sumout  & ( 
// (op[1] & ((!op[0] & (\src_b[4]~_Duplicate_2_q  & \src_a[4]~_Duplicate_2_q )) # (op[0] & ((\src_a[4]~_Duplicate_2_q ) # (\src_b[4]~_Duplicate_2_q ))))) ) ) )

	.dataa(!op[0]),
	.datab(!\src_b[4]~_Duplicate_2_q ),
	.datac(!op[1]),
	.datad(!\src_a[4]~_Duplicate_2_q ),
	.datae(!\alu_0|Add0~5_sumout ),
	.dataf(!\alu_0|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux27~0 .extended_lut = "off";
defparam \alu_0|Mux27~0 .lut_mask = 64'h0107A1A75157F1F7;
defparam \alu_0|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N27
cyclonev_lcell_comb \alu_0|ShiftRight0~0 (
// Equation(s):
// \alu_0|ShiftRight0~0_combout  = ( \alu_0|ShiftRight1~1_combout  & ( \alu_0|ShiftRight1~0_combout  & ( (!\src_b[3]~_Duplicate_2_q ) # (\src_a[10]~_Duplicate_32_q ) ) ) ) # ( !\alu_0|ShiftRight1~1_combout  & ( \alu_0|ShiftRight1~0_combout  & ( 
// (!\src_b[3]~_Duplicate_2_q  & ((\src_b[2]~_Duplicate_2_q ))) # (\src_b[3]~_Duplicate_2_q  & (\src_a[10]~_Duplicate_32_q )) ) ) ) # ( \alu_0|ShiftRight1~1_combout  & ( !\alu_0|ShiftRight1~0_combout  & ( (!\src_b[3]~_Duplicate_2_q  & 
// ((!\src_b[2]~_Duplicate_2_q ))) # (\src_b[3]~_Duplicate_2_q  & (\src_a[10]~_Duplicate_32_q )) ) ) ) # ( !\alu_0|ShiftRight1~1_combout  & ( !\alu_0|ShiftRight1~0_combout  & ( (\src_b[3]~_Duplicate_2_q  & \src_a[10]~_Duplicate_32_q ) ) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(!\alu_0|ShiftRight1~1_combout ),
	.dataf(!\alu_0|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~0 .extended_lut = "off";
defparam \alu_0|ShiftRight0~0 .lut_mask = 64'h0505AF0505AFAFAF;
defparam \alu_0|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N42
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \src_b[4]~_Duplicate_2_q  & ( (\src_a[10]~_Duplicate_32_q  & !op[0]) ) ) # ( !\src_b[4]~_Duplicate_2_q  & ( (!op[0] & (\alu_0|ShiftRight0~0_combout )) # (op[0] & ((\alu_0|ShiftLeft0~5_combout ))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!op[0]),
	.datac(!\alu_0|ShiftRight0~0_combout ),
	.datad(!\alu_0|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\src_b[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0C3F0C3F44444444;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N0
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( \Selector37~0_combout  & ( (!op[2] & ((!op[3] & ((\alu_0|Mux27~0_combout ))) # (op[3] & (!op[1])))) ) ) # ( !\Selector37~0_combout  & ( (!op[3] & (!op[2] & \alu_0|Mux27~0_combout )) ) )

	.dataa(!op[3]),
	.datab(!op[2]),
	.datac(!op[1]),
	.datad(!\alu_0|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'h0088008840C840C8;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N6
cyclonev_lcell_comb \alu_0|Mux27~1 (
// Equation(s):
// \alu_0|Mux27~1_combout  = ( \alu_0|ShiftRight0~0_combout  & ( op[1] & ( (!\src_b[4]~_Duplicate_2_q ) # ((!\alu_0|ShiftRight0~1_combout  & \src_a[10]~_Duplicate_32_q )) ) ) ) # ( !\alu_0|ShiftRight0~0_combout  & ( op[1] & ( (!\alu_0|ShiftRight0~1_combout  
// & (\src_a[10]~_Duplicate_32_q  & \src_b[4]~_Duplicate_2_q )) ) ) ) # ( \alu_0|ShiftRight0~0_combout  & ( !op[1] & ( !\src_a[4]~_Duplicate_2_q  $ (!\src_b[4]~_Duplicate_2_q ) ) ) ) # ( !\alu_0|ShiftRight0~0_combout  & ( !op[1] & ( !\src_a[4]~_Duplicate_2_q 
//  $ (!\src_b[4]~_Duplicate_2_q ) ) ) )

	.dataa(!\alu_0|ShiftRight0~1_combout ),
	.datab(!\src_a[4]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\src_b[4]~_Duplicate_2_q ),
	.datae(!\alu_0|ShiftRight0~0_combout ),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux27~1 .extended_lut = "off";
defparam \alu_0|Mux27~1 .lut_mask = 64'h33CC33CC000AFF0A;
defparam \alu_0|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N27
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( \alu_0|Mux27~1_combout  & ( (!\Selector33~0_combout  & (\WideOr13~combout  & (rf_w_data[4]))) # (\Selector33~0_combout  & ((!op[3]) # ((\WideOr13~combout  & rf_w_data[4])))) ) ) # ( !\alu_0|Mux27~1_combout  & ( 
// (\WideOr13~combout  & rf_w_data[4]) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\WideOr13~combout ),
	.datac(!rf_w_data[4]),
	.datad(!op[3]),
	.datae(gnd),
	.dataf(!\alu_0|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'h0303030357035703;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N30
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \Selector37~5_combout  & ( \Selector37~3_combout  & ( ((\Selector37~4_combout  & \WideOr13~combout )) # (\S.WRITE_DATA~q ) ) ) ) # ( !\Selector37~5_combout  & ( \Selector37~3_combout  & ( ((\Selector37~4_combout  & 
// \WideOr13~combout )) # (\S.WRITE_DATA~q ) ) ) ) # ( \Selector37~5_combout  & ( !\Selector37~3_combout  & ( ((\Selector37~4_combout  & \WideOr13~combout )) # (\S.WRITE_DATA~q ) ) ) ) # ( !\Selector37~5_combout  & ( !\Selector37~3_combout  & ( 
// (\Selector37~4_combout  & ((!\S.WRITE_DATA~q  & (\WideOr13~combout )) # (\S.WRITE_DATA~q  & ((\alu_0|Mult0~12 ))))) ) ) )

	.dataa(!\Selector37~4_combout ),
	.datab(!\WideOr13~combout ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\alu_0|Mult0~12 ),
	.datae(!\Selector37~5_combout ),
	.dataf(!\Selector37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h10151F1F1F1F1F1F;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y62_N31
dffeas \rf_w_data[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector37~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_w_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_w_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y65_N51
cyclonev_lcell_comb \rf|data[1][4]~feeder (
// Equation(s):
// \rf|data[1][4]~feeder_combout  = ( \rf_w_data[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_w_data[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[1][4]~feeder .extended_lut = "off";
defparam \rf|data[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y65_N52
dffeas \rf|data[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][4] .is_wysiwyg = "true";
defparam \rf|data[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N12
cyclonev_lcell_comb \rr|Mux0~0 (
// Equation(s):
// \rr|Mux0~0_combout  = ( \rf|data[1][4]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout  & ((\rf|data[1][8]~q )))) # (\rr|reg_num[3]~0_combout  & (((\rf|data[1][12]~q )) # (\rr|reg_num[3]~1_combout ))) ) ) # ( !\rf|data[1][4]~q  & ( 
// (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout  & ((\rf|data[1][8]~q )))) # (\rr|reg_num[3]~0_combout  & (!\rr|reg_num[3]~1_combout  & (\rf|data[1][12]~q ))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][12]~q ),
	.datad(!\rf|data[1][8]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~0 .extended_lut = "off";
defparam \rr|Mux0~0 .lut_mask = 64'h0426042615371537;
defparam \rr|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N24
cyclonev_lcell_comb \rr|Mux0~2 (
// Equation(s):
// \rr|Mux0~2_combout  = ( \rf|data[1][0]~q  & ( \rr|Mux0~0_combout  & ( ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux0~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][16]~q ))) # (\rr|num_count [2]) ) ) ) # ( !\rf|data[1][0]~q  & ( \rr|Mux0~0_combout  
// & ( (!\rr|num_count [2] & ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux0~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][16]~q )))) # (\rr|num_count [2] & (((!\rr|reg_num[3]~2_combout )))) ) ) ) # ( \rf|data[1][0]~q  & ( !\rr|Mux0~0_combout  & ( 
// (!\rr|num_count [2] & ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux0~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][16]~q )))) # (\rr|num_count [2] & (((\rr|reg_num[3]~2_combout )))) ) ) ) # ( !\rf|data[1][0]~q  & ( !\rr|Mux0~0_combout  & ( 
// (!\rr|num_count [2] & ((!\rr|reg_num[3]~2_combout  & ((\rr|Mux0~1_combout ))) # (\rr|reg_num[3]~2_combout  & (\rf|data[1][16]~q )))) ) ) )

	.dataa(!\rf|data[1][16]~q ),
	.datab(!\rr|num_count [2]),
	.datac(!\rr|reg_num[3]~2_combout ),
	.datad(!\rr|Mux0~1_combout ),
	.datae(!\rf|data[1][0]~q ),
	.dataf(!\rr|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux0~2 .extended_lut = "off";
defparam \rr|Mux0~2 .lut_mask = 64'h04C407C734F437F7;
defparam \rr|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y65_N26
dffeas \rr|reg_num[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[0] .is_wysiwyg = "true";
defparam \rr|reg_num[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N42
cyclonev_lcell_comb \alu_0|Mux1~2 (
// Equation(s):
// \alu_0|Mux1~2_combout  = ( op[0] & ( op[1] & ( (!op[3] & ((!op[2]) # ((!\src_b[3]~_Duplicate_2_q  & !\src_b[4]~_Duplicate_2_q )))) ) ) ) # ( !op[0] & ( op[1] & ( !op[2] ) ) ) # ( op[0] & ( !op[1] & ( !op[2] ) ) ) # ( !op[0] & ( !op[1] & ( !op[2] ) ) )

	.dataa(!op[3]),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(!op[2]),
	.datae(!op[0]),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux1~2 .extended_lut = "off";
defparam \alu_0|Mux1~2 .lut_mask = 64'hFF00FF00FF00AA80;
defparam \alu_0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N3
cyclonev_lcell_comb \alu_0|Mux1~1 (
// Equation(s):
// \alu_0|Mux1~1_combout  = ( !\src_b[1]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  & ( !\src_b[2]~_Duplicate_2_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(!\src_b[1]~_Duplicate_2_q ),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux1~1 .extended_lut = "off";
defparam \alu_0|Mux1~1 .lut_mask = 64'h00000000F0F00000;
defparam \alu_0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N48
cyclonev_lcell_comb \alu_0|ShiftLeft0~19 (
// Equation(s):
// \alu_0|ShiftLeft0~19_combout  = ( \src_a[7]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((\src_a[10]~_Duplicate_32_q )))) # (\src_b[1]~_Duplicate_2_q  & (((\src_a[8]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q ))) ) ) # ( 
// !\src_a[7]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((\src_a[10]~_Duplicate_32_q )))) # (\src_b[1]~_Duplicate_2_q  & (!\src_b[0]~_Duplicate_2_q  & ((\src_a[8]~_Duplicate_2_q )))) ) )

	.dataa(!\src_b[0]~_Duplicate_2_q ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\src_a[8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_a[7]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~19 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~19 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \alu_0|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N54
cyclonev_lcell_comb \alu_0|ShiftLeft0~17 (
// Equation(s):
// \alu_0|ShiftLeft0~17_combout  = ( \src_a[4]~_Duplicate_2_q  & ( \src_a[6]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q ) # ((!\src_b[1]~_Duplicate_2_q  & (\src_a[5]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q  & ((\src_a[3]~_Duplicate_2_q )))) ) ) ) # 
// ( !\src_a[4]~_Duplicate_2_q  & ( \src_a[6]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((!\src_b[0]~_Duplicate_2_q )) # (\src_a[5]~_Duplicate_2_q ))) # (\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q  & \src_a[3]~_Duplicate_2_q )))) ) ) ) 
// # ( \src_a[4]~_Duplicate_2_q  & ( !\src_a[6]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[5]~_Duplicate_2_q  & (\src_b[0]~_Duplicate_2_q ))) # (\src_b[1]~_Duplicate_2_q  & (((!\src_b[0]~_Duplicate_2_q ) # (\src_a[3]~_Duplicate_2_q )))) ) ) ) 
// # ( !\src_a[4]~_Duplicate_2_q  & ( !\src_a[6]~_Duplicate_2_q  & ( (\src_b[0]~_Duplicate_2_q  & ((!\src_b[1]~_Duplicate_2_q  & (\src_a[5]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q  & ((\src_a[3]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\src_a[5]~_Duplicate_2_q ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\src_a[3]~_Duplicate_2_q ),
	.datae(!\src_a[4]~_Duplicate_2_q ),
	.dataf(!\src_a[6]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~17 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~17 .lut_mask = 64'h04073437C4C7F4F7;
defparam \alu_0|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N51
cyclonev_lcell_comb \alu_0|ShiftLeft0~18 (
// Equation(s):
// \alu_0|ShiftLeft0~18_combout  = ( \src_a[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((!\src_b[1]~_Duplicate_2_q  & (\src_a[2]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q  & ((\src_a[0]~_Duplicate_2_q ))))) # (\src_b[0]~_Duplicate_2_q  & 
// (!\src_b[1]~_Duplicate_2_q )) ) ) # ( !\src_a[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((!\src_b[1]~_Duplicate_2_q  & (\src_a[2]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q  & ((\src_a[0]~_Duplicate_2_q ))))) ) )

	.dataa(!\src_b[0]~_Duplicate_2_q ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\src_a[2]~_Duplicate_2_q ),
	.datad(!\src_a[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_a[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~18 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~18 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \alu_0|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N0
cyclonev_lcell_comb \alu_0|ShiftLeft0~22 (
// Equation(s):
// \alu_0|ShiftLeft0~22_combout  = ( \src_b[3]~_Duplicate_2_q  & ( \alu_0|ShiftLeft0~18_combout  & ( (\alu_0|ShiftLeft0~17_combout ) # (\src_b[2]~_Duplicate_2_q ) ) ) ) # ( !\src_b[3]~_Duplicate_2_q  & ( \alu_0|ShiftLeft0~18_combout  & ( 
// (!\src_b[2]~_Duplicate_2_q  & (\src_a[10]~_Duplicate_32_q )) # (\src_b[2]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~19_combout ))) ) ) ) # ( \src_b[3]~_Duplicate_2_q  & ( !\alu_0|ShiftLeft0~18_combout  & ( (!\src_b[2]~_Duplicate_2_q  & 
// \alu_0|ShiftLeft0~17_combout ) ) ) ) # ( !\src_b[3]~_Duplicate_2_q  & ( !\alu_0|ShiftLeft0~18_combout  & ( (!\src_b[2]~_Duplicate_2_q  & (\src_a[10]~_Duplicate_32_q )) # (\src_b[2]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~19_combout ))) ) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\src_a[10]~_Duplicate_32_q ),
	.datac(!\alu_0|ShiftLeft0~19_combout ),
	.datad(!\alu_0|ShiftLeft0~17_combout ),
	.datae(!\src_b[3]~_Duplicate_2_q ),
	.dataf(!\alu_0|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~22 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~22 .lut_mask = 64'h272700AA272755FF;
defparam \alu_0|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N48
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \alu_0|Mux1~1_combout  & ( \alu_0|ShiftLeft0~22_combout  & ( (!\alu_0|Mux6~3_combout  & (\alu_0|Mux1~2_combout  & ((!\alu_0|Mux6~2_combout )))) # (\alu_0|Mux6~3_combout  & (((!\alu_0|Mux6~2_combout ) # 
// (\src_a[10]~_Duplicate_32_q )))) ) ) ) # ( !\alu_0|Mux1~1_combout  & ( \alu_0|ShiftLeft0~22_combout  & ( (\alu_0|Mux6~3_combout  & ((!\alu_0|Mux6~2_combout ) # (\src_a[10]~_Duplicate_32_q ))) ) ) ) # ( \alu_0|Mux1~1_combout  & ( 
// !\alu_0|ShiftLeft0~22_combout  & ( (!\alu_0|Mux6~3_combout  & (\alu_0|Mux1~2_combout  & ((!\alu_0|Mux6~2_combout )))) # (\alu_0|Mux6~3_combout  & (((\src_a[10]~_Duplicate_32_q  & \alu_0|Mux6~2_combout )))) ) ) ) # ( !\alu_0|Mux1~1_combout  & ( 
// !\alu_0|ShiftLeft0~22_combout  & ( (\alu_0|Mux6~3_combout  & (\src_a[10]~_Duplicate_32_q  & \alu_0|Mux6~2_combout )) ) ) )

	.dataa(!\alu_0|Mux6~3_combout ),
	.datab(!\alu_0|Mux1~2_combout ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\alu_0|Mux6~2_combout ),
	.datae(!\alu_0|Mux1~1_combout ),
	.dataf(!\alu_0|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h0005220555057705;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N30
cyclonev_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = ( \alu_0|Mux20~3_combout  & ( \Selector11~1_combout  & ( (((\alu_0|Mux1~2_combout ) # (\alu_0|Mux6~3_combout )) # (\alu_0|result~0_combout )) # (\alu_0|Mux1~0_combout ) ) ) ) # ( !\alu_0|Mux20~3_combout  & ( \Selector11~1_combout  
// & ( (((\alu_0|result~0_combout  & !\alu_0|Mux1~2_combout )) # (\alu_0|Mux6~3_combout )) # (\alu_0|Mux1~0_combout ) ) ) ) # ( \alu_0|Mux20~3_combout  & ( !\Selector11~1_combout  & ( (!\alu_0|Mux1~0_combout  & (!\alu_0|Mux6~3_combout  & 
// ((\alu_0|Mux1~2_combout ) # (\alu_0|result~0_combout )))) ) ) ) # ( !\alu_0|Mux20~3_combout  & ( !\Selector11~1_combout  & ( (!\alu_0|Mux1~0_combout  & (\alu_0|result~0_combout  & (!\alu_0|Mux6~3_combout  & !\alu_0|Mux1~2_combout ))) ) ) )

	.dataa(!\alu_0|Mux1~0_combout ),
	.datab(!\alu_0|result~0_combout ),
	.datac(!\alu_0|Mux6~3_combout ),
	.datad(!\alu_0|Mux1~2_combout ),
	.datae(!\alu_0|Mux20~3_combout ),
	.dataf(!\Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~2 .extended_lut = "off";
defparam \Selector11~2 .lut_mask = 64'h200020A07F5F7FFF;
defparam \Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N36
cyclonev_lcell_comb \alu_0|Mult0~374 (
// Equation(s):
// \alu_0|Mult0~374_sumout  = SUM(( \alu_0|Mult0~417  ) + ( \alu_0|Mult0~38  ) + ( \alu_0|Mult0~363  ))
// \alu_0|Mult0~375  = CARRY(( \alu_0|Mult0~417  ) + ( \alu_0|Mult0~38  ) + ( \alu_0|Mult0~363  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mult0~38 ),
	.datad(!\alu_0|Mult0~417 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~363 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~374_sumout ),
	.cout(\alu_0|Mult0~375 ),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~374 .extended_lut = "off";
defparam \alu_0|Mult0~374 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_0|Mult0~374 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N54
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( rf_w_data[30] & ( \alu_0|Mult0~374_sumout  & ( ((\S.WRITE_DATA~q  & ((\Selector11~2_combout ) # (\Selector16~3_combout )))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[30] & ( \alu_0|Mult0~374_sumout  & ( (\S.WRITE_DATA~q  & 
// ((\Selector11~2_combout ) # (\Selector16~3_combout ))) ) ) ) # ( rf_w_data[30] & ( !\alu_0|Mult0~374_sumout  & ( ((\S.WRITE_DATA~q  & (!\Selector16~3_combout  & \Selector11~2_combout ))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[30] & ( 
// !\alu_0|Mult0~374_sumout  & ( (\S.WRITE_DATA~q  & (!\Selector16~3_combout  & \Selector11~2_combout )) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\WideOr13~combout ),
	.datac(!\Selector16~3_combout ),
	.datad(!\Selector11~2_combout ),
	.datae(!rf_w_data[30]),
	.dataf(!\alu_0|Mult0~374_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0050337305553777;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N56
dffeas \rf_w_data[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[30]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[30] .is_wysiwyg = "true";
defparam \rf_w_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y61_N46
dffeas \rf|data[1][30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[30]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][30] .is_wysiwyg = "true";
defparam \rf|data[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N9
cyclonev_lcell_comb \alu_0|ShiftLeft0~21 (
// Equation(s):
// \alu_0|ShiftLeft0~21_combout  = ( \alu_0|ShiftLeft0~18_combout  & ( (!\src_b[3]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~17_combout ) # (\src_b[2]~_Duplicate_2_q ))) ) ) # ( !\alu_0|ShiftLeft0~18_combout  & ( (!\src_b[2]~_Duplicate_2_q  & 
// (\alu_0|ShiftLeft0~17_combout  & !\src_b[3]~_Duplicate_2_q )) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\alu_0|ShiftLeft0~17_combout ),
	.datac(!\src_b[3]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~21 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~21 .lut_mask = 64'h2020202070707070;
defparam \alu_0|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N12
cyclonev_lcell_comb \alu_0|ShiftLeft0~23 (
// Equation(s):
// \alu_0|ShiftLeft0~23_combout  = ( \alu_0|ShiftLeft0~21_combout  & ( ((!\alu_0|ShiftRight0~1_combout  & (\src_a[10]~_Duplicate_32_q )) # (\alu_0|ShiftRight0~1_combout  & ((\alu_0|ShiftLeft0~19_combout )))) # (\src_b[4]~_Duplicate_2_q ) ) ) # ( 
// !\alu_0|ShiftLeft0~21_combout  & ( (!\src_b[4]~_Duplicate_2_q  & ((!\alu_0|ShiftRight0~1_combout  & (\src_a[10]~_Duplicate_32_q )) # (\alu_0|ShiftRight0~1_combout  & ((\alu_0|ShiftLeft0~19_combout ))))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\alu_0|ShiftRight0~1_combout ),
	.datac(!\alu_0|ShiftLeft0~19_combout ),
	.datad(!\src_b[4]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~23 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~23 .lut_mask = 64'h4700470047FF47FF;
defparam \alu_0|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N12
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( \alu_0|Mux6~0_combout  & ( (!op[1] & ((!op[0] & (\src_a[10]~_Duplicate_32_q )) # (op[0] & ((\alu_0|ShiftLeft0~23_combout ))))) # (op[1] & (((!op[0])))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!op[1]),
	.datac(!op[0]),
	.datad(!\alu_0|ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'h00000000707C707C;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N9
cyclonev_lcell_comb \alu_0|Mux20~8 (
// Equation(s):
// \alu_0|Mux20~8_combout  = ( \src_b[1]~_Duplicate_2_q  & ( \src_b[3]~_Duplicate_2_q  ) ) # ( !\src_b[1]~_Duplicate_2_q  & ( (\src_b[3]~_Duplicate_2_q  & \src_b[2]~_Duplicate_2_q ) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\src_b[2]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~8 .extended_lut = "off";
defparam \alu_0|Mux20~8 .lut_mask = 64'h1111111155555555;
defparam \alu_0|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N15
cyclonev_lcell_comb \alu_0|Mux20~9 (
// Equation(s):
// \alu_0|Mux20~9_combout  = ( \alu_0|Mux20~5_combout  & ( (!\alu_0|Mux20~8_combout ) # ((!op[1] & \alu_0|result~0_combout )) ) ) # ( !\alu_0|Mux20~5_combout  & ( (!op[1] & \alu_0|result~0_combout ) ) )

	.dataa(gnd),
	.datab(!op[1]),
	.datac(!\alu_0|result~0_combout ),
	.datad(!\alu_0|Mux20~8_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux20~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~9 .extended_lut = "off";
defparam \alu_0|Mux20~9 .lut_mask = 64'h0C0C0C0CFF0CFF0C;
defparam \alu_0|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N45
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \alu_0|Mux20~9_combout  & ( (!rf_w_data[22] & (((!op[3] & \Selector33~0_combout )))) # (rf_w_data[22] & (((!op[3] & \Selector33~0_combout )) # (\WideOr13~combout ))) ) ) # ( !\alu_0|Mux20~9_combout  & ( (rf_w_data[22] & 
// \WideOr13~combout ) ) )

	.dataa(!rf_w_data[22]),
	.datab(!\WideOr13~combout ),
	.datac(!op[3]),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h1111111111F111F1;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y64_N6
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \Selector19~0_combout  & ( \alu_0|Mux20~3_combout  ) ) # ( !\Selector19~0_combout  & ( \alu_0|Mux20~3_combout  & ( (!op[3] & !op[2]) ) ) ) # ( \Selector19~0_combout  & ( !\alu_0|Mux20~3_combout  ) )

	.dataa(gnd),
	.datab(!op[3]),
	.datac(gnd),
	.datad(!op[2]),
	.datae(!\Selector19~0_combout ),
	.dataf(!\alu_0|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h0000FFFFCC00FFFF;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N51
cyclonev_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = ( !\S.WRITE_DATA~q  & ( (rf_w_data[22] & (((\WideOr13~combout )))) ) ) # ( \S.WRITE_DATA~q  & ( (((\Selector19~2_combout  & ((!op[1]) # (\alu_0|Mult0~370_sumout )))) # (\Selector19~1_combout )) ) )

	.dataa(!rf_w_data[22]),
	.datab(!op[1]),
	.datac(!\Selector19~2_combout ),
	.datad(!\Selector19~1_combout ),
	.datae(!\S.WRITE_DATA~q ),
	.dataf(!\alu_0|Mult0~370_sumout ),
	.datag(!\WideOr13~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~3 .extended_lut = "on";
defparam \Selector19~3 .lut_mask = 64'h05050CFF05050FFF;
defparam \Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y64_N53
dffeas \rf_w_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector19~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[22]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[22] .is_wysiwyg = "true";
defparam \rf_w_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N2
dffeas \rf|data[1][22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[22]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][22] .is_wysiwyg = "true";
defparam \rf|data[1][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N3
cyclonev_lcell_comb \alu_0|ShiftRight0~5 (
// Equation(s):
// \alu_0|ShiftRight0~5_combout  = ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[2]~_Duplicate_2_q ) # (!\src_b[1]~_Duplicate_2_q ) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~5 .extended_lut = "off";
defparam \alu_0|ShiftRight0~5 .lut_mask = 64'h00000000FAFAFAFA;
defparam \alu_0|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N6
cyclonev_lcell_comb \alu_0|ShiftLeft0~20 (
// Equation(s):
// \alu_0|ShiftLeft0~20_combout  = ( \alu_0|ShiftLeft0~19_combout  & ( (!\src_b[2]~_Duplicate_2_q  & (((!\src_b[3]~_Duplicate_2_q ) # (\alu_0|ShiftLeft0~18_combout )))) # (\src_b[2]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~17_combout  & 
// ((!\src_b[3]~_Duplicate_2_q )))) ) ) # ( !\alu_0|ShiftLeft0~19_combout  & ( (!\src_b[2]~_Duplicate_2_q  & (((\alu_0|ShiftLeft0~18_combout  & \src_b[3]~_Duplicate_2_q )))) # (\src_b[2]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~17_combout  & 
// ((!\src_b[3]~_Duplicate_2_q )))) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\alu_0|ShiftLeft0~17_combout ),
	.datac(!\alu_0|ShiftLeft0~18_combout ),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~20 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~20 .lut_mask = 64'h110A110ABB0ABB0A;
defparam \alu_0|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N51
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \alu_0|ShiftRight0~5_combout  & ( \alu_0|ShiftLeft0~20_combout  & ( (!\alu_0|Mux6~3_combout  & (\alu_0|Mux1~2_combout  & (!\alu_0|Mux6~2_combout ))) # (\alu_0|Mux6~3_combout  & (((!\alu_0|Mux6~2_combout ) # 
// (\src_a[10]~_Duplicate_32_q )))) ) ) ) # ( !\alu_0|ShiftRight0~5_combout  & ( \alu_0|ShiftLeft0~20_combout  & ( (\alu_0|Mux6~3_combout  & ((!\alu_0|Mux6~2_combout ) # (\src_a[10]~_Duplicate_32_q ))) ) ) ) # ( \alu_0|ShiftRight0~5_combout  & ( 
// !\alu_0|ShiftLeft0~20_combout  & ( (!\alu_0|Mux6~3_combout  & (\alu_0|Mux1~2_combout  & (!\alu_0|Mux6~2_combout ))) # (\alu_0|Mux6~3_combout  & (((\alu_0|Mux6~2_combout  & \src_a[10]~_Duplicate_32_q )))) ) ) ) # ( !\alu_0|ShiftRight0~5_combout  & ( 
// !\alu_0|ShiftLeft0~20_combout  & ( (\alu_0|Mux6~3_combout  & (\alu_0|Mux6~2_combout  & \src_a[10]~_Duplicate_32_q )) ) ) )

	.dataa(!\alu_0|Mux6~3_combout ),
	.datab(!\alu_0|Mux1~2_combout ),
	.datac(!\alu_0|Mux6~2_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|ShiftRight0~5_combout ),
	.dataf(!\alu_0|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h0005202550557075;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N15
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \alu_0|Mux20~3_combout  & ( \Selector15~1_combout  & ( (((\alu_0|Mux1~0_combout ) # (\alu_0|result~0_combout )) # (\alu_0|Mux1~2_combout )) # (\alu_0|Mux6~3_combout ) ) ) ) # ( !\alu_0|Mux20~3_combout  & ( \Selector15~1_combout  
// & ( (((!\alu_0|Mux1~2_combout  & \alu_0|result~0_combout )) # (\alu_0|Mux1~0_combout )) # (\alu_0|Mux6~3_combout ) ) ) ) # ( \alu_0|Mux20~3_combout  & ( !\Selector15~1_combout  & ( (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux1~0_combout  & 
// ((\alu_0|result~0_combout ) # (\alu_0|Mux1~2_combout )))) ) ) ) # ( !\alu_0|Mux20~3_combout  & ( !\Selector15~1_combout  & ( (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux1~2_combout  & (\alu_0|result~0_combout  & !\alu_0|Mux1~0_combout ))) ) ) )

	.dataa(!\alu_0|Mux6~3_combout ),
	.datab(!\alu_0|Mux1~2_combout ),
	.datac(!\alu_0|result~0_combout ),
	.datad(!\alu_0|Mux1~0_combout ),
	.datae(!\alu_0|Mux20~3_combout ),
	.dataf(!\Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h08002A005DFF7FFF;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y61_N36
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( rf_w_data[26] & ( \alu_0|Mult0~366_sumout  & ( ((\S.WRITE_DATA~q  & ((\Selector15~2_combout ) # (\Selector16~3_combout )))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[26] & ( \alu_0|Mult0~366_sumout  & ( (\S.WRITE_DATA~q  & 
// ((\Selector15~2_combout ) # (\Selector16~3_combout ))) ) ) ) # ( rf_w_data[26] & ( !\alu_0|Mult0~366_sumout  & ( ((\S.WRITE_DATA~q  & (!\Selector16~3_combout  & \Selector15~2_combout ))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[26] & ( 
// !\alu_0|Mult0~366_sumout  & ( (\S.WRITE_DATA~q  & (!\Selector16~3_combout  & \Selector15~2_combout )) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\WideOr13~combout ),
	.datac(!\Selector16~3_combout ),
	.datad(!\Selector15~2_combout ),
	.datae(!rf_w_data[26]),
	.dataf(!\alu_0|Mult0~366_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0050337305553777;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y61_N38
dffeas \rf_w_data[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[26]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[26] .is_wysiwyg = "true";
defparam \rf_w_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y61_N13
dffeas \rf|data[1][26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[26]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][26] .is_wysiwyg = "true";
defparam \rf|data[1][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N0
cyclonev_lcell_comb \rr|Mux2~1 (
// Equation(s):
// \rr|Mux2~1_combout  = ( \rf|data[1][26]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout )) # (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][30]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][22]~q ))))) ) ) # ( 
// !\rf|data[1][26]~q  & ( (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][30]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][22]~q ))))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][30]~q ),
	.datad(!\rf|data[1][22]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~1 .extended_lut = "off";
defparam \rr|Mux2~1 .lut_mask = 64'h0415041526372637;
defparam \rr|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N36
cyclonev_lcell_comb \alu_0|ShiftLeft0~31 (
// Equation(s):
// \alu_0|ShiftLeft0~31_combout  = ( !\src_b[3]~_Duplicate_2_q  & ( (!\src_b[4]~_Duplicate_2_q  & (((\src_a[10]~_Duplicate_32_q )))) # (\src_b[4]~_Duplicate_2_q  & (!\src_b[2]~_Duplicate_2_q  & (((\alu_0|ShiftLeft0~18_combout ))))) ) ) # ( 
// \src_b[3]~_Duplicate_2_q  & ( (!\src_b[4]~_Duplicate_2_q  & ((!\src_b[2]~_Duplicate_2_q  & (((\alu_0|ShiftLeft0~19_combout )))) # (\src_b[2]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~17_combout )))) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\src_b[4]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftLeft0~17_combout ),
	.datad(!\alu_0|ShiftLeft0~19_combout ),
	.datae(!\src_b[3]~_Duplicate_2_q ),
	.dataf(!\alu_0|ShiftLeft0~18_combout ),
	.datag(!\src_a[10]~_Duplicate_32_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~31 .extended_lut = "on";
defparam \alu_0|ShiftLeft0~31 .lut_mask = 64'h0C0C048C2E2E048C;
defparam \alu_0|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N12
cyclonev_lcell_comb \alu_0|Mux20~10 (
// Equation(s):
// \alu_0|Mux20~10_combout  = ( \alu_0|Mux20~5_combout  & ( (\alu_0|ShiftRight0~1_combout  & (\src_b[1]~_Duplicate_2_q  & ((!\alu_0|result~0_combout ) # (op[1])))) ) ) # ( !\alu_0|Mux20~5_combout  & ( (!\alu_0|result~0_combout ) # (op[1]) ) )

	.dataa(!op[1]),
	.datab(!\alu_0|result~0_combout ),
	.datac(!\alu_0|ShiftRight0~1_combout ),
	.datad(!\src_b[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|Mux20~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux20~10 .extended_lut = "off";
defparam \alu_0|Mux20~10 .lut_mask = 64'hDDDDDDDD000D000D;
defparam \alu_0|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N30
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Selector33~0_combout  & ( \alu_0|Mux20~10_combout  & ( (\WideOr13~combout  & rf_w_data[18]) ) ) ) # ( !\Selector33~0_combout  & ( \alu_0|Mux20~10_combout  & ( (\WideOr13~combout  & rf_w_data[18]) ) ) ) # ( \Selector33~0_combout 
//  & ( !\alu_0|Mux20~10_combout  & ( (!op[3]) # ((\WideOr13~combout  & rf_w_data[18])) ) ) ) # ( !\Selector33~0_combout  & ( !\alu_0|Mux20~10_combout  & ( (\WideOr13~combout  & rf_w_data[18]) ) ) )

	.dataa(!\WideOr13~combout ),
	.datab(!rf_w_data[18]),
	.datac(!op[3]),
	.datad(gnd),
	.datae(!\Selector33~0_combout ),
	.dataf(!\alu_0|Mux20~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h1111F1F111111111;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N36
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \alu_0|ShiftLeft0~31_combout  & ( !\Selector23~1_combout  & ( (!\alu_0|Mux6~0_combout ) # ((!op[0] & (!op[1] & !\src_a[10]~_Duplicate_32_q )) # (op[0] & (op[1]))) ) ) ) # ( !\alu_0|ShiftLeft0~31_combout  & ( 
// !\Selector23~1_combout  & ( ((!\alu_0|Mux6~0_combout ) # ((!op[1] & !\src_a[10]~_Duplicate_32_q ))) # (op[0]) ) ) )

	.dataa(!op[0]),
	.datab(!op[1]),
	.datac(!\alu_0|Mux6~0_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|ShiftLeft0~31_combout ),
	.dataf(!\Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'hFDF5F9F100000000;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N18
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( op[1] & ( \alu_0|Mux20~3_combout  & ( (!\Selector23~1_combout  & ((op[3]) # (op[2]))) ) ) ) # ( !op[1] & ( \alu_0|Mux20~3_combout  & ( (\Selector23~2_combout  & (!\Selector23~1_combout  & ((op[3]) # (op[2])))) ) ) ) # ( op[1] & 
// ( !\alu_0|Mux20~3_combout  & ( !\Selector23~1_combout  ) ) ) # ( !op[1] & ( !\alu_0|Mux20~3_combout  & ( \Selector23~2_combout  ) ) )

	.dataa(!\Selector23~2_combout ),
	.datab(!op[2]),
	.datac(!op[3]),
	.datad(!\Selector23~1_combout ),
	.datae(!op[1]),
	.dataf(!\alu_0|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'h5555FF0015003F00;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N48
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( rf_w_data[18] & ( \alu_0|Mult0~378_sumout  & ( (!\S.WRITE_DATA~q  & (((\WideOr13~combout )))) # (\S.WRITE_DATA~q  & ((!\Selector23~2_combout ) # ((!\Selector23~3_combout )))) ) ) ) # ( !rf_w_data[18] & ( \alu_0|Mult0~378_sumout  
// & ( (\S.WRITE_DATA~q  & ((!\Selector23~2_combout ) # (!\Selector23~3_combout ))) ) ) ) # ( rf_w_data[18] & ( !\alu_0|Mult0~378_sumout  & ( (!\S.WRITE_DATA~q  & ((\WideOr13~combout ))) # (\S.WRITE_DATA~q  & (!\Selector23~3_combout )) ) ) ) # ( 
// !rf_w_data[18] & ( !\alu_0|Mult0~378_sumout  & ( (!\Selector23~3_combout  & \S.WRITE_DATA~q ) ) ) )

	.dataa(!\Selector23~2_combout ),
	.datab(!\Selector23~3_combout ),
	.datac(!\WideOr13~combout ),
	.datad(!\S.WRITE_DATA~q ),
	.datae(!rf_w_data[18]),
	.dataf(!\alu_0|Mult0~378_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h00CC0FCC00EE0FEE;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y63_N50
dffeas \rf_w_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[18] .is_wysiwyg = "true";
defparam \rf_w_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y62_N34
dffeas \rf|data[1][18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[18]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][18] .is_wysiwyg = "true";
defparam \rf|data[1][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N6
cyclonev_lcell_comb \alu_0|Mux21~0 (
// Equation(s):
// \alu_0|Mux21~0_combout  = ( op[1] & ( (op[2] & ((!op[0]) # (\src_b[3]~_Duplicate_2_q ))) ) ) # ( !op[1] & ( op[2] ) )

	.dataa(gnd),
	.datab(!op[2]),
	.datac(!\src_b[3]~_Duplicate_2_q ),
	.datad(!op[0]),
	.datae(gnd),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux21~0 .extended_lut = "off";
defparam \alu_0|Mux21~0 .lut_mask = 64'h3333333333033303;
defparam \alu_0|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N18
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \alu_0|Mux20~1_combout  & ( \alu_0|Mux21~0_combout  & ( (\Selector29~1_combout  & !\alu_0|Mux20~0_combout ) ) ) ) # ( !\alu_0|Mux20~1_combout  & ( \alu_0|Mux21~0_combout  & ( (\alu_0|result~0_combout  & (!\alu_0|Mux20~2_combout  
// & (\Selector29~1_combout  & !\alu_0|Mux20~0_combout ))) ) ) ) # ( \alu_0|Mux20~1_combout  & ( !\alu_0|Mux21~0_combout  & ( (\Selector29~1_combout  & !\alu_0|Mux20~0_combout ) ) ) ) # ( !\alu_0|Mux20~1_combout  & ( !\alu_0|Mux21~0_combout  & ( 
// (\Selector29~1_combout  & ((!\alu_0|Mux20~0_combout ) # (\alu_0|Mux20~2_combout ))) ) ) )

	.dataa(!\alu_0|result~0_combout ),
	.datab(!\alu_0|Mux20~2_combout ),
	.datac(!\Selector29~1_combout ),
	.datad(!\alu_0|Mux20~0_combout ),
	.datae(!\alu_0|Mux20~1_combout ),
	.dataf(!\alu_0|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h0F030F0004000F00;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N0
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \alu_0|Mux1~1_combout  & ( rf_w_data[14] & ( ((\Selector27~1_combout  & (\alu_0|Mux20~2_combout  & !\alu_0|Mux20~1_combout ))) # (\WideOr13~combout ) ) ) ) # ( !\alu_0|Mux1~1_combout  & ( rf_w_data[14] & ( \WideOr13~combout  ) ) 
// ) # ( \alu_0|Mux1~1_combout  & ( !rf_w_data[14] & ( (\Selector27~1_combout  & (\alu_0|Mux20~2_combout  & !\alu_0|Mux20~1_combout )) ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\alu_0|Mux20~2_combout ),
	.datac(!\WideOr13~combout ),
	.datad(!\alu_0|Mux20~1_combout ),
	.datae(!\alu_0|Mux1~1_combout ),
	.dataf(!rf_w_data[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h000011000F0F1F0F;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N30
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \alu_0|Mux20~2_combout  & ( (!\Selector27~2_combout  & ((!\alu_0|Mux20~1_combout ) # ((!\Selector27~1_combout ) # (!\alu_0|ShiftLeft0~22_combout )))) ) ) # ( !\alu_0|Mux20~2_combout  & ( (!\Selector27~2_combout  & 
// ((!\Selector27~1_combout ) # ((\alu_0|Mux20~1_combout  & !\alu_0|ShiftLeft0~22_combout )))) ) )

	.dataa(!\Selector27~2_combout ),
	.datab(!\alu_0|Mux20~1_combout ),
	.datac(!\Selector27~1_combout ),
	.datad(!\alu_0|ShiftLeft0~22_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'hA2A0A2A0AAA8AAA8;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N33
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( !\alu_0|Mux21~0_combout  & ( (!\Selector27~2_combout  & !\alu_0|Mux20~1_combout ) ) )

	.dataa(!\Selector27~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_0|Mux20~1_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'hAA00AA0000000000;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N24
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \Selector28~1_combout  & ( \alu_0|Mux20~3_combout  ) ) # ( !\Selector28~1_combout  & ( \alu_0|Mux20~3_combout  & ( (!\Selector27~3_combout ) # ((\Selector28~2_combout  & \alu_0|Mult0~22 )) ) ) ) # ( \Selector28~1_combout  & ( 
// !\alu_0|Mux20~3_combout  ) ) # ( !\Selector28~1_combout  & ( !\alu_0|Mux20~3_combout  & ( (!\Selector28~2_combout  & (!\Selector27~3_combout  & (!\Selector27~4_combout ))) # (\Selector28~2_combout  & (((!\Selector27~3_combout  & !\Selector27~4_combout )) 
// # (\alu_0|Mult0~22 ))) ) ) )

	.dataa(!\Selector28~2_combout ),
	.datab(!\Selector27~3_combout ),
	.datac(!\Selector27~4_combout ),
	.datad(!\alu_0|Mult0~22 ),
	.datae(!\Selector28~1_combout ),
	.dataf(!\alu_0|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'hC0D5FFFFCCDDFFFF;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N25
dffeas \rf_w_data[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[14] .is_wysiwyg = "true";
defparam \rf_w_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y62_N40
dffeas \rf|data[1][14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[14]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][14] .is_wysiwyg = "true";
defparam \rf|data[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y63_N24
cyclonev_lcell_comb \alu_0|ShiftRight1~4 (
// Equation(s):
// \alu_0|ShiftRight1~4_combout  = ( \src_a[7]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  & ( ((!\src_b[1]~_Duplicate_2_q  & (\src_a[6]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q  & ((\src_a[8]~_Duplicate_2_q )))) # (\src_b[0]~_Duplicate_2_q ) ) ) ) 
// # ( !\src_a[7]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[6]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q ) # (\src_a[8]~_Duplicate_2_q )))) ) 
// ) ) # ( \src_a[7]~_Duplicate_2_q  & ( !\src_a[10]~_Duplicate_32_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q )) # (\src_a[6]~_Duplicate_2_q ))) # (\src_b[1]~_Duplicate_2_q  & (((\src_a[8]~_Duplicate_2_q  & !\src_b[0]~_Duplicate_2_q 
// )))) ) ) ) # ( !\src_a[7]~_Duplicate_2_q  & ( !\src_a[10]~_Duplicate_32_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((!\src_b[1]~_Duplicate_2_q  & (\src_a[6]~_Duplicate_2_q )) # (\src_b[1]~_Duplicate_2_q  & ((\src_a[8]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\src_a[6]~_Duplicate_2_q ),
	.datab(!\src_a[8]~_Duplicate_2_q ),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_a[7]~_Duplicate_2_q ),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight1~4 .extended_lut = "off";
defparam \alu_0|ShiftRight1~4 .lut_mask = 64'h530053F0530F53FF;
defparam \alu_0|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N27
cyclonev_lcell_comb \alu_0|Mux25~1 (
// Equation(s):
// \alu_0|Mux25~1_combout  = ( \alu_0|ShiftRight1~4_combout  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[4]~_Duplicate_2_q ) # (!\alu_0|Mux20~8_combout ) ) ) ) # ( !\alu_0|ShiftRight1~4_combout  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[4]~_Duplicate_2_q 
//  & ((\alu_0|ShiftLeft0~4_combout ))) # (\src_b[4]~_Duplicate_2_q  & (!\alu_0|Mux20~8_combout )) ) ) ) # ( \alu_0|ShiftRight1~4_combout  & ( !\src_a[10]~_Duplicate_32_q  & ( (!\src_b[4]~_Duplicate_2_q  & !\alu_0|ShiftLeft0~4_combout ) ) ) )

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\alu_0|Mux20~8_combout ),
	.datad(!\alu_0|ShiftLeft0~4_combout ),
	.datae(!\alu_0|ShiftRight1~4_combout ),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux25~1 .extended_lut = "off";
defparam \alu_0|Mux25~1 .lut_mask = 64'h0000AA0050FAFAFA;
defparam \alu_0|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N12
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \Selector33~0_combout  & ( (!op[1] & (!\src_b[6]~_Duplicate_2_q  $ ((!\src_a[6]~_Duplicate_2_q )))) # (op[1] & (((\alu_0|Mux25~1_combout )))) ) )

	.dataa(!op[1]),
	.datab(!\src_b[6]~_Duplicate_2_q ),
	.datac(!\src_a[6]~_Duplicate_2_q ),
	.datad(!\alu_0|Mux25~1_combout ),
	.datae(gnd),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h00000000287D287D;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N18
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \alu_0|ShiftLeft0~4_combout  & ( \alu_0|ShiftRight1~4_combout  & ( (!op[0] & (((\src_a[10]~_Duplicate_32_q )))) # (op[0] & (!\src_b[4]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~21_combout )))) ) ) ) # ( !\alu_0|ShiftLeft0~4_combout  
// & ( \alu_0|ShiftRight1~4_combout  & ( (!op[0] & ((!\src_b[4]~_Duplicate_2_q ) # ((\src_a[10]~_Duplicate_32_q )))) # (op[0] & (!\src_b[4]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~21_combout )))) ) ) ) # ( \alu_0|ShiftLeft0~4_combout  & ( 
// !\alu_0|ShiftRight1~4_combout  & ( (!op[0] & (((\src_a[10]~_Duplicate_32_q )))) # (op[0] & (!\src_b[4]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~21_combout )))) ) ) ) # ( !\alu_0|ShiftLeft0~4_combout  & ( !\alu_0|ShiftRight1~4_combout  & ( (!op[0] & 
// (\src_b[4]~_Duplicate_2_q  & (\src_a[10]~_Duplicate_32_q ))) # (op[0] & (!\src_b[4]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~21_combout )))) ) ) )

	.dataa(!op[0]),
	.datab(!\src_b[4]~_Duplicate_2_q ),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\alu_0|ShiftLeft0~21_combout ),
	.datae(!\alu_0|ShiftLeft0~4_combout ),
	.dataf(!\alu_0|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'h02460A4E8ACE0A4E;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N0
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( !op[3] & ( op[2] & ( (\Selector35~0_combout  & \S.WRITE_DATA~q ) ) ) ) # ( op[3] & ( !op[2] & ( (\S.WRITE_DATA~q  & ((\Selector35~2_combout ) # (op[1]))) ) ) ) # ( !op[3] & ( !op[2] & ( \S.WRITE_DATA~q  ) ) )

	.dataa(!op[1]),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector35~2_combout ),
	.datad(!\S.WRITE_DATA~q ),
	.datae(!op[3]),
	.dataf(!op[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h00FF005F00330000;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N42
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( \Selector35~3_combout  & ( \WideOr13~combout  & ( ((!op[3] & ((\Selector35~0_combout ))) # (op[3] & (!op[1]))) # (rf_w_data[6]) ) ) ) # ( !\Selector35~3_combout  & ( \WideOr13~combout  & ( rf_w_data[6] ) ) ) # ( 
// \Selector35~3_combout  & ( !\WideOr13~combout  & ( (!op[3] & ((\Selector35~0_combout ))) # (op[3] & (!op[1])) ) ) )

	.dataa(!op[3]),
	.datab(!rf_w_data[6]),
	.datac(!op[1]),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector35~3_combout ),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "off";
defparam \Selector35~4 .lut_mask = 64'h000050FA333373FB;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N48
cyclonev_lcell_comb \alu_0|Mux25~0 (
// Equation(s):
// \alu_0|Mux25~0_combout  = ( op[0] & ( \alu_0|Add1~29_sumout  & ( ((!op[1]) # (\src_b[6]~_Duplicate_2_q )) # (\src_a[6]~_Duplicate_2_q ) ) ) ) # ( !op[0] & ( \alu_0|Add1~29_sumout  & ( (!op[1] & (\alu_0|Add0~29_sumout )) # (op[1] & 
// (((\src_a[6]~_Duplicate_2_q  & \src_b[6]~_Duplicate_2_q )))) ) ) ) # ( op[0] & ( !\alu_0|Add1~29_sumout  & ( (op[1] & ((\src_b[6]~_Duplicate_2_q ) # (\src_a[6]~_Duplicate_2_q ))) ) ) ) # ( !op[0] & ( !\alu_0|Add1~29_sumout  & ( (!op[1] & 
// (\alu_0|Add0~29_sumout )) # (op[1] & (((\src_a[6]~_Duplicate_2_q  & \src_b[6]~_Duplicate_2_q )))) ) ) )

	.dataa(!\alu_0|Add0~29_sumout ),
	.datab(!\src_a[6]~_Duplicate_2_q ),
	.datac(!op[1]),
	.datad(!\src_b[6]~_Duplicate_2_q ),
	.datae(!op[0]),
	.dataf(!\alu_0|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux25~0 .extended_lut = "off";
defparam \alu_0|Mux25~0 .lut_mask = 64'h5053030F5053F3FF;
defparam \alu_0|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N36
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \alu_0|Mux25~0_combout  & ( \alu_0|Mult0~14  & ( ((\Selector35~3_combout  & ((!op[3]) # (!op[0])))) # (\Selector35~4_combout ) ) ) ) # ( !\alu_0|Mux25~0_combout  & ( \alu_0|Mult0~14  & ( ((op[3] & (!op[0] & \Selector35~3_combout 
// ))) # (\Selector35~4_combout ) ) ) ) # ( \alu_0|Mux25~0_combout  & ( !\alu_0|Mult0~14  & ( ((!op[3] & \Selector35~3_combout )) # (\Selector35~4_combout ) ) ) ) # ( !\alu_0|Mux25~0_combout  & ( !\alu_0|Mult0~14  & ( \Selector35~4_combout  ) ) )

	.dataa(!op[3]),
	.datab(!op[0]),
	.datac(!\Selector35~3_combout ),
	.datad(!\Selector35~4_combout ),
	.datae(!\alu_0|Mux25~0_combout ),
	.dataf(!\alu_0|Mult0~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h00FF0AFF04FF0EFF;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y62_N37
dffeas \rf_w_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[6] .is_wysiwyg = "true";
defparam \rf_w_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N5
dffeas \rf|data[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[6]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][6] .is_wysiwyg = "true";
defparam \rf|data[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N27
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \alu_0|Mux21~0_combout  & ( rf_w_data[10] & ( ((\alu_0|result~0_combout  & (\Selector28~4_combout  & !\alu_0|Mux20~2_combout ))) # (\WideOr13~combout ) ) ) ) # ( !\alu_0|Mux21~0_combout  & ( rf_w_data[10] & ( \WideOr13~combout  
// ) ) ) # ( \alu_0|Mux21~0_combout  & ( !rf_w_data[10] & ( (\alu_0|result~0_combout  & (\Selector28~4_combout  & !\alu_0|Mux20~2_combout )) ) ) )

	.dataa(!\alu_0|result~0_combout ),
	.datab(!\WideOr13~combout ),
	.datac(!\Selector28~4_combout ),
	.datad(!\alu_0|Mux20~2_combout ),
	.datae(!\alu_0|Mux21~0_combout ),
	.dataf(!rf_w_data[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0000050033333733;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N54
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \alu_0|Mux21~0_combout  & ( \WideOr13~combout  & ( (!\alu_0|Mux20~1_combout  & (((\Selector31~1_combout )))) # (\alu_0|Mux20~1_combout  & ((!\Selector28~4_combout  & ((\Selector31~1_combout ))) # (\Selector28~4_combout  & 
// (rf_w_data[10])))) ) ) ) # ( !\alu_0|Mux21~0_combout  & ( \WideOr13~combout  & ( (!\Selector28~4_combout  & (((\Selector31~1_combout )))) # (\Selector28~4_combout  & (((!\alu_0|Mux20~1_combout )) # (rf_w_data[10]))) ) ) ) # ( \alu_0|Mux21~0_combout  & ( 
// !\WideOr13~combout  & ( (\Selector31~1_combout  & ((!\alu_0|Mux20~1_combout ) # (!\Selector28~4_combout ))) ) ) ) # ( !\alu_0|Mux21~0_combout  & ( !\WideOr13~combout  & ( (!\Selector28~4_combout  & ((\Selector31~1_combout ))) # (\Selector28~4_combout  & 
// (!\alu_0|Mux20~1_combout )) ) ) )

	.dataa(!rf_w_data[10]),
	.datab(!\alu_0|Mux20~1_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Selector28~4_combout ),
	.datae(!\alu_0|Mux21~0_combout ),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0FCC0F0C0FDD0F1D;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N12
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \Selector31~2_combout  & ( (!\Selector31~1_combout  & !\alu_0|Mux20~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector31~1_combout ),
	.datad(!\alu_0|Mux20~2_combout ),
	.datae(gnd),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h00000000F000F000;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N54
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( !\alu_0|ShiftRight0~5_combout  & ( \Selector31~2_combout  & ( (!\Selector31~1_combout  & !\alu_0|Mux20~1_combout ) ) ) ) # ( \alu_0|ShiftRight0~5_combout  & ( !\Selector31~2_combout  & ( (!\alu_0|ShiftLeft0~20_combout ) # 
// ((!\alu_0|Mux20~1_combout ) # (!\Selector28~4_combout )) ) ) ) # ( !\alu_0|ShiftRight0~5_combout  & ( !\Selector31~2_combout  & ( (!\alu_0|Mux20~1_combout  & (!\Selector31~1_combout )) # (\alu_0|Mux20~1_combout  & (((!\alu_0|ShiftLeft0~20_combout ) # 
// (!\Selector28~4_combout )))) ) ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\alu_0|ShiftLeft0~20_combout ),
	.datac(!\alu_0|Mux20~1_combout ),
	.datad(!\Selector28~4_combout ),
	.datae(!\alu_0|ShiftRight0~5_combout ),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'hAFACFFFCA0A00000;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N30
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \alu_0|Mux20~3_combout  & ( \alu_0|Mult0~18  & ( (((!\Selector31~3_combout ) # (\Selector28~2_combout )) # (\Selector31~4_combout )) # (\Selector28~1_combout ) ) ) ) # ( !\alu_0|Mux20~3_combout  & ( \alu_0|Mult0~18  & ( 
// (((!\Selector31~4_combout  & !\Selector31~3_combout )) # (\Selector28~2_combout )) # (\Selector28~1_combout ) ) ) ) # ( \alu_0|Mux20~3_combout  & ( !\alu_0|Mult0~18  & ( ((!\Selector31~3_combout ) # (\Selector31~4_combout )) # (\Selector28~1_combout ) ) ) 
// ) # ( !\alu_0|Mux20~3_combout  & ( !\alu_0|Mult0~18  & ( ((!\Selector31~4_combout  & !\Selector31~3_combout )) # (\Selector28~1_combout ) ) ) )

	.dataa(!\Selector28~1_combout ),
	.datab(!\Selector31~4_combout ),
	.datac(!\Selector31~3_combout ),
	.datad(!\Selector28~2_combout ),
	.datae(!\alu_0|Mux20~3_combout ),
	.dataf(!\alu_0|Mult0~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'hD5D5F7F7D5FFF7FF;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y62_N31
dffeas \rf_w_data[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[10] .is_wysiwyg = "true";
defparam \rf_w_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y65_N40
dffeas \rf|data[1][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[10]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][10] .is_wysiwyg = "true";
defparam \rf|data[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N3
cyclonev_lcell_comb \rr|Mux2~0 (
// Equation(s):
// \rr|Mux2~0_combout  = ( \rf|data[1][10]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout )) # (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][14]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][6]~q ))))) ) ) # ( 
// !\rf|data[1][10]~q  & ( (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][14]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][6]~q ))))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][14]~q ),
	.datad(!\rf|data[1][6]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~0 .extended_lut = "off";
defparam \rr|Mux2~0 .lut_mask = 64'h0415041526372637;
defparam \rr|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N12
cyclonev_lcell_comb \alu_0|Mux29~0 (
// Equation(s):
// \alu_0|Mux29~0_combout  = ( op[0] & ( \alu_0|Add0~33_sumout  & ( (!op[1] & (\alu_0|Add1~33_sumout )) # (op[1] & (((\src_a[2]~_Duplicate_2_q ) # (\src_b[2]~_Duplicate_2_q )))) ) ) ) # ( !op[0] & ( \alu_0|Add0~33_sumout  & ( (!op[1]) # 
// ((\src_b[2]~_Duplicate_2_q  & \src_a[2]~_Duplicate_2_q )) ) ) ) # ( op[0] & ( !\alu_0|Add0~33_sumout  & ( (!op[1] & (\alu_0|Add1~33_sumout )) # (op[1] & (((\src_a[2]~_Duplicate_2_q ) # (\src_b[2]~_Duplicate_2_q )))) ) ) ) # ( !op[0] & ( 
// !\alu_0|Add0~33_sumout  & ( (op[1] & (\src_b[2]~_Duplicate_2_q  & \src_a[2]~_Duplicate_2_q )) ) ) )

	.dataa(!\alu_0|Add1~33_sumout ),
	.datab(!op[1]),
	.datac(!\src_b[2]~_Duplicate_2_q ),
	.datad(!\src_a[2]~_Duplicate_2_q ),
	.datae(!op[0]),
	.dataf(!\alu_0|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux29~0 .extended_lut = "off";
defparam \alu_0|Mux29~0 .lut_mask = 64'h00034777CCCF4777;
defparam \alu_0|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N24
cyclonev_lcell_comb \alu_0|ShiftRight1~5 (
// Equation(s):
// \alu_0|ShiftRight1~5_combout  = ( \src_a[4]~_Duplicate_2_q  & ( \src_a[3]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q )) # (\src_a[2]~_Duplicate_2_q ))) # (\src_b[1]~_Duplicate_2_q  & (((!\src_b[0]~_Duplicate_2_q ) # 
// (\src_a[5]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[4]~_Duplicate_2_q  & ( \src_a[3]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (((\src_b[0]~_Duplicate_2_q )) # (\src_a[2]~_Duplicate_2_q ))) # (\src_b[1]~_Duplicate_2_q  & (((\src_a[5]~_Duplicate_2_q  
// & \src_b[0]~_Duplicate_2_q )))) ) ) ) # ( \src_a[4]~_Duplicate_2_q  & ( !\src_a[3]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[2]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q  & (((!\src_b[0]~_Duplicate_2_q 
// ) # (\src_a[5]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[4]~_Duplicate_2_q  & ( !\src_a[3]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & (\src_a[2]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q  & 
// (((\src_a[5]~_Duplicate_2_q  & \src_b[0]~_Duplicate_2_q )))) ) ) )

	.dataa(!\src_a[2]~_Duplicate_2_q ),
	.datab(!\src_a[5]~_Duplicate_2_q ),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_a[4]~_Duplicate_2_q ),
	.dataf(!\src_a[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight1~5 .extended_lut = "off";
defparam \alu_0|ShiftRight1~5 .lut_mask = 64'h50035F0350F35FF3;
defparam \alu_0|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N39
cyclonev_lcell_comb \alu_0|Mux29~1 (
// Equation(s):
// \alu_0|Mux29~1_combout  = ( \alu_0|ShiftRight1~5_combout  & ( (!\src_b[4]~_Duplicate_2_q  & (((!\src_b[2]~_Duplicate_2_q )) # (\alu_0|ShiftRight1~4_combout ))) # (\src_b[4]~_Duplicate_2_q  & (((\alu_0|ShiftRight0~5_combout )))) ) ) # ( 
// !\alu_0|ShiftRight1~5_combout  & ( (!\src_b[4]~_Duplicate_2_q  & (\alu_0|ShiftRight1~4_combout  & ((\src_b[2]~_Duplicate_2_q )))) # (\src_b[4]~_Duplicate_2_q  & (((\alu_0|ShiftRight0~5_combout )))) ) )

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(!\alu_0|ShiftRight1~4_combout ),
	.datac(!\alu_0|ShiftRight0~5_combout ),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux29~1 .extended_lut = "off";
defparam \alu_0|Mux29~1 .lut_mask = 64'h05270527AF27AF27;
defparam \alu_0|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N18
cyclonev_lcell_comb \alu_0|Mux29~2 (
// Equation(s):
// \alu_0|Mux29~2_combout  = ( \src_a[10]~_Duplicate_32_q  & ( \alu_0|Mux29~1_combout  & ( (op[1]) # (\alu_0|LessThan0~1_combout ) ) ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( \alu_0|Mux29~1_combout  & ( (!op[1] & (\alu_0|LessThan0~1_combout )) # (op[1] & 
// ((!\src_b[3]~_Duplicate_2_q  $ (\src_b[4]~_Duplicate_2_q )))) ) ) ) # ( \src_a[10]~_Duplicate_32_q  & ( !\alu_0|Mux29~1_combout  & ( (!op[1] & (\alu_0|LessThan0~1_combout )) # (op[1] & ((!\src_b[3]~_Duplicate_2_q  $ (!\src_b[4]~_Duplicate_2_q )))) ) ) ) # 
// ( !\src_a[10]~_Duplicate_32_q  & ( !\alu_0|Mux29~1_combout  & ( (\alu_0|LessThan0~1_combout  & !op[1]) ) ) )

	.dataa(!\alu_0|LessThan0~1_combout ),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(!op[1]),
	.datae(!\src_a[10]~_Duplicate_32_q ),
	.dataf(!\alu_0|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux29~2 .extended_lut = "off";
defparam \alu_0|Mux29~2 .lut_mask = 64'h5500553C55C355FF;
defparam \alu_0|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N30
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \alu_0|Mux29~2_combout  & ( (!op[3] & (((\alu_0|Mux29~0_combout  & !op[2])) # (\Selector33~0_combout ))) ) ) # ( !\alu_0|Mux29~2_combout  & ( (!op[3] & (\alu_0|Mux29~0_combout  & !op[2])) ) )

	.dataa(!op[3]),
	.datab(!\alu_0|Mux29~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!op[2]),
	.datae(gnd),
	.dataf(!\alu_0|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h220022002A0A2A0A;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N6
cyclonev_lcell_comb \alu_0|ShiftRight0~6 (
// Equation(s):
// \alu_0|ShiftRight0~6_combout  = ( \src_a[10]~_Duplicate_32_q  & ( \src_b[2]~_Duplicate_2_q  & ( ((\alu_0|ShiftRight1~4_combout ) # (\src_b[3]~_Duplicate_2_q )) # (\src_b[4]~_Duplicate_2_q ) ) ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( 
// \src_b[2]~_Duplicate_2_q  & ( (!\src_b[4]~_Duplicate_2_q  & (!\src_b[3]~_Duplicate_2_q  & \alu_0|ShiftRight1~4_combout )) ) ) ) # ( \src_a[10]~_Duplicate_32_q  & ( !\src_b[2]~_Duplicate_2_q  & ( ((\alu_0|ShiftRight1~5_combout ) # (\src_b[3]~_Duplicate_2_q 
// )) # (\src_b[4]~_Duplicate_2_q ) ) ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( !\src_b[2]~_Duplicate_2_q  & ( (!\src_b[4]~_Duplicate_2_q  & (!\src_b[3]~_Duplicate_2_q  & \alu_0|ShiftRight1~5_combout )) ) ) )

	.dataa(!\src_b[4]~_Duplicate_2_q ),
	.datab(!\src_b[3]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftRight1~5_combout ),
	.datad(!\alu_0|ShiftRight1~4_combout ),
	.datae(!\src_a[10]~_Duplicate_32_q ),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~6 .extended_lut = "off";
defparam \alu_0|ShiftRight0~6 .lut_mask = 64'h08087F7F008877FF;
defparam \alu_0|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N48
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( !op[0] & ( ((!op[1] & (((\alu_0|ShiftRight0~6_combout )))) # (op[1] & (\alu_0|Mult0~10 ))) ) ) # ( op[0] & ( (!\alu_0|ShiftLeft0~4_combout  & (!op[1] & (!\src_b[4]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~18_combout ))))) ) )

	.dataa(!\alu_0|ShiftLeft0~4_combout ),
	.datab(!op[1]),
	.datac(!\src_b[4]~_Duplicate_2_q ),
	.datad(!\alu_0|ShiftRight0~6_combout ),
	.datae(!op[0]),
	.dataf(!\alu_0|ShiftLeft0~18_combout ),
	.datag(!\alu_0|Mult0~10 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "on";
defparam \Selector39~2 .lut_mask = 64'h03CF000003CF8080;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N42
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( rf_w_data[2] & ( \Selector39~2_combout  & ( ((\S.WRITE_DATA~q  & ((\alu_0|Mux6~0_combout ) # (\Selector39~0_combout )))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[2] & ( \Selector39~2_combout  & ( (\S.WRITE_DATA~q  & 
// ((\alu_0|Mux6~0_combout ) # (\Selector39~0_combout ))) ) ) ) # ( rf_w_data[2] & ( !\Selector39~2_combout  & ( ((\Selector39~0_combout  & \S.WRITE_DATA~q )) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[2] & ( !\Selector39~2_combout  & ( 
// (\Selector39~0_combout  & \S.WRITE_DATA~q ) ) ) )

	.dataa(!\WideOr13~combout ),
	.datab(!\Selector39~0_combout ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\alu_0|Mux6~0_combout ),
	.datae(!rf_w_data[2]),
	.dataf(!\Selector39~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h03035757030F575F;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N43
dffeas \rf_w_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector39~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[2] .is_wysiwyg = "true";
defparam \rf_w_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N6
cyclonev_lcell_comb \rf|data[1][2]~feeder (
// Equation(s):
// \rf|data[1][2]~feeder_combout  = ( rf_w_data[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rf_w_data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf|data[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf|data[1][2]~feeder .extended_lut = "off";
defparam \rf|data[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf|data[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y65_N7
dffeas \rf|data[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rf|data[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][2] .is_wysiwyg = "true";
defparam \rf|data[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N48
cyclonev_lcell_comb \rr|Mux2~2 (
// Equation(s):
// \rr|Mux2~2_combout  = ( \rr|Mux2~0_combout  & ( \rf|data[1][2]~q  & ( ((!\rr|reg_num[3]~2_combout  & (\rr|Mux2~1_combout )) # (\rr|reg_num[3]~2_combout  & ((\rf|data[1][18]~q )))) # (\rr|num_count [2]) ) ) ) # ( !\rr|Mux2~0_combout  & ( \rf|data[1][2]~q  
// & ( (!\rr|reg_num[3]~2_combout  & (!\rr|num_count [2] & (\rr|Mux2~1_combout ))) # (\rr|reg_num[3]~2_combout  & (((\rf|data[1][18]~q )) # (\rr|num_count [2]))) ) ) ) # ( \rr|Mux2~0_combout  & ( !\rf|data[1][2]~q  & ( (!\rr|reg_num[3]~2_combout  & 
// (((\rr|Mux2~1_combout )) # (\rr|num_count [2]))) # (\rr|reg_num[3]~2_combout  & (!\rr|num_count [2] & ((\rf|data[1][18]~q )))) ) ) ) # ( !\rr|Mux2~0_combout  & ( !\rf|data[1][2]~q  & ( (!\rr|num_count [2] & ((!\rr|reg_num[3]~2_combout  & 
// (\rr|Mux2~1_combout )) # (\rr|reg_num[3]~2_combout  & ((\rf|data[1][18]~q ))))) ) ) )

	.dataa(!\rr|reg_num[3]~2_combout ),
	.datab(!\rr|num_count [2]),
	.datac(!\rr|Mux2~1_combout ),
	.datad(!\rf|data[1][18]~q ),
	.datae(!\rr|Mux2~0_combout ),
	.dataf(!\rf|data[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux2~2 .extended_lut = "off";
defparam \rr|Mux2~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \rr|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y65_N50
dffeas \rr|reg_num[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[2] .is_wysiwyg = "true";
defparam \rr|reg_num[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N33
cyclonev_lcell_comb \alu_0|ShiftLeft0~28 (
// Equation(s):
// \alu_0|ShiftLeft0~28_combout  = ( !\src_b[0]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\src_b[1]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_b[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~28 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~28 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu_0|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N45
cyclonev_lcell_comb \alu_0|ShiftRight0~7 (
// Equation(s):
// \alu_0|ShiftRight0~7_combout  = ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[3]~_Duplicate_2_q  & ((!\src_b[2]~_Duplicate_2_q ) # (\alu_0|ShiftLeft0~28_combout ))) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\src_b[2]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftLeft0~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~7 .extended_lut = "off";
defparam \alu_0|ShiftRight0~7 .lut_mask = 64'h000000008A8A8A8A;
defparam \alu_0|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N48
cyclonev_lcell_comb \alu_0|ShiftLeft0~26 (
// Equation(s):
// \alu_0|ShiftLeft0~26_combout  = ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[1]~_Duplicate_2_q ) # ((!\src_b[0]~_Duplicate_2_q ) # (\src_a[8]~_Duplicate_2_q )) ) ) # ( !\src_a[10]~_Duplicate_32_q  & ( (\src_b[1]~_Duplicate_2_q  & (\src_a[8]~_Duplicate_2_q  
// & \src_b[0]~_Duplicate_2_q )) ) )

	.dataa(!\src_b[1]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_a[8]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~26 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~26 .lut_mask = 64'h00050005FFAFFFAF;
defparam \alu_0|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N18
cyclonev_lcell_comb \alu_0|ShiftLeft0~24 (
// Equation(s):
// \alu_0|ShiftLeft0~24_combout  = ( \src_a[5]~_Duplicate_2_q  & ( \src_a[4]~_Duplicate_2_q  & ( ((!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[6]~_Duplicate_2_q )))) # (\src_b[1]~_Duplicate_2_q ) ) ) ) # 
// ( !\src_a[5]~_Duplicate_2_q  & ( \src_a[4]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[6]~_Duplicate_2_q ))))) # (\src_b[1]~_Duplicate_2_q  & 
// (((\src_b[0]~_Duplicate_2_q )))) ) ) ) # ( \src_a[5]~_Duplicate_2_q  & ( !\src_a[4]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[6]~_Duplicate_2_q 
// ))))) # (\src_b[1]~_Duplicate_2_q  & (((!\src_b[0]~_Duplicate_2_q )))) ) ) ) # ( !\src_a[5]~_Duplicate_2_q  & ( !\src_a[4]~_Duplicate_2_q  & ( (!\src_b[1]~_Duplicate_2_q  & ((!\src_b[0]~_Duplicate_2_q  & (\src_a[7]~_Duplicate_2_q )) # 
// (\src_b[0]~_Duplicate_2_q  & ((\src_a[6]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\src_a[7]~_Duplicate_2_q ),
	.datab(!\src_b[1]~_Duplicate_2_q ),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\src_a[6]~_Duplicate_2_q ),
	.datae(!\src_a[5]~_Duplicate_2_q ),
	.dataf(!\src_a[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~24 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~24 .lut_mask = 64'h404C707C434F737F;
defparam \alu_0|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N18
cyclonev_lcell_comb \alu_0|ShiftLeft0~25 (
// Equation(s):
// \alu_0|ShiftLeft0~25_combout  = ( \src_b[1]~_Duplicate_2_q  & ( \src_a[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q ) # (\src_a[0]~_Duplicate_2_q ) ) ) ) # ( !\src_b[1]~_Duplicate_2_q  & ( \src_a[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & 
// (\src_a[3]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[2]~_Duplicate_2_q ))) ) ) ) # ( \src_b[1]~_Duplicate_2_q  & ( !\src_a[1]~_Duplicate_2_q  & ( (\src_a[0]~_Duplicate_2_q  & \src_b[0]~_Duplicate_2_q ) ) ) ) # ( !\src_b[1]~_Duplicate_2_q  
// & ( !\src_a[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & (\src_a[3]~_Duplicate_2_q )) # (\src_b[0]~_Duplicate_2_q  & ((\src_a[2]~_Duplicate_2_q ))) ) ) )

	.dataa(!\src_a[3]~_Duplicate_2_q ),
	.datab(!\src_a[2]~_Duplicate_2_q ),
	.datac(!\src_a[0]~_Duplicate_2_q ),
	.datad(!\src_b[0]~_Duplicate_2_q ),
	.datae(!\src_b[1]~_Duplicate_2_q ),
	.dataf(!\src_a[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~25 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~25 .lut_mask = 64'h5533000F5533FF0F;
defparam \alu_0|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N42
cyclonev_lcell_comb \alu_0|ShiftLeft0~27 (
// Equation(s):
// \alu_0|ShiftLeft0~27_combout  = ( \alu_0|ShiftLeft0~25_combout  & ( (!\src_b[3]~_Duplicate_2_q  & ((!\src_b[2]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~26_combout )) # (\src_b[2]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~24_combout ))))) # 
// (\src_b[3]~_Duplicate_2_q  & (!\src_b[2]~_Duplicate_2_q )) ) ) # ( !\alu_0|ShiftLeft0~25_combout  & ( (!\src_b[3]~_Duplicate_2_q  & ((!\src_b[2]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~26_combout )) # (\src_b[2]~_Duplicate_2_q  & 
// ((\alu_0|ShiftLeft0~24_combout ))))) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\src_b[2]~_Duplicate_2_q ),
	.datac(!\alu_0|ShiftLeft0~26_combout ),
	.datad(!\alu_0|ShiftLeft0~24_combout ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~27 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~27 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \alu_0|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N15
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \alu_0|Mux1~0_combout  & ( \alu_0|ShiftLeft0~27_combout  & ( (\alu_0|Mux6~3_combout  & ((!\alu_0|Mux6~2_combout ) # (\src_a[10]~_Duplicate_32_q ))) ) ) ) # ( !\alu_0|Mux1~0_combout  & ( \alu_0|ShiftLeft0~27_combout  & ( 
// (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux6~2_combout  & (\alu_0|result~0_combout ))) # (\alu_0|Mux6~3_combout  & ((!\alu_0|Mux6~2_combout ) # ((\src_a[10]~_Duplicate_32_q )))) ) ) ) # ( \alu_0|Mux1~0_combout  & ( !\alu_0|ShiftLeft0~27_combout  & ( 
// (\alu_0|Mux6~3_combout  & (\alu_0|Mux6~2_combout  & \src_a[10]~_Duplicate_32_q )) ) ) ) # ( !\alu_0|Mux1~0_combout  & ( !\alu_0|ShiftLeft0~27_combout  & ( (!\alu_0|Mux6~3_combout  & (!\alu_0|Mux6~2_combout  & (\alu_0|result~0_combout ))) # 
// (\alu_0|Mux6~3_combout  & (\alu_0|Mux6~2_combout  & ((\src_a[10]~_Duplicate_32_q )))) ) ) )

	.dataa(!\alu_0|Mux6~3_combout ),
	.datab(!\alu_0|Mux6~2_combout ),
	.datac(!\alu_0|result~0_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|Mux1~0_combout ),
	.dataf(!\alu_0|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h081900114C5D4455;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N33
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \alu_0|ShiftRight0~7_combout  & ( \Selector14~1_combout  & ( (!\alu_0|Mux6~1_combout ) # (((\alu_0|Mux6~3_combout ) # (\alu_0|Mux1~0_combout )) # (\alu_0|Mux20~3_combout )) ) ) ) # ( !\alu_0|ShiftRight0~7_combout  & ( 
// \Selector14~1_combout  & ( (!\alu_0|Mux6~1_combout ) # (((\alu_0|Mux20~3_combout  & !\alu_0|Mux1~0_combout )) # (\alu_0|Mux6~3_combout )) ) ) ) # ( \alu_0|ShiftRight0~7_combout  & ( !\Selector14~1_combout  & ( (\alu_0|Mux6~1_combout  & 
// (!\alu_0|Mux6~3_combout  & ((\alu_0|Mux1~0_combout ) # (\alu_0|Mux20~3_combout )))) ) ) ) # ( !\alu_0|ShiftRight0~7_combout  & ( !\Selector14~1_combout  & ( (\alu_0|Mux6~1_combout  & (\alu_0|Mux20~3_combout  & (!\alu_0|Mux1~0_combout  & 
// !\alu_0|Mux6~3_combout ))) ) ) )

	.dataa(!\alu_0|Mux6~1_combout ),
	.datab(!\alu_0|Mux20~3_combout ),
	.datac(!\alu_0|Mux1~0_combout ),
	.datad(!\alu_0|Mux6~3_combout ),
	.datae(!\alu_0|ShiftRight0~7_combout ),
	.dataf(!\Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'h10001500BAFFBFFF;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N54
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( rf_w_data[27] & ( \S.WRITE_DATA~q  & ( ((!\Selector16~3_combout  & ((\Selector14~2_combout ))) # (\Selector16~3_combout  & (\alu_0|Mult0~382_sumout ))) # (\WideOr13~combout ) ) ) ) # ( !rf_w_data[27] & ( \S.WRITE_DATA~q  & ( 
// (!\Selector16~3_combout  & ((\Selector14~2_combout ))) # (\Selector16~3_combout  & (\alu_0|Mult0~382_sumout )) ) ) ) # ( rf_w_data[27] & ( !\S.WRITE_DATA~q  & ( \WideOr13~combout  ) ) )

	.dataa(!\WideOr13~combout ),
	.datab(!\Selector16~3_combout ),
	.datac(!\alu_0|Mult0~382_sumout ),
	.datad(!\Selector14~2_combout ),
	.datae(!rf_w_data[27]),
	.dataf(!\S.WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0000555503CF57DF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y63_N55
dffeas \rf_w_data[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[27]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[27] .is_wysiwyg = "true";
defparam \rf_w_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y63_N40
dffeas \rf|data[1][27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[27]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][27] .is_wysiwyg = "true";
defparam \rf|data[1][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y64_N45
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \WideOr13~combout  & ( rf_w_data[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!rf_w_data[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N12
cyclonev_lcell_comb \alu_0|ShiftLeft0~29 (
// Equation(s):
// \alu_0|ShiftLeft0~29_combout  = ( \alu_0|ShiftLeft0~25_combout  & ( (!\src_b[3]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~24_combout ) # (\src_b[2]~_Duplicate_2_q ))) ) ) # ( !\alu_0|ShiftLeft0~25_combout  & ( (!\src_b[2]~_Duplicate_2_q  & 
// (\alu_0|ShiftLeft0~24_combout  & !\src_b[3]~_Duplicate_2_q )) ) )

	.dataa(!\src_b[2]~_Duplicate_2_q ),
	.datab(!\alu_0|ShiftLeft0~24_combout ),
	.datac(!\src_b[3]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~29 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~29 .lut_mask = 64'h2020202070707070;
defparam \alu_0|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N27
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \alu_0|ShiftLeft0~29_combout  & ( (!\alu_0|Mux10~3_combout  & (((\alu_0|Mux10~0_combout )) # (\src_a[10]~_Duplicate_32_q ))) # (\alu_0|Mux10~3_combout  & (((!\alu_0|Mux10~0_combout  & \alu_0|ShiftLeft0~26_combout )))) ) ) # ( 
// !\alu_0|ShiftLeft0~29_combout  & ( (!\alu_0|Mux10~0_combout  & ((!\alu_0|Mux10~3_combout  & (\src_a[10]~_Duplicate_32_q )) # (\alu_0|Mux10~3_combout  & ((\alu_0|ShiftLeft0~26_combout ))))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\alu_0|Mux10~3_combout ),
	.datac(!\alu_0|Mux10~0_combout ),
	.datad(!\alu_0|ShiftLeft0~26_combout ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h407040704C7C4C7C;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N30
cyclonev_lcell_comb \alu_0|ShiftRight0~8 (
// Equation(s):
// \alu_0|ShiftRight0~8_combout  = ( \alu_0|ShiftLeft0~28_combout  & ( (\src_a[10]~_Duplicate_32_q  & ((!\src_b[3]~_Duplicate_2_q ) # (!\src_b[2]~_Duplicate_2_q ))) ) ) # ( !\alu_0|ShiftLeft0~28_combout  & ( (!\src_b[3]~_Duplicate_2_q  & 
// \src_a[10]~_Duplicate_32_q ) ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\src_a[10]~_Duplicate_32_q ),
	.datad(!\src_b[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alu_0|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~8 .extended_lut = "off";
defparam \alu_0|ShiftRight0~8 .lut_mask = 64'h0A0A0A0A0F0A0F0A;
defparam \alu_0|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N36
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( \Selector21~2_combout  & ( \alu_0|ShiftRight0~8_combout  ) )

	.dataa(gnd),
	.datab(!\alu_0|ShiftRight0~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'h0000000033333333;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N54
cyclonev_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = ( !\Selector18~1_combout  & ( \Selector18~2_combout  & ( \alu_0|Mux10~2_combout  ) ) ) # ( \Selector18~1_combout  & ( !\Selector18~2_combout  & ( (!\alu_0|Mux11~0_combout  & (!\alu_0|Mux10~2_combout  & ((!\alu_0|Mux20~3_combout ) 
// # (op[2])))) ) ) ) # ( !\Selector18~1_combout  & ( !\Selector18~2_combout  & ( ((!\alu_0|Mux11~0_combout  & ((!\alu_0|Mux20~3_combout ) # (op[2])))) # (\alu_0|Mux10~2_combout ) ) ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!\alu_0|Mux11~0_combout ),
	.datac(!\alu_0|Mux10~2_combout ),
	.datad(!op[2]),
	.datae(!\Selector18~1_combout ),
	.dataf(!\Selector18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~3 .extended_lut = "off";
defparam \Selector18~3 .lut_mask = 64'h8FCF80C00F0F0000;
defparam \Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N30
cyclonev_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = ( \Selector18~3_combout  & ( \alu_0|Mult0~386_sumout  & ( ((\S.WRITE_DATA~q  & (\alu_0|Mux10~1_combout  & !\alu_0|Mux10~2_combout ))) # (\Selector18~0_combout ) ) ) ) # ( !\Selector18~3_combout  & ( \alu_0|Mult0~386_sumout  & ( 
// ((\S.WRITE_DATA~q  & ((!\alu_0|Mux10~1_combout ) # (!\alu_0|Mux10~2_combout )))) # (\Selector18~0_combout ) ) ) ) # ( \Selector18~3_combout  & ( !\alu_0|Mult0~386_sumout  & ( \Selector18~0_combout  ) ) ) # ( !\Selector18~3_combout  & ( 
// !\alu_0|Mult0~386_sumout  & ( ((\S.WRITE_DATA~q  & !\alu_0|Mux10~1_combout )) # (\Selector18~0_combout ) ) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\alu_0|Mux10~1_combout ),
	.datac(!\alu_0|Mux10~2_combout ),
	.datad(!\Selector18~0_combout ),
	.datae(!\Selector18~3_combout ),
	.dataf(!\alu_0|Mult0~386_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~4 .extended_lut = "off";
defparam \Selector18~4 .lut_mask = 64'h44FF00FF54FF10FF;
defparam \Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N31
dffeas \rf_w_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector18~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[23]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[23] .is_wysiwyg = "true";
defparam \rf_w_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N59
dffeas \rf|data[1][23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[23]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][23] .is_wysiwyg = "true";
defparam \rf|data[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N36
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \alu_0|Mux6~3_combout  & ( \alu_0|Mux6~2_combout  & ( \src_a[10]~_Duplicate_32_q  ) ) ) # ( !\alu_0|Mux6~3_combout  & ( !\alu_0|Mux6~2_combout  & ( (\alu_0|ShiftLeft0~28_combout  & (\src_a[10]~_Duplicate_32_q  & 
// (!\alu_0|ShiftLeft0~4_combout  & \alu_0|Mux6~4_combout ))) ) ) )

	.dataa(!\alu_0|ShiftLeft0~28_combout ),
	.datab(!\src_a[10]~_Duplicate_32_q ),
	.datac(!\alu_0|ShiftLeft0~4_combout ),
	.datad(!\alu_0|Mux6~4_combout ),
	.datae(!\alu_0|Mux6~3_combout ),
	.dataf(!\alu_0|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h0010000000003333;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N30
cyclonev_lcell_comb \Selector10~4 (
// Equation(s):
// \Selector10~4_combout  = ( !\Selector10~1_combout  & ( \WideOr13~combout  & ( (!rf_w_data[31] & (((!\alu_0|Mux6~3_combout  & \alu_0|Mux6~1_combout )) # (\alu_0|Mux6~2_combout ))) ) ) ) # ( !\Selector10~1_combout  & ( !\WideOr13~combout  & ( 
// ((!\alu_0|Mux6~3_combout  & \alu_0|Mux6~1_combout )) # (\alu_0|Mux6~2_combout ) ) ) )

	.dataa(!\alu_0|Mux6~3_combout ),
	.datab(!\alu_0|Mux6~1_combout ),
	.datac(!rf_w_data[31]),
	.datad(!\alu_0|Mux6~2_combout ),
	.datae(!\Selector10~1_combout ),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~4 .extended_lut = "off";
defparam \Selector10~4 .lut_mask = 64'h22FF000020F00000;
defparam \Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y65_N54
cyclonev_lcell_comb \alu_0|ShiftLeft0~30 (
// Equation(s):
// \alu_0|ShiftLeft0~30_combout  = ( \src_b[2]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[3]~_Duplicate_2_q  & ((\alu_0|ShiftLeft0~26_combout ))) # (\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~25_combout )) ) ) ) # ( 
// !\src_b[2]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  & ( (!\src_b[3]~_Duplicate_2_q ) # (\alu_0|ShiftLeft0~24_combout ) ) ) ) # ( \src_b[2]~_Duplicate_2_q  & ( !\src_a[10]~_Duplicate_32_q  & ( (!\src_b[3]~_Duplicate_2_q  & 
// ((\alu_0|ShiftLeft0~26_combout ))) # (\src_b[3]~_Duplicate_2_q  & (\alu_0|ShiftLeft0~25_combout )) ) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( !\src_a[10]~_Duplicate_32_q  & ( (\src_b[3]~_Duplicate_2_q  & \alu_0|ShiftLeft0~24_combout ) ) ) )

	.dataa(!\alu_0|ShiftLeft0~25_combout ),
	.datab(!\alu_0|ShiftLeft0~26_combout ),
	.datac(!\src_b[3]~_Duplicate_2_q ),
	.datad(!\alu_0|ShiftLeft0~24_combout ),
	.datae(!\src_b[2]~_Duplicate_2_q ),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftLeft0~30 .extended_lut = "off";
defparam \alu_0|ShiftLeft0~30 .lut_mask = 64'h000F3535F0FF3535;
defparam \alu_0|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N12
cyclonev_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = ( \alu_0|Mux6~2_combout  & ( (\WideOr13~combout  & rf_w_data[31]) ) ) # ( !\alu_0|Mux6~2_combout  & ( (!\alu_0|ShiftLeft0~30_combout  & (\WideOr13~combout  & ((rf_w_data[31])))) # (\alu_0|ShiftLeft0~30_combout  & 
// (((\WideOr13~combout  & rf_w_data[31])) # (\alu_0|Mux6~3_combout ))) ) )

	.dataa(!\alu_0|ShiftLeft0~30_combout ),
	.datab(!\WideOr13~combout ),
	.datac(!\alu_0|Mux6~3_combout ),
	.datad(!rf_w_data[31]),
	.datae(gnd),
	.dataf(!\alu_0|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~2 .extended_lut = "off";
defparam \Selector10~2 .lut_mask = 64'h0537053700330033;
defparam \Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N18
cyclonev_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = ( \Selector10~1_combout  & ( !\Selector10~2_combout  & ( \alu_0|Mux6~3_combout  ) ) ) # ( !\Selector10~1_combout  & ( !\Selector10~2_combout  & ( (((!\alu_0|result~0_combout  & !\alu_0|Mux6~1_combout )) # (\alu_0|Mux6~3_combout )) 
// # (\alu_0|Mux1~0_combout ) ) ) )

	.dataa(!\alu_0|result~0_combout ),
	.datab(!\alu_0|Mux1~0_combout ),
	.datac(!\alu_0|Mux6~3_combout ),
	.datad(!\alu_0|Mux6~1_combout ),
	.datae(!\Selector10~1_combout ),
	.dataf(!\Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~3 .extended_lut = "off";
defparam \Selector10~3 .lut_mask = 64'hBF3F0F0F00000000;
defparam \Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N42
cyclonev_lcell_comb \Selector10~5 (
// Equation(s):
// \Selector10~5_combout  = ( rf_w_data[31] & ( \alu_0|Mux20~3_combout  & ( (!\WideOr13~combout  & !\S.WRITE_DATA~q ) ) ) ) # ( !rf_w_data[31] & ( \alu_0|Mux20~3_combout  & ( !\S.WRITE_DATA~q  ) ) ) # ( rf_w_data[31] & ( !\alu_0|Mux20~3_combout  & ( 
// (!\S.WRITE_DATA~q  & (!\WideOr13~combout )) # (\S.WRITE_DATA~q  & (((!\alu_0|Mux6~2_combout  & \Selector10~4_combout )))) ) ) ) # ( !rf_w_data[31] & ( !\alu_0|Mux20~3_combout  & ( (!\S.WRITE_DATA~q ) # ((!\alu_0|Mux6~2_combout  & \Selector10~4_combout )) 
// ) ) )

	.dataa(!\WideOr13~combout ),
	.datab(!\alu_0|Mux6~2_combout ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!\Selector10~4_combout ),
	.datae(!rf_w_data[31]),
	.dataf(!\alu_0|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~5 .extended_lut = "off";
defparam \Selector10~5 .lut_mask = 64'hF0FCA0ACF0F0A0A0;
defparam \Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y63_N39
cyclonev_lcell_comb \alu_0|Mult0~390 (
// Equation(s):
// \alu_0|Mult0~390_sumout  = SUM(( \alu_0|Mult0~418  ) + ( \alu_0|Mult0~39  ) + ( \alu_0|Mult0~375  ))

	.dataa(!\alu_0|Mult0~39 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_0|Mult0~418 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_0|Mult0~375 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_0|Mult0~390_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mult0~390 .extended_lut = "off";
defparam \alu_0|Mult0~390 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu_0|Mult0~390 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N0
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \alu_0|Mux6~3_combout  & ( \alu_0|Mult0~390_sumout  & ( (!\Selector10~5_combout  & ((!\alu_0|Mux6~2_combout  & ((!\Selector10~3_combout ))) # (\alu_0|Mux6~2_combout  & (!\Selector10~4_combout )))) ) ) ) # ( 
// !\alu_0|Mux6~3_combout  & ( \alu_0|Mult0~390_sumout  & ( (!\Selector10~5_combout  & ((!\Selector10~3_combout ) # (\alu_0|Mux6~2_combout ))) ) ) ) # ( \alu_0|Mux6~3_combout  & ( !\alu_0|Mult0~390_sumout  & ( (!\Selector10~5_combout  & 
// ((!\alu_0|Mux6~2_combout  & ((!\Selector10~3_combout ))) # (\alu_0|Mux6~2_combout  & (!\Selector10~4_combout )))) ) ) ) # ( !\alu_0|Mux6~3_combout  & ( !\alu_0|Mult0~390_sumout  & ( (!\Selector10~5_combout  & ((!\alu_0|Mux6~2_combout  & 
// ((!\Selector10~3_combout ))) # (\alu_0|Mux6~2_combout  & (!\Selector10~4_combout )))) ) ) )

	.dataa(!\Selector10~4_combout ),
	.datab(!\alu_0|Mux6~2_combout ),
	.datac(!\Selector10~3_combout ),
	.datad(!\Selector10~5_combout ),
	.datae(!\alu_0|Mux6~3_combout ),
	.dataf(!\alu_0|Mult0~390_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'hE200E200F300E200;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y63_N1
dffeas \rf_w_data[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[31]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[31] .is_wysiwyg = "true";
defparam \rf_w_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y63_N23
dffeas \rf|data[1][31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[31]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][31] .is_wysiwyg = "true";
defparam \rf|data[1][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N57
cyclonev_lcell_comb \rr|Mux3~1 (
// Equation(s):
// \rr|Mux3~1_combout  = ( \rf|data[1][31]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout  & (\rf|data[1][27]~q ))) # (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout ) # ((\rf|data[1][23]~q )))) ) ) # ( !\rf|data[1][31]~q  & ( 
// (\rr|reg_num[3]~1_combout  & ((!\rr|reg_num[3]~0_combout  & (\rf|data[1][27]~q )) # (\rr|reg_num[3]~0_combout  & ((\rf|data[1][23]~q ))))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][27]~q ),
	.datad(!\rf|data[1][23]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~1 .extended_lut = "off";
defparam \rr|Mux3~1 .lut_mask = 64'h0213021346574657;
defparam \rr|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N48
cyclonev_lcell_comb \alu_0|Mux12~0 (
// Equation(s):
// \alu_0|Mux12~0_combout  = ( !\alu_0|Mux14~2_combout  & ( ((!\alu_0|Mux14~1_combout  & (((\alu_0|ShiftLeft0~26_combout )))) # (\alu_0|Mux14~1_combout  & (\alu_0|ShiftLeft0~24_combout ))) ) ) # ( \alu_0|Mux14~2_combout  & ( ((!\alu_0|Mux14~1_combout  & 
// (\src_a[10]~_Duplicate_32_q )) # (\alu_0|Mux14~1_combout  & (((!\alu_0|ShiftLeft0~4_combout  & \alu_0|ShiftLeft0~25_combout ))))) ) )

	.dataa(!\src_a[10]~_Duplicate_32_q ),
	.datab(!\alu_0|ShiftLeft0~24_combout ),
	.datac(!\alu_0|ShiftLeft0~4_combout ),
	.datad(!\alu_0|Mux14~1_combout ),
	.datae(!\alu_0|Mux14~2_combout ),
	.dataf(!\alu_0|ShiftLeft0~25_combout ),
	.datag(!\alu_0|ShiftLeft0~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux12~0 .extended_lut = "on";
defparam \alu_0|Mux12~0 .lut_mask = 64'h0F3355000F3355F0;
defparam \alu_0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N42
cyclonev_lcell_comb \alu_0|ShiftRight0~9 (
// Equation(s):
// \alu_0|ShiftRight0~9_combout  = ( \src_b[2]~_Duplicate_2_q  & ( (\src_a[10]~_Duplicate_32_q  & ((!\src_b[3]~_Duplicate_2_q ) # ((!\src_b[0]~_Duplicate_2_q  & !\src_b[1]~_Duplicate_2_q )))) ) ) # ( !\src_b[2]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  
// ) )

	.dataa(!\src_b[3]~_Duplicate_2_q ),
	.datab(!\src_a[10]~_Duplicate_32_q ),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\src_b[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight0~9 .extended_lut = "off";
defparam \alu_0|ShiftRight0~9 .lut_mask = 64'h3333333332223222;
defparam \alu_0|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N21
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \Selector21~2_combout  & ( \alu_0|ShiftRight0~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|ShiftRight0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N6
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \alu_0|Mux12~0_combout  & ( \Selector22~0_combout  ) ) # ( !\alu_0|Mux12~0_combout  & ( \Selector22~0_combout  & ( !\alu_0|Mux10~2_combout  ) ) ) # ( \alu_0|Mux12~0_combout  & ( !\Selector22~0_combout  & ( 
// (((\alu_0|Mux20~3_combout  & !op[2])) # (\alu_0|Mux11~0_combout )) # (\alu_0|Mux10~2_combout ) ) ) ) # ( !\alu_0|Mux12~0_combout  & ( !\Selector22~0_combout  & ( (!\alu_0|Mux10~2_combout  & (((\alu_0|Mux20~3_combout  & !op[2])) # (\alu_0|Mux11~0_combout 
// ))) ) ) )

	.dataa(!\alu_0|Mux20~3_combout ),
	.datab(!op[2]),
	.datac(!\alu_0|Mux10~2_combout ),
	.datad(!\alu_0|Mux11~0_combout ),
	.datae(!\alu_0|Mux12~0_combout ),
	.dataf(!\Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h40F04FFFF0F0FFFF;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N0
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( !\alu_0|Mux14~0_combout  & ( (!\S.WRITE_DATA~q  & (\WideOr13~combout  & (((rf_w_data[19]))))) # (\S.WRITE_DATA~q  & (((\WideOr13~combout  & ((rf_w_data[19])))) # (\Selector22~1_combout ))) ) ) # ( \alu_0|Mux14~0_combout  & ( 
// (!\WideOr13~combout  & (\S.WRITE_DATA~q  & (!\alu_0|Mux10~2_combout  & (\alu_0|Mult0~394_sumout )))) # (\WideOr13~combout  & (((\S.WRITE_DATA~q  & (!\alu_0|Mux10~2_combout  & \alu_0|Mult0~394_sumout ))) # (rf_w_data[19]))) ) )

	.dataa(!\S.WRITE_DATA~q ),
	.datab(!\WideOr13~combout ),
	.datac(!\alu_0|Mux10~2_combout ),
	.datad(!\alu_0|Mult0~394_sumout ),
	.datae(!\alu_0|Mux14~0_combout ),
	.dataf(!rf_w_data[19]),
	.datag(!\Selector22~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "on";
defparam \Selector22~2 .lut_mask = 64'h0505005037373373;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y63_N1
dffeas \rf_w_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector22~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[19]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[19] .is_wysiwyg = "true";
defparam \rf_w_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y65_N52
dffeas \rf|data[1][19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[19]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][19] .is_wysiwyg = "true";
defparam \rf|data[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N24
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \WideOr13~combout  & ( ((\Selector29~0_combout  & (\Selector29~1_combout  & \alu_0|ShiftLeft0~28_combout ))) # (rf_w_data[15]) ) ) # ( !\WideOr13~combout  & ( (\Selector29~0_combout  & (\Selector29~1_combout  & 
// \alu_0|ShiftLeft0~28_combout )) ) )

	.dataa(!\Selector29~0_combout ),
	.datab(!\Selector29~1_combout ),
	.datac(!\alu_0|ShiftLeft0~28_combout ),
	.datad(!rf_w_data[15]),
	.datae(gnd),
	.dataf(!\WideOr13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h0101010101FF01FF;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N12
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \alu_0|result~0_combout  & ( \alu_0|ShiftLeft0~30_combout  & ( (!\alu_0|Mux20~0_combout  & \Selector29~1_combout ) ) ) ) # ( !\alu_0|result~0_combout  & ( \alu_0|ShiftLeft0~30_combout  & ( (!\alu_0|Mux20~0_combout  & 
// (\Selector29~1_combout  & ((!\alu_0|Mux20~4_combout ) # (\alu_0|Mux20~1_combout )))) ) ) ) # ( \alu_0|result~0_combout  & ( !\alu_0|ShiftLeft0~30_combout  & ( (!\alu_0|Mux20~0_combout  & (\Selector29~1_combout  & !\alu_0|Mux20~1_combout )) ) ) ) # ( 
// !\alu_0|result~0_combout  & ( !\alu_0|ShiftLeft0~30_combout  & ( (!\alu_0|Mux20~4_combout  & (!\alu_0|Mux20~0_combout  & (\Selector29~1_combout  & !\alu_0|Mux20~1_combout ))) ) ) )

	.dataa(!\alu_0|Mux20~4_combout ),
	.datab(!\alu_0|Mux20~0_combout ),
	.datac(!\Selector29~1_combout ),
	.datad(!\alu_0|Mux20~1_combout ),
	.datae(!\alu_0|result~0_combout ),
	.dataf(!\alu_0|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h08000C00080C0C0C;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N36
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( !\Selector28~1_combout  & ( \Selector26~2_combout  & ( (!\Selector26~1_combout  & (!\alu_0|Mux20~1_combout  & ((!\alu_0|Mux20~4_combout ) # (\alu_0|Mux20~2_combout )))) ) ) ) # ( !\Selector28~1_combout  & ( 
// !\Selector26~2_combout  & ( !\Selector26~1_combout  ) ) )

	.dataa(!\Selector26~1_combout ),
	.datab(!\alu_0|Mux20~2_combout ),
	.datac(!\alu_0|Mux20~4_combout ),
	.datad(!\alu_0|Mux20~1_combout ),
	.datae(!\Selector28~1_combout ),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'hAAAA0000A2000000;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N18
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \Selector26~3_combout  & ( \Selector26~2_combout  & ( (!\Selector28~2_combout  & (!\alu_0|Mux20~2_combout  & ((\alu_0|Mux20~3_combout )))) # (\Selector28~2_combout  & (((!\alu_0|Mux20~2_combout  & \alu_0|Mux20~3_combout )) # 
// (\alu_0|Mult0~23 ))) ) ) ) # ( !\Selector26~3_combout  & ( \Selector26~2_combout  ) ) # ( \Selector26~3_combout  & ( !\Selector26~2_combout  & ( (\Selector28~2_combout  & \alu_0|Mult0~23 ) ) ) ) # ( !\Selector26~3_combout  & ( !\Selector26~2_combout  ) )

	.dataa(!\Selector28~2_combout ),
	.datab(!\alu_0|Mux20~2_combout ),
	.datac(!\alu_0|Mult0~23 ),
	.datad(!\alu_0|Mux20~3_combout ),
	.datae(!\Selector26~3_combout ),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'hFFFF0505FFFF05CD;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N19
dffeas \rf_w_data[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[15] .is_wysiwyg = "true";
defparam \rf_w_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y63_N46
dffeas \rf|data[1][15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[15]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][15] .is_wysiwyg = "true";
defparam \rf|data[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y63_N24
cyclonev_lcell_comb \alu_0|ShiftRight1~6 (
// Equation(s):
// \alu_0|ShiftRight1~6_combout  = ( \src_b[1]~_Duplicate_2_q  & ( \src_a[10]~_Duplicate_32_q  ) ) # ( !\src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((\src_a[7]~_Duplicate_2_q ))) # (\src_b[0]~_Duplicate_2_q  & (\src_a[8]~_Duplicate_2_q )) ) )

	.dataa(!\src_a[8]~_Duplicate_2_q ),
	.datab(!\src_a[10]~_Duplicate_32_q ),
	.datac(!\src_b[0]~_Duplicate_2_q ),
	.datad(!\src_a[7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|ShiftRight1~6 .extended_lut = "off";
defparam \alu_0|ShiftRight1~6 .lut_mask = 64'h05F505F533333333;
defparam \alu_0|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N39
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \alu_0|Mux28~0_combout  & ( (\alu_0|ShiftRight1~6_combout  & \alu_0|Mux26~0_combout ) ) ) # ( !\alu_0|Mux28~0_combout  & ( (!\alu_0|Mux26~0_combout  & (((\alu_0|ShiftRight0~8_combout  & \alu_0|Mux28~1_combout )))) # 
// (\alu_0|Mux26~0_combout  & (\alu_0|ShiftRight1~6_combout )) ) )

	.dataa(!\alu_0|ShiftRight1~6_combout ),
	.datab(!\alu_0|ShiftRight0~8_combout ),
	.datac(!\alu_0|Mux26~0_combout ),
	.datad(!\alu_0|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h0535053505050505;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y64_N48
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \src_a[7]~_Duplicate_2_q  & ( (!\src_b[7]~_Duplicate_2_q  & \alu_0|Mux28~0_combout ) ) ) # ( !\src_a[7]~_Duplicate_2_q  & ( (\src_b[7]~_Duplicate_2_q  & \alu_0|Mux28~0_combout ) ) )

	.dataa(gnd),
	.datab(!\src_b[7]~_Duplicate_2_q ),
	.datac(!\alu_0|Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\src_a[7]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h030303030C0C0C0C;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N12
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( \Selector34~0_combout  & ( \alu_0|Mux28~0_combout  & ( (\alu_0|Mux26~2_combout  & (\S.WRITE_DATA~q  & ((\Selector34~1_combout ) # (\Selector36~0_combout )))) ) ) ) # ( !\Selector34~0_combout  & ( \alu_0|Mux28~0_combout  & ( 
// (\alu_0|Mux26~2_combout  & (\S.WRITE_DATA~q  & \Selector34~1_combout )) ) ) ) # ( \Selector34~0_combout  & ( !\alu_0|Mux28~0_combout  & ( (\alu_0|Mux26~2_combout  & (\S.WRITE_DATA~q  & ((\Selector34~1_combout ) # (\Selector36~0_combout )))) ) ) ) # ( 
// !\Selector34~0_combout  & ( !\alu_0|Mux28~0_combout  & ( (\alu_0|Mux26~2_combout  & (\S.WRITE_DATA~q  & ((\Selector34~1_combout ) # (\Selector36~0_combout )))) ) ) )

	.dataa(!\alu_0|Mux26~2_combout ),
	.datab(!\S.WRITE_DATA~q ),
	.datac(!\Selector36~0_combout ),
	.datad(!\Selector34~1_combout ),
	.datae(!\Selector34~0_combout ),
	.dataf(!\alu_0|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "off";
defparam \Selector34~4 .lut_mask = 64'h0111011100110111;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y64_N54
cyclonev_lcell_comb \alu_0|Mux24~0 (
// Equation(s):
// \alu_0|Mux24~0_combout  = ( \alu_0|Add1~37_sumout  & ( op[1] & ( (!op[0] & (\src_b[7]~_Duplicate_2_q  & \src_a[7]~_Duplicate_2_q )) # (op[0] & ((\src_a[7]~_Duplicate_2_q ) # (\src_b[7]~_Duplicate_2_q ))) ) ) ) # ( !\alu_0|Add1~37_sumout  & ( op[1] & ( 
// (!op[0] & (\src_b[7]~_Duplicate_2_q  & \src_a[7]~_Duplicate_2_q )) # (op[0] & ((\src_a[7]~_Duplicate_2_q ) # (\src_b[7]~_Duplicate_2_q ))) ) ) ) # ( \alu_0|Add1~37_sumout  & ( !op[1] & ( (\alu_0|Add0~37_sumout ) # (op[0]) ) ) ) # ( !\alu_0|Add1~37_sumout  
// & ( !op[1] & ( (!op[0] & \alu_0|Add0~37_sumout ) ) ) )

	.dataa(!op[0]),
	.datab(!\src_b[7]~_Duplicate_2_q ),
	.datac(!\alu_0|Add0~37_sumout ),
	.datad(!\src_a[7]~_Duplicate_2_q ),
	.datae(!\alu_0|Add1~37_sumout ),
	.dataf(!op[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux24~0 .extended_lut = "off";
defparam \alu_0|Mux24~0 .lut_mask = 64'h0A0A5F5F11771177;
defparam \alu_0|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N30
cyclonev_lcell_comb \Selector34~5 (
// Equation(s):
// \Selector34~5_combout  = ( !\Selector34~0_combout  & ( \alu_0|Mux24~0_combout  & ( (!\Selector34~1_combout  & (((\alu_0|Mux26~4_combout  & !\alu_0|ShiftLeft0~29_combout )) # (\alu_0|Mux26~3_combout ))) ) ) ) # ( !\Selector34~0_combout  & ( 
// !\alu_0|Mux24~0_combout  & ( (!\Selector34~1_combout  & (((!\alu_0|Mux26~4_combout ) # (!\alu_0|ShiftLeft0~29_combout )) # (\alu_0|Mux26~3_combout ))) ) ) )

	.dataa(!\alu_0|Mux26~3_combout ),
	.datab(!\Selector34~1_combout ),
	.datac(!\alu_0|Mux26~4_combout ),
	.datad(!\alu_0|ShiftLeft0~29_combout ),
	.datae(!\Selector34~0_combout ),
	.dataf(!\alu_0|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~5 .extended_lut = "off";
defparam \Selector34~5 .lut_mask = 64'hCCC400004C440000;
defparam \Selector34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N6
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \src_a[10]~_Duplicate_32_q  & ( (!\alu_0|Mux26~2_combout  & (((\WideOr13~combout  & rf_w_data[7])) # (\S.WRITE_DATA~q ))) # (\alu_0|Mux26~2_combout  & (\WideOr13~combout  & (rf_w_data[7]))) ) ) # ( !\src_a[10]~_Duplicate_32_q  & 
// ( (\WideOr13~combout  & rf_w_data[7]) ) )

	.dataa(!\alu_0|Mux26~2_combout ),
	.datab(!\WideOr13~combout ),
	.datac(!rf_w_data[7]),
	.datad(!\S.WRITE_DATA~q ),
	.datae(gnd),
	.dataf(!\src_a[10]~_Duplicate_32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'h0303030303AB03AB;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N42
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \alu_0|Mult0~15  & ( \Selector34~2_combout  ) ) # ( !\alu_0|Mult0~15  & ( \Selector34~2_combout  ) ) # ( \alu_0|Mult0~15  & ( !\Selector34~2_combout  & ( (\Selector34~4_combout  & ((!\Selector34~5_combout ) # 
// ((\alu_0|Mux26~3_combout  & !\alu_0|Mux26~4_combout )))) ) ) ) # ( !\alu_0|Mult0~15  & ( !\Selector34~2_combout  & ( (\Selector34~4_combout  & !\Selector34~5_combout ) ) ) )

	.dataa(!\alu_0|Mux26~3_combout ),
	.datab(!\Selector34~4_combout ),
	.datac(!\alu_0|Mux26~4_combout ),
	.datad(!\Selector34~5_combout ),
	.datae(!\alu_0|Mult0~15 ),
	.dataf(!\Selector34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h33003310FFFFFFFF;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N43
dffeas \rf_w_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector34~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[7] .is_wysiwyg = "true";
defparam \rf_w_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y65_N56
dffeas \rf|data[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[7]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][7] .is_wysiwyg = "true";
defparam \rf|data[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N24
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \alu_0|Mux20~4_combout  & ( rf_w_data[11] & ( ((\alu_0|result~0_combout  & (!\alu_0|Mux20~2_combout  & \Selector28~4_combout ))) # (\WideOr13~combout ) ) ) ) # ( !\alu_0|Mux20~4_combout  & ( rf_w_data[11] & ( \WideOr13~combout  
// ) ) ) # ( \alu_0|Mux20~4_combout  & ( !rf_w_data[11] & ( (\alu_0|result~0_combout  & (!\alu_0|Mux20~2_combout  & \Selector28~4_combout )) ) ) )

	.dataa(!\alu_0|result~0_combout ),
	.datab(!\WideOr13~combout ),
	.datac(!\alu_0|Mux20~2_combout ),
	.datad(!\Selector28~4_combout ),
	.datae(!\alu_0|Mux20~4_combout ),
	.dataf(!rf_w_data[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0000005033333373;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N0
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \Selector28~4_combout  & ( \Selector30~1_combout  & ( (!\alu_0|Mux20~1_combout ) # ((rf_w_data[11] & \WideOr13~combout )) ) ) ) # ( !\Selector28~4_combout  & ( \Selector30~1_combout  ) ) # ( \Selector28~4_combout  & ( 
// !\Selector30~1_combout  & ( (!\alu_0|Mux20~1_combout  & (((!\alu_0|Mux20~4_combout )))) # (\alu_0|Mux20~1_combout  & (rf_w_data[11] & ((\WideOr13~combout )))) ) ) )

	.dataa(!\alu_0|Mux20~1_combout ),
	.datab(!rf_w_data[11]),
	.datac(!\alu_0|Mux20~4_combout ),
	.datad(!\WideOr13~combout ),
	.datae(!\Selector28~4_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h0000A0B1FFFFAABB;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N6
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \alu_0|ShiftRight0~7_combout  & ( \Selector30~1_combout  & ( (!\Selector30~2_combout  & ((!\Selector28~4_combout ) # ((!\alu_0|ShiftLeft0~27_combout ) # (!\alu_0|Mux20~1_combout )))) ) ) ) # ( !\alu_0|ShiftRight0~7_combout  & ( 
// \Selector30~1_combout  & ( (!\Selector30~2_combout  & (\alu_0|Mux20~1_combout  & ((!\Selector28~4_combout ) # (!\alu_0|ShiftLeft0~27_combout )))) ) ) ) # ( \alu_0|ShiftRight0~7_combout  & ( !\Selector30~1_combout  & ( (!\Selector30~2_combout  & 
// ((!\Selector28~4_combout ) # ((!\alu_0|ShiftLeft0~27_combout ) # (!\alu_0|Mux20~1_combout )))) ) ) ) # ( !\alu_0|ShiftRight0~7_combout  & ( !\Selector30~1_combout  & ( (!\alu_0|Mux20~1_combout ) # ((!\Selector30~2_combout  & ((!\Selector28~4_combout ) # 
// (!\alu_0|ShiftLeft0~27_combout )))) ) ) )

	.dataa(!\Selector28~4_combout ),
	.datab(!\alu_0|ShiftLeft0~27_combout ),
	.datac(!\Selector30~2_combout ),
	.datad(!\alu_0|Mux20~1_combout ),
	.datae(!\alu_0|ShiftRight0~7_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'hFFE0F0E000E0F0E0;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N27
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( !\Selector30~1_combout  & ( (!\alu_0|Mux20~2_combout  & \Selector30~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_0|Mux20~2_combout ),
	.datad(!\Selector30~2_combout ),
	.datae(gnd),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "off";
defparam \Selector30~4 .lut_mask = 64'h00F000F000000000;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N0
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \alu_0|Mux20~3_combout  & ( \alu_0|Mult0~19  & ( ((!\Selector30~3_combout ) # ((\Selector28~1_combout ) # (\Selector30~4_combout ))) # (\Selector28~2_combout ) ) ) ) # ( !\alu_0|Mux20~3_combout  & ( \alu_0|Mult0~19  & ( 
// (((!\Selector30~3_combout  & !\Selector30~4_combout )) # (\Selector28~1_combout )) # (\Selector28~2_combout ) ) ) ) # ( \alu_0|Mux20~3_combout  & ( !\alu_0|Mult0~19  & ( (!\Selector30~3_combout ) # ((\Selector28~1_combout ) # (\Selector30~4_combout )) ) ) 
// ) # ( !\alu_0|Mux20~3_combout  & ( !\alu_0|Mult0~19  & ( ((!\Selector30~3_combout  & !\Selector30~4_combout )) # (\Selector28~1_combout ) ) ) )

	.dataa(!\Selector28~2_combout ),
	.datab(!\Selector30~3_combout ),
	.datac(!\Selector30~4_combout ),
	.datad(!\Selector28~1_combout ),
	.datae(!\alu_0|Mux20~3_combout ),
	.dataf(!\alu_0|Mult0~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'hC0FFCFFFD5FFDFFF;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N1
dffeas \rf_w_data[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[11] .is_wysiwyg = "true";
defparam \rf_w_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y63_N50
dffeas \rf|data[1][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[11]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][11] .is_wysiwyg = "true";
defparam \rf|data[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N54
cyclonev_lcell_comb \rr|Mux3~0 (
// Equation(s):
// \rr|Mux3~0_combout  = ( \rf|data[1][11]~q  & ( (!\rr|reg_num[3]~0_combout  & (\rr|reg_num[3]~1_combout )) # (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][15]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][7]~q ))))) ) ) # ( 
// !\rf|data[1][11]~q  & ( (\rr|reg_num[3]~0_combout  & ((!\rr|reg_num[3]~1_combout  & (\rf|data[1][15]~q )) # (\rr|reg_num[3]~1_combout  & ((\rf|data[1][7]~q ))))) ) )

	.dataa(!\rr|reg_num[3]~0_combout ),
	.datab(!\rr|reg_num[3]~1_combout ),
	.datac(!\rf|data[1][15]~q ),
	.datad(!\rf|data[1][7]~q ),
	.datae(gnd),
	.dataf(!\rf|data[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~0 .extended_lut = "off";
defparam \rr|Mux3~0 .lut_mask = 64'h0415041526372637;
defparam \rr|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y64_N24
cyclonev_lcell_comb \alu_0|Mux28~4 (
// Equation(s):
// \alu_0|Mux28~4_combout  = ( \src_a[6]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( (\src_a[5]~_Duplicate_2_q ) # (\src_b[0]~_Duplicate_2_q ) ) ) ) # ( !\src_a[6]~_Duplicate_2_q  & ( \src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & 
// \src_a[5]~_Duplicate_2_q ) ) ) ) # ( \src_a[6]~_Duplicate_2_q  & ( !\src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((\src_a[3]~_Duplicate_2_q ))) # (\src_b[0]~_Duplicate_2_q  & (\src_a[4]~_Duplicate_2_q )) ) ) ) # ( !\src_a[6]~_Duplicate_2_q  
// & ( !\src_b[1]~_Duplicate_2_q  & ( (!\src_b[0]~_Duplicate_2_q  & ((\src_a[3]~_Duplicate_2_q ))) # (\src_b[0]~_Duplicate_2_q  & (\src_a[4]~_Duplicate_2_q )) ) ) )

	.dataa(!\src_b[0]~_Duplicate_2_q ),
	.datab(!\src_a[4]~_Duplicate_2_q ),
	.datac(!\src_a[3]~_Duplicate_2_q ),
	.datad(!\src_a[5]~_Duplicate_2_q ),
	.datae(!\src_a[6]~_Duplicate_2_q ),
	.dataf(!\src_b[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~4 .extended_lut = "off";
defparam \alu_0|Mux28~4 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \alu_0|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N24
cyclonev_lcell_comb \alu_0|Mux28~9 (
// Equation(s):
// \alu_0|Mux28~9_combout  = ( \alu_0|Mux28~3_combout  & ( \alu_0|Mux28~4_combout  & ( (!\alu_0|Mux28~2_combout ) # (\alu_0|ShiftRight1~6_combout ) ) ) ) # ( !\alu_0|Mux28~3_combout  & ( \alu_0|Mux28~4_combout  & ( (!\alu_0|Mux28~2_combout  & 
// ((\src_a[10]~_Duplicate_32_q ))) # (\alu_0|Mux28~2_combout  & (!op[2])) ) ) ) # ( \alu_0|Mux28~3_combout  & ( !\alu_0|Mux28~4_combout  & ( (\alu_0|Mux28~2_combout  & \alu_0|ShiftRight1~6_combout ) ) ) ) # ( !\alu_0|Mux28~3_combout  & ( 
// !\alu_0|Mux28~4_combout  & ( (!\alu_0|Mux28~2_combout  & ((\src_a[10]~_Duplicate_32_q ))) # (\alu_0|Mux28~2_combout  & (!op[2])) ) ) )

	.dataa(!\alu_0|Mux28~2_combout ),
	.datab(!op[2]),
	.datac(!\alu_0|ShiftRight1~6_combout ),
	.datad(!\src_a[10]~_Duplicate_32_q ),
	.datae(!\alu_0|Mux28~3_combout ),
	.dataf(!\alu_0|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~9 .extended_lut = "off";
defparam \alu_0|Mux28~9 .lut_mask = 64'h44EE050544EEAFAF;
defparam \alu_0|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y64_N42
cyclonev_lcell_comb \alu_0|Mux28~6 (
// Equation(s):
// \alu_0|Mux28~6_combout  = ( op[0] & ( \alu_0|Add0~41_sumout  & ( (!op[1] & (((\alu_0|Add1~41_sumout )))) # (op[1] & (((\src_b[3]~_Duplicate_2_q )) # (\src_a[3]~_Duplicate_2_q ))) ) ) ) # ( !op[0] & ( \alu_0|Add0~41_sumout  & ( (!op[1]) # 
// ((\src_a[3]~_Duplicate_2_q  & \src_b[3]~_Duplicate_2_q )) ) ) ) # ( op[0] & ( !\alu_0|Add0~41_sumout  & ( (!op[1] & (((\alu_0|Add1~41_sumout )))) # (op[1] & (((\src_b[3]~_Duplicate_2_q )) # (\src_a[3]~_Duplicate_2_q ))) ) ) ) # ( !op[0] & ( 
// !\alu_0|Add0~41_sumout  & ( (op[1] & (\src_a[3]~_Duplicate_2_q  & \src_b[3]~_Duplicate_2_q )) ) ) )

	.dataa(!op[1]),
	.datab(!\src_a[3]~_Duplicate_2_q ),
	.datac(!\alu_0|Add1~41_sumout ),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(!op[0]),
	.dataf(!\alu_0|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~6 .extended_lut = "off";
defparam \alu_0|Mux28~6 .lut_mask = 64'h00111B5FAABB1B5F;
defparam \alu_0|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N9
cyclonev_lcell_comb \alu_0|Mux28~7 (
// Equation(s):
// \alu_0|Mux28~7_combout  = ( \src_a[3]~_Duplicate_2_q  & ( (\alu_0|Mux28~0_combout  & (!\alu_0|Mux28~1_combout  & !\src_b[3]~_Duplicate_2_q )) ) ) # ( !\src_a[3]~_Duplicate_2_q  & ( (\alu_0|Mux28~0_combout  & (!\alu_0|Mux28~1_combout  & 
// \src_b[3]~_Duplicate_2_q )) ) )

	.dataa(gnd),
	.datab(!\alu_0|Mux28~0_combout ),
	.datac(!\alu_0|Mux28~1_combout ),
	.datad(!\src_b[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\src_a[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~7 .extended_lut = "off";
defparam \alu_0|Mux28~7 .lut_mask = 64'h0030003030003000;
defparam \alu_0|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N33
cyclonev_lcell_comb \alu_0|Mux30~3 (
// Equation(s):
// \alu_0|Mux30~3_combout  = ( op[3] & ( !\src_b[4]~_Duplicate_2_q  & ( !op[1] ) ) )

	.dataa(!op[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!op[3]),
	.dataf(!\src_b[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux30~3 .extended_lut = "off";
defparam \alu_0|Mux30~3 .lut_mask = 64'h0000AAAA00000000;
defparam \alu_0|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y63_N0
cyclonev_lcell_comb \alu_0|Mux28~5 (
// Equation(s):
// \alu_0|Mux28~5_combout  = ( \alu_0|ShiftLeft0~4_combout  & ( \alu_0|Mux28~1_combout  & ( (!\alu_0|Mux28~0_combout  & \alu_0|ShiftRight0~9_combout ) ) ) ) # ( !\alu_0|ShiftLeft0~4_combout  & ( \alu_0|Mux28~1_combout  & ( (!\alu_0|Mux28~0_combout  & 
// \alu_0|ShiftRight0~9_combout ) ) ) ) # ( !\alu_0|ShiftLeft0~4_combout  & ( !\alu_0|Mux28~1_combout  & ( (\alu_0|ShiftLeft0~25_combout  & (!\alu_0|Mux28~0_combout  & \alu_0|Mux30~3_combout )) ) ) )

	.dataa(!\alu_0|ShiftLeft0~25_combout ),
	.datab(!\alu_0|Mux28~0_combout ),
	.datac(!\alu_0|Mux30~3_combout ),
	.datad(!\alu_0|ShiftRight0~9_combout ),
	.datae(!\alu_0|ShiftLeft0~4_combout ),
	.dataf(!\alu_0|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~5 .extended_lut = "off";
defparam \alu_0|Mux28~5 .lut_mask = 64'h0404000000CC00CC;
defparam \alu_0|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N39
cyclonev_lcell_comb \alu_0|Mux28~10 (
// Equation(s):
// \alu_0|Mux28~10_combout  = ( \alu_0|Mux28~9_combout  & ( (!\alu_0|Mux28~3_combout  & (!\alu_0|Mux28~7_combout  & (!\alu_0|Mux28~5_combout  & \alu_0|Mux28~2_combout ))) ) ) # ( !\alu_0|Mux28~9_combout  & ( ((!\alu_0|Mux28~2_combout ) # 
// ((!\alu_0|Mux28~7_combout  & !\alu_0|Mux28~5_combout ))) # (\alu_0|Mux28~3_combout ) ) )

	.dataa(!\alu_0|Mux28~3_combout ),
	.datab(!\alu_0|Mux28~7_combout ),
	.datac(!\alu_0|Mux28~5_combout ),
	.datad(!\alu_0|Mux28~2_combout ),
	.datae(gnd),
	.dataf(!\alu_0|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~10 .extended_lut = "off";
defparam \alu_0|Mux28~10 .lut_mask = 64'hFFD5FFD500800080;
defparam \alu_0|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N18
cyclonev_lcell_comb \alu_0|Mux28~8 (
// Equation(s):
// \alu_0|Mux28~8_combout  = ( \alu_0|Mult0~11  & ( \alu_0|Mux28~10_combout  & ( (!\alu_0|Mux28~9_combout ) # ((!op[3] & ((!\alu_0|Mux28~6_combout ))) # (op[3] & (!\Selector37~2_combout ))) ) ) ) # ( !\alu_0|Mult0~11  & ( \alu_0|Mux28~10_combout  & ( 
// ((!\alu_0|Mux28~9_combout ) # (!\alu_0|Mux28~6_combout )) # (op[3]) ) ) )

	.dataa(!op[3]),
	.datab(!\Selector37~2_combout ),
	.datac(!\alu_0|Mux28~9_combout ),
	.datad(!\alu_0|Mux28~6_combout ),
	.datae(!\alu_0|Mult0~11 ),
	.dataf(!\alu_0|Mux28~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_0|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_0|Mux28~8 .extended_lut = "off";
defparam \alu_0|Mux28~8 .lut_mask = 64'h00000000FFF5FEF4;
defparam \alu_0|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y62_N24
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \alu_0|Mux28~8_combout  & ( (\WideOr13~combout  & rf_w_data[3]) ) ) # ( !\alu_0|Mux28~8_combout  & ( ((\WideOr13~combout  & rf_w_data[3])) # (\S.WRITE_DATA~q ) ) )

	.dataa(gnd),
	.datab(!\WideOr13~combout ),
	.datac(!\S.WRITE_DATA~q ),
	.datad(!rf_w_data[3]),
	.datae(gnd),
	.dataf(!\alu_0|Mux28~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0F3F0F3F00330033;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y62_N25
dffeas \rf_w_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rf_w_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rf_w_data[3] .is_wysiwyg = "true";
defparam \rf_w_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y62_N10
dffeas \rf|data[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(rf_w_data[3]),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(rf_w_addr[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf|data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf|data[1][3] .is_wysiwyg = "true";
defparam \rf|data[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N18
cyclonev_lcell_comb \rr|Mux3~2 (
// Equation(s):
// \rr|Mux3~2_combout  = ( \rr|reg_num[3]~2_combout  & ( \rf|data[1][3]~q  & ( (\rr|num_count [2]) # (\rf|data[1][19]~q ) ) ) ) # ( !\rr|reg_num[3]~2_combout  & ( \rf|data[1][3]~q  & ( (!\rr|num_count [2] & (\rr|Mux3~1_combout )) # (\rr|num_count [2] & 
// ((\rr|Mux3~0_combout ))) ) ) ) # ( \rr|reg_num[3]~2_combout  & ( !\rf|data[1][3]~q  & ( (\rf|data[1][19]~q  & !\rr|num_count [2]) ) ) ) # ( !\rr|reg_num[3]~2_combout  & ( !\rf|data[1][3]~q  & ( (!\rr|num_count [2] & (\rr|Mux3~1_combout )) # (\rr|num_count 
// [2] & ((\rr|Mux3~0_combout ))) ) ) )

	.dataa(!\rr|Mux3~1_combout ),
	.datab(!\rf|data[1][19]~q ),
	.datac(!\rr|Mux3~0_combout ),
	.datad(!\rr|num_count [2]),
	.datae(!\rr|reg_num[3]~2_combout ),
	.dataf(!\rf|data[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Mux3~2 .extended_lut = "off";
defparam \rr|Mux3~2 .lut_mask = 64'h550F3300550F33FF;
defparam \rr|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y65_N20
dffeas \rr|reg_num[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|reg_num[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|reg_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|reg_num[3] .is_wysiwyg = "true";
defparam \rr|reg_num[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N45
cyclonev_lcell_comb \rr|hex|WideOr3~0 (
// Equation(s):
// \rr|hex|WideOr3~0_combout  = ( \rr|reg_num [3] & ( !\rr|reg_num [0] $ (((!\rr|reg_num [1] & !\rr|reg_num [2]))) ) ) # ( !\rr|reg_num [3] & ( \rr|reg_num [0] ) )

	.dataa(!\rr|reg_num [1]),
	.datab(gnd),
	.datac(!\rr|reg_num [0]),
	.datad(!\rr|reg_num [2]),
	.datae(gnd),
	.dataf(!\rr|reg_num [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|hex|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|hex|WideOr3~0 .extended_lut = "off";
defparam \rr|hex|WideOr3~0 .lut_mask = 64'h0F0F0F0F5AF05AF0;
defparam \rr|hex|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N6
cyclonev_lcell_comb \rr|WideOr5~60 (
// Equation(s):
// \rr|WideOr5~60_combout  = ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[9]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~60 .extended_lut = "off";
defparam \rr|WideOr5~60 .lut_mask = 64'hF0F0F0F000000000;
defparam \rr|WideOr5~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N51
cyclonev_lcell_comb \rr|WideOr4~7 (
// Equation(s):
// \rr|WideOr4~7_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [8] & ( (\rr|bg_str_count [5] & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~7 .extended_lut = "off";
defparam \rr|WideOr4~7 .lut_mask = 64'h0000000000000003;
defparam \rr|WideOr4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N0
cyclonev_lcell_comb \rr|WideOr4~59 (
// Equation(s):
// \rr|WideOr4~59_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|WideOr4~7_combout  & ( (\rr|bg_str_count [1] & !\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|WideOr4~7_combout  & ( (!\rr|bg_str_count [1] & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~59 .extended_lut = "off";
defparam \rr|WideOr4~59 .lut_mask = 64'h0000000002025050;
defparam \rr|WideOr4~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N9
cyclonev_lcell_comb \rr|WideOr4~8 (
// Equation(s):
// \rr|WideOr4~8_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~8 .extended_lut = "off";
defparam \rr|WideOr4~8 .lut_mask = 64'h4900490009000900;
defparam \rr|WideOr4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N54
cyclonev_lcell_comb \rr|WideOr4~9 (
// Equation(s):
// \rr|WideOr4~9_combout  = ( \rr|WideOr4~8_combout  & ( ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [8] & \rr|WideOr5~60_combout ))) # (\rr|WideOr4~59_combout ) ) ) # ( !\rr|WideOr4~8_combout  & ( \rr|WideOr4~59_combout  ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|WideOr5~60_combout ),
	.datad(!\rr|WideOr4~59_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~9 .extended_lut = "off";
defparam \rr|WideOr4~9 .lut_mask = 64'h00FF00FF08FF08FF;
defparam \rr|WideOr4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y64_N57
cyclonev_lcell_comb \rr|WideOr4~17 (
// Equation(s):
// \rr|WideOr4~17_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~17 .extended_lut = "off";
defparam \rr|WideOr4~17 .lut_mask = 64'h0000000000001000;
defparam \rr|WideOr4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N17
dffeas \rr|bg_str_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[4] .is_wysiwyg = "true";
defparam \rr|bg_str_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N6
cyclonev_lcell_comb \rr|WideOr4~14 (
// Equation(s):
// \rr|WideOr4~14_combout  = ( \rr|bg_str_count [4] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [4] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [4] & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~14 .extended_lut = "off";
defparam \rr|WideOr4~14 .lut_mask = 64'h0000A0A081815050;
defparam \rr|WideOr4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N24
cyclonev_lcell_comb \rr|WideOr4~15 (
// Equation(s):
// \rr|WideOr4~15_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~15 .extended_lut = "off";
defparam \rr|WideOr4~15 .lut_mask = 64'hA000A00000A000A0;
defparam \rr|WideOr4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N42
cyclonev_lcell_comb \rr|WideOr4~16 (
// Equation(s):
// \rr|WideOr4~16_combout  = ( \rr|WideOr4~15_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((\rr|WideOr4~14_combout )))) ) ) # ( 
// !\rr|WideOr4~15_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|WideOr4~14_combout )) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~14_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~16 .extended_lut = "off";
defparam \rr|WideOr4~16 .lut_mask = 64'h0044004402460246;
defparam \rr|WideOr4~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N48
cyclonev_lcell_comb \rr|WideOr4~18 (
// Equation(s):
// \rr|WideOr4~18_combout  = ( \rr|WideOr4~16_combout  & ( (!\rr|bg_str_count [11] & (((\rr|bg_str_count [8])))) # (\rr|bg_str_count [11] & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr4~17_combout  & !\rr|bg_str_count [8]))) ) ) # ( 
// !\rr|WideOr4~16_combout  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr4~17_combout  & !\rr|bg_str_count [8]))) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~17_combout ),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|WideOr4~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~18 .extended_lut = "off";
defparam \rr|WideOr4~18 .lut_mask = 64'h0100010001AA01AA;
defparam \rr|WideOr4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N3
cyclonev_lcell_comb \rr|WideOr4~51 (
// Equation(s):
// \rr|WideOr4~51_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~51 .extended_lut = "off";
defparam \rr|WideOr4~51 .lut_mask = 64'h2424242410101010;
defparam \rr|WideOr4~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N57
cyclonev_lcell_comb \rr|WideOr4~49 (
// Equation(s):
// \rr|WideOr4~49_combout  = ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [8] ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~49 .extended_lut = "off";
defparam \rr|WideOr4~49 .lut_mask = 64'h00000000CCCCCCCC;
defparam \rr|WideOr4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N59
dffeas \rr|bg_str_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[2] .is_wysiwyg = "true";
defparam \rr|bg_str_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N45
cyclonev_lcell_comb \rr|WideOr5~8 (
// Equation(s):
// \rr|WideOr5~8_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & (\rr|bg_str_count [2] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~8 .extended_lut = "off";
defparam \rr|WideOr5~8 .lut_mask = 64'h0200020000000000;
defparam \rr|WideOr5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N12
cyclonev_lcell_comb \rr|WideOr4~52 (
// Equation(s):
// \rr|WideOr4~52_combout  = ( \rr|WideOr4~49_combout  & ( \rr|WideOr5~8_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr4~51_combout  & !\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((!\rr|bg_str_count [5])))) ) ) ) # ( \rr|WideOr4~49_combout  & ( !\rr|WideOr5~8_combout  & ( (\rr|WideOr4~51_combout  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|WideOr4~51_combout ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr4~49_combout ),
	.dataf(!\rr|WideOr5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~52 .extended_lut = "off";
defparam \rr|WideOr4~52 .lut_mask = 64'h0000400000004FF0;
defparam \rr|WideOr4~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N30
cyclonev_lcell_comb \rr|WideOr4~57 (
// Equation(s):
// \rr|WideOr4~57_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q 
//  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~57 .extended_lut = "off";
defparam \rr|WideOr4~57 .lut_mask = 64'h1084003000002000;
defparam \rr|WideOr4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N18
cyclonev_lcell_comb \rr|WideOr4~48 (
// Equation(s):
// \rr|WideOr4~48_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~48 .extended_lut = "off";
defparam \rr|WideOr4~48 .lut_mask = 64'h03000300000C000C;
defparam \rr|WideOr4~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N18
cyclonev_lcell_comb \rr|WideOr4~50 (
// Equation(s):
// \rr|WideOr4~50_combout  = ( \rr|WideOr4~49_combout  & ( \rr|WideOr4~48_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [5]))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr4~57_combout )))) ) ) 
// ) # ( \rr|WideOr4~49_combout  & ( !\rr|WideOr4~48_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr4~57_combout ) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~57_combout ),
	.datae(!\rr|WideOr4~49_combout ),
	.dataf(!\rr|WideOr4~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~50 .extended_lut = "off";
defparam \rr|WideOr4~50 .lut_mask = 64'h0000000F0000101F;
defparam \rr|WideOr4~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N3
cyclonev_lcell_comb \rr|WideOr4~45 (
// Equation(s):
// \rr|WideOr4~45_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [8] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~45 .extended_lut = "off";
defparam \rr|WideOr4~45 .lut_mask = 64'h0080008000000000;
defparam \rr|WideOr4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N6
cyclonev_lcell_comb \rr|WideOr4~46 (
// Equation(s):
// \rr|WideOr4~46_combout  = ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~46 .extended_lut = "off";
defparam \rr|WideOr4~46 .lut_mask = 64'h0000000050505050;
defparam \rr|WideOr4~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N21
cyclonev_lcell_comb \rr|WideOr4~41 (
// Equation(s):
// \rr|WideOr4~41_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & (\rr|bg_str_count [5] & \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count [8] & (!\rr|bg_str_count [5] & !\rr|bg_str_count[9]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~41 .extended_lut = "off";
defparam \rr|WideOr4~41 .lut_mask = 64'h00000000500A500A;
defparam \rr|WideOr4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N0
cyclonev_lcell_comb \rr|WideOr4~42 (
// Equation(s):
// \rr|WideOr4~42_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [8])) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [8])) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~42 .extended_lut = "off";
defparam \rr|WideOr4~42 .lut_mask = 64'h0202020204040404;
defparam \rr|WideOr4~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N39
cyclonev_lcell_comb \rr|WideOr4~23 (
// Equation(s):
// \rr|WideOr4~23_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~23 .extended_lut = "off";
defparam \rr|WideOr4~23 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|WideOr4~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N36
cyclonev_lcell_comb \rr|WideOr4~43 (
// Equation(s):
// \rr|WideOr4~43_combout  = ( \rr|WideOr4~23_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr5~60_combout  & ((\rr|WideOr4~42_combout )))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (((\rr|WideOr4~41_combout )))) ) ) # ( !\rr|WideOr4~23_combout  & ( 
// (\rr|WideOr5~60_combout  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|WideOr4~42_combout )) ) )

	.dataa(!\rr|WideOr5~60_combout ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~41_combout ),
	.datad(!\rr|WideOr4~42_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~43 .extended_lut = "off";
defparam \rr|WideOr4~43 .lut_mask = 64'h0044004403470347;
defparam \rr|WideOr4~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N24
cyclonev_lcell_comb \rr|WideOr4~44 (
// Equation(s):
// \rr|WideOr4~44_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count [8] & (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// !\rr|bg_str_count[9]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~44 .extended_lut = "off";
defparam \rr|WideOr4~44 .lut_mask = 64'h4242424200000000;
defparam \rr|WideOr4~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N42
cyclonev_lcell_comb \rr|WideOr4~47 (
// Equation(s):
// \rr|WideOr4~47_combout  = ( \rr|WideOr4~43_combout  & ( \rr|WideOr4~44_combout  & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|WideOr4~46_combout ))) ) ) ) # ( !\rr|WideOr4~43_combout  & ( \rr|WideOr4~44_combout  & ( 
// (\rr|bg_str_count [11] & (\rr|WideOr4~46_combout  & ((\rr|WideOr4~45_combout ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr4~43_combout  & ( !\rr|WideOr4~44_combout  & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # 
// ((\rr|WideOr4~45_combout  & \rr|WideOr4~46_combout )))) ) ) ) # ( !\rr|WideOr4~43_combout  & ( !\rr|WideOr4~44_combout  & ( (\rr|bg_str_count [11] & (\rr|WideOr4~45_combout  & \rr|WideOr4~46_combout )) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr4~45_combout ),
	.datad(!\rr|WideOr4~46_combout ),
	.datae(!\rr|WideOr4~43_combout ),
	.dataf(!\rr|WideOr4~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~47 .extended_lut = "off";
defparam \rr|WideOr4~47 .lut_mask = 64'h0003222300132233;
defparam \rr|WideOr4~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y67_N54
cyclonev_lcell_comb \rr|WideOr4~53 (
// Equation(s):
// \rr|WideOr4~53_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|WideOr4~7_combout  & ( (\rr|bg_str_count [1] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// \rr|WideOr4~7_combout  & ( (!\rr|bg_str_count [1] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~53 .extended_lut = "off";
defparam \rr|WideOr4~53 .lut_mask = 64'h00000000000A5000;
defparam \rr|WideOr4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N12
cyclonev_lcell_comb \rr|WideOr4~19 (
// Equation(s):
// \rr|WideOr4~19_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count [6] & (\rr|WideOr4~53_combout )) # (\rr|bg_str_count [6] & (((\rr|WideOr4~50_combout )))))) # (\rr|bg_str_count [10] & (\rr|bg_str_count [6])) 
// ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count [6] & (\rr|WideOr4~52_combout )) # (\rr|bg_str_count [6] & (((\rr|WideOr4~47_combout )))))) # (\rr|bg_str_count [10] & (\rr|bg_str_count [6])) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr4~52_combout ),
	.datad(!\rr|WideOr4~50_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~47_combout ),
	.datag(!\rr|WideOr4~53_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~19 .extended_lut = "on";
defparam \rr|WideOr4~19 .lut_mask = 64'h193B1919193B3B3B;
defparam \rr|WideOr4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N30
cyclonev_lcell_comb \rr|WideOr4~33 (
// Equation(s):
// \rr|WideOr4~33_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count [11] & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~33 .extended_lut = "off";
defparam \rr|WideOr4~33 .lut_mask = 64'h0000000084004000;
defparam \rr|WideOr4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N12
cyclonev_lcell_comb \rr|WideOr4~34 (
// Equation(s):
// \rr|WideOr4~34_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~34 .extended_lut = "off";
defparam \rr|WideOr4~34 .lut_mask = 64'h0000000000002100;
defparam \rr|WideOr4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N51
cyclonev_lcell_comb \rr|WideOr4~6 (
// Equation(s):
// \rr|WideOr4~6_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~6 .extended_lut = "off";
defparam \rr|WideOr4~6 .lut_mask = 64'h0000000033333333;
defparam \rr|WideOr4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N57
cyclonev_lcell_comb \rr|WideOr4~35 (
// Equation(s):
// \rr|WideOr4~35_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr4~6_combout ))) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~6_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~35 .extended_lut = "off";
defparam \rr|WideOr4~35 .lut_mask = 64'h0000000000020002;
defparam \rr|WideOr4~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N0
cyclonev_lcell_comb \rr|WideOr4~54 (
// Equation(s):
// \rr|WideOr4~54_combout  = ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~54 .extended_lut = "off";
defparam \rr|WideOr4~54 .lut_mask = 64'h4000000000000000;
defparam \rr|WideOr4~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y69_N48
cyclonev_lcell_comb \rr|WideOr4~30 (
// Equation(s):
// \rr|WideOr4~30_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count [11] ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~30 .extended_lut = "off";
defparam \rr|WideOr4~30 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \rr|WideOr4~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N36
cyclonev_lcell_comb \rr|WideOr4~32 (
// Equation(s):
// \rr|WideOr4~32_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~32 .extended_lut = "off";
defparam \rr|WideOr4~32 .lut_mask = 64'h00FC00FCFC00FC00;
defparam \rr|WideOr4~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N39
cyclonev_lcell_comb \rr|WideOr4~55 (
// Equation(s):
// \rr|WideOr4~55_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|WideOr4~32_combout ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|WideOr4~30_combout )) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// \rr|WideOr4~30_combout  ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr4~30_combout ),
	.datad(!\rr|WideOr4~32_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~55 .extended_lut = "off";
defparam \rr|WideOr4~55 .lut_mask = 64'h0F0F0F0F05AF05AF;
defparam \rr|WideOr4~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N48
cyclonev_lcell_comb \rr|WideOr4~31 (
// Equation(s):
// \rr|WideOr4~31_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [11] $ (!\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [11] $ 
// (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~31 .extended_lut = "off";
defparam \rr|WideOr4~31 .lut_mask = 64'h033003300FF00FF0;
defparam \rr|WideOr4~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N27
cyclonev_lcell_comb \rr|WideOr4~5 (
// Equation(s):
// \rr|WideOr4~5_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~5 .extended_lut = "off";
defparam \rr|WideOr4~5 .lut_mask = 64'h5555555500000000;
defparam \rr|WideOr4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N54
cyclonev_lcell_comb \rr|WideOr4~56 (
// Equation(s):
// \rr|WideOr4~56_combout  = ( \rr|WideOr4~30_combout  & ( (!\rr|WideOr4~5_combout ) # (\rr|WideOr4~31_combout ) ) ) # ( !\rr|WideOr4~30_combout  & ( (\rr|WideOr4~31_combout  & \rr|WideOr4~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr4~31_combout ),
	.datad(!\rr|WideOr4~5_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~56 .extended_lut = "off";
defparam \rr|WideOr4~56 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \rr|WideOr4~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N42
cyclonev_lcell_comb \rr|WideOr4~36 (
// Equation(s):
// \rr|WideOr4~36_combout  = ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [4] & (((\rr|WideOr4~56_combout  & (!\rr|bg_str_count [8]))))) # (\rr|bg_str_count [4] & ((((\rr|bg_str_count [8]))) # (\rr|WideOr4~54_combout ))) ) ) # ( \rr|bg_str_count [5] & ( 
// ((!\rr|bg_str_count [4] & (\rr|WideOr4~55_combout  & (!\rr|bg_str_count [8]))) # (\rr|bg_str_count [4] & (((\rr|WideOr4~30_combout ) # (\rr|bg_str_count [8]))))) ) )

	.dataa(!\rr|WideOr4~54_combout ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|WideOr4~55_combout ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr4~30_combout ),
	.datag(!\rr|WideOr4~56_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~36 .extended_lut = "on";
defparam \rr|WideOr4~36 .lut_mask = 64'h1D330C331D333F33;
defparam \rr|WideOr4~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N18
cyclonev_lcell_comb \rr|WideOr4~40 (
// Equation(s):
// \rr|WideOr4~40_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~40 .extended_lut = "off";
defparam \rr|WideOr4~40 .lut_mask = 64'h0000000004000005;
defparam \rr|WideOr4~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N24
cyclonev_lcell_comb \rr|WideOr4~10 (
// Equation(s):
// \rr|WideOr4~10_combout  = ( !\rr|bg_str_count [5] & ( ((!\rr|bg_str_count [8] & (((\rr|WideOr4~36_combout )))) # (\rr|bg_str_count [8] & ((!\rr|WideOr4~36_combout  & ((\rr|WideOr4~40_combout ))) # (\rr|WideOr4~36_combout  & (\rr|WideOr4~34_combout ))))) ) 
// ) # ( \rr|bg_str_count [5] & ( ((!\rr|bg_str_count [8] & (((\rr|WideOr4~36_combout )))) # (\rr|bg_str_count [8] & ((!\rr|WideOr4~36_combout  & ((\rr|WideOr4~35_combout ))) # (\rr|WideOr4~36_combout  & (\rr|WideOr4~33_combout ))))) ) )

	.dataa(!\rr|WideOr4~33_combout ),
	.datab(!\rr|WideOr4~34_combout ),
	.datac(!\rr|WideOr4~35_combout ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr4~36_combout ),
	.datag(!\rr|WideOr4~40_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~10 .extended_lut = "on";
defparam \rr|WideOr4~10 .lut_mask = 64'h000F000FFF33FF55;
defparam \rr|WideOr4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N48
cyclonev_lcell_comb \rr|WideOr4~26 (
// Equation(s):
// \rr|WideOr4~26_combout  = ( !\rr|bg_str_count [11] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [8] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [8] & \rr|bg_str_count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~26 .extended_lut = "off";
defparam \rr|WideOr4~26 .lut_mask = 64'h0202000021010000;
defparam \rr|WideOr4~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N9
cyclonev_lcell_comb \rr|WideOr4~25 (
// Equation(s):
// \rr|WideOr4~25_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [8] & !\rr|bg_str_count [11]))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~25 .extended_lut = "off";
defparam \rr|WideOr4~25 .lut_mask = 64'h0000000004000400;
defparam \rr|WideOr4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N42
cyclonev_lcell_comb \rr|WideOr4~24 (
// Equation(s):
// \rr|WideOr4~24_combout  = ( \rr|bg_str_count [4] & ( !\rr|bg_str_count [8] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~24 .extended_lut = "off";
defparam \rr|WideOr4~24 .lut_mask = 64'h0000100000000000;
defparam \rr|WideOr4~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N54
cyclonev_lcell_comb \rr|WideOr4~58 (
// Equation(s):
// \rr|WideOr4~58_combout  = ( !\rr|bg_str_count [8] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [11] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count 
// [8] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [11]))) ) ) ) # ( !\rr|bg_str_count [8] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [11]))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~58 .extended_lut = "off";
defparam \rr|WideOr4~58 .lut_mask = 64'h0004100000900000;
defparam \rr|WideOr4~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N30
cyclonev_lcell_comb \rr|WideOr4~27 (
// Equation(s):
// \rr|WideOr4~27_combout  = ( \rr|WideOr4~24_combout  & ( \rr|WideOr4~58_combout  & ( ((!\rr|bg_str_count [5] & (\rr|WideOr4~26_combout )) # (\rr|bg_str_count [5] & ((\rr|WideOr4~25_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|WideOr4~24_combout  & ( \rr|WideOr4~58_combout  & ( (!\rr|bg_str_count [5] & (((\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr4~26_combout ))) # (\rr|bg_str_count [5] & (((!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr4~25_combout )))) ) ) ) # ( 
// \rr|WideOr4~24_combout  & ( !\rr|WideOr4~58_combout  & ( (!\rr|bg_str_count [5] & (\rr|WideOr4~26_combout  & (!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (((\rr|WideOr4~25_combout ) # (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|WideOr4~24_combout  & ( !\rr|WideOr4~58_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (\rr|WideOr4~26_combout )) # (\rr|bg_str_count [5] & ((\rr|WideOr4~25_combout ))))) ) ) )

	.dataa(!\rr|WideOr4~26_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~25_combout ),
	.datae(!\rr|WideOr4~24_combout ),
	.dataf(!\rr|WideOr4~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~27 .extended_lut = "off";
defparam \rr|WideOr4~27 .lut_mask = 64'h407043734C7C4F7F;
defparam \rr|WideOr4~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N51
cyclonev_lcell_comb \rr|WideOr4~28 (
// Equation(s):
// \rr|WideOr4~28_combout  = ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [8])) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count 
// [8] & !\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [11] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [8]))) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~28 .extended_lut = "off";
defparam \rr|WideOr4~28 .lut_mask = 64'h1810181040404040;
defparam \rr|WideOr4~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N54
cyclonev_lcell_comb \rr|WideOr4~29 (
// Equation(s):
// \rr|WideOr4~29_combout  = ( \rr|WideOr4~27_combout  & ( \rr|WideOr4~28_combout  & ( (!\rr|bg_str_count[1]~DUPLICATE_q ) # ((\rr|WideOr4~23_combout  & \rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( !\rr|WideOr4~27_combout  & ( \rr|WideOr4~28_combout  & ( 
// (\rr|WideOr4~23_combout  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( \rr|WideOr4~27_combout  & ( !\rr|WideOr4~28_combout  & ( !\rr|bg_str_count[1]~DUPLICATE_q  ) ) )

	.dataa(!\rr|WideOr4~23_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|WideOr4~27_combout ),
	.dataf(!\rr|WideOr4~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~29 .extended_lut = "off";
defparam \rr|WideOr4~29 .lut_mask = 64'h0000FF000005FF05;
defparam \rr|WideOr4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N24
cyclonev_lcell_comb \rr|WideOr4~0 (
// Equation(s):
// \rr|WideOr4~0_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( ((!\rr|bg_str_count [10] & (((\rr|WideOr4~19_combout )))) # (\rr|bg_str_count [10] & ((!\rr|WideOr4~19_combout  & (\rr|WideOr4~29_combout )) # (\rr|WideOr4~19_combout  & 
// ((\rr|WideOr4~10_combout )))))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr4~19_combout ))))) # (\rr|bg_str_count [10] & ((!\rr|WideOr4~19_combout  & (((\rr|WideOr4~18_combout )))) # (\rr|WideOr4~19_combout  & 
// (\rr|WideOr4~9_combout )))) ) )

	.dataa(!\rr|WideOr4~9_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr4~18_combout ),
	.datad(!\rr|WideOr4~19_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr4~10_combout ),
	.datag(!\rr|WideOr4~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~0 .extended_lut = "on";
defparam \rr|WideOr4~0 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \rr|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N42
cyclonev_lcell_comb \rr|Selector12~1 (
// Equation(s):
// \rr|Selector12~1_combout  = ( \rr|WideOr4~0_combout  & ( ((\rr|S.WRITE_REG~q  & \rr|hex|WideOr3~0_combout )) # (\rr|Selector12~0_combout ) ) ) # ( !\rr|WideOr4~0_combout  & ( (\rr|S.WRITE_REG~q  & \rr|hex|WideOr3~0_combout ) ) )

	.dataa(gnd),
	.datab(!\rr|Selector12~0_combout ),
	.datac(!\rr|S.WRITE_REG~q ),
	.datad(!\rr|hex|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector12~1 .extended_lut = "off";
defparam \rr|Selector12~1 .lut_mask = 64'h000F000F333F333F;
defparam \rr|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N44
dffeas \rr|ascii_input[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[24] .is_wysiwyg = "true";
defparam \rr|ascii_input[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N0
cyclonev_lcell_comb \rr|Add0~1 (
// Equation(s):
// \rr|Add0~1_sumout  = SUM(( \rr|ascii_write_address [0] ) + ( VCC ) + ( !VCC ))
// \rr|Add0~2  = CARRY(( \rr|ascii_write_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~1_sumout ),
	.cout(\rr|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~1 .extended_lut = "off";
defparam \rr|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N6
cyclonev_lcell_comb \rr|Equal0~0 (
// Equation(s):
// \rr|Equal0~0_combout  = ( !\rr|reg_count[7]~DUPLICATE_q  & ( (!\rr|reg_count [5] & (!\rr|reg_count [0] & !\rr|reg_count [6])) ) )

	.dataa(gnd),
	.datab(!\rr|reg_count [5]),
	.datac(!\rr|reg_count [0]),
	.datad(!\rr|reg_count [6]),
	.datae(gnd),
	.dataf(!\rr|reg_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal0~0 .extended_lut = "off";
defparam \rr|Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \rr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N9
cyclonev_lcell_comb \rr|Equal0~1 (
// Equation(s):
// \rr|Equal0~1_combout  = (\rf|Mux31~0_combout  & \rr|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf|Mux31~0_combout ),
	.datad(!\rr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Equal0~1 .extended_lut = "off";
defparam \rr|Equal0~1 .lut_mask = 64'h000F000F000F000F;
defparam \rr|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N15
cyclonev_lcell_comb \rr|Selector49~0 (
// Equation(s):
// \rr|Selector49~0_combout  = ( \rr|reg_count [4] & ( !\rr|S.DONE~q  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|S.START~q ) # (\rr|Add0~1_sumout ))) ) ) ) # ( !\rr|reg_count [4] & ( !\rr|S.DONE~q  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (((!\rr|S.START~q )) # 
// (\rr|Add0~1_sumout ))) # (\rr|S.INIT_REG~DUPLICATE_q  & (((\rr|Equal0~1_combout )))) ) ) )

	.dataa(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datab(!\rr|Add0~1_sumout ),
	.datac(!\rr|Equal0~1_combout ),
	.datad(!\rr|S.START~q ),
	.datae(!\rr|reg_count [4]),
	.dataf(!\rr|S.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector49~0 .extended_lut = "off";
defparam \rr|Selector49~0 .lut_mask = 64'hAF27AA2200000000;
defparam \rr|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N21
cyclonev_lcell_comb \rr|ascii_write_address[0]~0 (
// Equation(s):
// \rr|ascii_write_address[0]~0_combout  = ( \rr|Equal0~0_combout  & ( \rf|Mux31~0_combout  & ( \rr|WideOr13~0_combout  ) ) ) # ( !\rr|Equal0~0_combout  & ( \rf|Mux31~0_combout  & ( (\rr|WideOr13~0_combout  & !\rr|S.INIT_REG~DUPLICATE_q ) ) ) ) # ( 
// \rr|Equal0~0_combout  & ( !\rf|Mux31~0_combout  & ( (\rr|WideOr13~0_combout  & !\rr|S.INIT_REG~DUPLICATE_q ) ) ) ) # ( !\rr|Equal0~0_combout  & ( !\rf|Mux31~0_combout  & ( (\rr|WideOr13~0_combout  & !\rr|S.INIT_REG~DUPLICATE_q ) ) ) )

	.dataa(!\rr|WideOr13~0_combout ),
	.datab(gnd),
	.datac(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|Equal0~0_combout ),
	.dataf(!\rf|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|ascii_write_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|ascii_write_address[0]~0 .extended_lut = "off";
defparam \rr|ascii_write_address[0]~0 .lut_mask = 64'h5050505050505555;
defparam \rr|ascii_write_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N16
dffeas \rr|ascii_write_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|ascii_write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[0] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N3
cyclonev_lcell_comb \rr|Add0~5 (
// Equation(s):
// \rr|Add0~5_sumout  = SUM(( \rr|ascii_write_address [1] ) + ( GND ) + ( \rr|Add0~2  ))
// \rr|Add0~6  = CARRY(( \rr|ascii_write_address [1] ) + ( GND ) + ( \rr|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~5_sumout ),
	.cout(\rr|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~5 .extended_lut = "off";
defparam \rr|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N33
cyclonev_lcell_comb \rr|Selector48~0 (
// Equation(s):
// \rr|Selector48~0_combout  = ( \rr|Add0~5_sumout  & ( \rr|S.START~q  & ( (!\rr|S.DONE~q  & !\rr|S.INIT_REG~DUPLICATE_q ) ) ) ) # ( \rr|Add0~5_sumout  & ( !\rr|S.START~q  & ( (!\rr|S.DONE~q  & !\rr|S.INIT_REG~DUPLICATE_q ) ) ) ) # ( !\rr|Add0~5_sumout  & ( 
// !\rr|S.START~q  & ( (!\rr|S.DONE~q  & !\rr|S.INIT_REG~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|S.DONE~q ),
	.datac(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|Add0~5_sumout ),
	.dataf(!\rr|S.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector48~0 .extended_lut = "off";
defparam \rr|Selector48~0 .lut_mask = 64'hC0C0C0C00000C0C0;
defparam \rr|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N34
dffeas \rr|ascii_write_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|ascii_write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[1] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N6
cyclonev_lcell_comb \rr|Add0~9 (
// Equation(s):
// \rr|Add0~9_sumout  = SUM(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add0~6  ))
// \rr|Add0~10  = CARRY(( \rr|ascii_write_address [2] ) + ( GND ) + ( \rr|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~9_sumout ),
	.cout(\rr|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~9 .extended_lut = "off";
defparam \rr|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N12
cyclonev_lcell_comb \rr|Selector47~0 (
// Equation(s):
// \rr|Selector47~0_combout  = ( !\rr|S.DONE~q  & ( ((!\rr|S.START~q ) # (\rr|Add0~9_sumout )) # (\rr|S.INIT_REG~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datac(!\rr|Add0~9_sumout ),
	.datad(!\rr|S.START~q ),
	.datae(gnd),
	.dataf(!\rr|S.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector47~0 .extended_lut = "off";
defparam \rr|Selector47~0 .lut_mask = 64'hFF3FFF3F00000000;
defparam \rr|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N13
dffeas \rr|ascii_write_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|ascii_write_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[2] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N9
cyclonev_lcell_comb \rr|Add0~13 (
// Equation(s):
// \rr|Add0~13_sumout  = SUM(( \rr|ascii_write_address[3]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~10  ))
// \rr|Add0~14  = CARRY(( \rr|ascii_write_address[3]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~13_sumout ),
	.cout(\rr|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~13 .extended_lut = "off";
defparam \rr|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N2
dffeas \rr|ascii_write_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[3] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N30
cyclonev_lcell_comb \rr|Add2~1 (
// Equation(s):
// \rr|Add2~1_sumout  = SUM(( \rr|ascii_write_address [3] ) + ( VCC ) + ( !VCC ))
// \rr|Add2~2  = CARRY(( \rr|ascii_write_address [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~1_sumout ),
	.cout(\rr|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~1 .extended_lut = "off";
defparam \rr|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N0
cyclonev_lcell_comb \rr|Selector46~0 (
// Equation(s):
// \rr|Selector46~0_combout  = ( \rr|Add0~13_sumout  & ( \rr|Add2~1_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((!\rr|Equal0~1_combout ) # (!\rr|reg_count [4])) ) ) ) # ( !\rr|Add0~13_sumout  & ( \rr|Add2~1_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & 
// (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|Equal0~1_combout ) # ((!\rr|reg_count [4])))) ) ) ) # ( \rr|Add0~13_sumout  & ( !\rr|Add2~1_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((\rr|Equal0~1_combout  & !\rr|reg_count [4])) ) ) ) # 
// ( !\rr|Add0~13_sumout  & ( !\rr|Add2~1_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & (\rr|Equal0~1_combout  & ((!\rr|reg_count [4])))) ) ) )

	.dataa(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datab(!\rr|Equal0~1_combout ),
	.datac(!\rr|S.START~q ),
	.datad(!\rr|reg_count [4]),
	.datae(!\rr|Add0~13_sumout ),
	.dataf(!\rr|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector46~0 .extended_lut = "off";
defparam \rr|Selector46~0 .lut_mask = 64'hB1A0BBAAF5E4FFEE;
defparam \rr|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N1
dffeas \rr|ascii_write_address[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[3]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N8
dffeas \rr|ascii_write_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[4] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N33
cyclonev_lcell_comb \rr|Add2~5 (
// Equation(s):
// \rr|Add2~5_sumout  = SUM(( \rr|ascii_write_address [4] ) + ( VCC ) + ( \rr|Add2~2  ))
// \rr|Add2~6  = CARRY(( \rr|ascii_write_address [4] ) + ( VCC ) + ( \rr|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~5_sumout ),
	.cout(\rr|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~5 .extended_lut = "off";
defparam \rr|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N12
cyclonev_lcell_comb \rr|Add0~17 (
// Equation(s):
// \rr|Add0~17_sumout  = SUM(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~14  ))
// \rr|Add0~18  = CARRY(( \rr|ascii_write_address[4]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~17_sumout ),
	.cout(\rr|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~17 .extended_lut = "off";
defparam \rr|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N6
cyclonev_lcell_comb \rr|Selector45~0 (
// Equation(s):
// \rr|Selector45~0_combout  = ( \rr|Add2~5_sumout  & ( \rr|Add0~17_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((!\rr|Equal0~0_combout ) # (!\rf|Mux31~0_combout )) ) ) ) # ( !\rr|Add2~5_sumout  & ( \rr|Add0~17_sumout  & ( !\rr|S.INIT_REG~DUPLICATE_q  ) ) ) 
// # ( \rr|Add2~5_sumout  & ( !\rr|Add0~17_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|Equal0~0_combout ) # ((!\rf|Mux31~0_combout )))) ) ) ) # ( !\rr|Add2~5_sumout  & ( !\rr|Add0~17_sumout  & ( 
// (!\rr|S.INIT_REG~DUPLICATE_q  & !\rr|S.START~q ) ) ) )

	.dataa(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datab(!\rr|Equal0~0_combout ),
	.datac(!\rr|S.START~q ),
	.datad(!\rf|Mux31~0_combout ),
	.datae(!\rr|Add2~5_sumout ),
	.dataf(!\rr|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector45~0 .extended_lut = "off";
defparam \rr|Selector45~0 .lut_mask = 64'hA0A0F5E4AAAAFFEE;
defparam \rr|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N7
dffeas \rr|ascii_write_address[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N15
cyclonev_lcell_comb \rr|Add0~21 (
// Equation(s):
// \rr|Add0~21_sumout  = SUM(( \rr|ascii_write_address[5]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~18  ))
// \rr|Add0~22  = CARRY(( \rr|ascii_write_address[5]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~21_sumout ),
	.cout(\rr|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~21 .extended_lut = "off";
defparam \rr|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N5
dffeas \rr|ascii_write_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[5] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N36
cyclonev_lcell_comb \rr|Add2~9 (
// Equation(s):
// \rr|Add2~9_sumout  = SUM(( \rr|ascii_write_address [5] ) + ( GND ) + ( \rr|Add2~6  ))
// \rr|Add2~10  = CARRY(( \rr|ascii_write_address [5] ) + ( GND ) + ( \rr|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~9_sumout ),
	.cout(\rr|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~9 .extended_lut = "off";
defparam \rr|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N3
cyclonev_lcell_comb \rr|Selector44~0 (
// Equation(s):
// \rr|Selector44~0_combout  = ( \rr|Add0~21_sumout  & ( \rr|Add2~9_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((!\rr|Equal0~1_combout ) # (!\rr|reg_count [4])) ) ) ) # ( !\rr|Add0~21_sumout  & ( \rr|Add2~9_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & 
// (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|Equal0~1_combout ) # ((!\rr|reg_count [4])))) ) ) ) # ( \rr|Add0~21_sumout  & ( !\rr|Add2~9_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((\rr|Equal0~1_combout  & !\rr|reg_count [4])) ) ) ) # 
// ( !\rr|Add0~21_sumout  & ( !\rr|Add2~9_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & (\rr|Equal0~1_combout  & (!\rr|reg_count [4]))) ) ) )

	.dataa(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datab(!\rr|Equal0~1_combout ),
	.datac(!\rr|reg_count [4]),
	.datad(!\rr|S.START~q ),
	.datae(!\rr|Add0~21_sumout ),
	.dataf(!\rr|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector44~0 .extended_lut = "off";
defparam \rr|Selector44~0 .lut_mask = 64'hBA10BABAFE54FEFE;
defparam \rr|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N4
dffeas \rr|ascii_write_address[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[5]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N39
cyclonev_lcell_comb \rr|Add2~13 (
// Equation(s):
// \rr|Add2~13_sumout  = SUM(( \rr|ascii_write_address [6] ) + ( GND ) + ( \rr|Add2~10  ))
// \rr|Add2~14  = CARRY(( \rr|ascii_write_address [6] ) + ( GND ) + ( \rr|Add2~10  ))

	.dataa(!\rr|ascii_write_address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~13_sumout ),
	.cout(\rr|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~13 .extended_lut = "off";
defparam \rr|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \rr|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N18
cyclonev_lcell_comb \rr|Add0~25 (
// Equation(s):
// \rr|Add0~25_sumout  = SUM(( \rr|ascii_write_address [6] ) + ( GND ) + ( \rr|Add0~22  ))
// \rr|Add0~26  = CARRY(( \rr|ascii_write_address [6] ) + ( GND ) + ( \rr|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~25_sumout ),
	.cout(\rr|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~25 .extended_lut = "off";
defparam \rr|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N36
cyclonev_lcell_comb \rr|Selector43~0 (
// Equation(s):
// \rr|Selector43~0_combout  = ( \rr|Add0~25_sumout  & ( \rr|reg_count [4] & ( (!\rr|S.INIT_REG~q ) # ((\rr|Equal0~1_combout ) # (\rr|Add2~13_sumout )) ) ) ) # ( !\rr|Add0~25_sumout  & ( \rr|reg_count [4] & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # 
// (\rr|S.INIT_REG~q  & (((\rr|Equal0~1_combout ) # (\rr|Add2~13_sumout )))) ) ) ) # ( \rr|Add0~25_sumout  & ( !\rr|reg_count [4] & ( (!\rr|S.INIT_REG~q ) # ((\rr|Add2~13_sumout  & !\rr|Equal0~1_combout )) ) ) ) # ( !\rr|Add0~25_sumout  & ( !\rr|reg_count 
// [4] & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((\rr|Add2~13_sumout  & !\rr|Equal0~1_combout )))) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|Add2~13_sumout ),
	.datad(!\rr|Equal0~1_combout ),
	.datae(!\rr|Add0~25_sumout ),
	.dataf(!\rr|reg_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector43~0 .extended_lut = "off";
defparam \rr|Selector43~0 .lut_mask = 64'h8B88CFCC8BBBCFFF;
defparam \rr|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N37
dffeas \rr|ascii_write_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[6] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N26
dffeas \rr|ascii_write_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[7] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N42
cyclonev_lcell_comb \rr|Add2~17 (
// Equation(s):
// \rr|Add2~17_sumout  = SUM(( \rr|ascii_write_address [7] ) + ( VCC ) + ( \rr|Add2~14  ))
// \rr|Add2~18  = CARRY(( \rr|ascii_write_address [7] ) + ( VCC ) + ( \rr|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~17_sumout ),
	.cout(\rr|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~17 .extended_lut = "off";
defparam \rr|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \rr|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N21
cyclonev_lcell_comb \rr|Add0~29 (
// Equation(s):
// \rr|Add0~29_sumout  = SUM(( \rr|ascii_write_address[7]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~26  ))
// \rr|Add0~30  = CARRY(( \rr|ascii_write_address[7]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~29_sumout ),
	.cout(\rr|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~29 .extended_lut = "off";
defparam \rr|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N24
cyclonev_lcell_comb \rr|Selector42~0 (
// Equation(s):
// \rr|Selector42~0_combout  = ( \rr|Add2~17_sumout  & ( \rr|Add0~29_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((!\rr|Equal0~0_combout ) # (!\rf|Mux31~0_combout )) ) ) ) # ( !\rr|Add2~17_sumout  & ( \rr|Add0~29_sumout  & ( !\rr|S.INIT_REG~DUPLICATE_q  ) ) 
// ) # ( \rr|Add2~17_sumout  & ( !\rr|Add0~29_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|Equal0~0_combout ) # ((!\rf|Mux31~0_combout )))) ) ) ) # ( !\rr|Add2~17_sumout  & ( !\rr|Add0~29_sumout  
// & ( (!\rr|S.INIT_REG~DUPLICATE_q  & !\rr|S.START~q ) ) ) )

	.dataa(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datab(!\rr|Equal0~0_combout ),
	.datac(!\rr|S.START~q ),
	.datad(!\rf|Mux31~0_combout ),
	.datae(!\rr|Add2~17_sumout ),
	.dataf(!\rr|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector42~0 .extended_lut = "off";
defparam \rr|Selector42~0 .lut_mask = 64'hA0A0F5E4AAAAFFEE;
defparam \rr|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N25
dffeas \rr|ascii_write_address[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[7]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N29
dffeas \rr|ascii_write_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[8] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N45
cyclonev_lcell_comb \rr|Add2~21 (
// Equation(s):
// \rr|Add2~21_sumout  = SUM(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add2~18  ))
// \rr|Add2~22  = CARRY(( \rr|ascii_write_address [8] ) + ( GND ) + ( \rr|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~21_sumout ),
	.cout(\rr|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~21 .extended_lut = "off";
defparam \rr|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N24
cyclonev_lcell_comb \rr|Add0~33 (
// Equation(s):
// \rr|Add0~33_sumout  = SUM(( \rr|ascii_write_address[8]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~30  ))
// \rr|Add0~34  = CARRY(( \rr|ascii_write_address[8]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~33_sumout ),
	.cout(\rr|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~33 .extended_lut = "off";
defparam \rr|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N27
cyclonev_lcell_comb \rr|Selector41~0 (
// Equation(s):
// \rr|Selector41~0_combout  = ( \rr|Add2~21_sumout  & ( \rr|Add0~33_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((!\rr|Equal0~0_combout ) # (!\rf|Mux31~0_combout )) ) ) ) # ( !\rr|Add2~21_sumout  & ( \rr|Add0~33_sumout  & ( !\rr|S.INIT_REG~DUPLICATE_q  ) ) 
// ) # ( \rr|Add2~21_sumout  & ( !\rr|Add0~33_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|Equal0~0_combout ) # ((!\rf|Mux31~0_combout )))) ) ) ) # ( !\rr|Add2~21_sumout  & ( !\rr|Add0~33_sumout  
// & ( (!\rr|S.INIT_REG~DUPLICATE_q  & !\rr|S.START~q ) ) ) )

	.dataa(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datab(!\rr|Equal0~0_combout ),
	.datac(!\rf|Mux31~0_combout ),
	.datad(!\rr|S.START~q ),
	.datae(!\rr|Add2~21_sumout ),
	.dataf(!\rr|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector41~0 .extended_lut = "off";
defparam \rr|Selector41~0 .lut_mask = 64'hAA00FE54AAAAFEFE;
defparam \rr|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N28
dffeas \rr|ascii_write_address[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N48
cyclonev_lcell_comb \rr|Add2~25 (
// Equation(s):
// \rr|Add2~25_sumout  = SUM(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add2~22  ))
// \rr|Add2~26  = CARRY(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~25_sumout ),
	.cout(\rr|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~25 .extended_lut = "off";
defparam \rr|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N27
cyclonev_lcell_comb \rr|Add0~37 (
// Equation(s):
// \rr|Add0~37_sumout  = SUM(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add0~34  ))
// \rr|Add0~38  = CARRY(( \rr|ascii_write_address [9] ) + ( GND ) + ( \rr|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~37_sumout ),
	.cout(\rr|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~37 .extended_lut = "off";
defparam \rr|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N9
cyclonev_lcell_comb \rr|Selector40~0 (
// Equation(s):
// \rr|Selector40~0_combout  = ( \rr|Add2~25_sumout  & ( \rr|Add0~37_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q ) # ((!\rr|Equal0~0_combout ) # (!\rf|Mux31~0_combout )) ) ) ) # ( !\rr|Add2~25_sumout  & ( \rr|Add0~37_sumout  & ( !\rr|S.INIT_REG~DUPLICATE_q  ) ) 
// ) # ( \rr|Add2~25_sumout  & ( !\rr|Add0~37_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (((!\rr|S.START~q )))) # (\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|Equal0~0_combout ) # ((!\rf|Mux31~0_combout )))) ) ) ) # ( !\rr|Add2~25_sumout  & ( !\rr|Add0~37_sumout  
// & ( (!\rr|S.INIT_REG~DUPLICATE_q  & !\rr|S.START~q ) ) ) )

	.dataa(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datab(!\rr|Equal0~0_combout ),
	.datac(!\rf|Mux31~0_combout ),
	.datad(!\rr|S.START~q ),
	.datae(!\rr|Add2~25_sumout ),
	.dataf(!\rr|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector40~0 .extended_lut = "off";
defparam \rr|Selector40~0 .lut_mask = 64'hAA00FE54AAAAFEFE;
defparam \rr|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N10
dffeas \rr|ascii_write_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[9] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N51
cyclonev_lcell_comb \rr|Add2~29 (
// Equation(s):
// \rr|Add2~29_sumout  = SUM(( \rr|ascii_write_address [10] ) + ( GND ) + ( \rr|Add2~26  ))
// \rr|Add2~30  = CARRY(( \rr|ascii_write_address [10] ) + ( GND ) + ( \rr|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~29_sumout ),
	.cout(\rr|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~29 .extended_lut = "off";
defparam \rr|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N30
cyclonev_lcell_comb \rr|Add0~41 (
// Equation(s):
// \rr|Add0~41_sumout  = SUM(( \rr|ascii_write_address [10] ) + ( GND ) + ( \rr|Add0~38  ))
// \rr|Add0~42  = CARRY(( \rr|ascii_write_address [10] ) + ( GND ) + ( \rr|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~41_sumout ),
	.cout(\rr|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~41 .extended_lut = "off";
defparam \rr|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N3
cyclonev_lcell_comb \rr|Selector39~0 (
// Equation(s):
// \rr|Selector39~0_combout  = ( \rr|Add0~41_sumout  & ( (!\rr|S.INIT_REG~q ) # ((\rr|Add2~29_sumout ) # (\rr|Equal0~1_combout )) ) ) # ( !\rr|Add0~41_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((\rr|Add2~29_sumout ) # 
// (\rr|Equal0~1_combout )))) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|Equal0~1_combout ),
	.datad(!\rr|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\rr|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector39~0 .extended_lut = "off";
defparam \rr|Selector39~0 .lut_mask = 64'h8BBB8BBBCFFFCFFF;
defparam \rr|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N4
dffeas \rr|ascii_write_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[10] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N23
dffeas \rr|ascii_write_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[11] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N54
cyclonev_lcell_comb \rr|Add2~33 (
// Equation(s):
// \rr|Add2~33_sumout  = SUM(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add2~30  ))
// \rr|Add2~34  = CARRY(( \rr|ascii_write_address [11] ) + ( GND ) + ( \rr|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|ascii_write_address [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~33_sumout ),
	.cout(\rr|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~33 .extended_lut = "off";
defparam \rr|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rr|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N33
cyclonev_lcell_comb \rr|Add0~45 (
// Equation(s):
// \rr|Add0~45_sumout  = SUM(( \rr|ascii_write_address[11]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~42  ))
// \rr|Add0~46  = CARRY(( \rr|ascii_write_address[11]~DUPLICATE_q  ) + ( GND ) + ( \rr|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~45_sumout ),
	.cout(\rr|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~45 .extended_lut = "off";
defparam \rr|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N21
cyclonev_lcell_comb \rr|Selector38~0 (
// Equation(s):
// \rr|Selector38~0_combout  = ( \rr|Add2~33_sumout  & ( \rr|Add0~45_sumout  & ( (!\rr|Equal0~1_combout ) # (!\rr|S.INIT_REG~DUPLICATE_q ) ) ) ) # ( !\rr|Add2~33_sumout  & ( \rr|Add0~45_sumout  & ( !\rr|S.INIT_REG~DUPLICATE_q  ) ) ) # ( \rr|Add2~33_sumout  & 
// ( !\rr|Add0~45_sumout  & ( (!\rr|S.INIT_REG~DUPLICATE_q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~DUPLICATE_q  & ((!\rr|Equal0~1_combout ))) ) ) ) # ( !\rr|Add2~33_sumout  & ( !\rr|Add0~45_sumout  & ( (!\rr|S.START~q  & !\rr|S.INIT_REG~DUPLICATE_q ) ) ) )

	.dataa(!\rr|S.START~q ),
	.datab(gnd),
	.datac(!\rr|Equal0~1_combout ),
	.datad(!\rr|S.INIT_REG~DUPLICATE_q ),
	.datae(!\rr|Add2~33_sumout ),
	.dataf(!\rr|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector38~0 .extended_lut = "off";
defparam \rr|Selector38~0 .lut_mask = 64'hAA00AAF0FF00FFF0;
defparam \rr|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N22
dffeas \rr|ascii_write_address[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[11]~DUPLICATE .is_wysiwyg = "true";
defparam \rr|ascii_write_address[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N57
cyclonev_lcell_comb \rr|Add2~37 (
// Equation(s):
// \rr|Add2~37_sumout  = SUM(( \rr|ascii_write_address [12] ) + ( GND ) + ( \rr|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|ascii_write_address [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add2~37 .extended_lut = "off";
defparam \rr|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \rr|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N36
cyclonev_lcell_comb \rr|Add0~49 (
// Equation(s):
// \rr|Add0~49_sumout  = SUM(( \rr|ascii_write_address [12] ) + ( GND ) + ( \rr|Add0~46  ))

	.dataa(gnd),
	.datab(!\rr|ascii_write_address [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rr|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rr|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Add0~49 .extended_lut = "off";
defparam \rr|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \rr|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N0
cyclonev_lcell_comb \rr|Selector37~0 (
// Equation(s):
// \rr|Selector37~0_combout  = ( \rr|Add0~49_sumout  & ( (!\rr|S.INIT_REG~q ) # ((\rr|Add2~37_sumout  & !\rr|Equal0~1_combout )) ) ) # ( !\rr|Add0~49_sumout  & ( (!\rr|S.INIT_REG~q  & (!\rr|S.START~q )) # (\rr|S.INIT_REG~q  & (((\rr|Add2~37_sumout  & 
// !\rr|Equal0~1_combout )))) ) )

	.dataa(!\rr|S.START~q ),
	.datab(!\rr|S.INIT_REG~q ),
	.datac(!\rr|Add2~37_sumout ),
	.datad(!\rr|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rr|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector37~0 .extended_lut = "off";
defparam \rr|Selector37~0 .lut_mask = 64'h8B888B88CFCCCFCC;
defparam \rr|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N1
dffeas \rr|ascii_write_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(\rr|S.DONE~q ),
	.sload(gnd),
	.ena(\rr|WideOr13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_write_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_write_address[12] .is_wysiwyg = "true";
defparam \rr|ascii_write_address[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N55
dffeas \controller|address_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y68_N19
dffeas \controller|address_count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y68_N49
dffeas \controller|address_count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|address_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|address_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|address_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [24]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N48
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~0_combout  = ( \controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|buffer|data_in_2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N5
dffeas \controller|controller|buffer|data_in_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N18
cyclonev_lcell_comb \controller|controller|driver|x[3]~2 (
// Equation(s):
// \controller|controller|driver|x[3]~2_combout  = (\controller|controller|driver|hcount [3] & !\controller|controller|driver|hblank~q )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hcount [3]),
	.datac(gnd),
	.datad(!\controller|controller|driver|hblank~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[3]~2 .extended_lut = "off";
defparam \controller|controller|driver|x[3]~2 .lut_mask = 64'h3300330033003300;
defparam \controller|controller|driver|x[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N24
cyclonev_lcell_comb \controller|controller|buffer|address_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[0]~feeder_combout  = \controller|controller|driver|x[3]~2_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[3]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N54
cyclonev_lcell_comb \controller|controller|buffer|address_2[12]~0 (
// Equation(s):
// \controller|controller|buffer|address_2[12]~0_combout  = (\KEY[3]~input_o  & ((\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ) # (\controller|controller|buffer|S.B1_DISP_B2_WRITE~q )))

	.dataa(gnd),
	.datab(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[12]~0 .extended_lut = "off";
defparam \controller|controller|buffer|address_2[12]~0 .lut_mask = 64'h030F030F030F030F;
defparam \controller|controller|buffer|address_2[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N26
dffeas \controller|controller|buffer|address_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[0]~feeder_combout ),
	.asdata(\controller|address_count[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N15
cyclonev_lcell_comb \controller|controller|driver|x[4]~3 (
// Equation(s):
// \controller|controller|driver|x[4]~3_combout  = ( \controller|controller|driver|hcount [4] & ( !\controller|controller|driver|hblank~q  ) )

	.dataa(gnd),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[4]~3 .extended_lut = "off";
defparam \controller|controller|driver|x[4]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \controller|controller|driver|x[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N54
cyclonev_lcell_comb \controller|controller|buffer|address_2[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[1]~feeder_combout  = \controller|controller|driver|x[4]~3_combout 

	.dataa(gnd),
	.datab(!\controller|controller|driver|x[4]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N56
dffeas \controller|controller|buffer|address_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[1]~feeder_combout ),
	.asdata(\controller|address_count[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N48
cyclonev_lcell_comb \controller|controller|driver|x[5]~4 (
// Equation(s):
// \controller|controller|driver|x[5]~4_combout  = ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|hcount [5] ) )

	.dataa(!\controller|controller|driver|hcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|driver|hblank~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[5]~4 .extended_lut = "off";
defparam \controller|controller|driver|x[5]~4 .lut_mask = 64'h5555000055550000;
defparam \controller|controller|driver|x[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N6
cyclonev_lcell_comb \controller|controller|buffer|address_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[2]~feeder_combout  = \controller|controller|driver|x[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|x[5]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N8
dffeas \controller|controller|buffer|address_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[2]~feeder_combout ),
	.asdata(\controller|address_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N12
cyclonev_lcell_comb \controller|controller|driver|x[6]~5 (
// Equation(s):
// \controller|controller|driver|x[6]~5_combout  = ( \controller|controller|driver|hcount [6] & ( !\controller|controller|driver|hblank~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|driver|hblank~q ),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[6]~5 .extended_lut = "off";
defparam \controller|controller|driver|x[6]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \controller|controller|driver|x[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N54
cyclonev_lcell_comb \controller|controller|buffer|address_2[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_2[3]~feeder_combout  = \controller|controller|driver|x[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|x[6]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_2[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N56
dffeas \controller|controller|buffer|address_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_2[3]~feeder_combout ),
	.asdata(\controller|address_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N0
cyclonev_lcell_comb \controller|controller|Add0~1 (
// Equation(s):
// \controller|controller|Add0~1_sumout  = SUM(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [7]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( !VCC ))
// \controller|controller|Add0~2  = CARRY(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [7]) ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( !VCC ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(!\controller|controller|driver|vcount [3]),
	.datad(!\controller|controller|driver|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~1_sumout ),
	.cout(\controller|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~1 .extended_lut = "off";
defparam \controller|controller|Add0~1 .lut_mask = 64'h0000F5F5000000CC;
defparam \controller|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N2
dffeas \controller|controller|buffer|address_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~1_sumout ),
	.asdata(\controller|address_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N10
dffeas \controller|controller|driver|vcount[4] (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|Add1~13_sumout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\controller|controller|driver|vcount[4]~1_combout ),
	.sload(vcc),
	.ena(\controller|controller|driver|vcount[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vcount[4] .is_wysiwyg = "true";
defparam \controller|controller|driver|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N3
cyclonev_lcell_comb \controller|controller|Add0~5 (
// Equation(s):
// \controller|controller|Add0~5_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [8]) ) + ( 
// \controller|controller|Add0~2  ))
// \controller|controller|Add0~6  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [8]) ) + ( \controller|controller|Add0~2  
// ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|hblank~q ),
	.datac(!\controller|controller|driver|hcount [8]),
	.datad(!\controller|controller|driver|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~5_sumout ),
	.cout(\controller|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~5 .extended_lut = "off";
defparam \controller|controller|Add0~5 .lut_mask = 64'h0000F3F3000000AA;
defparam \controller|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N5
dffeas \controller|controller|buffer|address_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~5_sumout ),
	.asdata(\controller|address_count[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N30
cyclonev_lcell_comb \controller|controller|Add1~1 (
// Equation(s):
// \controller|controller|Add1~1_sumout  = SUM(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [9]) ) + ( (\controller|controller|driver|vcount [5] & !\controller|controller|driver|vblank~q ) ) + ( !VCC ))
// \controller|controller|Add1~2  = CARRY(( (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [9]) ) + ( (\controller|controller|driver|vcount [5] & !\controller|controller|driver|vblank~q ) ) + ( !VCC ))

	.dataa(!\controller|controller|driver|vcount [5]),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|hblank~q ),
	.datad(!\controller|controller|driver|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~1_sumout ),
	.cout(\controller|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~1 .extended_lut = "off";
defparam \controller|controller|Add1~1 .lut_mask = 64'h0000BBBB000000F0;
defparam \controller|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N6
cyclonev_lcell_comb \controller|controller|Add0~9 (
// Equation(s):
// \controller|controller|Add0~9_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( \controller|controller|Add1~1_sumout  ) + ( \controller|controller|Add0~6  ))
// \controller|controller|Add0~10  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [3]) ) + ( \controller|controller|Add1~1_sumout  ) + ( \controller|controller|Add0~6  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|Add1~1_sumout ),
	.datad(!\controller|controller|driver|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~9_sumout ),
	.cout(\controller|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~9 .extended_lut = "off";
defparam \controller|controller|Add0~9 .lut_mask = 64'h0000F0F0000000AA;
defparam \controller|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N8
dffeas \controller|controller|buffer|address_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~9_sumout ),
	.asdata(\controller|address_count[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N33
cyclonev_lcell_comb \controller|controller|Add1~5 (
// Equation(s):
// \controller|controller|Add1~5_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~2  ))
// \controller|controller|Add1~6  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~2  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(gnd),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~5_sumout ),
	.cout(\controller|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~5 .extended_lut = "off";
defparam \controller|controller|Add1~5 .lut_mask = 64'h0000FFFF000000CC;
defparam \controller|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N9
cyclonev_lcell_comb \controller|controller|Add0~13 (
// Equation(s):
// \controller|controller|Add0~13_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( \controller|controller|Add1~5_sumout  ) + ( \controller|controller|Add0~10  ))
// \controller|controller|Add0~14  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [4]) ) + ( \controller|controller|Add1~5_sumout  ) + ( \controller|controller|Add0~10  ))

	.dataa(gnd),
	.datab(!\controller|controller|Add1~5_sumout ),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~13_sumout ),
	.cout(\controller|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~13 .extended_lut = "off";
defparam \controller|controller|Add0~13 .lut_mask = 64'h0000CCCC000000F0;
defparam \controller|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N11
dffeas \controller|controller|buffer|address_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~13_sumout ),
	.asdata(\controller|address_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N36
cyclonev_lcell_comb \controller|controller|Add1~9 (
// Equation(s):
// \controller|controller|Add1~9_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( GND ) + ( \controller|controller|Add1~6  ))
// \controller|controller|Add1~10  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( GND ) + ( \controller|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~9_sumout ),
	.cout(\controller|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~9 .extended_lut = "off";
defparam \controller|controller|Add1~9 .lut_mask = 64'h0000FFFF000000F0;
defparam \controller|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N12
cyclonev_lcell_comb \controller|controller|Add0~17 (
// Equation(s):
// \controller|controller|Add0~17_sumout  = SUM(( \controller|controller|Add1~9_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( \controller|controller|Add0~14  ))
// \controller|controller|Add0~18  = CARRY(( \controller|controller|Add1~9_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [5]) ) + ( \controller|controller|Add0~14  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(!\controller|controller|driver|vcount [5]),
	.datac(gnd),
	.datad(!\controller|controller|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~17_sumout ),
	.cout(\controller|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~17 .extended_lut = "off";
defparam \controller|controller|Add0~17 .lut_mask = 64'h0000DDDD000000FF;
defparam \controller|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N14
dffeas \controller|controller|buffer|address_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~17_sumout ),
	.asdata(\controller|address_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N39
cyclonev_lcell_comb \controller|controller|Add1~13 (
// Equation(s):
// \controller|controller|Add1~13_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~10  ))
// \controller|controller|Add1~14  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~13_sumout ),
	.cout(\controller|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~13 .extended_lut = "off";
defparam \controller|controller|Add1~13 .lut_mask = 64'h0000FFFF000000F0;
defparam \controller|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N15
cyclonev_lcell_comb \controller|controller|Add0~21 (
// Equation(s):
// \controller|controller|Add0~21_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( \controller|controller|Add1~13_sumout  ) + ( \controller|controller|Add0~18  ))
// \controller|controller|Add0~22  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[6]~DUPLICATE_q ) ) + ( \controller|controller|Add1~13_sumout  ) + ( \controller|controller|Add0~18  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|Add1~13_sumout ),
	.datad(!\controller|controller|driver|vcount[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~21_sumout ),
	.cout(\controller|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~21 .extended_lut = "off";
defparam \controller|controller|Add0~21 .lut_mask = 64'h0000F0F0000000AA;
defparam \controller|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N17
dffeas \controller|controller|buffer|address_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~21_sumout ),
	.asdata(\controller|address_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N42
cyclonev_lcell_comb \controller|controller|Add1~17 (
// Equation(s):
// \controller|controller|Add1~17_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[9]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~14  ))
// \controller|controller|Add1~18  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[9]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~17_sumout ),
	.cout(\controller|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~17 .extended_lut = "off";
defparam \controller|controller|Add1~17 .lut_mask = 64'h0000FFFF000000F0;
defparam \controller|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N18
cyclonev_lcell_comb \controller|controller|Add0~25 (
// Equation(s):
// \controller|controller|Add0~25_sumout  = SUM(( \controller|controller|Add1~17_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( \controller|controller|Add0~22  ))
// \controller|controller|Add0~26  = CARRY(( \controller|controller|Add1~17_sumout  ) + ( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount [7]) ) + ( \controller|controller|Add0~22  ))

	.dataa(gnd),
	.datab(!\controller|controller|driver|vblank~q ),
	.datac(!\controller|controller|driver|vcount [7]),
	.datad(!\controller|controller|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~25_sumout ),
	.cout(\controller|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~25 .extended_lut = "off";
defparam \controller|controller|Add0~25 .lut_mask = 64'h0000F3F3000000FF;
defparam \controller|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N20
dffeas \controller|controller|buffer|address_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~25_sumout ),
	.asdata(\controller|address_count [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N45
cyclonev_lcell_comb \controller|controller|Add1~21 (
// Equation(s):
// \controller|controller|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \controller|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add1~21 .extended_lut = "off";
defparam \controller|controller|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \controller|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N21
cyclonev_lcell_comb \controller|controller|Add0~29 (
// Equation(s):
// \controller|controller|Add0~29_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( \controller|controller|Add1~21_sumout  ) + ( \controller|controller|Add0~26  ))
// \controller|controller|Add0~30  = CARRY(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[8]~DUPLICATE_q ) ) + ( \controller|controller|Add1~21_sumout  ) + ( \controller|controller|Add0~26  ))

	.dataa(!\controller|controller|Add1~21_sumout ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vblank~q ),
	.datad(!\controller|controller|driver|vcount[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~29_sumout ),
	.cout(\controller|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~29 .extended_lut = "off";
defparam \controller|controller|Add0~29 .lut_mask = 64'h0000AAAA000000F0;
defparam \controller|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N23
dffeas \controller|controller|buffer|address_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~29_sumout ),
	.asdata(\controller|address_count[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N24
cyclonev_lcell_comb \controller|controller|Add0~33 (
// Equation(s):
// \controller|controller|Add0~33_sumout  = SUM(( (!\controller|controller|driver|vblank~q  & \controller|controller|driver|vcount[9]~DUPLICATE_q ) ) + ( GND ) + ( \controller|controller|Add0~30  ))

	.dataa(!\controller|controller|driver|vblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|vcount[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|controller|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add0~33 .extended_lut = "off";
defparam \controller|controller|Add0~33 .lut_mask = 64'h0000FFFF00000A0A;
defparam \controller|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N26
dffeas \controller|controller|buffer|address_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|Add0~33_sumout ),
	.asdata(\controller|address_count [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [24]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N21
cyclonev_lcell_comb \controller|controller|buffer|read_data[24]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[24]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N24
cyclonev_lcell_comb \controller|controller|buffer|wren_1~feeder (
// Equation(s):
// \controller|controller|buffer|wren_1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|wren_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|wren_1~feeder .extended_lut = "off";
defparam \controller|controller|buffer|wren_1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \controller|controller|buffer|wren_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N26
dffeas \controller|controller|buffer|wren_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|wren_1~feeder_combout ),
	.asdata(\controller|controller|buffer|Selector47~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_1 .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N27
cyclonev_lcell_comb \controller|controller|buffer|Selector47~0 (
// Equation(s):
// \controller|controller|buffer|Selector47~0_combout  = ( !\controller|controller|buffer|S.B1_DISP_B2_WRITE~q  & ( \controller|controller|buffer|wren_1~q  ) )

	.dataa(!\controller|controller|buffer|wren_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|S.B1_DISP_B2_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|Selector47~0 .extended_lut = "off";
defparam \controller|controller|buffer|Selector47~0 .lut_mask = 64'h5555555500000000;
defparam \controller|controller|buffer|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N25
dffeas \controller|controller|buffer|wren_1~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|wren_1~feeder_combout ),
	.asdata(\controller|controller|buffer|Selector47~0_combout ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|wren_1~DUPLICATE .is_wysiwyg = "true";
defparam \controller|controller|buffer|wren_1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[24]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[24]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~0 (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~0_combout  = ( \KEY[3]~input_o  & ( \controller|controller|buffer|S.B2_DISP_B1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~0 .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|buffer|data_in_1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N29
dffeas \controller|controller|buffer|data_in_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N33
cyclonev_lcell_comb \controller|controller|buffer|address_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[0]~feeder_combout  = ( \controller|address_count[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N35
dffeas \controller|controller|buffer|address_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[0]~feeder_combout ),
	.asdata(\controller|controller|driver|x[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N27
cyclonev_lcell_comb \controller|controller|buffer|address_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[1]~feeder_combout  = \controller|address_count[1]~DUPLICATE_q 

	.dataa(!\controller|address_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N29
dffeas \controller|controller|buffer|address_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[1]~feeder_combout ),
	.asdata(\controller|controller|driver|x[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N57
cyclonev_lcell_comb \controller|controller|buffer|address_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[2]~feeder_combout  = \controller|address_count [2]

	.dataa(!\controller|address_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N59
dffeas \controller|controller|buffer|address_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[2]~feeder_combout ),
	.asdata(\controller|controller|driver|x[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N57
cyclonev_lcell_comb \controller|controller|buffer|address_1[3]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[3]~feeder_combout  = \controller|address_count [3]

	.dataa(!\controller|address_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N59
dffeas \controller|controller|buffer|address_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[3]~feeder_combout ),
	.asdata(\controller|controller|driver|x[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N33
cyclonev_lcell_comb \controller|controller|buffer|address_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[4]~feeder_combout  = ( \controller|address_count [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N35
dffeas \controller|controller|buffer|address_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[4]~feeder_combout ),
	.asdata(\controller|controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N57
cyclonev_lcell_comb \controller|controller|buffer|address_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[5]~feeder_combout  = ( \controller|address_count [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N59
dffeas \controller|controller|buffer|address_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[5]~feeder_combout ),
	.asdata(\controller|controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N0
cyclonev_lcell_comb \controller|controller|buffer|address_1[6]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[6]~feeder_combout  = ( \controller|address_count [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|address_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|address_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N2
dffeas \controller|controller|buffer|address_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[6]~feeder_combout ),
	.asdata(\controller|controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N51
cyclonev_lcell_comb \controller|controller|buffer|address_1[7]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[7]~feeder_combout  = \controller|address_count [7]

	.dataa(!\controller|address_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \controller|controller|buffer|address_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N53
dffeas \controller|controller|buffer|address_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[7]~feeder_combout ),
	.asdata(\controller|controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N51
cyclonev_lcell_comb \controller|controller|buffer|address_1[8]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[8]~feeder_combout  = \controller|address_count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N53
dffeas \controller|controller|buffer|address_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[8]~feeder_combout ),
	.asdata(\controller|controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N57
cyclonev_lcell_comb \controller|controller|buffer|address_1[9]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[9]~feeder_combout  = \controller|address_count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N59
dffeas \controller|controller|buffer|address_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[9]~feeder_combout ),
	.asdata(\controller|controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N48
cyclonev_lcell_comb \controller|controller|buffer|address_1[10]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[10]~feeder_combout  = \controller|address_count [10]

	.dataa(gnd),
	.datab(!\controller|address_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N50
dffeas \controller|controller|buffer|address_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[10]~feeder_combout ),
	.asdata(\controller|controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N12
cyclonev_lcell_comb \controller|controller|buffer|address_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[11]~feeder_combout  = \controller|address_count[11]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|address_count[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|address_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y67_N14
dffeas \controller|controller|buffer|address_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[11]~feeder_combout ),
	.asdata(\controller|controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y67_N54
cyclonev_lcell_comb \controller|controller|buffer|address_1[12]~feeder (
// Equation(s):
// \controller|controller|buffer|address_1[12]~feeder_combout  = \controller|address_count[12]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\controller|address_count[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|address_1[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|controller|buffer|address_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y67_N56
dffeas \controller|controller|buffer|address_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|address_1[12]~feeder_combout ),
	.asdata(\controller|controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|address_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|address_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|address_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [24]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N22
dffeas \controller|controller|buffer|read_data[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[24]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[24] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N51
cyclonev_lcell_comb \rr|hex|WideOr2~0 (
// Equation(s):
// \rr|hex|WideOr2~0_combout  = ( \rr|reg_num [3] & ( (!\rr|reg_num [0] & (\rr|reg_num [2] & !\rr|reg_num [1])) # (\rr|reg_num [0] & ((\rr|reg_num [1]))) ) ) # ( !\rr|reg_num [3] & ( \rr|reg_num [1] ) )

	.dataa(gnd),
	.datab(!\rr|reg_num [2]),
	.datac(!\rr|reg_num [0]),
	.datad(!\rr|reg_num [1]),
	.datae(gnd),
	.dataf(!\rr|reg_num [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|hex|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|hex|WideOr2~0 .extended_lut = "off";
defparam \rr|hex|WideOr2~0 .lut_mask = 64'h00FF00FF300F300F;
defparam \rr|hex|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N33
cyclonev_lcell_comb \rr|WideOr4~4 (
// Equation(s):
// \rr|WideOr4~4_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr4~4 .extended_lut = "off";
defparam \rr|WideOr4~4 .lut_mask = 64'h00C000C000000000;
defparam \rr|WideOr4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N54
cyclonev_lcell_comb \rr|WideOr5~55 (
// Equation(s):
// \rr|WideOr5~55_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|WideOr4~4_combout  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [6])) # (\rr|WideOr4~4_combout  & ((!\rr|bg_str_count 
// [6]) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|WideOr5~0_combout  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (\rr|WideOr4~4_combout ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count [6]))))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|WideOr5~0_combout  & ( (\rr|WideOr4~4_combout  & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count [6])))) ) 
// ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|WideOr5~0_combout  & ( (\rr|WideOr4~4_combout  & (\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [6]))) ) ) )

	.dataa(!\rr|WideOr4~4_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~55 .extended_lut = "off";
defparam \rr|WideOr5~55 .lut_mask = 64'h0010400430134C04;
defparam \rr|WideOr5~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N21
cyclonev_lcell_comb \rr|WideOr5~56 (
// Equation(s):
// \rr|WideOr5~56_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|WideOr5~55_combout  & !\rr|bg_str_count [10])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr5~55_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~56 .extended_lut = "off";
defparam \rr|WideOr5~56 .lut_mask = 64'h000000000C000C00;
defparam \rr|WideOr5~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N6
cyclonev_lcell_comb \rr|WideOr5~27 (
// Equation(s):
// \rr|WideOr5~27_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr4~4_combout  & \rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & 
// (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count [6])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [6]) # (\rr|WideOr4~4_combout )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr4~4_combout  & 
// \rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count[7]~DUPLICATE_q 
// )))) # (\rr|bg_str_count [6] & (\rr|WideOr4~4_combout  & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|WideOr4~4_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~27 .extended_lut = "off";
defparam \rr|WideOr5~27 .lut_mask = 64'hC1C0C3C4CDC0C3C4;
defparam \rr|WideOr5~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N24
cyclonev_lcell_comb \rr|WideOr5~26 (
// Equation(s):
// \rr|WideOr5~26_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count [6]) # (\rr|WideOr4~4_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (\rr|WideOr4~4_combout  & (!\rr|bg_str_count [6] & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr4~4_combout  & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count 
// [5]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr5~0_combout  & ( (\rr|WideOr4~4_combout  & ((!\rr|bg_str_count [6] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5])) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|WideOr5~0_combout  & ( (\rr|WideOr4~4_combout  & 
// (!\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|WideOr4~4_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~26 .extended_lut = "off";
defparam \rr|WideOr5~26 .lut_mask = 64'h00400410304304D0;
defparam \rr|WideOr5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N36
cyclonev_lcell_comb \rr|WideOr5~28 (
// Equation(s):
// \rr|WideOr5~28_combout  = ( \rr|WideOr5~26_combout  & ( (!\rr|bg_str_count [10] & (!\rr|bg_str_count [11] & ((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr5~27_combout )))) ) ) # ( !\rr|WideOr5~26_combout  & ( (!\rr|bg_str_count [10] & 
// (\rr|WideOr5~27_combout  & (!\rr|bg_str_count [11] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|WideOr5~27_combout ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~28 .extended_lut = "off";
defparam \rr|WideOr5~28 .lut_mask = 64'h2000200020A020A0;
defparam \rr|WideOr5~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N18
cyclonev_lcell_comb \rr|WideOr5~112 (
// Equation(s):
// \rr|WideOr5~112_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [1] & ( 
// \rr|bg_str_count [5] & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [1] & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [11] & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [1] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (\rr|bg_str_count[2]~DUPLICATE_q ))))) # (\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~112 .extended_lut = "off";
defparam \rr|WideOr5~112 .lut_mask = 64'h2842001000400020;
defparam \rr|WideOr5~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N0
cyclonev_lcell_comb \rr|WideOr5~69 (
// Equation(s):
// \rr|WideOr5~69_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [1])) # (\rr|bg_str_count [11] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [1])))) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [1] & !\rr|bg_str_count[2]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~69 .extended_lut = "off";
defparam \rr|WideOr5~69 .lut_mask = 64'h0000010000004200;
defparam \rr|WideOr5~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N23
dffeas \rr|bg_str_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[0] .is_wysiwyg = "true";
defparam \rr|bg_str_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N6
cyclonev_lcell_comb \rr|WideOr5~68 (
// Equation(s):
// \rr|WideOr5~68_combout  = ( \rr|WideOr4~5_combout  & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count [1] & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [11])))) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|WideOr4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~68 .extended_lut = "off";
defparam \rr|WideOr5~68 .lut_mask = 64'h0000000028002800;
defparam \rr|WideOr5~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N36
cyclonev_lcell_comb \rr|WideOr5~96 (
// Equation(s):
// \rr|WideOr5~96_combout  = ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [1] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~96 .extended_lut = "off";
defparam \rr|WideOr5~96 .lut_mask = 64'h0100000000000000;
defparam \rr|WideOr5~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N24
cyclonev_lcell_comb \rr|WideOr5~98 (
// Equation(s):
// \rr|WideOr5~98_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~98 .extended_lut = "off";
defparam \rr|WideOr5~98 .lut_mask = 64'h0000200020000005;
defparam \rr|WideOr5~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N42
cyclonev_lcell_comb \rr|WideOr5~97 (
// Equation(s):
// \rr|WideOr5~97_combout  = ( !\rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [1] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [11] & ( 
// !\rr|bg_str_count [5] & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [1] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[3]~DUPLICATE_q  
// & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [1] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~97 .extended_lut = "off";
defparam \rr|WideOr5~97 .lut_mask = 64'h0001010001000000;
defparam \rr|WideOr5~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N45
cyclonev_lcell_comb \rr|WideOr5~99 (
// Equation(s):
// \rr|WideOr5~99_combout  = ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [11] & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~99 .extended_lut = "off";
defparam \rr|WideOr5~99 .lut_mask = 64'h0000100000000000;
defparam \rr|WideOr5~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N30
cyclonev_lcell_comb \rr|WideOr5~70 (
// Equation(s):
// \rr|WideOr5~70_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( ((!\rr|bg_str_count [6] & (\rr|WideOr5~99_combout  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (((\rr|WideOr5~97_combout ) # (\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) 
// # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (((\rr|WideOr5~98_combout  & (!\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count [6] & ((((\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|WideOr5~96_combout ))) ) )

	.dataa(!\rr|WideOr5~96_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr5~98_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~97_combout ),
	.datag(!\rr|WideOr5~99_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~70 .extended_lut = "on";
defparam \rr|WideOr5~70 .lut_mask = 64'h0C331D333F331D33;
defparam \rr|WideOr5~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N57
cyclonev_lcell_comb \rr|WideOr5~74 (
// Equation(s):
// \rr|WideOr5~74_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count 
// [11] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~74 .extended_lut = "off";
defparam \rr|WideOr5~74 .lut_mask = 64'h0800000000000010;
defparam \rr|WideOr5~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N48
cyclonev_lcell_comb \rr|WideOr5~17 (
// Equation(s):
// \rr|WideOr5~17_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((((\rr|WideOr5~70_combout ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|WideOr5~70_combout  & ((\rr|WideOr5~74_combout ))) # 
// (\rr|WideOr5~70_combout  & (\rr|WideOr5~112_combout ))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr5~70_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|WideOr5~70_combout  & 
// (\rr|WideOr5~69_combout )) # (\rr|WideOr5~70_combout  & ((\rr|WideOr5~68_combout )))))) ) )

	.dataa(!\rr|WideOr5~112_combout ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~69_combout ),
	.datad(!\rr|WideOr5~68_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~70_combout ),
	.datag(!\rr|WideOr5~74_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~17 .extended_lut = "on";
defparam \rr|WideOr5~17 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rr|WideOr5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N30
cyclonev_lcell_comb \rr|WideOr5~113 (
// Equation(s):
// \rr|WideOr5~113_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [4] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~113 .extended_lut = "off";
defparam \rr|WideOr5~113 .lut_mask = 64'h2000000000000801;
defparam \rr|WideOr5~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N48
cyclonev_lcell_comb \rr|WideOr5~67 (
// Equation(s):
// \rr|WideOr5~67_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [4] & (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count [5] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [4])) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count 
// [4]))))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [5] & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~67 .extended_lut = "off";
defparam \rr|WideOr5~67 .lut_mask = 64'h05008800005800E0;
defparam \rr|WideOr5~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N12
cyclonev_lcell_comb \rr|WideOr5~61 (
// Equation(s):
// \rr|WideOr5~61_combout  = ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [4] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [5] 
// & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~61 .extended_lut = "off";
defparam \rr|WideOr5~61 .lut_mask = 64'h0300020000020000;
defparam \rr|WideOr5~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N0
cyclonev_lcell_comb \rr|WideOr5~92 (
// Equation(s):
// \rr|WideOr5~92_combout  = ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count 
// [5] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~92 .extended_lut = "off";
defparam \rr|WideOr5~92 .lut_mask = 64'h1000200000000000;
defparam \rr|WideOr5~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N6
cyclonev_lcell_comb \rr|WideOr5~91 (
// Equation(s):
// \rr|WideOr5~91_combout  = ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [4] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~91 .extended_lut = "off";
defparam \rr|WideOr5~91 .lut_mask = 64'h0000010000000000;
defparam \rr|WideOr5~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N32
dffeas \rr|bg_str_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[9] .is_wysiwyg = "true";
defparam \rr|bg_str_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N39
cyclonev_lcell_comb \rr|WideOr5~93 (
// Equation(s):
// \rr|WideOr5~93_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [1] & (!\rr|bg_str_count [9] $ (!\rr|bg_str_count [5]))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [9]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~93 .extended_lut = "off";
defparam \rr|WideOr5~93 .lut_mask = 64'h00000000003C003C;
defparam \rr|WideOr5~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N24
cyclonev_lcell_comb \rr|WideOr5~95 (
// Equation(s):
// \rr|WideOr5~95_combout  = ( \rr|WideOr5~93_combout  & ( (\rr|bg_str_count [4] & !\rr|bg_str_count[2]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count [4]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr5~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~95 .extended_lut = "off";
defparam \rr|WideOr5~95 .lut_mask = 64'h0000000050505050;
defparam \rr|WideOr5~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N42
cyclonev_lcell_comb \rr|WideOr5~94 (
// Equation(s):
// \rr|WideOr5~94_combout  = ( \rr|WideOr5~93_combout  & ( (!\rr|bg_str_count [4] & !\rr|bg_str_count [2]) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [4]),
	.datac(gnd),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|WideOr5~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~94 .extended_lut = "off";
defparam \rr|WideOr5~94 .lut_mask = 64'h00000000CC00CC00;
defparam \rr|WideOr5~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N18
cyclonev_lcell_comb \rr|WideOr5~63 (
// Equation(s):
// \rr|WideOr5~63_combout  = ( !\rr|bg_str_count [6] & ( ((!\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|bg_str_count [11])) # (\rr|WideOr5~91_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|WideOr5~94_combout  & !\rr|bg_str_count [11]))))) ) ) # ( 
// \rr|bg_str_count [6] & ( ((!\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|bg_str_count [11])) # (\rr|WideOr5~92_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|WideOr5~95_combout  & !\rr|bg_str_count [11]))))) ) )

	.dataa(!\rr|WideOr5~92_combout ),
	.datab(!\rr|WideOr5~91_combout ),
	.datac(!\rr|WideOr5~95_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [11]),
	.datag(!\rr|WideOr5~94_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~63 .extended_lut = "on";
defparam \rr|WideOr5~63 .lut_mask = 64'h330F550FFF00FF00;
defparam \rr|WideOr5~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N54
cyclonev_lcell_comb \rr|WideOr5~62 (
// Equation(s):
// \rr|WideOr5~62_combout  = ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [4] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~62 .extended_lut = "off";
defparam \rr|WideOr5~62 .lut_mask = 64'h0000000000800000;
defparam \rr|WideOr5~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N36
cyclonev_lcell_comb \rr|WideOr5~13 (
// Equation(s):
// \rr|WideOr5~13_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [11] & ((((\rr|WideOr5~63_combout ))))) # (\rr|bg_str_count [11] & (((!\rr|WideOr5~63_combout  & (\rr|WideOr5~62_combout )) # (\rr|WideOr5~63_combout  & ((\rr|WideOr5~61_combout 
// )))))) ) ) # ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count [11] & ((((\rr|WideOr5~63_combout ))))) # (\rr|bg_str_count [11] & (((!\rr|WideOr5~63_combout  & ((\rr|WideOr5~67_combout ))) # (\rr|WideOr5~63_combout  & (\rr|WideOr5~113_combout ))))) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|WideOr5~113_combout ),
	.datac(!\rr|WideOr5~67_combout ),
	.datad(!\rr|WideOr5~61_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr5~63_combout ),
	.datag(!\rr|WideOr5~62_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~13 .extended_lut = "on";
defparam \rr|WideOr5~13 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rr|WideOr5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N12
cyclonev_lcell_comb \rr|WideOr5~1 (
// Equation(s):
// \rr|WideOr5~1_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & ((!\rr|WideOr4~4_combout ) # (!\rr|bg_str_count [5]))) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & ((!\rr|WideOr5~0_combout ) # 
// (\rr|bg_str_count [5]))) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|WideOr5~0_combout ),
	.datac(!\rr|WideOr4~4_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~1 .extended_lut = "off";
defparam \rr|WideOr5~1 .lut_mask = 64'h4455445555505550;
defparam \rr|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N27
cyclonev_lcell_comb \rr|WideOr5~4 (
// Equation(s):
// \rr|WideOr5~4_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [11] ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~4 .extended_lut = "off";
defparam \rr|WideOr5~4 .lut_mask = 64'h0000000055555555;
defparam \rr|WideOr5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N36
cyclonev_lcell_comb \rr|WideOr5~2 (
// Equation(s):
// \rr|WideOr5~2_combout  = (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [2])) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q ))))

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~2 .extended_lut = "off";
defparam \rr|WideOr5~2 .lut_mask = 64'h4101410141014101;
defparam \rr|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N39
cyclonev_lcell_comb \rr|WideOr5~3 (
// Equation(s):
// \rr|WideOr5~3_combout  = (!\rr|bg_str_count [2] & ((!\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))))

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [2]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~3 .extended_lut = "off";
defparam \rr|WideOr5~3 .lut_mask = 64'h4020402040204020;
defparam \rr|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N12
cyclonev_lcell_comb \rr|WideOr5~5 (
// Equation(s):
// \rr|WideOr5~5_combout  = ( \rr|WideOr5~3_combout  & ( (\rr|WideOr5~4_combout  & (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr5~2_combout ) # (\rr|bg_str_count [4])))) ) ) # ( !\rr|WideOr5~3_combout  & ( (\rr|WideOr5~4_combout  & (!\rr|bg_str_count [4] 
// & (\rr|WideOr5~2_combout  & \rr|bg_str_count[3]~DUPLICATE_q ))) ) )

	.dataa(!\rr|WideOr5~4_combout ),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|WideOr5~2_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~5 .extended_lut = "off";
defparam \rr|WideOr5~5 .lut_mask = 64'h0004000400150015;
defparam \rr|WideOr5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N48
cyclonev_lcell_comb \rr|WideOr5~9 (
// Equation(s):
// \rr|WideOr5~9_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [2] & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [4])) # (\rr|bg_str_count [2] & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [4])))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count [4])) ) ) ) # ( 
// \rr|bg_str_count [5] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [2] & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [4]))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[1]~DUPLICATE_q  
// & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [2] & (\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & (!\rr|bg_str_count [2] $ (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [2]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~9 .extended_lut = "off";
defparam \rr|WideOr5~9 .lut_mask = 64'h0849002005000410;
defparam \rr|WideOr5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N33
cyclonev_lcell_comb \rr|WideOr5~10 (
// Equation(s):
// \rr|WideOr5~10_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [4] & !\rr|bg_str_count [2]))) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [4] & \rr|bg_str_count [2]))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count [2]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~10 .extended_lut = "off";
defparam \rr|WideOr5~10 .lut_mask = 64'h0080008001000100;
defparam \rr|WideOr5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N24
cyclonev_lcell_comb \rr|WideOr5~11 (
// Equation(s):
// \rr|WideOr5~11_combout  = ( \rr|WideOr5~9_combout  & ( \rr|WideOr5~10_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [6]) # ((!\rr|bg_str_count [11] & \rr|WideOr5~8_combout )))) # (\rr|bg_str_count [5] & (\rr|bg_str_count [11])) ) ) ) # ( 
// !\rr|WideOr5~9_combout  & ( \rr|WideOr5~10_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [6]) # (\rr|WideOr5~8_combout )))) # (\rr|bg_str_count [11] & (\rr|bg_str_count [6] & (\rr|bg_str_count [5]))) ) ) ) # ( 
// \rr|WideOr5~9_combout  & ( !\rr|WideOr5~10_combout  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & \rr|WideOr5~8_combout ))) # (\rr|bg_str_count [11] & (!\rr|bg_str_count [6])) ) ) ) # ( !\rr|WideOr5~9_combout  & ( 
// !\rr|WideOr5~10_combout  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & \rr|WideOr5~8_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|WideOr5~8_combout ),
	.datae(!\rr|WideOr5~9_combout ),
	.dataf(!\rr|WideOr5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~11 .extended_lut = "off";
defparam \rr|WideOr5~11 .lut_mask = 64'h0020446481A1C5E5;
defparam \rr|WideOr5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N30
cyclonev_lcell_comb \rr|WideOr5~6 (
// Equation(s):
// \rr|WideOr5~6_combout  = ( \rr|bg_str_count [4] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [6])) ) ) # ( !\rr|bg_str_count [4] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count [11] & \rr|bg_str_count [6]))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~6 .extended_lut = "off";
defparam \rr|WideOr5~6 .lut_mask = 64'h0008000811001100;
defparam \rr|WideOr5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N3
cyclonev_lcell_comb \rr|WideOr5~7 (
// Equation(s):
// \rr|WideOr5~7_combout  = ( \rr|WideOr5~0_combout  & ( \rr|WideOr4~5_combout  & ( (!\rr|bg_str_count [5] & ((\rr|WideOr5~6_combout ))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [11])) ) ) ) # ( !\rr|WideOr5~0_combout  & ( \rr|WideOr4~5_combout  & ( 
// (!\rr|bg_str_count [5] & (((\rr|WideOr5~6_combout )))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [11] & (!\rr|bg_str_count [4]))) ) ) ) # ( \rr|WideOr5~0_combout  & ( !\rr|WideOr4~5_combout  & ( (!\rr|bg_str_count [11] & \rr|bg_str_count [5]) ) ) ) # ( 
// !\rr|WideOr5~0_combout  & ( !\rr|WideOr4~5_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [4] & \rr|bg_str_count [5])) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [4]),
	.datac(!\rr|WideOr5~6_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr5~0_combout ),
	.dataf(!\rr|WideOr4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~7 .extended_lut = "off";
defparam \rr|WideOr5~7 .lut_mask = 64'h008800AA0F880FAA;
defparam \rr|WideOr5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N54
cyclonev_lcell_comb \rr|WideOr5~12 (
// Equation(s):
// \rr|WideOr5~12_combout  = ( !\rr|WideOr5~11_combout  & ( \rr|WideOr5~7_combout  & ( !\rr|bg_str_count[9]~DUPLICATE_q  ) ) ) # ( \rr|WideOr5~11_combout  & ( !\rr|WideOr5~7_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr5~5_combout  & 
// ((\rr|bg_str_count [6]) # (\rr|WideOr5~1_combout )))) ) ) ) # ( !\rr|WideOr5~11_combout  & ( !\rr|WideOr5~7_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q ) # ((!\rr|WideOr5~5_combout  & ((\rr|bg_str_count [6]) # (\rr|WideOr5~1_combout )))) ) ) )

	.dataa(!\rr|WideOr5~1_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~5_combout ),
	.datae(!\rr|WideOr5~11_combout ),
	.dataf(!\rr|WideOr5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~12 .extended_lut = "off";
defparam \rr|WideOr5~12 .lut_mask = 64'hF7F00700F0F00000;
defparam \rr|WideOr5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N54
cyclonev_lcell_comb \rr|WideOr5~76 (
// Equation(s):
// \rr|WideOr5~76_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~76 .extended_lut = "off";
defparam \rr|WideOr5~76 .lut_mask = 64'h0080000000000100;
defparam \rr|WideOr5~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N57
cyclonev_lcell_comb \rr|WideOr5~82 (
// Equation(s):
// \rr|WideOr5~82_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|WideOr4~5_combout ))) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|WideOr4~5_combout  & 
// ((!\rr|bg_str_count [1] & ((!\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count [5] & \rr|bg_str_count[0]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~5_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~82 .extended_lut = "off";
defparam \rr|WideOr5~82 .lut_mask = 64'h00A400A400800080;
defparam \rr|WideOr5~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N30
cyclonev_lcell_comb \rr|WideOr5~75 (
// Equation(s):
// \rr|WideOr5~75_combout  = ( !\rr|bg_str_count [1] & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~75 .extended_lut = "off";
defparam \rr|WideOr5~75 .lut_mask = 64'h0000000002000000;
defparam \rr|WideOr5~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N12
cyclonev_lcell_comb \rr|WideOr5~100 (
// Equation(s):
// \rr|WideOr5~100_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count [5])) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [1] & \rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [5]))))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [1] & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & 
// (!\rr|bg_str_count [1] & \rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~100 .extended_lut = "off";
defparam \rr|WideOr5~100 .lut_mask = 64'h0020020030408004;
defparam \rr|WideOr5~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N18
cyclonev_lcell_comb \rr|WideOr5~102 (
// Equation(s):
// \rr|WideOr5~102_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~102 .extended_lut = "off";
defparam \rr|WideOr5~102 .lut_mask = 64'h0000000000000028;
defparam \rr|WideOr5~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N6
cyclonev_lcell_comb \rr|WideOr5~111 (
// Equation(s):
// \rr|WideOr5~111_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [1])) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count 
// [5])))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~111 .extended_lut = "off";
defparam \rr|WideOr5~111 .lut_mask = 64'h4020000000000202;
defparam \rr|WideOr5~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N54
cyclonev_lcell_comb \rr|WideOr5~101 (
// Equation(s):
// \rr|WideOr5~101_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [1] & (\rr|WideOr4~5_combout  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr4~5_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~101 .extended_lut = "off";
defparam \rr|WideOr5~101 .lut_mask = 64'h0028002800000000;
defparam \rr|WideOr5~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N42
cyclonev_lcell_comb \rr|WideOr5~78 (
// Equation(s):
// \rr|WideOr5~78_combout  = ( !\rr|bg_str_count [4] & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count [11] & (\rr|WideOr5~101_combout )) # (\rr|bg_str_count [11] & ((\rr|WideOr5~111_combout )))))) # (\rr|bg_str_count [6] & ((((\rr|bg_str_count [11]))))) ) ) 
// # ( \rr|bg_str_count [4] & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count [11] & ((\rr|WideOr5~102_combout ))) # (\rr|bg_str_count [11] & (\rr|WideOr5~100_combout ))))) # (\rr|bg_str_count [6] & ((((\rr|bg_str_count [11]))))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr5~100_combout ),
	.datac(!\rr|WideOr5~102_combout ),
	.datad(!\rr|WideOr5~111_combout ),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|bg_str_count [11]),
	.datag(!\rr|WideOr5~101_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~78 .extended_lut = "on";
defparam \rr|WideOr5~78 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \rr|WideOr5~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N36
cyclonev_lcell_comb \rr|WideOr5~77 (
// Equation(s):
// \rr|WideOr5~77_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [1] & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~77 .extended_lut = "off";
defparam \rr|WideOr5~77 .lut_mask = 64'h0000100000000000;
defparam \rr|WideOr5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N0
cyclonev_lcell_comb \rr|WideOr5~21 (
// Equation(s):
// \rr|WideOr5~21_combout  = ( !\rr|bg_str_count [4] & ( (!\rr|bg_str_count [6] & ((((\rr|WideOr5~78_combout ))))) # (\rr|bg_str_count [6] & (((!\rr|WideOr5~78_combout  & (\rr|WideOr5~77_combout )) # (\rr|WideOr5~78_combout  & ((\rr|WideOr5~75_combout )))))) 
// ) ) # ( \rr|bg_str_count [4] & ( (!\rr|bg_str_count [6] & ((((\rr|WideOr5~78_combout ))))) # (\rr|bg_str_count [6] & (((!\rr|WideOr5~78_combout  & ((\rr|WideOr5~82_combout ))) # (\rr|WideOr5~78_combout  & (\rr|WideOr5~76_combout ))))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr5~76_combout ),
	.datac(!\rr|WideOr5~82_combout ),
	.datad(!\rr|WideOr5~75_combout ),
	.datae(!\rr|bg_str_count [4]),
	.dataf(!\rr|WideOr5~78_combout ),
	.datag(!\rr|WideOr5~77_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~21 .extended_lut = "on";
defparam \rr|WideOr5~21 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rr|WideOr5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N36
cyclonev_lcell_comb \rr|WideOr5~25 (
// Equation(s):
// \rr|WideOr5~25_combout  = ( \rr|WideOr5~12_combout  & ( \rr|WideOr5~21_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count [10]) # (\rr|WideOr5~13_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~17_combout  & 
// ((\rr|bg_str_count [10])))) ) ) ) # ( !\rr|WideOr5~12_combout  & ( \rr|WideOr5~21_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count [10]) # (\rr|WideOr5~13_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count [10])) 
// # (\rr|WideOr5~17_combout ))) ) ) ) # ( \rr|WideOr5~12_combout  & ( !\rr|WideOr5~21_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr5~13_combout  & !\rr|bg_str_count [10])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~17_combout  & 
// ((\rr|bg_str_count [10])))) ) ) ) # ( !\rr|WideOr5~12_combout  & ( !\rr|WideOr5~21_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr5~13_combout  & !\rr|bg_str_count [10])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count [10])) 
// # (\rr|WideOr5~17_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~17_combout ),
	.datac(!\rr|WideOr5~13_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|WideOr5~12_combout ),
	.dataf(!\rr|WideOr5~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~25 .extended_lut = "off";
defparam \rr|WideOr5~25 .lut_mask = 64'h5F110A115FBB0ABB;
defparam \rr|WideOr5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N18
cyclonev_lcell_comb \rr|WideOr5~114 (
// Equation(s):
// \rr|WideOr5~114_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [6]))) ) ) ) # ( !\rr|bg_str_count [11] & ( 
// \rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [6])))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~114 .extended_lut = "off";
defparam \rr|WideOr5~114 .lut_mask = 64'h4020009000900040;
defparam \rr|WideOr5~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y68_N53
dffeas \rr|bg_str_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[7] .is_wysiwyg = "true";
defparam \rr|bg_str_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N24
cyclonev_lcell_comb \rr|WideOr5~44 (
// Equation(s):
// \rr|WideOr5~44_combout  = ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count [9] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (!\rr|bg_str_count [7] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~44 .extended_lut = "off";
defparam \rr|WideOr5~44 .lut_mask = 64'h8000000000000000;
defparam \rr|WideOr5~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N12
cyclonev_lcell_comb \rr|WideOr5~47 (
// Equation(s):
// \rr|WideOr5~47_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [9] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (!\rr|bg_str_count [7] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~47 .extended_lut = "off";
defparam \rr|WideOr5~47 .lut_mask = 64'h0000000000008000;
defparam \rr|WideOr5~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N42
cyclonev_lcell_comb \rr|WideOr5~43 (
// Equation(s):
// \rr|WideOr5~43_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count [9] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count [7] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|bg_str_count [9] 
// & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (\rr|bg_str_count [7]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count [7])))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// !\rr|bg_str_count [9] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [7] $ (((\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [5]))))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~43 .extended_lut = "off";
defparam \rr|WideOr5~43 .lut_mask = 64'h00E1000000860010;
defparam \rr|WideOr5~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N9
cyclonev_lcell_comb \rr|WideOr5~45 (
// Equation(s):
// \rr|WideOr5~45_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count [0] ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~45 .extended_lut = "off";
defparam \rr|WideOr5~45 .lut_mask = 64'h5555555500000000;
defparam \rr|WideOr5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N48
cyclonev_lcell_comb \rr|WideOr5~46 (
// Equation(s):
// \rr|WideOr5~46_combout  = ( \rr|bg_str_count [9] & ( (\rr|WideOr5~45_combout  & ((!\rr|bg_str_count [6] & (\rr|bg_str_count [7] & !\rr|bg_str_count [5])) # (\rr|bg_str_count [6] & ((\rr|bg_str_count [5]))))) ) ) # ( !\rr|bg_str_count [9] & ( 
// (!\rr|bg_str_count [6] & (\rr|WideOr5~45_combout  & (!\rr|bg_str_count [7] $ (\rr|bg_str_count [5])))) ) )

	.dataa(!\rr|bg_str_count [7]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr5~45_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~46 .extended_lut = "off";
defparam \rr|WideOr5~46 .lut_mask = 64'h0804080404030403;
defparam \rr|WideOr5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N54
cyclonev_lcell_comb \rr|WideOr5~48 (
// Equation(s):
// \rr|WideOr5~48_combout  = ( \rr|bg_str_count [11] & ( \rr|WideOr5~46_combout  & ( (\rr|bg_str_count [1]) # (\rr|WideOr5~47_combout ) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|WideOr5~46_combout  & ( (!\rr|bg_str_count [1] & (\rr|WideOr5~44_combout )) # 
// (\rr|bg_str_count [1] & ((\rr|WideOr5~43_combout ))) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|WideOr5~46_combout  & ( (\rr|WideOr5~47_combout  & !\rr|bg_str_count [1]) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|WideOr5~46_combout  & ( (!\rr|bg_str_count 
// [1] & (\rr|WideOr5~44_combout )) # (\rr|bg_str_count [1] & ((\rr|WideOr5~43_combout ))) ) ) )

	.dataa(!\rr|WideOr5~44_combout ),
	.datab(!\rr|WideOr5~47_combout ),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|WideOr5~43_combout ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|WideOr5~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~48 .extended_lut = "off";
defparam \rr|WideOr5~48 .lut_mask = 64'h505F3030505F3F3F;
defparam \rr|WideOr5~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N0
cyclonev_lcell_comb \rr|WideOr5~49 (
// Equation(s):
// \rr|WideOr5~49_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|WideOr5~48_combout  ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|WideOr5~114_combout  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count [1])) ) )

	.dataa(!\rr|WideOr5~114_combout ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~48_combout ),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~49 .extended_lut = "off";
defparam \rr|WideOr5~49 .lut_mask = 64'h110011000F0F0F0F;
defparam \rr|WideOr5~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N21
cyclonev_lcell_comb \rr|WideOr5~36 (
// Equation(s):
// \rr|WideOr5~36_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] $ (\rr|bg_str_count[7]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~36 .extended_lut = "off";
defparam \rr|WideOr5~36 .lut_mask = 64'h9090909002020202;
defparam \rr|WideOr5~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N24
cyclonev_lcell_comb \rr|WideOr5~38 (
// Equation(s):
// \rr|WideOr5~38_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & !\rr|bg_str_count[0]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~38 .extended_lut = "off";
defparam \rr|WideOr5~38 .lut_mask = 64'hA0A0A0A000000000;
defparam \rr|WideOr5~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N3
cyclonev_lcell_comb \rr|WideOr5~37 (
// Equation(s):
// \rr|WideOr5~37_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & 
// \rr|bg_str_count[7]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~37 .extended_lut = "off";
defparam \rr|WideOr5~37 .lut_mask = 64'h1010101081818181;
defparam \rr|WideOr5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N18
cyclonev_lcell_comb \rr|WideOr5~35 (
// Equation(s):
// \rr|WideOr5~35_combout  = ( \rr|bg_str_count [6] & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~35 .extended_lut = "off";
defparam \rr|WideOr5~35 .lut_mask = 64'h9292929204040404;
defparam \rr|WideOr5~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N36
cyclonev_lcell_comb \rr|WideOr5~39 (
// Equation(s):
// \rr|WideOr5~39_combout  = ( \rr|WideOr5~37_combout  & ( \rr|WideOr5~35_combout  & ( ((\rr|WideOr5~4_combout  & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr5~36_combout )))) # (\rr|WideOr5~38_combout ) ) ) ) # ( !\rr|WideOr5~37_combout  & ( 
// \rr|WideOr5~35_combout  & ( ((\rr|WideOr5~4_combout  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr5~36_combout ))) # (\rr|WideOr5~38_combout ) ) ) ) # ( \rr|WideOr5~37_combout  & ( !\rr|WideOr5~35_combout  & ( (\rr|WideOr5~4_combout  & 
// ((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr5~36_combout ))) ) ) ) # ( !\rr|WideOr5~37_combout  & ( !\rr|WideOr5~35_combout  & ( (\rr|WideOr5~4_combout  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr5~36_combout )) ) ) )

	.dataa(!\rr|WideOr5~4_combout ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~36_combout ),
	.datad(!\rr|WideOr5~38_combout ),
	.datae(!\rr|WideOr5~37_combout ),
	.dataf(!\rr|WideOr5~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~39 .extended_lut = "off";
defparam \rr|WideOr5~39 .lut_mask = 64'h0101454501FF45FF;
defparam \rr|WideOr5~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N42
cyclonev_lcell_comb \rr|WideOr5~29 (
// Equation(s):
// \rr|WideOr5~29_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~29 .extended_lut = "off";
defparam \rr|WideOr5~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \rr|WideOr5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N54
cyclonev_lcell_comb \rr|WideOr5~40 (
// Equation(s):
// \rr|WideOr5~40_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|WideOr5~29_combout ))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|WideOr5~29_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|WideOr5~29_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~40 .extended_lut = "off";
defparam \rr|WideOr5~40 .lut_mask = 64'h0000000800200000;
defparam \rr|WideOr5~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N33
cyclonev_lcell_comb \rr|WideOr10~0 (
// Equation(s):
// \rr|WideOr10~0_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~0 .extended_lut = "off";
defparam \rr|WideOr10~0 .lut_mask = 64'h00FF00FF00000000;
defparam \rr|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N12
cyclonev_lcell_comb \rr|WideOr5~41 (
// Equation(s):
// \rr|WideOr5~41_combout  = ( \rr|WideOr5~37_combout  & ( \rr|WideOr5~29_combout  & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count [6] & ((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr10~0_combout )))) ) ) ) # ( !\rr|WideOr5~37_combout  & ( 
// \rr|WideOr5~29_combout  & ( (\rr|bg_str_count [11] & (\rr|WideOr10~0_combout  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr5~37_combout  & ( !\rr|WideOr5~29_combout  & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count 
// [6] & \rr|bg_str_count[9]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|WideOr10~0_combout ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|WideOr5~37_combout ),
	.dataf(!\rr|WideOr5~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~41 .extended_lut = "off";
defparam \rr|WideOr5~41 .lut_mask = 64'h0000005010001050;
defparam \rr|WideOr5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N30
cyclonev_lcell_comb \rr|WideOr5~33 (
// Equation(s):
// \rr|WideOr5~33_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [6] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~33 .extended_lut = "off";
defparam \rr|WideOr5~33 .lut_mask = 64'h1000000400002000;
defparam \rr|WideOr5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N0
cyclonev_lcell_comb \rr|WideOr5~34 (
// Equation(s):
// \rr|WideOr5~34_combout  = ( \rr|WideOr5~33_combout  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [11])) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr5~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~34 .extended_lut = "off";
defparam \rr|WideOr5~34 .lut_mask = 64'h0000000008080808;
defparam \rr|WideOr5~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N6
cyclonev_lcell_comb \rr|WideOr5~42 (
// Equation(s):
// \rr|WideOr5~42_combout  = ( !\rr|WideOr5~34_combout  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|WideOr5~39_combout ) # (\rr|bg_str_count[3]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr5~34_combout  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|WideOr5~40_combout  & !\rr|WideOr5~41_combout )) ) ) )

	.dataa(!\rr|WideOr5~39_combout ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~40_combout ),
	.datad(!\rr|WideOr5~41_combout ),
	.datae(!\rr|WideOr5~34_combout ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~42 .extended_lut = "off";
defparam \rr|WideOr5~42 .lut_mask = 64'hFCCC0000BBBB0000;
defparam \rr|WideOr5~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N48
cyclonev_lcell_comb \rr|WideOr5~30 (
// Equation(s):
// \rr|WideOr5~30_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q 
//  & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [11] & (\rr|bg_str_count [5] & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count 
// [6] & (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & !\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [11] $ (((!\rr|bg_str_count [5]) # (!\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [11] & (\rr|bg_str_count [5] & \rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [11] & 
// (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & !\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~30 .extended_lut = "off";
defparam \rr|WideOr5~30 .lut_mask = 64'h1442911400021000;
defparam \rr|WideOr5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N45
cyclonev_lcell_comb \rr|WideOr5~31 (
// Equation(s):
// \rr|WideOr5~31_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (!\rr|bg_str_count [11] & \rr|bg_str_count [6]))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [5] & 
// (\rr|bg_str_count [11] & !\rr|bg_str_count [6]))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count [11])) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] $ (!\rr|bg_str_count [11]))))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count [6]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~31 .extended_lut = "off";
defparam \rr|WideOr5~31 .lut_mask = 64'h1600160001800180;
defparam \rr|WideOr5~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y68_N45
cyclonev_lcell_comb \rr|WideOr5~32 (
// Equation(s):
// \rr|WideOr5~32_combout  = ( \rr|WideOr5~31_combout  & ( ((\rr|WideOr5~30_combout  & (\rr|WideOr5~29_combout  & \rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|WideOr4~4_combout ) ) ) # ( !\rr|WideOr5~31_combout  & ( (\rr|WideOr5~30_combout  & 
// (\rr|WideOr5~29_combout  & \rr|bg_str_count[3]~DUPLICATE_q )) ) )

	.dataa(!\rr|WideOr5~30_combout ),
	.datab(!\rr|WideOr5~29_combout ),
	.datac(!\rr|WideOr4~4_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~32 .extended_lut = "off";
defparam \rr|WideOr5~32 .lut_mask = 64'h001100110F1F0F1F;
defparam \rr|WideOr5~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N12
cyclonev_lcell_comb \rr|WideOr5~83 (
// Equation(s):
// \rr|WideOr5~83_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~83 .extended_lut = "off";
defparam \rr|WideOr5~83 .lut_mask = 64'h0000000001002000;
defparam \rr|WideOr5~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N24
cyclonev_lcell_comb \rr|WideOr5~85 (
// Equation(s):
// \rr|WideOr5~85_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~85 .extended_lut = "off";
defparam \rr|WideOr5~85 .lut_mask = 64'h0020000002000100;
defparam \rr|WideOr5~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N18
cyclonev_lcell_comb \rr|WideOr5~104 (
// Equation(s):
// \rr|WideOr5~104_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [6])) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~104 .extended_lut = "off";
defparam \rr|WideOr5~104 .lut_mask = 64'h0040004004048000;
defparam \rr|WideOr5~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N36
cyclonev_lcell_comb \rr|WideOr5~105 (
// Equation(s):
// \rr|WideOr5~105_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [11] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [11] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [11] & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~105 .extended_lut = "off";
defparam \rr|WideOr5~105 .lut_mask = 64'h0001002000000040;
defparam \rr|WideOr5~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N48
cyclonev_lcell_comb \rr|WideOr5~103 (
// Equation(s):
// \rr|WideOr5~103_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~103 .extended_lut = "off";
defparam \rr|WideOr5~103 .lut_mask = 64'h0020001002000100;
defparam \rr|WideOr5~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N6
cyclonev_lcell_comb \rr|WideOr5~110 (
// Equation(s):
// \rr|WideOr5~110_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [6]))) # 
// (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [6])))) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] & 
// !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count [11] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~110 .extended_lut = "off";
defparam \rr|WideOr5~110 .lut_mask = 64'h04000102A0002900;
defparam \rr|WideOr5~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N30
cyclonev_lcell_comb \rr|WideOr5~86 (
// Equation(s):
// \rr|WideOr5~86_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((((!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|WideOr5~104_combout ))) # (\rr|bg_str_count [5] & (((\rr|WideOr5~110_combout  & (\rr|bg_str_count[9]~DUPLICATE_q 
// ))))) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( ((!\rr|bg_str_count [5] & (((!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr5~103_combout )))) # (\rr|bg_str_count [5] & (\rr|WideOr5~105_combout  & (\rr|bg_str_count[9]~DUPLICATE_q )))) ) )

	.dataa(!\rr|WideOr5~104_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr5~105_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~103_combout ),
	.datag(!\rr|WideOr5~110_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~86 .extended_lut = "on";
defparam \rr|WideOr5~86 .lut_mask = 64'hCC47CC03CC47CCCF;
defparam \rr|WideOr5~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N42
cyclonev_lcell_comb \rr|WideOr5~84 (
// Equation(s):
// \rr|WideOr5~84_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~84 .extended_lut = "off";
defparam \rr|WideOr5~84 .lut_mask = 64'h0000000880000000;
defparam \rr|WideOr5~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N54
cyclonev_lcell_comb \rr|WideOr5~90 (
// Equation(s):
// \rr|WideOr5~90_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [6] & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~90 .extended_lut = "off";
defparam \rr|WideOr5~90 .lut_mask = 64'h0040200000008020;
defparam \rr|WideOr5~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N0
cyclonev_lcell_comb \rr|WideOr5~50 (
// Equation(s):
// \rr|WideOr5~50_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|WideOr5~86_combout  & (\rr|WideOr5~90_combout )) # (\rr|WideOr5~86_combout  & ((\rr|WideOr5~84_combout )))))) # (\rr|bg_str_count[9]~DUPLICATE_q 
//  & ((((\rr|WideOr5~86_combout ))))) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr5~86_combout  & (((\rr|WideOr5~85_combout )))) # (\rr|WideOr5~86_combout  & (\rr|WideOr5~83_combout )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & ((((\rr|WideOr5~86_combout ))))) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~83_combout ),
	.datac(!\rr|WideOr5~85_combout ),
	.datad(!\rr|WideOr5~86_combout ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|WideOr5~84_combout ),
	.datag(!\rr|WideOr5~90_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~50 .extended_lut = "on";
defparam \rr|WideOr5~50 .lut_mask = 64'h0A550A770AFF0A77;
defparam \rr|WideOr5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N30
cyclonev_lcell_comb \rr|WideOr5~54 (
// Equation(s):
// \rr|WideOr5~54_combout  = ( \rr|WideOr5~32_combout  & ( \rr|WideOr5~50_combout  & ( (!\rr|bg_str_count [10] & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|WideOr5~42_combout )))) # (\rr|bg_str_count [10] & (((\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|WideOr5~49_combout ))) ) ) ) # ( !\rr|WideOr5~32_combout  & ( \rr|WideOr5~50_combout  & ( (!\rr|bg_str_count [10] & (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|WideOr5~42_combout )))) # (\rr|bg_str_count [10] & (((\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|WideOr5~49_combout ))) ) ) ) # ( \rr|WideOr5~32_combout  & ( !\rr|WideOr5~50_combout  & ( (!\rr|bg_str_count [10] & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # (!\rr|WideOr5~42_combout )))) # (\rr|bg_str_count [10] & (\rr|WideOr5~49_combout  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr5~32_combout  & ( !\rr|WideOr5~50_combout  & ( (!\rr|bg_str_count [10] & (((\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|WideOr5~42_combout )))) # (\rr|bg_str_count [10] & (\rr|WideOr5~49_combout  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|WideOr5~49_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~42_combout ),
	.datae(!\rr|WideOr5~32_combout ),
	.dataf(!\rr|WideOr5~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~54 .extended_lut = "off";
defparam \rr|WideOr5~54 .lut_mask = 64'h1C10DCD01F13DFD3;
defparam \rr|WideOr5~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N12
cyclonev_lcell_comb \rr|WideOr5~57 (
// Equation(s):
// \rr|WideOr5~57_combout  = ( \rr|WideOr5~25_combout  & ( \rr|WideOr5~54_combout  & ( ((!\rr|bg_str_count [8] & ((\rr|WideOr5~28_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr5~56_combout ))) # (\rr|bg_str_count [12]) ) ) ) # ( !\rr|WideOr5~25_combout  & 
// ( \rr|WideOr5~54_combout  & ( (!\rr|bg_str_count [8] & (((\rr|WideOr5~28_combout  & !\rr|bg_str_count [12])))) # (\rr|bg_str_count [8] & (((\rr|bg_str_count [12])) # (\rr|WideOr5~56_combout ))) ) ) ) # ( \rr|WideOr5~25_combout  & ( !\rr|WideOr5~54_combout 
//  & ( (!\rr|bg_str_count [8] & (((\rr|bg_str_count [12]) # (\rr|WideOr5~28_combout )))) # (\rr|bg_str_count [8] & (\rr|WideOr5~56_combout  & ((!\rr|bg_str_count [12])))) ) ) ) # ( !\rr|WideOr5~25_combout  & ( !\rr|WideOr5~54_combout  & ( (!\rr|bg_str_count 
// [12] & ((!\rr|bg_str_count [8] & ((\rr|WideOr5~28_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr5~56_combout )))) ) ) )

	.dataa(!\rr|WideOr5~56_combout ),
	.datab(!\rr|WideOr5~28_combout ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count [12]),
	.datae(!\rr|WideOr5~25_combout ),
	.dataf(!\rr|WideOr5~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~57 .extended_lut = "off";
defparam \rr|WideOr5~57 .lut_mask = 64'h350035F0350F35FF;
defparam \rr|WideOr5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N48
cyclonev_lcell_comb \rr|Selector11~0 (
// Equation(s):
// \rr|Selector11~0_combout  = ( \rr|WideOr5~57_combout  & ( (!\rr|S.WRITE_REG~q  & ((\rr|S.WRITE_BG~DUPLICATE_q ))) # (\rr|S.WRITE_REG~q  & (\rr|hex|WideOr2~0_combout )) ) ) # ( !\rr|WideOr5~57_combout  & ( (\rr|S.WRITE_REG~q  & \rr|hex|WideOr2~0_combout ) 
// ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(gnd),
	.datac(!\rr|hex|WideOr2~0_combout ),
	.datad(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector11~0 .extended_lut = "off";
defparam \rr|Selector11~0 .lut_mask = 64'h0505050505AF05AF;
defparam \rr|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y67_N50
dffeas \rr|ascii_input[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[25] .is_wysiwyg = "true";
defparam \rr|ascii_input[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [25]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[25]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[25]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N14
dffeas \controller|controller|buffer|data_in_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [25]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N33
cyclonev_lcell_comb \controller|controller|buffer|read_data[25]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[25]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N6
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[25]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[25]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N7
dffeas \controller|controller|buffer|data_in_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [25]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N34
dffeas \controller|controller|buffer|read_data[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[25]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[25] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N9
cyclonev_lcell_comb \rr|Selector10~0 (
// Equation(s):
// \rr|Selector10~0_combout  = ( \rr|reg_num [1] & ( \rr|reg_num [3] & ( (\rr|S.WRITE_REG~q  & \rr|reg_num [2]) ) ) ) # ( !\rr|reg_num [1] & ( \rr|reg_num [3] & ( (\rr|S.WRITE_REG~q  & (\rr|reg_num [2] & \rr|reg_num [0])) ) ) ) # ( \rr|reg_num [1] & ( 
// !\rr|reg_num [3] & ( (\rr|S.WRITE_REG~q  & \rr|reg_num [2]) ) ) ) # ( !\rr|reg_num [1] & ( !\rr|reg_num [3] & ( (\rr|S.WRITE_REG~q  & \rr|reg_num [2]) ) ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(!\rr|reg_num [2]),
	.datac(!\rr|reg_num [0]),
	.datad(gnd),
	.datae(!\rr|reg_num [1]),
	.dataf(!\rr|reg_num [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector10~0 .extended_lut = "off";
defparam \rr|Selector10~0 .lut_mask = 64'h1111111101011111;
defparam \rr|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N27
cyclonev_lcell_comb \rr|WideOr6~37 (
// Equation(s):
// \rr|WideOr6~37_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & \rr|bg_str_count [1]) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [0]),
	.datac(gnd),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~37 .extended_lut = "off";
defparam \rr|WideOr6~37 .lut_mask = 64'h00CC00CC00000000;
defparam \rr|WideOr6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N33
cyclonev_lcell_comb \rr|WideOr6~5 (
// Equation(s):
// \rr|WideOr6~5_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [0] & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count [1])) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~5 .extended_lut = "off";
defparam \rr|WideOr6~5 .lut_mask = 64'h0500050000000000;
defparam \rr|WideOr6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N24
cyclonev_lcell_comb \rr|WideOr6~38 (
// Equation(s):
// \rr|WideOr6~38_combout  = ( \rr|WideOr6~37_combout  & ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr6~37_combout  & ( \rr|WideOr6~5_combout  & ( 
// (!\rr|bg_str_count [5] & !\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( \rr|WideOr6~37_combout  & ( !\rr|WideOr6~5_combout  & ( (\rr|bg_str_count [5] & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|WideOr6~37_combout ),
	.dataf(!\rr|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~38 .extended_lut = "off";
defparam \rr|WideOr6~38 .lut_mask = 64'h00001010A0A0B0B0;
defparam \rr|WideOr6~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N48
cyclonev_lcell_comb \rr|WideOr6~23 (
// Equation(s):
// \rr|WideOr6~23_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  
// & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~23 .extended_lut = "off";
defparam \rr|WideOr6~23 .lut_mask = 64'h00A000A050005000;
defparam \rr|WideOr6~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N39
cyclonev_lcell_comb \rr|WideOr6~40 (
// Equation(s):
// \rr|WideOr6~40_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|WideOr6~5_combout ) ) ) # ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|WideOr6~23_combout ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|WideOr6~23_combout ),
	.datad(!\rr|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~40 .extended_lut = "off";
defparam \rr|WideOr6~40 .lut_mask = 64'h0505050500AA00AA;
defparam \rr|WideOr6~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N6
cyclonev_lcell_comb \rr|WideOr6~29 (
// Equation(s):
// \rr|WideOr6~29_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[3]~DUPLICATE_q 
//  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~29 .extended_lut = "off";
defparam \rr|WideOr6~29 .lut_mask = 64'h003000303C003C00;
defparam \rr|WideOr6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N51
cyclonev_lcell_comb \rr|WideOr6~28 (
// Equation(s):
// \rr|WideOr6~28_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~28 .extended_lut = "off";
defparam \rr|WideOr6~28 .lut_mask = 64'h3232323208080808;
defparam \rr|WideOr6~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N54
cyclonev_lcell_comb \rr|WideOr6~39 (
// Equation(s):
// \rr|WideOr6~39_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((\rr|WideOr6~28_combout ))) # (\rr|bg_str_count [5] & (\rr|WideOr6~23_combout )) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|WideOr6~29_combout  & 
// !\rr|bg_str_count [5]) ) )

	.dataa(!\rr|WideOr6~23_combout ),
	.datab(!\rr|WideOr6~29_combout ),
	.datac(!\rr|WideOr6~28_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~39 .extended_lut = "off";
defparam \rr|WideOr6~39 .lut_mask = 64'h33000F5533000F55;
defparam \rr|WideOr6~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N29
dffeas \rr|bg_str_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|bg_str_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|bg_str_count[3] .is_wysiwyg = "true";
defparam \rr|bg_str_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N12
cyclonev_lcell_comb \rr|WideOr6~6 (
// Equation(s):
// \rr|WideOr6~6_combout  = ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [1])) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~6 .extended_lut = "off";
defparam \rr|WideOr6~6 .lut_mask = 64'h0000000000A000A0;
defparam \rr|WideOr6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N30
cyclonev_lcell_comb \rr|WideOr6~36 (
// Equation(s):
// \rr|WideOr6~36_combout  = ( \rr|WideOr6~5_combout  & ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[4]~DUPLICATE_q  ) ) ) # ( \rr|WideOr6~5_combout  & ( !\rr|bg_str_count [5] & ( (\rr|WideOr6~6_combout  & \rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|WideOr6~5_combout  & ( !\rr|bg_str_count [5] & ( (\rr|WideOr6~6_combout  & \rr|bg_str_count[4]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|WideOr6~6_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|WideOr6~5_combout ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~36 .extended_lut = "off";
defparam \rr|WideOr6~36 .lut_mask = 64'h050505050000F0F0;
defparam \rr|WideOr6~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N6
cyclonev_lcell_comb \rr|WideOr6~41 (
// Equation(s):
// \rr|WideOr6~41_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|WideOr6~36_combout  & ( (\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr6~38_combout ) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|WideOr6~36_combout  & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~40_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr6~39_combout ))) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|WideOr6~36_combout  & ( (\rr|WideOr6~38_combout  & 
// !\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|WideOr6~36_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~40_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr6~39_combout ))) ) ) )

	.dataa(!\rr|WideOr6~38_combout ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~40_combout ),
	.datad(!\rr|WideOr6~39_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~41 .extended_lut = "off";
defparam \rr|WideOr6~41 .lut_mask = 64'h0C3F44440C3F7777;
defparam \rr|WideOr6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N36
cyclonev_lcell_comb \rr|WideOr6~24 (
// Equation(s):
// \rr|WideOr6~24_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) # ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q 
// ))))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~24 .extended_lut = "off";
defparam \rr|WideOr6~24 .lut_mask = 64'h00340034A800A800;
defparam \rr|WideOr6~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N45
cyclonev_lcell_comb \rr|WideOr6~30 (
// Equation(s):
// \rr|WideOr6~30_combout  = ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr6~29_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr6~28_combout  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) # ( !\rr|WideOr6~6_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr6~29_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr6~28_combout )))) ) )

	.dataa(!\rr|WideOr6~28_combout ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~29_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|WideOr6~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~30 .extended_lut = "off";
defparam \rr|WideOr6~30 .lut_mask = 64'h1D001DCC1D001DCC;
defparam \rr|WideOr6~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N24
cyclonev_lcell_comb \rr|WideOr6~54 (
// Equation(s):
// \rr|WideOr6~54_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( ((\rr|WideOr6~30_combout  & (!\rr|bg_str_count [5] $ (((!\rr|bg_str_count[7]~DUPLICATE_q )))))) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// (((\rr|WideOr6~24_combout  & ((!\rr|bg_str_count[7]~DUPLICATE_q )))))) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~6_combout  & ((\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// (((\rr|WideOr6~24_combout )))))) ) )

	.dataa(!\rr|WideOr6~6_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr6~24_combout ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(!\rr|WideOr6~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~54 .extended_lut = "on";
defparam \rr|WideOr6~54 .lut_mask = 64'h03030C1D0C0C0303;
defparam \rr|WideOr6~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N12
cyclonev_lcell_comb \rr|WideOr6~31 (
// Equation(s):
// \rr|WideOr6~31_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [5] 
// & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~31 .extended_lut = "off";
defparam \rr|WideOr6~31 .lut_mask = 64'h0100000000800040;
defparam \rr|WideOr6~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N0
cyclonev_lcell_comb \rr|WideOr6~32 (
// Equation(s):
// \rr|WideOr6~32_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~32 .extended_lut = "off";
defparam \rr|WideOr6~32 .lut_mask = 64'h2222222266006600;
defparam \rr|WideOr6~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N33
cyclonev_lcell_comb \rr|WideOr6~33 (
// Equation(s):
// \rr|WideOr6~33_combout  = ( \rr|bg_str_count [0] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [0]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~33 .extended_lut = "off";
defparam \rr|WideOr6~33 .lut_mask = 64'h00005A5A00000000;
defparam \rr|WideOr6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N18
cyclonev_lcell_comb \rr|WideOr6~34 (
// Equation(s):
// \rr|WideOr6~34_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr6~33_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|WideOr6~32_combout ))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|WideOr6~33_combout  & ( 
// (\rr|WideOr6~6_combout  & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|WideOr6~33_combout  & ( (\rr|WideOr6~32_combout  & (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|WideOr6~33_combout  & ( (\rr|WideOr6~6_combout  & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|WideOr6~6_combout ),
	.datab(!\rr|WideOr6~32_combout ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr6~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~34 .extended_lut = "off";
defparam \rr|WideOr6~34 .lut_mask = 64'h05003000050030F0;
defparam \rr|WideOr6~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y67_N0
cyclonev_lcell_comb \rr|WideOr6~35 (
// Equation(s):
// \rr|WideOr6~35_combout  = ( \rr|WideOr6~31_combout  & ( \rr|WideOr6~34_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr6~31_combout  & ( \rr|WideOr6~34_combout  & ( \rr|bg_str_count[9]~DUPLICATE_q 
//  ) ) ) # ( \rr|WideOr6~31_combout  & ( !\rr|WideOr6~34_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|WideOr6~31_combout ),
	.dataf(!\rr|WideOr6~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~35 .extended_lut = "off";
defparam \rr|WideOr6~35 .lut_mask = 64'h0000A0A00F0FAFAF;
defparam \rr|WideOr6~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N24
cyclonev_lcell_comb \rr|WideOr6~42 (
// Equation(s):
// \rr|WideOr6~42_combout  = ( \rr|WideOr6~35_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [6] & (\rr|WideOr6~41_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr6~54_combout ))))) # (\rr|bg_str_count [8] & (((!\rr|bg_str_count [6])) # 
// (\rr|WideOr6~41_combout ))) ) ) # ( !\rr|WideOr6~35_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [6] & (\rr|WideOr6~41_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr6~54_combout ))))) # (\rr|bg_str_count [8] & (\rr|WideOr6~41_combout  & 
// (\rr|bg_str_count [6]))) ) )

	.dataa(!\rr|WideOr6~41_combout ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|WideOr6~54_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~42 .extended_lut = "off";
defparam \rr|WideOr6~42 .lut_mask = 64'h414D414D717D717D;
defparam \rr|WideOr6~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N27
cyclonev_lcell_comb \rr|WideOr6~43 (
// Equation(s):
// \rr|WideOr6~43_combout  = ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|WideOr6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~43 .extended_lut = "off";
defparam \rr|WideOr6~43 .lut_mask = 64'h00000000F000F000;
defparam \rr|WideOr6~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N24
cyclonev_lcell_comb \rr|WideOr6~53 (
// Equation(s):
// \rr|WideOr6~53_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [11]) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|bg_str_count [11])))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # ((!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [11])))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q  $ 
// (!\rr|bg_str_count [11])))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [11]) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~53 .extended_lut = "off";
defparam \rr|WideOr6~53 .lut_mask = 64'h0FF007700FF20FF0;
defparam \rr|WideOr6~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N36
cyclonev_lcell_comb \rr|WideOr6~51 (
// Equation(s):
// \rr|WideOr6~51_combout  = (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr6~23_combout  & !\rr|bg_str_count [11]))

	.dataa(gnd),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr6~23_combout ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~51 .extended_lut = "off";
defparam \rr|WideOr6~51 .lut_mask = 64'h0C000C000C000C00;
defparam \rr|WideOr6~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N42
cyclonev_lcell_comb \rr|WideOr6~49 (
// Equation(s):
// \rr|WideOr6~49_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [1] & (!\rr|bg_str_count [0] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [1] & (\rr|bg_str_count [0] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [1] & (!\rr|bg_str_count [0] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [1] 
// & (\rr|bg_str_count [0] & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~49 .extended_lut = "off";
defparam \rr|WideOr6~49 .lut_mask = 64'h0200100008008000;
defparam \rr|WideOr6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N15
cyclonev_lcell_comb \rr|WideOr6~22 (
// Equation(s):
// \rr|WideOr6~22_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count [1] & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [1] & ((\rr|bg_str_count[3]~DUPLICATE_q ) 
// # (\rr|bg_str_count [0]))) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~22 .extended_lut = "off";
defparam \rr|WideOr6~22 .lut_mask = 64'h050F050F00A000A0;
defparam \rr|WideOr6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N12
cyclonev_lcell_comb \rr|WideOr6~48 (
// Equation(s):
// \rr|WideOr6~48_combout  = ( \rr|WideOr6~22_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [11])) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [11] & \rr|WideOr6~5_combout )) ) ) # ( !\rr|WideOr6~22_combout  & ( 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [11] & \rr|WideOr6~5_combout )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~48 .extended_lut = "off";
defparam \rr|WideOr6~48 .lut_mask = 64'h00030003C0C3C0C3;
defparam \rr|WideOr6~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N42
cyclonev_lcell_comb \rr|WideOr6~50 (
// Equation(s):
// \rr|WideOr6~50_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [0] & \rr|bg_str_count[3]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count 
// [11] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [0] & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~50 .extended_lut = "off";
defparam \rr|WideOr6~50 .lut_mask = 64'h0000020000000040;
defparam \rr|WideOr6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N18
cyclonev_lcell_comb \rr|WideOr6~44 (
// Equation(s):
// \rr|WideOr6~44_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5])) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (((\rr|WideOr6~48_combout )))) # (\rr|bg_str_count [5] & 
// (\rr|WideOr6~50_combout )))) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5])) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (((\rr|WideOr6~49_combout )))) # (\rr|bg_str_count [5] 
// & (\rr|WideOr6~51_combout )))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr6~51_combout ),
	.datad(!\rr|WideOr6~49_combout ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~48_combout ),
	.datag(!\rr|WideOr6~50_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~44 .extended_lut = "on";
defparam \rr|WideOr6~44 .lut_mask = 64'h898989CDCDCD89CD;
defparam \rr|WideOr6~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y68_N18
cyclonev_lcell_comb \rr|WideOr6~52 (
// Equation(s):
// \rr|WideOr6~52_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count [11] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [11] & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[9]~DUPLICATE_q  ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( ((\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q 
// ))) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~52 .extended_lut = "off";
defparam \rr|WideOr6~52 .lut_mask = 64'h10FFFF0000FDFD00;
defparam \rr|WideOr6~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N48
cyclonev_lcell_comb \rr|WideOr6~16 (
// Equation(s):
// \rr|WideOr6~16_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr6~44_combout  & ((\rr|WideOr6~52_combout ))) # (\rr|WideOr6~44_combout  & (\rr|WideOr6~53_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  
// & (((\rr|WideOr6~44_combout ))))) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr6~44_combout  & ((\rr|WideOr4~30_combout ))) # (\rr|WideOr6~44_combout  & (\rr|WideOr6~43_combout )))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr6~44_combout ))))) ) )

	.dataa(!\rr|WideOr6~43_combout ),
	.datab(!\rr|WideOr6~53_combout ),
	.datac(!\rr|WideOr4~30_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~44_combout ),
	.datag(!\rr|WideOr6~52_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~16 .extended_lut = "on";
defparam \rr|WideOr6~16 .lut_mask = 64'h0F000F0033FF55FF;
defparam \rr|WideOr6~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N30
cyclonev_lcell_comb \rr|WideOr6~14 (
// Equation(s):
// \rr|WideOr6~14_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~6_combout  & !\rr|bg_str_count [5])) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count 
// [5] & ((\rr|WideOr6~5_combout ))) # (\rr|bg_str_count [5] & (\rr|WideOr6~6_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count [5] & \rr|WideOr6~5_combout )))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr6~6_combout ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~14 .extended_lut = "off";
defparam \rr|WideOr6~14 .lut_mask = 64'h02A702A710101010;
defparam \rr|WideOr6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N24
cyclonev_lcell_comb \rr|WideOr6~11 (
// Equation(s):
// \rr|WideOr6~11_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) 
// # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~11 .extended_lut = "off";
defparam \rr|WideOr6~11 .lut_mask = 64'h0000002004000000;
defparam \rr|WideOr6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N42
cyclonev_lcell_comb \rr|WideOr6~12 (
// Equation(s):
// \rr|WideOr6~12_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # 
// ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~12 .extended_lut = "off";
defparam \rr|WideOr6~12 .lut_mask = 64'h001C1000A8000400;
defparam \rr|WideOr6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N0
cyclonev_lcell_comb \rr|WideOr6~9 (
// Equation(s):
// \rr|WideOr6~9_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # 
// ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~9 .extended_lut = "off";
defparam \rr|WideOr6~9 .lut_mask = 64'h001C100028080400;
defparam \rr|WideOr6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N18
cyclonev_lcell_comb \rr|WideOr6~10 (
// Equation(s):
// \rr|WideOr6~10_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[9]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~10 .extended_lut = "off";
defparam \rr|WideOr6~10 .lut_mask = 64'h0000005C00002818;
defparam \rr|WideOr6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N12
cyclonev_lcell_comb \rr|WideOr6~13 (
// Equation(s):
// \rr|WideOr6~13_combout  = ( \rr|WideOr6~9_combout  & ( \rr|WideOr6~10_combout  & ( ((!\rr|bg_str_count [5] & ((\rr|WideOr6~12_combout ))) # (\rr|bg_str_count [5] & (\rr|WideOr6~11_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|WideOr6~9_combout  & ( \rr|WideOr6~10_combout  & ( (!\rr|bg_str_count [5] & (((\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|WideOr6~12_combout )))) # (\rr|bg_str_count [5] & (\rr|WideOr6~11_combout  & ((!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|WideOr6~9_combout  & ( !\rr|WideOr6~10_combout  & ( (!\rr|bg_str_count [5] & (((\rr|WideOr6~12_combout  & !\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (((\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr6~11_combout ))) ) ) ) # ( 
// !\rr|WideOr6~9_combout  & ( !\rr|WideOr6~10_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & ((\rr|WideOr6~12_combout ))) # (\rr|bg_str_count [5] & (\rr|WideOr6~11_combout )))) ) ) )

	.dataa(!\rr|WideOr6~11_combout ),
	.datab(!\rr|WideOr6~12_combout ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|WideOr6~9_combout ),
	.dataf(!\rr|WideOr6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~13 .extended_lut = "off";
defparam \rr|WideOr6~13 .lut_mask = 64'h3500350F35F035FF;
defparam \rr|WideOr6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N51
cyclonev_lcell_comb \rr|WideOr6~15 (
// Equation(s):
// \rr|WideOr6~15_combout  = ( \rr|WideOr6~13_combout  & ( (!\rr|bg_str_count [11]) # ((\rr|WideOr6~14_combout  & \rr|bg_str_count[9]~DUPLICATE_q )) ) ) # ( !\rr|WideOr6~13_combout  & ( (\rr|bg_str_count [11] & (\rr|WideOr6~14_combout  & 
// \rr|bg_str_count[9]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(gnd),
	.datac(!\rr|WideOr6~14_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~15 .extended_lut = "off";
defparam \rr|WideOr6~15 .lut_mask = 64'h00050005AAAFAAAF;
defparam \rr|WideOr6~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N24
cyclonev_lcell_comb \rr|WideOr6~2 (
// Equation(s):
// \rr|WideOr6~2_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # 
// ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~2 .extended_lut = "off";
defparam \rr|WideOr6~2 .lut_mask = 64'h0000006400002000;
defparam \rr|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N54
cyclonev_lcell_comb \rr|WideOr6~1 (
// Equation(s):
// \rr|WideOr6~1_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[3]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~1 .extended_lut = "off";
defparam \rr|WideOr6~1 .lut_mask = 64'h2400000000260000;
defparam \rr|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N33
cyclonev_lcell_comb \rr|WideOr6~0 (
// Equation(s):
// \rr|WideOr6~0_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~0 .extended_lut = "off";
defparam \rr|WideOr6~0 .lut_mask = 64'h0001212180008408;
defparam \rr|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N9
cyclonev_lcell_comb \rr|WideOr5~58 (
// Equation(s):
// \rr|WideOr5~58_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[9]~DUPLICATE_q  ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~58 .extended_lut = "off";
defparam \rr|WideOr5~58 .lut_mask = 64'h5555555500000000;
defparam \rr|WideOr5~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N6
cyclonev_lcell_comb \rr|WideOr6~3 (
// Equation(s):
// \rr|WideOr6~3_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|WideOr5~58_combout  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( 
// (\rr|WideOr5~58_combout  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) )

	.dataa(!\rr|WideOr5~58_combout ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~3 .extended_lut = "off";
defparam \rr|WideOr6~3 .lut_mask = 64'h1000100014001400;
defparam \rr|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N0
cyclonev_lcell_comb \rr|WideOr6~4 (
// Equation(s):
// \rr|WideOr6~4_combout  = ( \rr|WideOr6~0_combout  & ( \rr|WideOr6~3_combout  & ( (!\rr|bg_str_count [5] & (((\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|WideOr6~2_combout ))) # (\rr|bg_str_count [5] & (((!\rr|bg_str_count[2]~DUPLICATE_q ) # 
// (\rr|WideOr6~1_combout )))) ) ) ) # ( !\rr|WideOr6~0_combout  & ( \rr|WideOr6~3_combout  & ( (!\rr|bg_str_count [5] & (((\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|WideOr6~2_combout ))) # (\rr|bg_str_count [5] & (((\rr|WideOr6~1_combout  & 
// \rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr6~0_combout  & ( !\rr|WideOr6~3_combout  & ( (!\rr|bg_str_count [5] & (\rr|WideOr6~2_combout  & ((!\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (((!\rr|bg_str_count[2]~DUPLICATE_q 
// ) # (\rr|WideOr6~1_combout )))) ) ) ) # ( !\rr|WideOr6~0_combout  & ( !\rr|WideOr6~3_combout  & ( (!\rr|bg_str_count [5] & (\rr|WideOr6~2_combout  & ((!\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (((\rr|WideOr6~1_combout  & 
// \rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|WideOr6~2_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr6~1_combout ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|WideOr6~0_combout ),
	.dataf(!\rr|WideOr6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~4 .extended_lut = "off";
defparam \rr|WideOr6~4 .lut_mask = 64'h4403770344CF77CF;
defparam \rr|WideOr6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N33
cyclonev_lcell_comb \rr|WideOr6~7 (
// Equation(s):
// \rr|WideOr6~7_combout  = ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|WideOr6~6_combout ) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr6~6_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((\rr|WideOr6~5_combout ))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr6~6_combout ),
	.datac(gnd),
	.datad(!\rr|WideOr6~5_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~7 .extended_lut = "off";
defparam \rr|WideOr6~7 .lut_mask = 64'h2277227711111111;
defparam \rr|WideOr6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N48
cyclonev_lcell_comb \rr|WideOr6~8 (
// Equation(s):
// \rr|WideOr6~8_combout  = ( \rr|WideOr6~7_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count [11] & (((\rr|WideOr6~4_combout )))) ) ) # ( !\rr|WideOr6~7_combout  & ( 
// (\rr|bg_str_count [11] & \rr|WideOr6~4_combout ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|WideOr6~4_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~8 .extended_lut = "off";
defparam \rr|WideOr6~8 .lut_mask = 64'h0055005580D580D5;
defparam \rr|WideOr6~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N18
cyclonev_lcell_comb \rr|WideOr6~20 (
// Equation(s):
// \rr|WideOr6~20_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~20 .extended_lut = "off";
defparam \rr|WideOr6~20 .lut_mask = 64'h0000014410400000;
defparam \rr|WideOr6~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N42
cyclonev_lcell_comb \rr|WideOr6~62 (
// Equation(s):
// \rr|WideOr6~62_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[4]~DUPLICATE_q  
// & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q 
//  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [11] & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~62 .extended_lut = "off";
defparam \rr|WideOr6~62 .lut_mask = 64'h01000A8820840280;
defparam \rr|WideOr6~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y67_N12
cyclonev_lcell_comb \rr|WideOr6~21 (
// Equation(s):
// \rr|WideOr6~21_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [11] & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [11]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~21 .extended_lut = "off";
defparam \rr|WideOr6~21 .lut_mask = 64'h0000400000000000;
defparam \rr|WideOr6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N12
cyclonev_lcell_comb \rr|WideOr6~58 (
// Equation(s):
// \rr|WideOr6~58_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|WideOr6~24_combout  & (\rr|bg_str_count [11]))) # (\rr|bg_str_count [5] & ((((\rr|WideOr6~62_combout ))))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// ((!\rr|bg_str_count [5] & (((\rr|WideOr6~21_combout )))) # (\rr|bg_str_count [5] & (\rr|WideOr6~20_combout ))) ) )

	.dataa(!\rr|WideOr6~24_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr6~20_combout ),
	.datad(!\rr|WideOr6~62_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~21_combout ),
	.datag(!\rr|bg_str_count [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~58 .extended_lut = "on";
defparam \rr|WideOr6~58 .lut_mask = 64'h043703030437CFCF;
defparam \rr|WideOr6~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N6
cyclonev_lcell_comb \rr|WideOr6~25 (
// Equation(s):
// \rr|WideOr6~25_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|WideOr6~5_combout ) # (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & 
// ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count [5] & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|WideOr6~5_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|WideOr6~5_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~25 .extended_lut = "off";
defparam \rr|WideOr6~25 .lut_mask = 64'h00000080808020A0;
defparam \rr|WideOr6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N9
cyclonev_lcell_comb \rr|WideOr6~26 (
// Equation(s):
// \rr|WideOr6~26_combout  = ( \rr|WideOr6~25_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr6~58_combout ) ) ) # ( !\rr|WideOr6~25_combout  & ( (\rr|WideOr6~58_combout  & \rr|bg_str_count[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|WideOr6~58_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~26 .extended_lut = "off";
defparam \rr|WideOr6~26 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \rr|WideOr6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N0
cyclonev_lcell_comb \rr|WideOr6~27 (
// Equation(s):
// \rr|WideOr6~27_combout  = ( \rr|WideOr6~8_combout  & ( \rr|WideOr6~26_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [8]) # ((\rr|WideOr6~15_combout )))) # (\rr|bg_str_count [6] & (((\rr|WideOr6~16_combout )) # (\rr|bg_str_count [8]))) ) ) ) # 
// ( !\rr|WideOr6~8_combout  & ( \rr|WideOr6~26_combout  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [8] & ((\rr|WideOr6~15_combout )))) # (\rr|bg_str_count [6] & (((\rr|WideOr6~16_combout )) # (\rr|bg_str_count [8]))) ) ) ) # ( \rr|WideOr6~8_combout  & ( 
// !\rr|WideOr6~26_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [8]) # ((\rr|WideOr6~15_combout )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [8] & (\rr|WideOr6~16_combout ))) ) ) ) # ( !\rr|WideOr6~8_combout  & ( !\rr|WideOr6~26_combout  & 
// ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [8] & ((\rr|WideOr6~15_combout )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [8] & (\rr|WideOr6~16_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|WideOr6~16_combout ),
	.datad(!\rr|WideOr6~15_combout ),
	.datae(!\rr|WideOr6~8_combout ),
	.dataf(!\rr|WideOr6~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr6~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr6~27 .extended_lut = "off";
defparam \rr|WideOr6~27 .lut_mask = 64'h04268CAE15379DBF;
defparam \rr|WideOr6~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N42
cyclonev_lcell_comb \rr|Selector10~1 (
// Equation(s):
// \rr|Selector10~1_combout  = ( \rr|bg_str_count [11] & ( \rr|WideOr6~27_combout  & ( ((\rr|Selector12~0_combout  & ((\rr|WideOr6~42_combout ) # (\rr|bg_str_count [10])))) # (\rr|Selector10~0_combout ) ) ) ) # ( !\rr|bg_str_count [11] & ( 
// \rr|WideOr6~27_combout  & ( ((\rr|bg_str_count [10] & \rr|Selector12~0_combout )) # (\rr|Selector10~0_combout ) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|WideOr6~27_combout  & ( ((!\rr|bg_str_count [10] & (\rr|Selector12~0_combout  & \rr|WideOr6~42_combout 
// ))) # (\rr|Selector10~0_combout ) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|WideOr6~27_combout  & ( \rr|Selector10~0_combout  ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|Selector12~0_combout ),
	.datac(!\rr|Selector10~0_combout ),
	.datad(!\rr|WideOr6~42_combout ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|WideOr6~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector10~1 .extended_lut = "off";
defparam \rr|Selector10~1 .lut_mask = 64'h0F0F0F2F1F1F1F3F;
defparam \rr|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N44
dffeas \rr|ascii_input[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[26] .is_wysiwyg = "true";
defparam \rr|ascii_input[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [26]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[26]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[26]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N44
dffeas \controller|controller|buffer|data_in_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [26]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[26]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[26]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[26]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[26]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N13
dffeas \controller|controller|buffer|data_in_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [26]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N49
dffeas \controller|controller|buffer|read_data[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[26]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[26] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y64_N36
cyclonev_lcell_comb \rr|WideOr7~49 (
// Equation(s):
// \rr|WideOr7~49_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [6] ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [6] $ ((((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[3]~DUPLICATE_q )) # 
// (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~49 .extended_lut = "off";
defparam \rr|WideOr7~49 .lut_mask = 64'h0F8700080F0F1000;
defparam \rr|WideOr7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N30
cyclonev_lcell_comb \rr|WideOr7~25 (
// Equation(s):
// \rr|WideOr7~25_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [3] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~25 .extended_lut = "off";
defparam \rr|WideOr7~25 .lut_mask = 64'h0804000000000020;
defparam \rr|WideOr7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N6
cyclonev_lcell_comb \rr|WideOr7~84 (
// Equation(s):
// \rr|WideOr7~84_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [4]) # ((\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count 
// [6] & ( \rr|bg_str_count[3]~DUPLICATE_q  ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [4] ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[3]~DUPLICATE_q  ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [4]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~84 .extended_lut = "off";
defparam \rr|WideOr7~84 .lut_mask = 64'hFFFFFF00FFFFFF10;
defparam \rr|WideOr7~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N48
cyclonev_lcell_comb \rr|WideOr7~83 (
// Equation(s):
// \rr|WideOr7~83_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [3] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [3] & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [6] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count [3] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~83 .extended_lut = "off";
defparam \rr|WideOr7~83 .lut_mask = 64'h0000040000800100;
defparam \rr|WideOr7~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N30
cyclonev_lcell_comb \rr|WideOr7~85 (
// Equation(s):
// \rr|WideOr7~85_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~85 .extended_lut = "off";
defparam \rr|WideOr7~85 .lut_mask = 64'h0020000000000000;
defparam \rr|WideOr7~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N24
cyclonev_lcell_comb \rr|WideOr7~50 (
// Equation(s):
// \rr|WideOr7~50_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & (((!\rr|bg_str_count [5] & ((\rr|WideOr7~83_combout ))) # (\rr|bg_str_count [5] & (\rr|WideOr7~85_combout ))))) # (\rr|bg_str_count [10] & ((((!\rr|bg_str_count 
// [5]))))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count [6])) # (\rr|bg_str_count [5] & (((\rr|WideOr7~84_combout )))))) # (\rr|bg_str_count [10] & ((((!\rr|bg_str_count [5]))))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr7~84_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~83_combout ),
	.datag(!\rr|WideOr7~85_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~50 .extended_lut = "on";
defparam \rr|WideOr7~50 .lut_mask = 64'h550ADD0AFF0ADD0A;
defparam \rr|WideOr7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y64_N24
cyclonev_lcell_comb \rr|WideOr7~19 (
// Equation(s):
// \rr|WideOr7~19_combout  = ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [6] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~19 .extended_lut = "off";
defparam \rr|WideOr7~19 .lut_mask = 64'h0000000000040000;
defparam \rr|WideOr7~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y64_N9
cyclonev_lcell_comb \rr|WideOr7~54 (
// Equation(s):
// \rr|WideOr7~54_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [6] ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ) # ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [6] ) ) ) # ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [6] ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~54 .extended_lut = "off";
defparam \rr|WideOr7~54 .lut_mask = 64'h00FF00FF00FB00FF;
defparam \rr|WideOr7~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N24
cyclonev_lcell_comb \rr|WideOr7~0 (
// Equation(s):
// \rr|WideOr7~0_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr7~50_combout ))))) # (\rr|bg_str_count [10] & ((!\rr|WideOr7~50_combout  & (((\rr|WideOr7~54_combout )))) # (\rr|WideOr7~50_combout  & 
// (\rr|WideOr7~49_combout )))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( ((!\rr|bg_str_count [10] & (((\rr|WideOr7~50_combout )))) # (\rr|bg_str_count [10] & ((!\rr|WideOr7~50_combout  & (\rr|WideOr7~25_combout )) # (\rr|WideOr7~50_combout  & 
// ((\rr|WideOr7~19_combout )))))) ) )

	.dataa(!\rr|WideOr7~49_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr7~25_combout ),
	.datad(!\rr|WideOr7~50_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~19_combout ),
	.datag(!\rr|WideOr7~54_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~0 .extended_lut = "on";
defparam \rr|WideOr7~0 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \rr|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N0
cyclonev_lcell_comb \rr|WideOr7~14 (
// Equation(s):
// \rr|WideOr7~14_combout  = ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (((\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (!\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q 
//  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~14 .extended_lut = "off";
defparam \rr|WideOr7~14 .lut_mask = 64'h020B14000D2D0000;
defparam \rr|WideOr7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N24
cyclonev_lcell_comb \rr|WideOr7~17 (
// Equation(s):
// \rr|WideOr7~17_combout  = ( \rr|WideOr7~14_combout  & ( \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count [5]) # (\rr|WideOr4~4_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr7~14_combout  & ( 
// \rr|WideOr5~0_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (((\rr|bg_str_count [5]) # (\rr|WideOr4~4_combout ))))) ) ) ) # ( \rr|WideOr7~14_combout  & ( !\rr|WideOr5~0_combout  & ( ((!\rr|WideOr4~4_combout  $ 
// (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [5])) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr7~14_combout  & ( !\rr|WideOr5~0_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|WideOr4~4_combout  $ 
// (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|WideOr4~4_combout ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr7~14_combout ),
	.dataf(!\rr|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~17 .extended_lut = "off";
defparam \rr|WideOr7~17 .lut_mask = 64'h84CCB7FF840CB73F;
defparam \rr|WideOr7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N48
cyclonev_lcell_comb \rr|WideOr7~12 (
// Equation(s):
// \rr|WideOr7~12_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [5]))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & 
// ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~12 .extended_lut = "off";
defparam \rr|WideOr7~12 .lut_mask = 64'h0040000020000002;
defparam \rr|WideOr7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N18
cyclonev_lcell_comb \rr|WideOr7~15 (
// Equation(s):
// \rr|WideOr7~15_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (((\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count 
// [5] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # 
// ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~15 .extended_lut = "off";
defparam \rr|WideOr7~15 .lut_mask = 64'h8AAF10515A105525;
defparam \rr|WideOr7~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N15
cyclonev_lcell_comb \rr|WideOr7~16 (
// Equation(s):
// \rr|WideOr7~16_combout  = ( \rr|WideOr7~15_combout  & ( (\rr|WideOr7~14_combout ) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) ) # ( !\rr|WideOr7~15_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|WideOr7~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|WideOr7~14_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~16 .extended_lut = "off";
defparam \rr|WideOr7~16 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \rr|WideOr7~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N42
cyclonev_lcell_comb \rr|WideOr7~13 (
// Equation(s):
// \rr|WideOr7~13_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[2]~DUPLICATE_q  
// & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # 
// (\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~13 .extended_lut = "off";
defparam \rr|WideOr7~13 .lut_mask = 64'h40D200C4005202C6;
defparam \rr|WideOr7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N36
cyclonev_lcell_comb \rr|WideOr7~104 (
// Equation(s):
// \rr|WideOr7~104_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count [10] & ((\rr|WideOr7~16_combout ))) # (\rr|bg_str_count [10] & (\rr|WideOr7~13_combout ))))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count 
// [10] & (((\rr|WideOr7~13_combout )))) # (\rr|bg_str_count [10] & (\rr|WideOr7~17_combout )))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count [10] & ((\rr|WideOr7~16_combout ))) # (\rr|bg_str_count [10] & 
// (\rr|WideOr7~12_combout ))))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [10] & (((\rr|WideOr7~12_combout )))) # (\rr|bg_str_count [10] & (\rr|WideOr7~17_combout )))) ) )

	.dataa(!\rr|WideOr7~17_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr7~12_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~16_combout ),
	.datag(!\rr|WideOr7~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~104 .extended_lut = "on";
defparam \rr|WideOr7~104 .lut_mask = 64'h031D031DCF1DCF1D;
defparam \rr|WideOr7~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N6
cyclonev_lcell_comb \rr|WideOr7~66 (
// Equation(s):
// \rr|WideOr7~66_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (((\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q 
// ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (((!\rr|bg_str_count[4]~DUPLICATE_q )) # 
// (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~66 .extended_lut = "off";
defparam \rr|WideOr7~66 .lut_mask = 64'hF171020BC84A0D2D;
defparam \rr|WideOr7~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N33
cyclonev_lcell_comb \rr|WideOr5~108 (
// Equation(s):
// \rr|WideOr5~108_combout  = ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~108 .extended_lut = "off";
defparam \rr|WideOr5~108 .lut_mask = 64'h0200000000000000;
defparam \rr|WideOr5~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N48
cyclonev_lcell_comb \rr|WideOr5~106 (
// Equation(s):
// \rr|WideOr5~106_combout  = ( \rr|bg_str_count [1] & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [4] & \rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count [1] & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [4] & \rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~106 .extended_lut = "off";
defparam \rr|WideOr5~106 .lut_mask = 64'h0040000000000002;
defparam \rr|WideOr5~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N36
cyclonev_lcell_comb \rr|WideOr5~107 (
// Equation(s):
// \rr|WideOr5~107_combout  = ( !\rr|bg_str_count [5] & ( \rr|bg_str_count [3] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[4]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count 
// [5] & ( !\rr|bg_str_count [3] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~107 .extended_lut = "off";
defparam \rr|WideOr5~107 .lut_mask = 64'h2000000000040000;
defparam \rr|WideOr5~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N18
cyclonev_lcell_comb \rr|WideOr7~62 (
// Equation(s):
// \rr|WideOr7~62_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr4~17_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~107_combout )))) # (\rr|bg_str_count [10] & 
// (!\rr|bg_str_count[7]~DUPLICATE_q )) ) ) # ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr5~106_combout )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~108_combout )))) # (\rr|bg_str_count 
// [10] & (!\rr|bg_str_count[7]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr5~108_combout ),
	.datad(!\rr|WideOr5~106_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr4~17_combout ),
	.datag(!\rr|WideOr5~107_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~62 .extended_lut = "on";
defparam \rr|WideOr7~62 .lut_mask = 64'h464646CECECE46CE;
defparam \rr|WideOr7~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N54
cyclonev_lcell_comb \rr|WideOr7~61 (
// Equation(s):
// \rr|WideOr7~61_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( (!\rr|bg_str_count [3] & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  & ( (\rr|bg_str_count [3] & (\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [3]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~61 .extended_lut = "off";
defparam \rr|WideOr7~61 .lut_mask = 64'h0100008000800000;
defparam \rr|WideOr7~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N0
cyclonev_lcell_comb \rr|WideOr7~8 (
// Equation(s):
// \rr|WideOr7~8_combout  = ( !\rr|bg_str_count [6] & ( ((!\rr|bg_str_count [10] & (((\rr|WideOr7~62_combout )))) # (\rr|bg_str_count [10] & ((!\rr|WideOr7~62_combout  & ((\rr|WideOr7~61_combout ))) # (\rr|WideOr7~62_combout  & (\rr|WideOr7~12_combout ))))) 
// ) ) # ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count [10] & (((\rr|WideOr7~62_combout )))) # (\rr|bg_str_count [10] & ((!\rr|WideOr7~62_combout  & ((\rr|WideOr7~66_combout ))) # (\rr|WideOr7~62_combout  & (\rr|WideOr7~14_combout ))))) ) )

	.dataa(!\rr|WideOr7~12_combout ),
	.datab(!\rr|WideOr7~14_combout ),
	.datac(!\rr|WideOr7~66_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr7~62_combout ),
	.datag(!\rr|WideOr7~61_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~8 .extended_lut = "on";
defparam \rr|WideOr7~8 .lut_mask = 64'h000F000FFF55FF33;
defparam \rr|WideOr7~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N12
cyclonev_lcell_comb \rr|WideOr7~55 (
// Equation(s):
// \rr|WideOr7~55_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [5] & ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  $ (\rr|bg_str_count [6]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// \rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~55 .extended_lut = "off";
defparam \rr|WideOr7~55 .lut_mask = 64'h0000A0208600B0B0;
defparam \rr|WideOr7~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N0
cyclonev_lcell_comb \rr|WideOr7~102 (
// Equation(s):
// \rr|WideOr7~102_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [5] & ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~102 .extended_lut = "off";
defparam \rr|WideOr7~102 .lut_mask = 64'h0002084A00008080;
defparam \rr|WideOr7~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N30
cyclonev_lcell_comb \rr|WideOr7~103 (
// Equation(s):
// \rr|WideOr7~103_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count[1]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # 
// (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) 
// )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~103 .extended_lut = "off";
defparam \rr|WideOr7~103 .lut_mask = 64'hA0201050B0B00810;
defparam \rr|WideOr7~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N18
cyclonev_lcell_comb \rr|WideOr7~87 (
// Equation(s):
// \rr|WideOr7~87_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (((!\rr|bg_str_count[4]~DUPLICATE_q ) # 
// (!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~87 .extended_lut = "off";
defparam \rr|WideOr7~87 .lut_mask = 64'h5210755101040405;
defparam \rr|WideOr7~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N48
cyclonev_lcell_comb \rr|WideOr7~88 (
// Equation(s):
// \rr|WideOr7~88_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [5])))) # 
// (\rr|bg_str_count [6] & (\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count 
// [5])))) # (\rr|bg_str_count [6] & (\rr|bg_str_count [5] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~88 .extended_lut = "off";
defparam \rr|WideOr7~88 .lut_mask = 64'h5006100050069404;
defparam \rr|WideOr7~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N24
cyclonev_lcell_comb \rr|WideOr7~86 (
// Equation(s):
// \rr|WideOr7~86_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & 
// (((!\rr|bg_str_count[4]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & 
// !\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~86 .extended_lut = "off";
defparam \rr|WideOr7~86 .lut_mask = 64'h1008080A52107151;
defparam \rr|WideOr7~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N6
cyclonev_lcell_comb \rr|WideOr7~97 (
// Equation(s):
// \rr|WideOr7~97_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) # 
// (\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] & 
// !\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count [6])))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & 
// (\rr|bg_str_count [6] & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~97 .extended_lut = "off";
defparam \rr|WideOr7~97 .lut_mask = 64'h050A010025050205;
defparam \rr|WideOr7~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N42
cyclonev_lcell_comb \rr|WideOr7~56 (
// Equation(s):
// \rr|WideOr7~56_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count [3] & (\rr|WideOr7~87_combout )) # (\rr|bg_str_count [3] & (((\rr|WideOr7~97_combout )))))) # (\rr|bg_str_count [10] & ((((!\rr|bg_str_count 
// [3]))))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( ((!\rr|bg_str_count [10] & ((!\rr|bg_str_count [3] & ((\rr|WideOr7~86_combout ))) # (\rr|bg_str_count [3] & (\rr|WideOr7~88_combout )))) # (\rr|bg_str_count [10] & (((!\rr|bg_str_count [3]))))) ) )

	.dataa(!\rr|WideOr7~87_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr7~88_combout ),
	.datad(!\rr|bg_str_count [3]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~86_combout ),
	.datag(!\rr|WideOr7~97_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~56 .extended_lut = "on";
defparam \rr|WideOr7~56 .lut_mask = 64'h770C330C770CFF0C;
defparam \rr|WideOr7~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N54
cyclonev_lcell_comb \rr|WideOr7~60 (
// Equation(s):
// \rr|WideOr7~60_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & \rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[4]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[4]~DUPLICATE_q ))))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~60 .extended_lut = "off";
defparam \rr|WideOr7~60 .lut_mask = 64'h884A082980800A0A;
defparam \rr|WideOr7~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N36
cyclonev_lcell_comb \rr|WideOr7~4 (
// Equation(s):
// \rr|WideOr7~4_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr7~56_combout ))))) # (\rr|bg_str_count [10] & (((!\rr|WideOr7~56_combout  & (\rr|WideOr7~60_combout )) # (\rr|WideOr7~56_combout  & 
// ((\rr|WideOr7~103_combout )))))) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [10] & ((((\rr|WideOr7~56_combout ))))) # (\rr|bg_str_count [10] & (((!\rr|WideOr7~56_combout  & ((\rr|WideOr7~102_combout ))) # (\rr|WideOr7~56_combout  & 
// (\rr|WideOr7~55_combout ))))) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|WideOr7~55_combout ),
	.datac(!\rr|WideOr7~102_combout ),
	.datad(!\rr|WideOr7~103_combout ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr7~56_combout ),
	.datag(!\rr|WideOr7~60_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~4 .extended_lut = "on";
defparam \rr|WideOr7~4 .lut_mask = 64'h05050505AAFFBBBB;
defparam \rr|WideOr7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N12
cyclonev_lcell_comb \rr|WideOr7~18 (
// Equation(s):
// \rr|WideOr7~18_combout  = ( \rr|WideOr7~8_combout  & ( \rr|WideOr7~4_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # ((\rr|WideOr7~104_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr7~0_combout )) # 
// (\rr|bg_str_count [11]))) ) ) ) # ( !\rr|WideOr7~8_combout  & ( \rr|WideOr7~4_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [11] & ((\rr|WideOr7~104_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr7~0_combout )) # 
// (\rr|bg_str_count [11]))) ) ) ) # ( \rr|WideOr7~8_combout  & ( !\rr|WideOr7~4_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # ((\rr|WideOr7~104_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [11] & 
// (\rr|WideOr7~0_combout ))) ) ) ) # ( !\rr|WideOr7~8_combout  & ( !\rr|WideOr7~4_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [11] & ((\rr|WideOr7~104_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [11] & 
// (\rr|WideOr7~0_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr7~0_combout ),
	.datad(!\rr|WideOr7~104_combout ),
	.datae(!\rr|WideOr7~8_combout ),
	.dataf(!\rr|WideOr7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~18 .extended_lut = "off";
defparam \rr|WideOr7~18 .lut_mask = 64'h04268CAE15379DBF;
defparam \rr|WideOr7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N15
cyclonev_lcell_comb \rr|WideOr7~23 (
// Equation(s):
// \rr|WideOr7~23_combout  = ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [3] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & 
// !\rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~23 .extended_lut = "off";
defparam \rr|WideOr7~23 .lut_mask = 64'h22002200AAFFAAFF;
defparam \rr|WideOr7~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N36
cyclonev_lcell_comb \rr|WideOr7~24 (
// Equation(s):
// \rr|WideOr7~24_combout  = ( \rr|WideOr7~23_combout  & ( (\rr|bg_str_count [6] & (\rr|WideOr6~6_combout  & (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|bg_str_count [11]))) ) ) # ( !\rr|WideOr7~23_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count [11] & ((!\rr|bg_str_count [6]) # (\rr|WideOr6~6_combout )))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr6~6_combout ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(gnd),
	.dataf(!\rr|WideOr7~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~24 .extended_lut = "off";
defparam \rr|WideOr7~24 .lut_mask = 64'h00B000B000100010;
defparam \rr|WideOr7~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N6
cyclonev_lcell_comb \rr|WideOr7~26 (
// Equation(s):
// \rr|WideOr7~26_combout  = ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count [1]))) ) ) # ( !\rr|bg_str_count [3] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # 
// (\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~26 .extended_lut = "off";
defparam \rr|WideOr7~26 .lut_mask = 64'h55055505A0F0A0F0;
defparam \rr|WideOr7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N24
cyclonev_lcell_comb \rr|WideOr7~27 (
// Equation(s):
// \rr|WideOr7~27_combout  = ( \rr|bg_str_count [11] & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & \rr|WideOr7~26_combout )) ) ) # ( !\rr|bg_str_count [11] & ( \rr|WideOr7~25_combout  ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~25_combout ),
	.datad(!\rr|WideOr7~26_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~27 .extended_lut = "off";
defparam \rr|WideOr7~27 .lut_mask = 64'h0F0F0F0F00220022;
defparam \rr|WideOr7~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N24
cyclonev_lcell_comb \rr|WideOr7~29 (
// Equation(s):
// \rr|WideOr7~29_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (\rr|bg_str_count[0]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~29 .extended_lut = "off";
defparam \rr|WideOr7~29 .lut_mask = 64'h0000000020022002;
defparam \rr|WideOr7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N24
cyclonev_lcell_comb \rr|WideOr7~28 (
// Equation(s):
// \rr|WideOr7~28_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  
// $ (!\rr|bg_str_count[0]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~28 .extended_lut = "off";
defparam \rr|WideOr7~28 .lut_mask = 64'hCC0033CC00FF0000;
defparam \rr|WideOr7~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N0
cyclonev_lcell_comb \rr|WideOr7~30 (
// Equation(s):
// \rr|WideOr7~30_combout  = ( \rr|WideOr7~29_combout  & ( \rr|WideOr7~28_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count [11])))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count [6] & (\rr|WideOr4~4_combout  & 
// !\rr|bg_str_count [11]))) ) ) ) # ( !\rr|WideOr7~29_combout  & ( \rr|WideOr7~28_combout  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr4~4_combout  & !\rr|bg_str_count [11]))) ) ) ) # ( \rr|WideOr7~29_combout  & ( 
// !\rr|WideOr7~28_combout  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[4]~DUPLICATE_q  & ((\rr|bg_str_count [11]))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|WideOr4~4_combout  & !\rr|bg_str_count [11])))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count 
// [11])))) ) ) ) # ( !\rr|WideOr7~29_combout  & ( !\rr|WideOr7~28_combout  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (\rr|WideOr4~4_combout  & !\rr|bg_str_count [11])) # (\rr|bg_str_count [6] & ((\rr|bg_str_count [11]))))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr4~4_combout ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|WideOr7~29_combout ),
	.dataf(!\rr|WideOr7~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~30 .extended_lut = "off";
defparam \rr|WideOr7~30 .lut_mask = 64'h021102DD020002CC;
defparam \rr|WideOr7~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N9
cyclonev_lcell_comb \rr|WideOr7~20 (
// Equation(s):
// \rr|WideOr7~20_combout  = ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count [3] & \rr|bg_str_count[4]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [3]),
	.datad(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~20 .extended_lut = "off";
defparam \rr|WideOr7~20 .lut_mask = 64'h0001000100000000;
defparam \rr|WideOr7~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N27
cyclonev_lcell_comb \rr|WideOr7~21 (
// Equation(s):
// \rr|WideOr7~21_combout  = ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [6] & (!\rr|bg_str_count[4]~DUPLICATE_q  $ 
// (!\rr|bg_str_count[0]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~21 .extended_lut = "off";
defparam \rr|WideOr7~21 .lut_mask = 64'h9944994400000000;
defparam \rr|WideOr7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N18
cyclonev_lcell_comb \rr|WideOr7~22 (
// Equation(s):
// \rr|WideOr7~22_combout  = ( \rr|WideOr7~21_combout  & ( \rr|WideOr7~19_combout  & ( (!\rr|bg_str_count [11]) # ((!\rr|bg_str_count [3] & (\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [3] & (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// \rr|WideOr7~20_combout ))) ) ) ) # ( !\rr|WideOr7~21_combout  & ( \rr|WideOr7~19_combout  & ( (!\rr|bg_str_count [11]) # ((\rr|WideOr7~20_combout  & (!\rr|bg_str_count [3] $ (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr7~21_combout  & ( 
// !\rr|WideOr7~19_combout  & ( (\rr|bg_str_count [11] & ((!\rr|bg_str_count [3] & (\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [3] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|WideOr7~20_combout )))) ) ) ) # ( !\rr|WideOr7~21_combout  & ( 
// !\rr|WideOr7~19_combout  & ( (\rr|bg_str_count [11] & (\rr|WideOr7~20_combout  & (!\rr|bg_str_count [3] $ (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count [3]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|WideOr7~20_combout ),
	.datae(!\rr|WideOr7~21_combout ),
	.dataf(!\rr|WideOr7~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~22 .extended_lut = "off";
defparam \rr|WideOr7~22 .lut_mask = 64'h00140414AABEAEBE;
defparam \rr|WideOr7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N54
cyclonev_lcell_comb \rr|WideOr7~31 (
// Equation(s):
// \rr|WideOr7~31_combout  = ( \rr|WideOr7~30_combout  & ( \rr|WideOr7~22_combout  & ( (!\rr|WideOr7~24_combout  & (\rr|bg_str_count [5] & (!\rr|WideOr7~27_combout  & !\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr7~30_combout  & ( 
// \rr|WideOr7~22_combout  & ( (!\rr|bg_str_count [5] & (((\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (!\rr|WideOr7~24_combout  & (!\rr|WideOr7~27_combout  & !\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( \rr|WideOr7~30_combout  & ( 
// !\rr|WideOr7~22_combout  & ( (!\rr|bg_str_count [5] & (((!\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (((!\rr|WideOr7~24_combout  & !\rr|WideOr7~27_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|WideOr7~30_combout  & ( 
// !\rr|WideOr7~22_combout  & ( (!\rr|bg_str_count [5]) # (((!\rr|WideOr7~24_combout  & !\rr|WideOr7~27_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|WideOr7~24_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr7~27_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|WideOr7~30_combout ),
	.dataf(!\rr|WideOr7~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~31 .extended_lut = "off";
defparam \rr|WideOr7~31 .lut_mask = 64'hECFFEC3320CC2000;
defparam \rr|WideOr7~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N42
cyclonev_lcell_comb \rr|WideOr5~109 (
// Equation(s):
// \rr|WideOr5~109_combout  = ( !\rr|bg_str_count [5] & ( \rr|bg_str_count [3] & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count 
// [5] & ( !\rr|bg_str_count [3] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~109 .extended_lut = "off";
defparam \rr|WideOr5~109 .lut_mask = 64'h0000002004000000;
defparam \rr|WideOr5~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N12
cyclonev_lcell_comb \rr|WideOr7~67 (
// Equation(s):
// \rr|WideOr7~67_combout  = ( !\rr|bg_str_count [6] & ( ((!\rr|bg_str_count [11] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|WideOr5~108_combout ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr5~109_combout )))) # (\rr|bg_str_count [11] & 
// (((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) # ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr4~17_combout )) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|WideOr5~107_combout )))))) # 
// (\rr|bg_str_count [11] & ((((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) )

	.dataa(!\rr|WideOr4~17_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr5~107_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr5~108_combout ),
	.datag(!\rr|WideOr5~109_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~67 .extended_lut = "on";
defparam \rr|WideOr7~67 .lut_mask = 64'h330C770CFF0C770C;
defparam \rr|WideOr7~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N6
cyclonev_lcell_comb \rr|WideOr7~32 (
// Equation(s):
// \rr|WideOr7~32_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [11] & ((((\rr|WideOr7~67_combout ))))) # (\rr|bg_str_count [11] & (((!\rr|WideOr7~67_combout  & ((\rr|WideOr7~61_combout ))) # (\rr|WideOr7~67_combout  & (\rr|WideOr7~12_combout 
// ))))) ) ) # ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count [11] & (((\rr|WideOr7~67_combout )))) # (\rr|bg_str_count [11] & ((!\rr|WideOr7~67_combout  & (\rr|WideOr7~15_combout )) # (\rr|WideOr7~67_combout  & ((\rr|WideOr7~14_combout )))))) ) )

	.dataa(!\rr|WideOr7~12_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr7~15_combout ),
	.datad(!\rr|WideOr7~14_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr7~67_combout ),
	.datag(!\rr|WideOr7~61_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~32 .extended_lut = "on";
defparam \rr|WideOr7~32 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rr|WideOr7~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y66_N12
cyclonev_lcell_comb \rr|WideOr7~101 (
// Equation(s):
// \rr|WideOr7~101_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [11]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [11])))) ) ) ) # ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (((\rr|bg_str_count [11]))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count [11]) # (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count [11])) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [11])))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count [11])))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [11]),
	.datae(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~101 .extended_lut = "off";
defparam \rr|WideOr7~101 .lut_mask = 64'h09248B4524104500;
defparam \rr|WideOr7~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N36
cyclonev_lcell_comb \rr|WideOr7~98 (
// Equation(s):
// \rr|WideOr7~98_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [5])) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # 
// ( \rr|bg_str_count [11] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # ((!\rr|bg_str_count [5] & \rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (\rr|bg_str_count [5])) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [5])) # (\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~98 .extended_lut = "off";
defparam \rr|WideOr7~98 .lut_mask = 64'h440CDD190004440C;
defparam \rr|WideOr7~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N48
cyclonev_lcell_comb \rr|WideOr7~100 (
// Equation(s):
// \rr|WideOr7~100_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & ((\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~100 .extended_lut = "off";
defparam \rr|WideOr7~100 .lut_mask = 64'h0000110011004D11;
defparam \rr|WideOr7~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N6
cyclonev_lcell_comb \rr|WideOr7~94 (
// Equation(s):
// \rr|WideOr7~94_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) ) # ( 
// !\rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~94 .extended_lut = "off";
defparam \rr|WideOr7~94 .lut_mask = 64'h0200008800882422;
defparam \rr|WideOr7~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N54
cyclonev_lcell_comb \rr|WideOr7~96 (
// Equation(s):
// \rr|WideOr7~96_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count [11] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ 
// (\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count 
// [11] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5]))))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [5])) # 
// (\rr|bg_str_count [11] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5])) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [5]))))) ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~96 .extended_lut = "off";
defparam \rr|WideOr7~96 .lut_mask = 64'h49DB494900494949;
defparam \rr|WideOr7~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N57
cyclonev_lcell_comb \rr|WideOr7~47 (
// Equation(s):
// \rr|WideOr7~47_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [0]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~47 .extended_lut = "off";
defparam \rr|WideOr7~47 .lut_mask = 64'h0000000000F000F0;
defparam \rr|WideOr7~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N18
cyclonev_lcell_comb \rr|WideOr7~46 (
// Equation(s):
// \rr|WideOr7~46_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count [7] ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count [7] & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [7]),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~46 .extended_lut = "off";
defparam \rr|WideOr7~46 .lut_mask = 64'h0F030F030F0F0F0F;
defparam \rr|WideOr7~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N18
cyclonev_lcell_comb \rr|WideOr7~89 (
// Equation(s):
// \rr|WideOr7~89_combout  = ( \rr|WideOr7~46_combout  & ( (!\rr|bg_str_count [11] & ((!\rr|bg_str_count [5]) # ((\rr|WideOr7~47_combout  & !\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [11] & (\rr|WideOr7~47_combout  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) # ( !\rr|WideOr7~46_combout  & ( (\rr|WideOr7~47_combout  & ((!\rr|bg_str_count [11] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [5])) # (\rr|bg_str_count [11] & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5]))))) ) )

	.dataa(!\rr|WideOr7~47_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr7~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~89 .extended_lut = "off";
defparam \rr|WideOr7~89 .lut_mask = 64'h10411041DC41DC41;
defparam \rr|WideOr7~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N48
cyclonev_lcell_comb \rr|WideOr7~95 (
// Equation(s):
// \rr|WideOr7~95_combout  = ( \rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [1] & (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( 
// \rr|bg_str_count [5] & ( (\rr|bg_str_count [1] & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (\rr|bg_str_count [1] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [1] & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [1]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~95 .extended_lut = "off";
defparam \rr|WideOr7~95 .lut_mask = 64'h0430010001004000;
defparam \rr|WideOr7~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N48
cyclonev_lcell_comb \rr|WideOr7~71 (
// Equation(s):
// \rr|WideOr7~71_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((((\rr|WideOr7~89_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|WideOr7~95_combout ))) ) ) # ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((((\rr|WideOr7~96_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|WideOr7~94_combout ))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~94_combout ),
	.datad(!\rr|WideOr7~96_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr7~89_combout ),
	.datag(!\rr|WideOr7~95_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~71 .extended_lut = "on";
defparam \rr|WideOr7~71 .lut_mask = 64'h262626AEAEAE26AE;
defparam \rr|WideOr7~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y65_N30
cyclonev_lcell_comb \rr|WideOr7~99 (
// Equation(s):
// \rr|WideOr7~99_combout  = ( !\rr|bg_str_count [11] & ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [11] & ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # 
// ((\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~99 .extended_lut = "off";
defparam \rr|WideOr7~99 .lut_mask = 64'hFC1C330333030000;
defparam \rr|WideOr7~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N54
cyclonev_lcell_comb \rr|WideOr7~36 (
// Equation(s):
// \rr|WideOr7~36_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((((\rr|WideOr7~71_combout ))))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (((!\rr|WideOr7~71_combout  & ((\rr|WideOr7~99_combout ))) # (\rr|WideOr7~71_combout  & 
// (\rr|WideOr7~101_combout ))))) ) ) # ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr7~71_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|WideOr7~71_combout  & (\rr|WideOr7~98_combout )) # (\rr|WideOr7~71_combout  & 
// ((\rr|WideOr7~100_combout )))))) ) )

	.dataa(!\rr|WideOr7~101_combout ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~98_combout ),
	.datad(!\rr|WideOr7~100_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr7~71_combout ),
	.datag(!\rr|WideOr7~99_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~36 .extended_lut = "on";
defparam \rr|WideOr7~36 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rr|WideOr7~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N48
cyclonev_lcell_comb \rr|WideOr7~75 (
// Equation(s):
// \rr|WideOr7~75_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~75 .extended_lut = "off";
defparam \rr|WideOr7~75 .lut_mask = 64'h0000000000002000;
defparam \rr|WideOr7~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N18
cyclonev_lcell_comb \rr|WideOr7~82 (
// Equation(s):
// \rr|WideOr7~82_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # 
// ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~82 .extended_lut = "off";
defparam \rr|WideOr7~82 .lut_mask = 64'h0200000000000010;
defparam \rr|WideOr7~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N30
cyclonev_lcell_comb \rr|WideOr7~76 (
// Equation(s):
// \rr|WideOr7~76_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # 
// ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~76 .extended_lut = "off";
defparam \rr|WideOr7~76 .lut_mask = 64'h0800000000000040;
defparam \rr|WideOr7~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N54
cyclonev_lcell_comb \rr|WideOr7~93 (
// Equation(s):
// \rr|WideOr7~93_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # 
// ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~93 .extended_lut = "off";
defparam \rr|WideOr7~93 .lut_mask = 64'h0800000000200040;
defparam \rr|WideOr7~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N6
cyclonev_lcell_comb \rr|WideOr7~91 (
// Equation(s):
// \rr|WideOr7~91_combout  = ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) 
// # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~91 .extended_lut = "off";
defparam \rr|WideOr7~91 .lut_mask = 64'h0100020000800000;
defparam \rr|WideOr7~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N12
cyclonev_lcell_comb \rr|WideOr7~90 (
// Equation(s):
// \rr|WideOr7~90_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & 
// ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~90 .extended_lut = "off";
defparam \rr|WideOr7~90 .lut_mask = 64'h8A088C8C48480050;
defparam \rr|WideOr7~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N0
cyclonev_lcell_comb \rr|WideOr7~92 (
// Equation(s):
// \rr|WideOr7~92_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[4]~DUPLICATE_q  $ (\rr|bg_str_count[7]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~92 .extended_lut = "off";
defparam \rr|WideOr7~92 .lut_mask = 64'h2242636776560494;
defparam \rr|WideOr7~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N42
cyclonev_lcell_comb \rr|WideOr7~78 (
// Equation(s):
// \rr|WideOr7~78_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [5] & ((((\rr|WideOr7~90_combout ))) # (\rr|bg_str_count [11]))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [11] & (\rr|WideOr7~92_combout ))) ) ) # ( \rr|bg_str_count [6] & ( 
// (!\rr|bg_str_count [5] & ((((\rr|WideOr7~91_combout ))) # (\rr|bg_str_count [11]))) # (\rr|bg_str_count [5] & (!\rr|bg_str_count [11] & (\rr|WideOr7~93_combout ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr7~93_combout ),
	.datad(!\rr|WideOr7~91_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr7~90_combout ),
	.datag(!\rr|WideOr7~92_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~78 .extended_lut = "on";
defparam \rr|WideOr7~78 .lut_mask = 64'h262626AEAEAE26AE;
defparam \rr|WideOr7~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N36
cyclonev_lcell_comb \rr|WideOr7~77 (
// Equation(s):
// \rr|WideOr7~77_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # 
// ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~77 .extended_lut = "off";
defparam \rr|WideOr7~77 .lut_mask = 64'h0400000000000020;
defparam \rr|WideOr7~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y64_N24
cyclonev_lcell_comb \rr|WideOr7~40 (
// Equation(s):
// \rr|WideOr7~40_combout  = ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [11] & ((((\rr|WideOr7~78_combout ))))) # (\rr|bg_str_count [11] & (((!\rr|WideOr7~78_combout  & ((\rr|WideOr7~77_combout ))) # (\rr|WideOr7~78_combout  & (\rr|WideOr7~75_combout 
// ))))) ) ) # ( \rr|bg_str_count [6] & ( ((!\rr|bg_str_count [11] & (((\rr|WideOr7~78_combout )))) # (\rr|bg_str_count [11] & ((!\rr|WideOr7~78_combout  & (\rr|WideOr7~82_combout )) # (\rr|WideOr7~78_combout  & ((\rr|WideOr7~76_combout )))))) ) )

	.dataa(!\rr|WideOr7~75_combout ),
	.datab(!\rr|bg_str_count [11]),
	.datac(!\rr|WideOr7~82_combout ),
	.datad(!\rr|WideOr7~76_combout ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|WideOr7~78_combout ),
	.datag(!\rr|WideOr7~77_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~40 .extended_lut = "on";
defparam \rr|WideOr7~40 .lut_mask = 64'h03030303DDDDCCFF;
defparam \rr|WideOr7~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N42
cyclonev_lcell_comb \rr|WideOr7~44 (
// Equation(s):
// \rr|WideOr7~44_combout  = ( \rr|WideOr7~36_combout  & ( \rr|WideOr7~40_combout  & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr7~32_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr7~31_combout ))) # (\rr|bg_str_count [10]) ) ) ) # ( 
// !\rr|WideOr7~36_combout  & ( \rr|WideOr7~40_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|bg_str_count [10]) # (\rr|WideOr7~32_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr7~31_combout  & ((!\rr|bg_str_count [10])))) ) ) ) # ( 
// \rr|WideOr7~36_combout  & ( !\rr|WideOr7~40_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr7~32_combout  & !\rr|bg_str_count [10])))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr7~31_combout ) # ((\rr|bg_str_count [10])))) ) ) ) # ( 
// !\rr|WideOr7~36_combout  & ( !\rr|WideOr7~40_combout  & ( (!\rr|bg_str_count [10] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|WideOr7~32_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr7~31_combout )))) ) ) )

	.dataa(!\rr|WideOr7~31_combout ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~32_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|WideOr7~36_combout ),
	.dataf(!\rr|WideOr7~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~44 .extended_lut = "off";
defparam \rr|WideOr7~44 .lut_mask = 64'h2E002E332ECC2EFF;
defparam \rr|WideOr7~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N0
cyclonev_lcell_comb \rr|WideOr7~45 (
// Equation(s):
// \rr|WideOr7~45_combout  = ( \rr|WideOr5~56_combout  & ( \rr|WideOr7~44_combout  & ( ((!\rr|bg_str_count [12] & (\rr|WideOr5~28_combout )) # (\rr|bg_str_count [12] & ((\rr|WideOr7~18_combout )))) # (\rr|bg_str_count [8]) ) ) ) # ( !\rr|WideOr5~56_combout  
// & ( \rr|WideOr7~44_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [12] & (\rr|WideOr5~28_combout )) # (\rr|bg_str_count [12] & ((\rr|WideOr7~18_combout ))))) # (\rr|bg_str_count [8] & (((\rr|bg_str_count [12])))) ) ) ) # ( 
// \rr|WideOr5~56_combout  & ( !\rr|WideOr7~44_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [12] & (\rr|WideOr5~28_combout )) # (\rr|bg_str_count [12] & ((\rr|WideOr7~18_combout ))))) # (\rr|bg_str_count [8] & (((!\rr|bg_str_count [12])))) ) ) ) 
// # ( !\rr|WideOr5~56_combout  & ( !\rr|WideOr7~44_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [12] & (\rr|WideOr5~28_combout )) # (\rr|bg_str_count [12] & ((\rr|WideOr7~18_combout ))))) ) ) )

	.dataa(!\rr|WideOr5~28_combout ),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|WideOr7~18_combout ),
	.datae(!\rr|WideOr5~56_combout ),
	.dataf(!\rr|WideOr7~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~45 .extended_lut = "off";
defparam \rr|WideOr7~45 .lut_mask = 64'h404C707C434F737F;
defparam \rr|WideOr7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N6
cyclonev_lcell_comb \rr|Selector9~0 (
// Equation(s):
// \rr|Selector9~0_combout  = ( \rr|WideOr7~45_combout  & ( \rr|reg_num [3] & ( (!\rr|S.WRITE_REG~q  & (\rr|S.WRITE_BG~DUPLICATE_q )) # (\rr|S.WRITE_REG~q  & (((!\rr|reg_num [1] & !\rr|reg_num [2])))) ) ) ) # ( !\rr|WideOr7~45_combout  & ( \rr|reg_num [3] & 
// ( (\rr|S.WRITE_REG~q  & (!\rr|reg_num [1] & !\rr|reg_num [2])) ) ) ) # ( \rr|WideOr7~45_combout  & ( !\rr|reg_num [3] & ( (!\rr|S.WRITE_REG~q  & \rr|S.WRITE_BG~DUPLICATE_q ) ) ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|reg_num [1]),
	.datad(!\rr|reg_num [2]),
	.datae(!\rr|WideOr7~45_combout ),
	.dataf(!\rr|reg_num [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector9~0 .extended_lut = "off";
defparam \rr|Selector9~0 .lut_mask = 64'h0000222250007222;
defparam \rr|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y66_N8
dffeas \rr|ascii_input[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[27] .is_wysiwyg = "true";
defparam \rr|ascii_input[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [27]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y64_N29
dffeas \controller|controller|buffer|data_in_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [27]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N42
cyclonev_lcell_comb \controller|controller|buffer|read_data[27]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[27]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controller|controller|buffer|read_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[27]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[27]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N44
dffeas \controller|controller|buffer|data_in_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [27]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N44
dffeas \controller|controller|buffer|read_data[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[27]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[27] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N51
cyclonev_lcell_comb \rr|WideOr8~40 (
// Equation(s):
// \rr|WideOr8~40_combout  = ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) ) # ( 
// !\rr|bg_str_count [3] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~40 .extended_lut = "off";
defparam \rr|WideOr8~40 .lut_mask = 64'h2200220022CC22CC;
defparam \rr|WideOr8~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N42
cyclonev_lcell_comb \rr|WideOr8~44 (
// Equation(s):
// \rr|WideOr8~44_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr6~6_combout  & \rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count [5] & ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (((\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr6~6_combout ))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|WideOr8~40_combout )))) ) ) ) # ( 
// \rr|bg_str_count [5] & ( !\rr|WideOr6~5_combout  & ( (\rr|WideOr6~6_combout  & (!\rr|bg_str_count [6] & \rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr6~6_combout  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|WideOr8~40_combout )))) ) ) )

	.dataa(!\rr|WideOr6~6_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~40_combout ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~44 .extended_lut = "off";
defparam \rr|WideOr8~44 .lut_mask = 64'h434004044F4C3434;
defparam \rr|WideOr8~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N24
cyclonev_lcell_comb \rr|WideOr8~39 (
// Equation(s):
// \rr|WideOr8~39_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( ((!\rr|bg_str_count[1]~DUPLICATE_q  
// & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count [6]) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~39 .extended_lut = "off";
defparam \rr|WideOr8~39 .lut_mask = 64'h0A0F0FAF0A050F05;
defparam \rr|WideOr8~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N39
cyclonev_lcell_comb \rr|WideOr8~41 (
// Equation(s):
// \rr|WideOr8~41_combout  = ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (((!\rr|WideOr8~40_combout  & !\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr6~6_combout ))) ) ) # ( 
// !\rr|WideOr6~5_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & ((!\rr|WideOr8~40_combout ))) # (\rr|bg_str_count [6] & (\rr|WideOr6~6_combout )))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr6~6_combout ),
	.datac(!\rr|WideOr8~40_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~41 .extended_lut = "off";
defparam \rr|WideOr8~41 .lut_mask = 64'hB100B100B155B155;
defparam \rr|WideOr8~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N6
cyclonev_lcell_comb \rr|WideOr8~42 (
// Equation(s):
// \rr|WideOr8~42_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [6] $ (!\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [6] ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # 
// (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~42 .extended_lut = "off";
defparam \rr|WideOr8~42 .lut_mask = 64'hA0F0F0F0A550F050;
defparam \rr|WideOr8~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N0
cyclonev_lcell_comb \rr|WideOr8~43 (
// Equation(s):
// \rr|WideOr8~43_combout  = ( \rr|bg_str_count [5] & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|WideOr8~39_combout  & !\rr|bg_str_count[7]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|bg_str_count[9]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|WideOr8~42_combout ) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|WideOr8~42_combout ) ) ) ) # ( !\rr|bg_str_count [5] & ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|WideOr8~41_combout  ) ) )

	.dataa(!\rr|WideOr8~39_combout ),
	.datab(!\rr|WideOr8~41_combout ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~42_combout ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~43 .extended_lut = "off";
defparam \rr|WideOr8~43 .lut_mask = 64'h3333000F000F5050;
defparam \rr|WideOr8~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N54
cyclonev_lcell_comb \rr|WideOr8~31 (
// Equation(s):
// \rr|WideOr8~31_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & 
// ( \rr|bg_str_count[2]~DUPLICATE_q  ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~31 .extended_lut = "off";
defparam \rr|WideOr8~31 .lut_mask = 64'h3F3F0C0C3333C3C3;
defparam \rr|WideOr8~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N12
cyclonev_lcell_comb \rr|WideOr8~45 (
// Equation(s):
// \rr|WideOr8~45_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[3]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # (\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [5]))))) ) ) ) # ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [5])))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ 
// (((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count [5])) # 
// (\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~45 .extended_lut = "off";
defparam \rr|WideOr8~45 .lut_mask = 64'h7D07D00DA90A7E07;
defparam \rr|WideOr8~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N54
cyclonev_lcell_comb \rr|WideOr8~46 (
// Equation(s):
// \rr|WideOr8~46_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [5])))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [5]))))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count[3]~DUPLICATE_q  $ 
// (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[3]~DUPLICATE_q 
// )))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count [5])) # (\rr|bg_str_count[3]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~46 .extended_lut = "off";
defparam \rr|WideOr8~46 .lut_mask = 64'hD07D00D090A9E0FE;
defparam \rr|WideOr8~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N48
cyclonev_lcell_comb \rr|WideOr8~47 (
// Equation(s):
// \rr|WideOr8~47_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & ((((\rr|WideOr8~45_combout  & \rr|bg_str_count [6]))))) # (\rr|bg_str_count [8] & (((\rr|WideOr8~46_combout  & ((!\rr|bg_str_count [6])))))) ) ) # ( 
// \rr|bg_str_count[9]~DUPLICATE_q  & ( (\rr|bg_str_count [8] & ((!\rr|bg_str_count [6] & (((\rr|WideOr8~45_combout )))) # (\rr|bg_str_count [6] & (!\rr|WideOr8~31_combout  & (\rr|WideOr10~0_combout ))))) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|WideOr8~31_combout ),
	.datac(!\rr|WideOr10~0_combout ),
	.datad(!\rr|WideOr8~45_combout ),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(!\rr|WideOr8~46_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~47 .extended_lut = "on";
defparam \rr|WideOr8~47 .lut_mask = 64'h0505005500AA0404;
defparam \rr|WideOr8~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N36
cyclonev_lcell_comb \rr|Selector8~0 (
// Equation(s):
// \rr|Selector8~0_combout  = ( \rr|WideOr8~43_combout  & ( \rr|WideOr8~47_combout  & ( (((!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr8~44_combout )) # (\rr|bg_str_count [8])) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr8~43_combout  & ( 
// \rr|WideOr8~47_combout  & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [8] & \rr|WideOr8~44_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( \rr|WideOr8~43_combout  & ( !\rr|WideOr8~47_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q 
//  & (((!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|WideOr8~44_combout )) # (\rr|bg_str_count [8]))) ) ) ) # ( !\rr|WideOr8~43_combout  & ( !\rr|WideOr8~47_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count 
// [8] & \rr|WideOr8~44_combout ))) ) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|WideOr8~44_combout ),
	.datae(!\rr|WideOr8~43_combout ),
	.dataf(!\rr|WideOr8~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector8~0 .extended_lut = "off";
defparam \rr|Selector8~0 .lut_mask = 64'h00800A8A55D55FDF;
defparam \rr|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N33
cyclonev_lcell_comb \rr|Selector7~0 (
// Equation(s):
// \rr|Selector7~0_combout  = ( \rr|reg_num [2] & ( (!\rr|reg_num [3] & \rr|S.WRITE_REG~q ) ) ) # ( !\rr|reg_num [2] & ( (\rr|S.WRITE_REG~q  & ((!\rr|reg_num [3]) # (!\rr|reg_num [1]))) ) )

	.dataa(!\rr|reg_num [3]),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(gnd),
	.datad(!\rr|reg_num [1]),
	.datae(gnd),
	.dataf(!\rr|reg_num [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector7~0 .extended_lut = "off";
defparam \rr|Selector7~0 .lut_mask = 64'h3322332222222222;
defparam \rr|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N42
cyclonev_lcell_comb \rr|WideOr8~33 (
// Equation(s):
// \rr|WideOr8~33_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  
// & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~33 .extended_lut = "off";
defparam \rr|WideOr8~33 .lut_mask = 64'h3333FF0000CC33FF;
defparam \rr|WideOr8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N15
cyclonev_lcell_comb \rr|WideOr8~36 (
// Equation(s):
// \rr|WideOr8~36_combout  = ( \rr|WideOr7~28_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|WideOr8~33_combout  & (!\rr|bg_str_count [6] & \rr|bg_str_count [5]))) ) ) # ( !\rr|WideOr7~28_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|WideOr8~33_combout  & (!\rr|bg_str_count [6] & \rr|bg_str_count [5]))) # (\rr|bg_str_count[7]~DUPLICATE_q  & (((\rr|bg_str_count [6] & !\rr|bg_str_count [5])))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr8~33_combout ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr7~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~36 .extended_lut = "off";
defparam \rr|WideOr8~36 .lut_mask = 64'h0580058000800080;
defparam \rr|WideOr8~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N12
cyclonev_lcell_comb \rr|WideOr8~34 (
// Equation(s):
// \rr|WideOr8~34_combout  = ( !\rr|WideOr8~33_combout  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [8]) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|WideOr8~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~34 .extended_lut = "off";
defparam \rr|WideOr8~34 .lut_mask = 64'h00AA00AA00000000;
defparam \rr|WideOr8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N54
cyclonev_lcell_comb \rr|WideOr8~29 (
// Equation(s):
// \rr|WideOr8~29_combout  = ( !\rr|bg_str_count [8] & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((\rr|bg_str_count[0]~DUPLICATE_q ))))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count [8] & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count[2]~DUPLICATE_q )) # 
// (\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// ((\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~29 .extended_lut = "off";
defparam \rr|WideOr8~29 .lut_mask = 64'h7C9F0000AD3A0000;
defparam \rr|WideOr8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N39
cyclonev_lcell_comb \rr|WideOr8~30 (
// Equation(s):
// \rr|WideOr8~30_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [8] & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (((!\rr|bg_str_count[7]~DUPLICATE_q ) # (!\rr|bg_str_count [1]))))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [8] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count [1]) # (!\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [8] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [1]))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [1]) # 
// (\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [8] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [1] $ (!\rr|bg_str_count[2]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [1] & !\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~30 .extended_lut = "off";
defparam \rr|WideOr8~30 .lut_mask = 64'h006800E700FE001E;
defparam \rr|WideOr8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N39
cyclonev_lcell_comb \rr|WideOr8~32 (
// Equation(s):
// \rr|WideOr8~32_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|WideOr8~31_combout  & ( (!\rr|WideOr7~28_combout  & \rr|bg_str_count [8]) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|WideOr8~31_combout  & ( (!\rr|WideOr7~28_combout  & 
// \rr|bg_str_count [8]) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|WideOr8~31_combout  & ( !\rr|bg_str_count [8] ) ) )

	.dataa(!\rr|WideOr7~28_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [8]),
	.datad(gnd),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|WideOr8~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~32 .extended_lut = "off";
defparam \rr|WideOr8~32 .lut_mask = 64'hF0F00A0A00000A0A;
defparam \rr|WideOr8~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N18
cyclonev_lcell_comb \rr|WideOr8~35 (
// Equation(s):
// \rr|WideOr8~35_combout  = ( \rr|WideOr8~30_combout  & ( \rr|WideOr8~32_combout  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count [5]) # (\rr|WideOr8~29_combout )))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count [5])) # (\rr|WideOr8~34_combout ))) ) ) ) # 
// ( !\rr|WideOr8~30_combout  & ( \rr|WideOr8~32_combout  & ( (!\rr|bg_str_count [6] & (((!\rr|bg_str_count [5]) # (\rr|WideOr8~29_combout )))) # (\rr|bg_str_count [6] & (\rr|WideOr8~34_combout  & ((!\rr|bg_str_count [5])))) ) ) ) # ( \rr|WideOr8~30_combout  
// & ( !\rr|WideOr8~32_combout  & ( (!\rr|bg_str_count [6] & (((\rr|WideOr8~29_combout  & \rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count [5])) # (\rr|WideOr8~34_combout ))) ) ) ) # ( !\rr|WideOr8~30_combout  & ( 
// !\rr|WideOr8~32_combout  & ( (!\rr|bg_str_count [6] & (((\rr|WideOr8~29_combout  & \rr|bg_str_count [5])))) # (\rr|bg_str_count [6] & (\rr|WideOr8~34_combout  & ((!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr8~34_combout ),
	.datac(!\rr|WideOr8~29_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr8~30_combout ),
	.dataf(!\rr|WideOr8~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~35 .extended_lut = "off";
defparam \rr|WideOr8~35 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \rr|WideOr8~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N51
cyclonev_lcell_comb \rr|WideOr8~37 (
// Equation(s):
// \rr|WideOr8~37_combout  = ( \rr|WideOr8~35_combout  & ( ((!\rr|bg_str_count [8] & \rr|WideOr8~36_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|WideOr8~35_combout  & ( (!\rr|bg_str_count [8] & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// \rr|WideOr8~36_combout )) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|WideOr8~36_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~37 .extended_lut = "off";
defparam \rr|WideOr8~37 .lut_mask = 64'h0088008833BB33BB;
defparam \rr|WideOr8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N51
cyclonev_lcell_comb \rr|WideOr8~19 (
// Equation(s):
// \rr|WideOr8~19_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[3]~DUPLICATE_q  & 
// \rr|bg_str_count[1]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~19 .extended_lut = "off";
defparam \rr|WideOr8~19 .lut_mask = 64'h4D4D4D4D29292929;
defparam \rr|WideOr8~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N6
cyclonev_lcell_comb \rr|WideOr8~18 (
// Equation(s):
// \rr|WideOr8~18_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q ))))) 
// # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q ))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q )) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ 
// (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~18 .extended_lut = "off";
defparam \rr|WideOr8~18 .lut_mask = 64'h6086B0DBF0EF5065;
defparam \rr|WideOr8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N30
cyclonev_lcell_comb \rr|WideOr8~20 (
// Equation(s):
// \rr|WideOr8~20_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr5~58_combout  & ( (!\rr|WideOr8~19_combout  & (!\rr|bg_str_count [6] & \rr|bg_str_count [8])) ) ) ) # ( !\rr|bg_str_count [5] & ( \rr|WideOr5~58_combout  & ( (\rr|bg_str_count [6] & 
// ((!\rr|bg_str_count [8] & (!\rr|WideOr8~19_combout )) # (\rr|bg_str_count [8] & ((\rr|WideOr8~18_combout ))))) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|WideOr5~58_combout  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count [8] & \rr|WideOr8~18_combout )) ) ) )

	.dataa(!\rr|WideOr8~19_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|WideOr8~18_combout ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr5~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~20 .extended_lut = "off";
defparam \rr|WideOr8~20 .lut_mask = 64'h0003000020230808;
defparam \rr|WideOr8~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N27
cyclonev_lcell_comb \rr|WideOr8~17 (
// Equation(s):
// \rr|WideOr8~17_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [8] $ (\rr|bg_str_count [6]))) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|bg_str_count [6]),
	.datac(gnd),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~17 .extended_lut = "off";
defparam \rr|WideOr8~17 .lut_mask = 64'h0000000099009900;
defparam \rr|WideOr8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N18
cyclonev_lcell_comb \rr|WideOr8~15 (
// Equation(s):
// \rr|WideOr8~15_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[3]~DUPLICATE_q ) # 
// (\rr|bg_str_count[1]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )) # 
// (\rr|bg_str_count[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~15 .extended_lut = "off";
defparam \rr|WideOr8~15 .lut_mask = 64'h60F0B05086EFDF65;
defparam \rr|WideOr8~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N12
cyclonev_lcell_comb \rr|WideOr8~14 (
// Equation(s):
// \rr|WideOr8~14_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count[3]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count[3]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[3]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[3]~DUPLICATE_q  $ (((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q ) # 
// (\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[3]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~14 .extended_lut = "off";
defparam \rr|WideOr8~14 .lut_mask = 64'h86EFDB65080A0D06;
defparam \rr|WideOr8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N24
cyclonev_lcell_comb \rr|WideOr8~16 (
// Equation(s):
// \rr|WideOr8~16_combout  = ( \rr|WideOr8~14_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [6] & (\rr|WideOr8~15_combout  & !\rr|bg_str_count [5])) # (\rr|bg_str_count [6] & ((\rr|bg_str_count [5]))))) ) ) # ( !\rr|WideOr8~14_combout  & ( 
// (!\rr|bg_str_count [8] & (!\rr|bg_str_count [6] & (\rr|WideOr8~15_combout  & !\rr|bg_str_count [5]))) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr8~15_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~16 .extended_lut = "off";
defparam \rr|WideOr8~16 .lut_mask = 64'h0800080008220822;
defparam \rr|WideOr8~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N0
cyclonev_lcell_comb \rr|WideOr8~21 (
// Equation(s):
// \rr|WideOr8~21_combout  = ( !\rr|WideOr8~16_combout  & ( (!\rr|WideOr8~20_combout  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|WideOr8~17_combout ) # (\rr|WideOr7~28_combout )))) ) )

	.dataa(!\rr|WideOr8~20_combout ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~17_combout ),
	.datad(!\rr|WideOr7~28_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~21 .extended_lut = "off";
defparam \rr|WideOr8~21 .lut_mask = 64'hA8AAA8AA00000000;
defparam \rr|WideOr8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N18
cyclonev_lcell_comb \rr|WideOr8~10 (
// Equation(s):
// \rr|WideOr8~10_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [8] & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [8] & ( 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [5] & !\rr|bg_str_count [6])) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [8] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count [6])) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~10 .extended_lut = "off";
defparam \rr|WideOr8~10 .lut_mask = 64'h000000C0C0003C00;
defparam \rr|WideOr8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N48
cyclonev_lcell_comb \rr|WideOr8~7 (
// Equation(s):
// \rr|WideOr8~7_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  
// & !\rr|bg_str_count[0]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~7 .extended_lut = "off";
defparam \rr|WideOr8~7 .lut_mask = 64'h4444444411551155;
defparam \rr|WideOr8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N51
cyclonev_lcell_comb \rr|WideOr8~6 (
// Equation(s):
// \rr|WideOr8~6_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q 
//  & !\rr|bg_str_count[0]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~6 .extended_lut = "off";
defparam \rr|WideOr8~6 .lut_mask = 64'h888888882A2A2A2A;
defparam \rr|WideOr8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N33
cyclonev_lcell_comb \rr|WideOr8~11 (
// Equation(s):
// \rr|WideOr8~11_combout  = ( \rr|WideOr8~6_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((\rr|bg_str_count [5]))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # (\rr|WideOr8~7_combout ))) ) ) # ( !\rr|WideOr8~6_combout  & ( 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr8~7_combout  & \rr|bg_str_count [5])) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr8~7_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~11 .extended_lut = "off";
defparam \rr|WideOr8~11 .lut_mask = 64'h0003000333CF33CF;
defparam \rr|WideOr8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N54
cyclonev_lcell_comb \rr|WideOr8~12 (
// Equation(s):
// \rr|WideOr8~12_combout  = ( \rr|WideOr8~11_combout  & ( (!\rr|WideOr6~37_combout  & (\rr|bg_str_count [6] & ((!\rr|bg_str_count [8])))) # (\rr|WideOr6~37_combout  & (((\rr|bg_str_count [6] & !\rr|bg_str_count [8])) # (\rr|WideOr8~10_combout ))) ) ) # ( 
// !\rr|WideOr8~11_combout  & ( (\rr|WideOr6~37_combout  & \rr|WideOr8~10_combout ) ) )

	.dataa(!\rr|WideOr6~37_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr8~10_combout ),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|WideOr8~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~12 .extended_lut = "off";
defparam \rr|WideOr8~12 .lut_mask = 64'h0505050537053705;
defparam \rr|WideOr8~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N57
cyclonev_lcell_comb \rr|WideOr8~8 (
// Equation(s):
// \rr|WideOr8~8_combout  = ( \rr|WideOr8~7_combout  & ( (!\rr|bg_str_count [5]) # ((\rr|WideOr6~37_combout  & !\rr|bg_str_count[7]~DUPLICATE_q )) ) ) # ( !\rr|WideOr8~7_combout  & ( (\rr|WideOr6~37_combout  & (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// \rr|bg_str_count [5])) ) )

	.dataa(!\rr|WideOr6~37_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|WideOr8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~8 .extended_lut = "off";
defparam \rr|WideOr8~8 .lut_mask = 64'h00500050FF50FF50;
defparam \rr|WideOr8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N24
cyclonev_lcell_comb \rr|WideOr8~9 (
// Equation(s):
// \rr|WideOr8~9_combout  = ( \rr|bg_str_count [8] & ( \rr|WideOr8~6_combout  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count [5]))) # (\rr|bg_str_count [6] & (\rr|WideOr8~8_combout  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ 
// (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [8] & ( \rr|WideOr8~6_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr8~8_combout  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count [8] & ( 
// !\rr|WideOr8~6_combout  & ( (\rr|bg_str_count [6] & (\rr|WideOr8~8_combout  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [8] & ( !\rr|WideOr8~6_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr8~8_combout  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|WideOr8~8_combout ),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|WideOr8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~9 .extended_lut = "off";
defparam \rr|WideOr8~9 .lut_mask = 64'h0084002100840425;
defparam \rr|WideOr8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N39
cyclonev_lcell_comb \rr|WideOr8~0 (
// Equation(s):
// \rr|WideOr8~0_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((\rr|bg_str_count [0]) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [0]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~0 .extended_lut = "off";
defparam \rr|WideOr8~0 .lut_mask = 64'hAAAAAAAA0AAA0AAA;
defparam \rr|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N57
cyclonev_lcell_comb \rr|WideOr8~1 (
// Equation(s):
// \rr|WideOr8~1_combout  = ( \rr|WideOr7~46_combout  & ( (!\rr|WideOr8~0_combout  & (\rr|bg_str_count [5] & \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|WideOr8~0_combout  & ((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|bg_str_count [5]))) ) ) # ( 
// !\rr|WideOr7~46_combout  & ( (\rr|WideOr8~0_combout  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|WideOr8~0_combout ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr7~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~1 .extended_lut = "off";
defparam \rr|WideOr8~1 .lut_mask = 64'h1414141417171717;
defparam \rr|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N39
cyclonev_lcell_comb \rr|WideOr8~2 (
// Equation(s):
// \rr|WideOr8~2_combout  = ( \rr|WideOr7~47_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (\rr|WideOr7~46_combout )) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q ))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] $ (((\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) # ( !\rr|WideOr7~47_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|WideOr7~46_combout )) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr7~46_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr7~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~2 .extended_lut = "off";
defparam \rr|WideOr8~2 .lut_mask = 64'h080808086E196E19;
defparam \rr|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N51
cyclonev_lcell_comb \rr|WideOr8~3 (
// Equation(s):
// \rr|WideOr8~3_combout  = ( \rr|bg_str_count [8] & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ (\rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~3 .extended_lut = "off";
defparam \rr|WideOr8~3 .lut_mask = 64'h00000000A050A050;
defparam \rr|WideOr8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N48
cyclonev_lcell_comb \rr|WideOr8~4 (
// Equation(s):
// \rr|WideOr8~4_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|WideOr8~3_combout  & ((!\rr|bg_str_count [5] & (\rr|WideOr7~47_combout )) # (\rr|bg_str_count [5] & ((\rr|WideOr8~0_combout ))))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// (\rr|bg_str_count [5] & (\rr|WideOr8~3_combout  & \rr|WideOr8~0_combout )) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|WideOr7~47_combout ),
	.datac(!\rr|WideOr8~3_combout ),
	.datad(!\rr|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~4 .extended_lut = "off";
defparam \rr|WideOr8~4 .lut_mask = 64'h0005000502070207;
defparam \rr|WideOr8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N36
cyclonev_lcell_comb \rr|WideOr8~5 (
// Equation(s):
// \rr|WideOr8~5_combout  = ( \rr|WideOr8~2_combout  & ( \rr|WideOr8~4_combout  & ( !\rr|bg_str_count[3]~DUPLICATE_q  ) ) ) # ( !\rr|WideOr8~2_combout  & ( \rr|WideOr8~4_combout  & ( !\rr|bg_str_count[3]~DUPLICATE_q  ) ) ) # ( \rr|WideOr8~2_combout  & ( 
// !\rr|WideOr8~4_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [6] & (!\rr|bg_str_count [8])) # (\rr|bg_str_count [6] & ((\rr|WideOr8~1_combout ) # (\rr|bg_str_count [8]))))) ) ) ) # ( !\rr|WideOr8~2_combout  & ( 
// !\rr|WideOr8~4_combout  & ( (\rr|bg_str_count [6] & (!\rr|bg_str_count [8] & (!\rr|bg_str_count[3]~DUPLICATE_q  & \rr|WideOr8~1_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [8]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~1_combout ),
	.datae(!\rr|WideOr8~2_combout ),
	.dataf(!\rr|WideOr8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~5 .extended_lut = "off";
defparam \rr|WideOr8~5 .lut_mask = 64'h004090D0F0F0F0F0;
defparam \rr|WideOr8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N30
cyclonev_lcell_comb \rr|WideOr8~13 (
// Equation(s):
// \rr|WideOr8~13_combout  = ( !\rr|WideOr8~5_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|WideOr8~12_combout  & !\rr|WideOr8~9_combout )) ) )

	.dataa(!\rr|WideOr8~12_combout ),
	.datab(gnd),
	.datac(!\rr|WideOr8~9_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~13 .extended_lut = "off";
defparam \rr|WideOr8~13 .lut_mask = 64'hFFA0FFA000000000;
defparam \rr|WideOr8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N48
cyclonev_lcell_comb \rr|WideOr8~26 (
// Equation(s):
// \rr|WideOr8~26_combout  = ( \rr|bg_str_count [3] & ( (!\rr|bg_str_count [1] & ((\rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count [1] & (!\rr|bg_str_count[2]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [3] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [1])) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [1]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~26 .extended_lut = "off";
defparam \rr|WideOr8~26 .lut_mask = 64'h00A000A00FAA0FAA;
defparam \rr|WideOr8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y66_N42
cyclonev_lcell_comb \rr|WideOr8~27 (
// Equation(s):
// \rr|WideOr8~27_combout  = ( \rr|bg_str_count [5] & ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (!\rr|WideOr8~26_combout  & !\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [6] & ((\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count [5] & ( \rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr6~6_combout  & \rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count [5] & ( !\rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (!\rr|WideOr8~26_combout  & 
// !\rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count [5] & ( !\rr|WideOr6~5_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr6~6_combout  & \rr|bg_str_count[7]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr6~6_combout ),
	.datac(!\rr|WideOr8~26_combout ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [5]),
	.dataf(!\rr|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~27 .extended_lut = "off";
defparam \rr|WideOr8~27 .lut_mask = 64'h0022A0000022A055;
defparam \rr|WideOr8~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N18
cyclonev_lcell_comb \rr|WideOr8~22 (
// Equation(s):
// \rr|WideOr8~22_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & 
// (!\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count 
// [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~22 .extended_lut = "off";
defparam \rr|WideOr8~22 .lut_mask = 64'h8AAA455582A24151;
defparam \rr|WideOr8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N3
cyclonev_lcell_comb \rr|WideOr8~24 (
// Equation(s):
// \rr|WideOr8~24_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0])) # (\rr|bg_str_count[1]~DUPLICATE_q  & 
// ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [0]))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [0])) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|bg_str_count[2]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # 
// ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count [0])))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # ((\rr|bg_str_count[2]~DUPLICATE_q ) # 
// (\rr|bg_str_count [0])))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [0]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~24 .extended_lut = "off";
defparam \rr|WideOr8~24 .lut_mask = 64'h8AAA455580A24151;
defparam \rr|WideOr8~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N54
cyclonev_lcell_comb \rr|WideOr8~23 (
// Equation(s):
// \rr|WideOr8~23_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [0] & (\rr|bg_str_count [5] & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [0] & (\rr|bg_str_count [5] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [0] & (!\rr|bg_str_count [5] & !\rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count [5]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~23 .extended_lut = "off";
defparam \rr|WideOr8~23 .lut_mask = 64'h1000010000080000;
defparam \rr|WideOr8~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N6
cyclonev_lcell_comb \rr|WideOr8~25 (
// Equation(s):
// \rr|WideOr8~25_combout  = ( \rr|WideOr8~23_combout  & ( \rr|bg_str_count [8] & ( (!\rr|bg_str_count [6]) # (\rr|WideOr8~24_combout ) ) ) ) # ( !\rr|WideOr8~23_combout  & ( \rr|bg_str_count [8] & ( (\rr|bg_str_count [6] & \rr|WideOr8~24_combout ) ) ) ) # ( 
// \rr|WideOr8~23_combout  & ( !\rr|bg_str_count [8] & ( (!\rr|bg_str_count [6] & (\rr|WideOr8~22_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr6~31_combout ))) ) ) ) # ( !\rr|WideOr8~23_combout  & ( !\rr|bg_str_count [8] & ( (!\rr|bg_str_count [6] & 
// (\rr|WideOr8~22_combout )) # (\rr|bg_str_count [6] & ((\rr|WideOr6~31_combout ))) ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr8~22_combout ),
	.datac(!\rr|WideOr8~24_combout ),
	.datad(!\rr|WideOr6~31_combout ),
	.datae(!\rr|WideOr8~23_combout ),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~25 .extended_lut = "off";
defparam \rr|WideOr8~25 .lut_mask = 64'h227722770505AFAF;
defparam \rr|WideOr8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N48
cyclonev_lcell_comb \rr|WideOr8~28 (
// Equation(s):
// \rr|WideOr8~28_combout  = ( \rr|WideOr8~25_combout  & ( ((!\rr|bg_str_count [8] & \rr|WideOr8~27_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|WideOr8~25_combout  & ( (!\rr|bg_str_count [8] & (!\rr|bg_str_count[9]~DUPLICATE_q  & 
// \rr|WideOr8~27_combout )) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|WideOr8~27_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr8~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~28 .extended_lut = "off";
defparam \rr|WideOr8~28 .lut_mask = 64'h00A000A00FAF0FAF;
defparam \rr|WideOr8~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N42
cyclonev_lcell_comb \rr|WideOr8~38 (
// Equation(s):
// \rr|WideOr8~38_combout  = ( \rr|WideOr8~13_combout  & ( \rr|WideOr8~28_combout  & ( (!\rr|bg_str_count [4] & (((\rr|bg_str_count [10])))) # (\rr|bg_str_count [4] & ((!\rr|bg_str_count [10] & ((!\rr|WideOr8~21_combout ))) # (\rr|bg_str_count [10] & 
// (\rr|WideOr8~37_combout )))) ) ) ) # ( !\rr|WideOr8~13_combout  & ( \rr|WideOr8~28_combout  & ( (!\rr|bg_str_count [4]) # ((!\rr|bg_str_count [10] & ((!\rr|WideOr8~21_combout ))) # (\rr|bg_str_count [10] & (\rr|WideOr8~37_combout ))) ) ) ) # ( 
// \rr|WideOr8~13_combout  & ( !\rr|WideOr8~28_combout  & ( (\rr|bg_str_count [4] & ((!\rr|bg_str_count [10] & ((!\rr|WideOr8~21_combout ))) # (\rr|bg_str_count [10] & (\rr|WideOr8~37_combout )))) ) ) ) # ( !\rr|WideOr8~13_combout  & ( 
// !\rr|WideOr8~28_combout  & ( (!\rr|bg_str_count [4] & (((!\rr|bg_str_count [10])))) # (\rr|bg_str_count [4] & ((!\rr|bg_str_count [10] & ((!\rr|WideOr8~21_combout ))) # (\rr|bg_str_count [10] & (\rr|WideOr8~37_combout )))) ) ) )

	.dataa(!\rr|WideOr8~37_combout ),
	.datab(!\rr|WideOr8~21_combout ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|WideOr8~13_combout ),
	.dataf(!\rr|WideOr8~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr8~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr8~38 .extended_lut = "off";
defparam \rr|WideOr8~38 .lut_mask = 64'hFC050C05FCF50CF5;
defparam \rr|WideOr8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N12
cyclonev_lcell_comb \rr|Selector8~1 (
// Equation(s):
// \rr|Selector8~1_combout  = ( \rr|bg_str_count [10] & ( \rr|WideOr8~38_combout  & ( ((\rr|Selector12~0_combout  & ((\rr|Selector8~0_combout ) # (\rr|bg_str_count [11])))) # (\rr|Selector7~0_combout ) ) ) ) # ( !\rr|bg_str_count [10] & ( 
// \rr|WideOr8~38_combout  & ( ((\rr|bg_str_count [11] & \rr|Selector12~0_combout )) # (\rr|Selector7~0_combout ) ) ) ) # ( \rr|bg_str_count [10] & ( !\rr|WideOr8~38_combout  & ( ((!\rr|bg_str_count [11] & (\rr|Selector12~0_combout  & \rr|Selector8~0_combout 
// ))) # (\rr|Selector7~0_combout ) ) ) ) # ( !\rr|bg_str_count [10] & ( !\rr|WideOr8~38_combout  & ( \rr|Selector7~0_combout  ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|Selector12~0_combout ),
	.datac(!\rr|Selector8~0_combout ),
	.datad(!\rr|Selector7~0_combout ),
	.datae(!\rr|bg_str_count [10]),
	.dataf(!\rr|WideOr8~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector8~1 .extended_lut = "off";
defparam \rr|Selector8~1 .lut_mask = 64'h00FF02FF11FF13FF;
defparam \rr|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N14
dffeas \rr|ascii_input[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[28] .is_wysiwyg = "true";
defparam \rr|ascii_input[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [28]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[28]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[28]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N56
dffeas \controller|controller|buffer|data_in_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [28]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N45
cyclonev_lcell_comb \controller|controller|buffer|read_data[28]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[28]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[28]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[28]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[28]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N53
dffeas \controller|controller|buffer|data_in_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [28]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N46
dffeas \controller|controller|buffer|read_data[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[28]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[28] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N30
cyclonev_lcell_comb \rr|WideOr9~4 (
// Equation(s):
// \rr|WideOr9~4_combout  = ( \rr|bg_str_count [5] & ( (\rr|bg_str_count [6] & !\rr|bg_str_count[7]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count [6] & \rr|bg_str_count[7]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~4 .extended_lut = "off";
defparam \rr|WideOr9~4 .lut_mask = 64'h2222222244444444;
defparam \rr|WideOr9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N48
cyclonev_lcell_comb \rr|WideOr5~59 (
// Equation(s):
// \rr|WideOr5~59_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr5~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr5~59 .extended_lut = "off";
defparam \rr|WideOr5~59 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rr|WideOr5~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N51
cyclonev_lcell_comb \rr|WideOr9~5 (
// Equation(s):
// \rr|WideOr9~5_combout  = ( \rr|WideOr5~59_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|bg_str_count [10]) # (\rr|bg_str_count [8]))) ) ) # ( !\rr|WideOr5~59_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (((\rr|bg_str_count [10]) # 
// (\rr|bg_str_count [8])) # (\rr|WideOr9~4_combout ))) ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|WideOr9~4_combout ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count [10]),
	.datae(gnd),
	.dataf(!\rr|WideOr5~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~5 .extended_lut = "off";
defparam \rr|WideOr9~5 .lut_mask = 64'h2AAA2AAA0AAA0AAA;
defparam \rr|WideOr9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N33
cyclonev_lcell_comb \rr|WideOr9~2 (
// Equation(s):
// \rr|WideOr9~2_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & 
// \rr|bg_str_count[7]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~2 .extended_lut = "off";
defparam \rr|WideOr9~2 .lut_mask = 64'h1111111101010101;
defparam \rr|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N36
cyclonev_lcell_comb \rr|WideOr9~3 (
// Equation(s):
// \rr|WideOr9~3_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [1]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~3 .extended_lut = "off";
defparam \rr|WideOr9~3 .lut_mask = 64'hC0F0C0F000000000;
defparam \rr|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N12
cyclonev_lcell_comb \rr|WideOr9~6 (
// Equation(s):
// \rr|WideOr9~6_combout  = ( \rr|WideOr9~3_combout  & ( \rr|bg_str_count [8] & ( (\rr|WideOr9~5_combout  & (!\rr|bg_str_count [10] & (\rr|WideOr9~2_combout  & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|WideOr9~3_combout  & ( \rr|bg_str_count [8] & ( 
// (\rr|WideOr9~5_combout  & (!\rr|bg_str_count [10] & (\rr|WideOr9~2_combout  & !\rr|bg_str_count [5]))) ) ) ) # ( \rr|WideOr9~3_combout  & ( !\rr|bg_str_count [8] & ( (\rr|WideOr9~5_combout  & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count [5]))) ) ) ) # ( 
// !\rr|WideOr9~3_combout  & ( !\rr|bg_str_count [8] & ( (\rr|WideOr9~5_combout  & !\rr|bg_str_count [10]) ) ) )

	.dataa(!\rr|WideOr9~5_combout ),
	.datab(!\rr|bg_str_count [10]),
	.datac(!\rr|WideOr9~2_combout ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr9~3_combout ),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~6 .extended_lut = "off";
defparam \rr|WideOr9~6 .lut_mask = 64'h4444445504000400;
defparam \rr|WideOr9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N18
cyclonev_lcell_comb \rr|WideOr9~0 (
// Equation(s):
// \rr|WideOr9~0_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [8]) # (\rr|bg_str_count [10]))) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count 
// [8]))))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (!\rr|bg_str_count [10] $ (!\rr|bg_str_count [8])))) ) ) # ( !\rr|bg_str_count [5] & ( ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count [8]))) # 
// (\rr|bg_str_count [6] & (!\rr|bg_str_count [10] $ (!\rr|bg_str_count [8])))) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~0 .extended_lut = "off";
defparam \rr|WideOr9~0 .lut_mask = 64'hB7FBB7FBED7EED7E;
defparam \rr|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N39
cyclonev_lcell_comb \rr|WideOr9~1 (
// Equation(s):
// \rr|WideOr9~1_combout  = ( !\rr|WideOr9~0_combout  & ( (!\rr|WideOr5~59_combout  & !\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(!\rr|WideOr5~59_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~1 .extended_lut = "off";
defparam \rr|WideOr9~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \rr|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N45
cyclonev_lcell_comb \rr|WideOr9~7 (
// Equation(s):
// \rr|WideOr9~7_combout  = ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count [8]) # ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [10])))) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count [8] $ (!\rr|bg_str_count [10])) # 
// (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (!\rr|bg_str_count [8] $ (!\rr|bg_str_count [10])))) # (\rr|bg_str_count [5] & (((!\rr|bg_str_count [10]) # 
// (\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count [8]))) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [10]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~7 .extended_lut = "off";
defparam \rr|WideOr9~7 .lut_mask = 64'hF7DBF7DBDBEFDBEF;
defparam \rr|WideOr9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N21
cyclonev_lcell_comb \rr|WideOr9~8 (
// Equation(s):
// \rr|WideOr9~8_combout  = ( \rr|bg_str_count [5] & ( ((!\rr|bg_str_count [6] & ((!\rr|bg_str_count [10]) # (\rr|bg_str_count [8]))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [8] $ (!\rr|bg_str_count [10])))) # (\rr|bg_str_count[7]~DUPLICATE_q ) ) ) # ( 
// !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[7]~DUPLICATE_q ) # ((!\rr|bg_str_count [6] & (!\rr|bg_str_count [8] $ (!\rr|bg_str_count [10]))) # (\rr|bg_str_count [6] & ((!\rr|bg_str_count [8]) # (\rr|bg_str_count [10])))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count [10]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~8 .extended_lut = "off";
defparam \rr|WideOr9~8 .lut_mask = 64'hDEFDDEFDBF7BBF7B;
defparam \rr|WideOr9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N0
cyclonev_lcell_comb \rr|WideOr9~39 (
// Equation(s):
// \rr|WideOr9~39_combout  = ( !\rr|bg_str_count [1] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  $ (((\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|WideOr9~8_combout ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|WideOr9~7_combout ))))) ) ) # ( \rr|bg_str_count [1] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (((!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr9~7_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & 
// (\rr|WideOr9~0_combout ))))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((((!\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|WideOr9~7_combout ))))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|WideOr9~0_combout ),
	.datad(!\rr|WideOr9~7_combout ),
	.datae(!\rr|bg_str_count [1]),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(!\rr|WideOr9~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~39 .extended_lut = "on";
defparam \rr|WideOr9~39 .lut_mask = 64'hDFDF55FF2A7F0A5F;
defparam \rr|WideOr9~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N6
cyclonev_lcell_comb \rr|WideOr9~12 (
// Equation(s):
// \rr|WideOr9~12_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) ) 
// )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~12 .extended_lut = "off";
defparam \rr|WideOr9~12 .lut_mask = 64'h5000500055555555;
defparam \rr|WideOr9~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N51
cyclonev_lcell_comb \rr|WideOr9~13 (
// Equation(s):
// \rr|WideOr9~13_combout  = ( \rr|WideOr9~12_combout  & ( (\rr|bg_str_count [5] & \rr|bg_str_count [6]) ) ) # ( !\rr|WideOr9~12_combout  & ( (\rr|bg_str_count [6] & ((\rr|bg_str_count[3]~DUPLICATE_q ) # (\rr|bg_str_count [5]))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~13 .extended_lut = "off";
defparam \rr|WideOr9~13 .lut_mask = 64'h030F030F03030303;
defparam \rr|WideOr9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N48
cyclonev_lcell_comb \rr|WideOr9~9 (
// Equation(s):
// \rr|WideOr9~9_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count [5] ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count [5] ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q ) # (!\rr|bg_str_count [5]) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [5]) ) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~9 .extended_lut = "off";
defparam \rr|WideOr9~9 .lut_mask = 64'hCCFFFFCC00FFFF00;
defparam \rr|WideOr9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N18
cyclonev_lcell_comb \rr|WideOr9~10 (
// Equation(s):
// \rr|WideOr9~10_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6]) # ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [5]))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6]) # ((!\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( 
// (!\rr|bg_str_count[2]~DUPLICATE_q ) # ((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count [6]) # 
// (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count [5])) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~10 .extended_lut = "off";
defparam \rr|WideOr9~10 .lut_mask = 64'hF3FCFBFEF9FEF9FE;
defparam \rr|WideOr9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N36
cyclonev_lcell_comb \rr|WideOr9~11 (
// Equation(s):
// \rr|WideOr9~11_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count [5]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5]))) # (\rr|bg_str_count [6]) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count [5]) # ((!\rr|bg_str_count [6]) # 
// (!\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (((\rr|bg_str_count [6])) # (\rr|bg_str_count [5]))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] $ 
// (((!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count [6]) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (((!\rr|bg_str_count[2]~DUPLICATE_q  & 
// \rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count [5] & (((!\rr|bg_str_count [6]) # (!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~11 .extended_lut = "off";
defparam \rr|WideOr9~11 .lut_mask = 64'h3FBDCF6FBFBDEF6F;
defparam \rr|WideOr9~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N12
cyclonev_lcell_comb \rr|WideOr9~35 (
// Equation(s):
// \rr|WideOr9~35_combout  = ( !\rr|bg_str_count [8] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((((\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|WideOr9~9_combout )) # (\rr|bg_str_count [6]))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((((\rr|WideOr9~11_combout ))))) 
// ) ) # ( \rr|bg_str_count [8] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|bg_str_count [6]) # (((\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|WideOr9~9_combout )))) # (\rr|bg_str_count[3]~DUPLICATE_q  & ((((\rr|WideOr9~10_combout ))))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr9~9_combout ),
	.datac(!\rr|WideOr9~10_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(!\rr|WideOr9~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~35 .extended_lut = "on";
defparam \rr|WideOr9~35 .lut_mask = 64'h770FBB0FFF0FFF0F;
defparam \rr|WideOr9~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N3
cyclonev_lcell_comb \rr|WideOr9~14 (
// Equation(s):
// \rr|WideOr9~14_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & 
// !\rr|bg_str_count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~14 .extended_lut = "off";
defparam \rr|WideOr9~14 .lut_mask = 64'h0300030033003300;
defparam \rr|WideOr9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N42
cyclonev_lcell_comb \rr|WideOr9~15 (
// Equation(s):
// \rr|WideOr9~15_combout  = ( \rr|WideOr10~0_combout  & ( \rr|WideOr9~14_combout  & ( (!\rr|bg_str_count [8] & (((\rr|bg_str_count[3]~DUPLICATE_q  & \rr|WideOr5~59_combout )) # (\rr|bg_str_count [6]))) ) ) ) # ( !\rr|WideOr10~0_combout  & ( 
// \rr|WideOr9~14_combout  & ( (!\rr|bg_str_count [8] & \rr|bg_str_count [6]) ) ) ) # ( \rr|WideOr10~0_combout  & ( !\rr|WideOr9~14_combout  & ( (!\rr|bg_str_count [8] & (\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr5~59_combout ) # (\rr|bg_str_count 
// [6])))) ) ) ) # ( !\rr|WideOr10~0_combout  & ( !\rr|WideOr9~14_combout  & ( (!\rr|bg_str_count [8] & (\rr|bg_str_count [6] & \rr|bg_str_count[3]~DUPLICATE_q )) ) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr5~59_combout ),
	.datae(!\rr|WideOr10~0_combout ),
	.dataf(!\rr|WideOr9~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~15 .extended_lut = "off";
defparam \rr|WideOr9~15 .lut_mask = 64'h0202020A2222222A;
defparam \rr|WideOr9~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N3
cyclonev_lcell_comb \rr|WideOr9~16 (
// Equation(s):
// \rr|WideOr9~16_combout  = ( \rr|WideOr9~15_combout  & ( (!\rr|bg_str_count [10] & ((!\rr|WideOr9~35_combout ))) # (\rr|bg_str_count [10] & (!\rr|WideOr9~13_combout )) ) ) # ( !\rr|WideOr9~15_combout  & ( (!\rr|bg_str_count [10] & !\rr|WideOr9~35_combout ) 
// ) )

	.dataa(!\rr|WideOr9~13_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [10]),
	.datad(!\rr|WideOr9~35_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~16 .extended_lut = "off";
defparam \rr|WideOr9~16 .lut_mask = 64'hF000F000FA0AFA0A;
defparam \rr|WideOr9~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N24
cyclonev_lcell_comb \rr|WideOr9~17 (
// Equation(s):
// \rr|WideOr9~17_combout  = ( \rr|WideOr9~39_combout  & ( \rr|WideOr9~16_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr9~6_combout  & (!\rr|bg_str_count[4]~DUPLICATE_q ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|WideOr9~1_combout ) # 
// (\rr|bg_str_count[4]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr9~39_combout  & ( \rr|WideOr9~16_combout  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr9~6_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|WideOr9~1_combout ))))) ) ) ) # ( \rr|WideOr9~39_combout  & ( !\rr|WideOr9~16_combout  & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & (!\rr|WideOr9~6_combout )) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr9~1_combout )))) # 
// (\rr|bg_str_count[4]~DUPLICATE_q ) ) ) ) # ( !\rr|WideOr9~39_combout  & ( !\rr|WideOr9~16_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr9~6_combout ) # ((\rr|bg_str_count[4]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (((!\rr|bg_str_count[4]~DUPLICATE_q  & !\rr|WideOr9~1_combout )))) ) ) )

	.dataa(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datab(!\rr|WideOr9~6_combout ),
	.datac(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datad(!\rr|WideOr9~1_combout ),
	.datae(!\rr|WideOr9~39_combout ),
	.dataf(!\rr|WideOr9~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~17 .extended_lut = "off";
defparam \rr|WideOr9~17 .lut_mask = 64'hDA8ADF8FD080D585;
defparam \rr|WideOr9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N12
cyclonev_lcell_comb \rr|WideOr9~21 (
// Equation(s):
// \rr|WideOr9~21_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [6])) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[9]~DUPLICATE_q ) # ((!\rr|bg_str_count [6]) # ((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[9]~DUPLICATE_q ) # (((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [6])) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [5] & ( 
// (((\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [6])) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~21 .extended_lut = "off";
defparam \rr|WideOr9~21 .lut_mask = 64'h4FFFF4FFFFF44FFF;
defparam \rr|WideOr9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N0
cyclonev_lcell_comb \rr|WideOr9~19 (
// Equation(s):
// \rr|WideOr9~19_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & 
// (((!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// (((!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~19 .extended_lut = "off";
defparam \rr|WideOr9~19 .lut_mask = 64'h2A00150080AA6255;
defparam \rr|WideOr9~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N39
cyclonev_lcell_comb \rr|WideOr9~20 (
// Equation(s):
// \rr|WideOr9~20_combout  = ( \rr|WideOr9~19_combout  & ( (!\rr|bg_str_count [6]) # (\rr|bg_str_count[9]~DUPLICATE_q ) ) ) # ( !\rr|WideOr9~19_combout  )

	.dataa(!\rr|bg_str_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~20 .extended_lut = "off";
defparam \rr|WideOr9~20 .lut_mask = 64'hFFFFFFFFAAFFAAFF;
defparam \rr|WideOr9~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N0
cyclonev_lcell_comb \rr|WideOr9~22 (
// Equation(s):
// \rr|WideOr9~22_combout  = ( \rr|bg_str_count[1]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[7]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q 
// ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~22 .extended_lut = "off";
defparam \rr|WideOr9~22 .lut_mask = 64'hF030F0303C3C3C3C;
defparam \rr|WideOr9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N42
cyclonev_lcell_comb \rr|WideOr9~23 (
// Equation(s):
// \rr|WideOr9~23_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[2]~DUPLICATE_q  ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~23 .extended_lut = "off";
defparam \rr|WideOr9~23 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \rr|WideOr9~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N9
cyclonev_lcell_comb \rr|WideOr9~24 (
// Equation(s):
// \rr|WideOr9~24_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & ((!\rr|WideOr9~23_combout ) # (!\rr|bg_str_count[7]~DUPLICATE_q  $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) # ( !\rr|bg_str_count [5] & ( 
// (!\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|WideOr9~23_combout ) # (!\rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|WideOr9~23_combout ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~24 .extended_lut = "off";
defparam \rr|WideOr9~24 .lut_mask = 64'hFD00FD00DE00DE00;
defparam \rr|WideOr9~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N9
cyclonev_lcell_comb \rr|WideOr9~27 (
// Equation(s):
// \rr|WideOr9~27_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~27 .extended_lut = "off";
defparam \rr|WideOr9~27 .lut_mask = 64'h0000000050A050A0;
defparam \rr|WideOr9~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N21
cyclonev_lcell_comb \rr|WideOr9~25 (
// Equation(s):
// \rr|WideOr9~25_combout  = ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~25 .extended_lut = "off";
defparam \rr|WideOr9~25 .lut_mask = 64'h00F000F0000F000F;
defparam \rr|WideOr9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N36
cyclonev_lcell_comb \rr|WideOr9~26 (
// Equation(s):
// \rr|WideOr9~26_combout  = ( \rr|WideOr5~59_combout  & ( \rr|bg_str_count [6] & ( (\rr|WideOr9~25_combout  & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count [5])) ) ) ) # ( !\rr|WideOr5~59_combout  & ( \rr|bg_str_count [6] & ( (\rr|WideOr9~25_combout 
//  & !\rr|bg_str_count [5]) ) ) ) # ( \rr|WideOr5~59_combout  & ( !\rr|bg_str_count [6] & ( (\rr|WideOr9~25_combout  & ((!\rr|bg_str_count [5] & ((\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (!\rr|WideOr9~12_combout )))) ) ) ) # ( 
// !\rr|WideOr5~59_combout  & ( !\rr|bg_str_count [6] & ( (\rr|WideOr9~25_combout  & ((!\rr|WideOr9~12_combout ) # (!\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|WideOr9~25_combout ),
	.datab(!\rr|WideOr9~12_combout ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|WideOr5~59_combout ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~26 .extended_lut = "off";
defparam \rr|WideOr9~26 .lut_mask = 64'h5544054455000500;
defparam \rr|WideOr9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N30
cyclonev_lcell_comb \rr|WideOr9~34 (
// Equation(s):
// \rr|WideOr9~34_combout  = ( \rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((!\rr|WideOr5~59_combout ) # ((!\rr|bg_str_count [5]) # (\rr|bg_str_count[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\rr|bg_str_count[9]~DUPLICATE_q  & ( \rr|bg_str_count [6] ) )

	.dataa(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datab(!\rr|WideOr5~59_combout ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~34 .extended_lut = "off";
defparam \rr|WideOr9~34 .lut_mask = 64'h00000000FFFFFFEF;
defparam \rr|WideOr9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N18
cyclonev_lcell_comb \rr|WideOr9~28 (
// Equation(s):
// \rr|WideOr9~28_combout  = ( \rr|WideOr9~34_combout  ) # ( !\rr|WideOr9~34_combout  & ( (((!\rr|WideOr9~22_combout  & \rr|WideOr9~27_combout )) # (\rr|WideOr9~26_combout )) # (\rr|WideOr9~24_combout ) ) )

	.dataa(!\rr|WideOr9~22_combout ),
	.datab(!\rr|WideOr9~24_combout ),
	.datac(!\rr|WideOr9~27_combout ),
	.datad(!\rr|WideOr9~26_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~28 .extended_lut = "off";
defparam \rr|WideOr9~28 .lut_mask = 64'h3BFF3BFFFFFFFFFF;
defparam \rr|WideOr9~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y69_N54
cyclonev_lcell_comb \rr|WideOr7~48 (
// Equation(s):
// \rr|WideOr7~48_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [5] ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr7~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr7~48 .extended_lut = "off";
defparam \rr|WideOr7~48 .lut_mask = 64'h00000000CCCCCCCC;
defparam \rr|WideOr7~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N54
cyclonev_lcell_comb \rr|WideOr9~18 (
// Equation(s):
// \rr|WideOr9~18_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [6] ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (!\rr|WideOr7~48_combout ) # (((!\rr|bg_str_count[2]~DUPLICATE_q  & 
// \rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [6] ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count [6] ) )

	.dataa(!\rr|WideOr7~48_combout ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~18 .extended_lut = "off";
defparam \rr|WideOr9~18 .lut_mask = 64'hFFFFFFFFAEFFFFFF;
defparam \rr|WideOr9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N24
cyclonev_lcell_comb \rr|WideOr9~30 (
// Equation(s):
// \rr|WideOr9~30_combout  = ( !\rr|bg_str_count [8] & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|WideOr9~18_combout )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((((\rr|WideOr9~20_combout ))))) ) ) # ( \rr|bg_str_count [8] & ( 
// (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[3]~DUPLICATE_q )) # (\rr|WideOr9~21_combout ))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((((\rr|WideOr9~28_combout ))))) ) )

	.dataa(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datab(!\rr|WideOr9~21_combout ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr9~20_combout ),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|WideOr9~28_combout ),
	.datag(!\rr|WideOr9~18_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~30 .extended_lut = "on";
defparam \rr|WideOr9~30 .lut_mask = 64'h0A5F2A2A0A5F7F7F;
defparam \rr|WideOr9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N27
cyclonev_lcell_comb \rr|WideOr9~29 (
// Equation(s):
// \rr|WideOr9~29_combout  = ( !\rr|bg_str_count[9]~DUPLICATE_q  & ( ((!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count [6])) # (\rr|bg_str_count [8]) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [8]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr9~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr9~29 .extended_lut = "off";
defparam \rr|WideOr9~29 .lut_mask = 64'h0CFF0CFF00000000;
defparam \rr|WideOr9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N48
cyclonev_lcell_comb \rr|Selector7~1 (
// Equation(s):
// \rr|Selector7~1_combout  = ( \rr|bg_str_count [10] & ( (\rr|WideOr9~30_combout  & \rr|bg_str_count [12]) ) ) # ( !\rr|bg_str_count [10] & ( (!\rr|WideOr9~29_combout ) # (\rr|bg_str_count [12]) ) )

	.dataa(!\rr|WideOr9~30_combout ),
	.datab(gnd),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|WideOr9~29_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector7~1 .extended_lut = "off";
defparam \rr|Selector7~1 .lut_mask = 64'hFF0FFF0F05050505;
defparam \rr|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N42
cyclonev_lcell_comb \rr|Selector7~2 (
// Equation(s):
// \rr|Selector7~2_combout  = ( !\rr|bg_str_count [11] & ( (((\rr|S.WRITE_BG~DUPLICATE_q  & (\rr|Selector7~1_combout  & !\rr|S.WRITE_REG~q ))) # (\rr|Selector7~0_combout )) ) ) # ( \rr|bg_str_count [11] & ( ((\rr|WideOr9~17_combout  & 
// (\rr|S.WRITE_BG~DUPLICATE_q  & (\rr|bg_str_count [12] & !\rr|S.WRITE_REG~q )))) # (\rr|Selector7~0_combout ) ) )

	.dataa(!\rr|WideOr9~17_combout ),
	.datab(!\rr|S.WRITE_BG~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [12]),
	.datad(!\rr|S.WRITE_REG~q ),
	.datae(!\rr|bg_str_count [11]),
	.dataf(!\rr|Selector7~0_combout ),
	.datag(!\rr|Selector7~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector7~2 .extended_lut = "on";
defparam \rr|Selector7~2 .lut_mask = 64'h03000100FFFFFFFF;
defparam \rr|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N44
dffeas \rr|ascii_input[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[29] .is_wysiwyg = "true";
defparam \rr|ascii_input[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [29]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[29]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[29]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[29]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N59
dffeas \controller|controller|buffer|data_in_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [29]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N18
cyclonev_lcell_comb \controller|controller|buffer|read_data[29]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[29]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N23
dffeas \controller|controller|buffer|data_in_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [29]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N19
dffeas \controller|controller|buffer|read_data[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[29]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[29] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N30
cyclonev_lcell_comb \rr|Selector6~4 (
// Equation(s):
// \rr|Selector6~4_combout  = ( \rr|reg_num [2] & ( (\rr|reg_num [3] & \rr|S.WRITE_REG~q ) ) ) # ( !\rr|reg_num [2] & ( (\rr|reg_num [3] & (\rr|S.WRITE_REG~q  & \rr|reg_num [1])) ) )

	.dataa(!\rr|reg_num [3]),
	.datab(!\rr|S.WRITE_REG~q ),
	.datac(gnd),
	.datad(!\rr|reg_num [1]),
	.datae(gnd),
	.dataf(!\rr|reg_num [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~4 .extended_lut = "off";
defparam \rr|Selector6~4 .lut_mask = 64'h0011001111111111;
defparam \rr|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N36
cyclonev_lcell_comb \rr|WideOr10~44 (
// Equation(s):
// \rr|WideOr10~44_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[0]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count 
// [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q 
// ))))) ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~44 .extended_lut = "off";
defparam \rr|WideOr10~44 .lut_mask = 64'h0000110244080800;
defparam \rr|WideOr10~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N6
cyclonev_lcell_comb \rr|WideOr10~43 (
// Equation(s):
// \rr|WideOr10~43_combout  = ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count [6] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~43 .extended_lut = "off";
defparam \rr|WideOr10~43 .lut_mask = 64'h00103133C4CC0000;
defparam \rr|WideOr10~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N54
cyclonev_lcell_comb \rr|WideOr10~46 (
// Equation(s):
// \rr|WideOr10~46_combout  = ( \rr|bg_str_count [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count 
// [6] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & 
// ( (!\rr|bg_str_count [5] & (((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~46 .extended_lut = "off";
defparam \rr|WideOr10~46 .lut_mask = 64'hF700000000F71000;
defparam \rr|WideOr10~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N24
cyclonev_lcell_comb \rr|WideOr10~47 (
// Equation(s):
// \rr|WideOr10~47_combout  = ( !\rr|bg_str_count [6] & ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5]))) ) ) ) # ( \rr|bg_str_count [6] & ( 
// !\rr|bg_str_count[2]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( 
// (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~47 .extended_lut = "off";
defparam \rr|WideOr10~47 .lut_mask = 64'h10014004C00C0000;
defparam \rr|WideOr10~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N30
cyclonev_lcell_comb \rr|WideOr10~24 (
// Equation(s):
// \rr|WideOr10~24_combout  = ( \rr|WideOr10~46_combout  & ( \rr|WideOr10~47_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q ) # ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~43_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~44_combout 
// ))) ) ) ) # ( !\rr|WideOr10~46_combout  & ( \rr|WideOr10~47_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~43_combout ))) 
// # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~44_combout )))) ) ) ) # ( \rr|WideOr10~46_combout  & ( !\rr|WideOr10~47_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~43_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~44_combout )))) ) ) ) # ( !\rr|WideOr10~46_combout  & ( !\rr|WideOr10~47_combout  & ( (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[3]~DUPLICATE_q  & ((\rr|WideOr10~43_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr10~44_combout )))) ) ) )

	.dataa(!\rr|WideOr10~44_combout ),
	.datab(!\rr|WideOr10~43_combout ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(!\rr|WideOr10~46_combout ),
	.dataf(!\rr|WideOr10~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~24 .extended_lut = "off";
defparam \rr|WideOr10~24 .lut_mask = 64'h0305F30503F5F3F5;
defparam \rr|WideOr10~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N48
cyclonev_lcell_comb \rr|WideOr10~25 (
// Equation(s):
// \rr|WideOr10~25_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q )))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & ((\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[9]~DUPLICATE_q  & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & ((!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )) # (\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count [5] $ (((!\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count[1]~DUPLICATE_q )) # 
// (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (((!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~25 .extended_lut = "off";
defparam \rr|WideOr10~25 .lut_mask = 64'h7BCC1944127B0219;
defparam \rr|WideOr10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N15
cyclonev_lcell_comb \rr|WideOr10~9 (
// Equation(s):
// \rr|WideOr10~9_combout  = ( \rr|bg_str_count[2]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~9 .extended_lut = "off";
defparam \rr|WideOr10~9 .lut_mask = 64'h0000000000020002;
defparam \rr|WideOr10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N18
cyclonev_lcell_comb \rr|WideOr10~27 (
// Equation(s):
// \rr|WideOr10~27_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count 
// [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count[1]~DUPLICATE_q  & 
// \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q 
//  & (!\rr|bg_str_count [5] & !\rr|bg_str_count[9]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ 
// (!\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~27 .extended_lut = "off";
defparam \rr|WideOr10~27 .lut_mask = 64'h0208668800021166;
defparam \rr|WideOr10~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N39
cyclonev_lcell_comb \rr|WideOr10~3 (
// Equation(s):
// \rr|WideOr10~3_combout  = ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~3 .extended_lut = "off";
defparam \rr|WideOr10~3 .lut_mask = 64'h0FA00FA000000000;
defparam \rr|WideOr10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N36
cyclonev_lcell_comb \rr|WideOr10~26 (
// Equation(s):
// \rr|WideOr10~26_combout  = ( \rr|bg_str_count [5] & ( (\rr|WideOr10~3_combout  & \rr|bg_str_count[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr10~3_combout ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~26 .extended_lut = "off";
defparam \rr|WideOr10~26 .lut_mask = 64'h0000000003030303;
defparam \rr|WideOr10~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N0
cyclonev_lcell_comb \rr|WideOr10~28 (
// Equation(s):
// \rr|WideOr10~28_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|WideOr10~26_combout  & ( (\rr|bg_str_count [6]) # (\rr|WideOr10~25_combout ) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|WideOr10~26_combout  & ( (!\rr|bg_str_count [6] & 
// ((\rr|WideOr10~27_combout ))) # (\rr|bg_str_count [6] & (\rr|WideOr10~9_combout )) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|WideOr10~26_combout  & ( (\rr|WideOr10~25_combout  & !\rr|bg_str_count [6]) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  
// & ( !\rr|WideOr10~26_combout  & ( (!\rr|bg_str_count [6] & ((\rr|WideOr10~27_combout ))) # (\rr|bg_str_count [6] & (\rr|WideOr10~9_combout )) ) ) )

	.dataa(!\rr|WideOr10~25_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr10~9_combout ),
	.datad(!\rr|WideOr10~27_combout ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|WideOr10~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~28 .extended_lut = "off";
defparam \rr|WideOr10~28 .lut_mask = 64'h03CF444403CF7777;
defparam \rr|WideOr10~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N54
cyclonev_lcell_comb \rr|Selector6~6 (
// Equation(s):
// \rr|Selector6~6_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[7]~DUPLICATE_q ))) # 
// (\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ))))) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & 
// ((\rr|bg_str_count[2]~DUPLICATE_q ) # (\rr|bg_str_count[0]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[7]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & (((\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ 
// (\rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~6 .extended_lut = "off";
defparam \rr|Selector6~6 .lut_mask = 64'h10CD2302304D2330;
defparam \rr|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N12
cyclonev_lcell_comb \rr|Selector6~7 (
// Equation(s):
// \rr|Selector6~7_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) 
// ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( \rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q )) ) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[1]~DUPLICATE_q  & ( (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[4]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|bg_str_count[4]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q 
//  & \rr|bg_str_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~7 .extended_lut = "off";
defparam \rr|Selector6~7 .lut_mask = 64'h0410002300300023;
defparam \rr|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N21
cyclonev_lcell_comb \rr|Selector6~8 (
// Equation(s):
// \rr|Selector6~8_combout  = ( \rr|Selector6~7_combout  & ( (\rr|Selector6~6_combout ) # (\rr|bg_str_count [5]) ) ) # ( !\rr|Selector6~7_combout  & ( (!\rr|bg_str_count [5] & \rr|Selector6~6_combout ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr|Selector6~6_combout ),
	.datae(gnd),
	.dataf(!\rr|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~8 .extended_lut = "off";
defparam \rr|Selector6~8 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \rr|Selector6~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N3
cyclonev_lcell_comb \rr|WideOr10~29 (
// Equation(s):
// \rr|WideOr10~29_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count[2]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & 
// \rr|bg_str_count[2]~DUPLICATE_q ) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~29 .extended_lut = "off";
defparam \rr|WideOr10~29 .lut_mask = 64'h0055005505000500;
defparam \rr|WideOr10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N33
cyclonev_lcell_comb \rr|Selector6~1 (
// Equation(s):
// \rr|Selector6~1_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & \rr|WideOr10~29_combout )) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~29_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~1 .extended_lut = "off";
defparam \rr|Selector6~1 .lut_mask = 64'h00000000000A000A;
defparam \rr|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N30
cyclonev_lcell_comb \rr|Selector6~0 (
// Equation(s):
// \rr|Selector6~0_combout  = ( \rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[7]~DUPLICATE_q ) # ((\rr|WideOr7~47_combout  & !\rr|bg_str_count[3]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q )) ) ) # ( 
// !\rr|WideOr6~6_combout  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|WideOr7~47_combout  & !\rr|bg_str_count[3]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|WideOr7~47_combout ),
	.datad(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~0 .extended_lut = "off";
defparam \rr|Selector6~0 .lut_mask = 64'h020002009B999B99;
defparam \rr|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N36
cyclonev_lcell_comb \rr|Selector6~2 (
// Equation(s):
// \rr|Selector6~2_combout  = ( \rr|bg_str_count [6] & ( \rr|Selector6~0_combout  & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|Selector6~1_combout )) # (\rr|Selector6~8_combout ) ) ) ) # ( !\rr|bg_str_count [6] & ( \rr|Selector6~0_combout  & ( 
// !\rr|bg_str_count[4]~DUPLICATE_q  ) ) ) # ( \rr|bg_str_count [6] & ( !\rr|Selector6~0_combout  & ( ((!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|Selector6~1_combout )) # (\rr|Selector6~8_combout ) ) ) ) # ( !\rr|bg_str_count [6] & ( !\rr|Selector6~0_combout  
// & ( (!\rr|bg_str_count[4]~DUPLICATE_q  & \rr|Selector6~1_combout ) ) ) )

	.dataa(!\rr|Selector6~8_combout ),
	.datab(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.datac(!\rr|Selector6~1_combout ),
	.datad(gnd),
	.datae(!\rr|bg_str_count [6]),
	.dataf(!\rr|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~2 .extended_lut = "off";
defparam \rr|Selector6~2 .lut_mask = 64'h0C0C5D5DCCCC5D5D;
defparam \rr|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N12
cyclonev_lcell_comb \rr|Selector6~3 (
// Equation(s):
// \rr|Selector6~3_combout  = ( \rr|bg_str_count[4]~DUPLICATE_q  & ( \rr|Selector6~2_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [8] & (\rr|WideOr10~28_combout )) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q 
//  & ( \rr|Selector6~2_combout  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [8] & (\rr|WideOr10~24_combout )) ) ) ) # ( \rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|Selector6~2_combout  & ( (\rr|WideOr10~28_combout  
// & \rr|bg_str_count [8]) ) ) ) # ( !\rr|bg_str_count[4]~DUPLICATE_q  & ( !\rr|Selector6~2_combout  & ( (\rr|WideOr10~24_combout  & \rr|bg_str_count [8]) ) ) )

	.dataa(!\rr|WideOr10~24_combout ),
	.datab(!\rr|WideOr10~28_combout ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[4]~DUPLICATE_q ),
	.dataf(!\rr|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~3 .extended_lut = "off";
defparam \rr|Selector6~3 .lut_mask = 64'h05050303F505F303;
defparam \rr|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N54
cyclonev_lcell_comb \rr|WideOr10~45 (
// Equation(s):
// \rr|WideOr10~45_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (((!\rr|bg_str_count [1] & \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) ) ) ) # ( 
// !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (((!\rr|bg_str_count [1] & \rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [6]))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (\rr|bg_str_count [6] & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count 
// [5] & (\rr|bg_str_count [6] & ((!\rr|bg_str_count [1]) # (\rr|bg_str_count[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|bg_str_count [1]),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~45 .extended_lut = "off";
defparam \rr|WideOr10~45 .lut_mask = 64'h2022101122A21151;
defparam \rr|WideOr10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N45
cyclonev_lcell_comb \rr|WideOr10~12 (
// Equation(s):
// \rr|WideOr10~12_combout  = ( \rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q )) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[0]~DUPLICATE_q  & 
// (\rr|bg_str_count[2]~DUPLICATE_q  & !\rr|bg_str_count[7]~DUPLICATE_q )) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~12 .extended_lut = "off";
defparam \rr|WideOr10~12 .lut_mask = 64'h0A000A00000A000A;
defparam \rr|WideOr10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N24
cyclonev_lcell_comb \rr|WideOr10~11 (
// Equation(s):
// \rr|WideOr10~11_combout  = ( \rr|bg_str_count [5] & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count [0]))) ) ) # ( !\rr|bg_str_count [5] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count [0]))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [0]),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~11 .extended_lut = "off";
defparam \rr|WideOr10~11 .lut_mask = 64'h6060606006060606;
defparam \rr|WideOr10~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N36
cyclonev_lcell_comb \rr|WideOr10~13 (
// Equation(s):
// \rr|WideOr10~13_combout  = ( \rr|WideOr10~12_combout  & ( \rr|WideOr10~11_combout  & ( ((\rr|WideOr6~37_combout  & \rr|WideOr10~0_combout )) # (\rr|bg_str_count [6]) ) ) ) # ( !\rr|WideOr10~12_combout  & ( \rr|WideOr10~11_combout  & ( (!\rr|bg_str_count 
// [6] & (\rr|WideOr6~37_combout  & (\rr|WideOr10~0_combout ))) # (\rr|bg_str_count [6] & (((\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( \rr|WideOr10~12_combout  & ( !\rr|WideOr10~11_combout  & ( (!\rr|bg_str_count [6] & (\rr|WideOr6~37_combout  & 
// (\rr|WideOr10~0_combout ))) # (\rr|bg_str_count [6] & (((!\rr|bg_str_count[1]~DUPLICATE_q )))) ) ) ) # ( !\rr|WideOr10~12_combout  & ( !\rr|WideOr10~11_combout  & ( (\rr|WideOr6~37_combout  & (!\rr|bg_str_count [6] & \rr|WideOr10~0_combout )) ) ) )

	.dataa(!\rr|WideOr6~37_combout ),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr10~0_combout ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|WideOr10~12_combout ),
	.dataf(!\rr|WideOr10~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~13 .extended_lut = "off";
defparam \rr|WideOr10~13 .lut_mask = 64'h0404370404373737;
defparam \rr|WideOr10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N30
cyclonev_lcell_comb \rr|WideOr10~14 (
// Equation(s):
// \rr|WideOr10~14_combout  = ( \rr|WideOr10~13_combout  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|WideOr10~47_combout ) # (\rr|bg_str_count [8]) ) ) ) # ( !\rr|WideOr10~13_combout  & ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & 
// \rr|WideOr10~47_combout ) ) ) ) # ( \rr|WideOr10~13_combout  & ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & ((\rr|WideOr10~46_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr10~45_combout )) ) ) ) # ( !\rr|WideOr10~13_combout  & ( 
// !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & ((\rr|WideOr10~46_combout ))) # (\rr|bg_str_count [8] & (\rr|WideOr10~45_combout )) ) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|WideOr10~47_combout ),
	.datac(!\rr|WideOr10~45_combout ),
	.datad(!\rr|WideOr10~46_combout ),
	.datae(!\rr|WideOr10~13_combout ),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~14 .extended_lut = "off";
defparam \rr|WideOr10~14 .lut_mask = 64'h05AF05AF22227777;
defparam \rr|WideOr10~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N0
cyclonev_lcell_comb \rr|WideOr10~16 (
// Equation(s):
// \rr|WideOr10~16_combout  = ( \rr|bg_str_count [6] & ( (\rr|bg_str_count [0] & (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[1]~DUPLICATE_q  & \rr|bg_str_count[7]~DUPLICATE_q ))) ) ) # ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[7]~DUPLICATE_q  
// & (((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [0]))) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~16 .extended_lut = "off";
defparam \rr|WideOr10~16 .lut_mask = 64'hF700F70000100010;
defparam \rr|WideOr10~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N3
cyclonev_lcell_comb \rr|WideOr10~15 (
// Equation(s):
// \rr|WideOr10~15_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [0] & (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count 
// [5] & ((!\rr|bg_str_count [0] & (\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count [0] & (!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count [0]),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~15 .extended_lut = "off";
defparam \rr|WideOr10~15 .lut_mask = 64'h0026002608000800;
defparam \rr|WideOr10~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y69_N54
cyclonev_lcell_comb \rr|WideOr10~17 (
// Equation(s):
// \rr|WideOr10~17_combout  = ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & \rr|WideOr10~15_combout ) ) ) # ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & \rr|WideOr10~16_combout ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count [6]),
	.datac(!\rr|WideOr10~16_combout ),
	.datad(!\rr|WideOr10~15_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~17 .extended_lut = "off";
defparam \rr|WideOr10~17 .lut_mask = 64'h0505050500CC00CC;
defparam \rr|WideOr10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N42
cyclonev_lcell_comb \rr|WideOr10~18 (
// Equation(s):
// \rr|WideOr10~18_combout  = ( \rr|WideOr10~17_combout  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|bg_str_count [8]))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|WideOr10~14_combout )) ) ) # ( !\rr|WideOr10~17_combout  & ( (\rr|WideOr10~14_combout  & 
// \rr|bg_str_count[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr10~14_combout ),
	.datac(!\rr|bg_str_count [8]),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~18 .extended_lut = "off";
defparam \rr|WideOr10~18 .lut_mask = 64'h00330033F033F033;
defparam \rr|WideOr10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N48
cyclonev_lcell_comb \rr|WideOr10~4 (
// Equation(s):
// \rr|WideOr10~4_combout  = ( \rr|WideOr10~3_combout  & ( ((\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q ) ) ) # ( !\rr|WideOr10~3_combout  & ( 
// (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[3]~DUPLICATE_q  & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[0]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~4 .extended_lut = "off";
defparam \rr|WideOr10~4 .lut_mask = 64'h0040004033733373;
defparam \rr|WideOr10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N54
cyclonev_lcell_comb \rr|WideOr10~5 (
// Equation(s):
// \rr|WideOr10~5_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q )) # (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[1]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) 
// ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (\rr|bg_str_count[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~5 .extended_lut = "off";
defparam \rr|WideOr10~5 .lut_mask = 64'h30033003F3C3F3C3;
defparam \rr|WideOr10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N57
cyclonev_lcell_comb \rr|WideOr10~6 (
// Equation(s):
// \rr|WideOr10~6_combout  = ( \rr|WideOr9~23_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|bg_str_count[7]~DUPLICATE_q )) # (\rr|WideOr4~6_combout ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|WideOr10~5_combout )))) ) ) # ( 
// !\rr|WideOr9~23_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q  & (\rr|WideOr4~6_combout  & (\rr|bg_str_count[7]~DUPLICATE_q ))) # (\rr|bg_str_count[3]~DUPLICATE_q  & (((!\rr|WideOr10~5_combout )))) ) )

	.dataa(!\rr|WideOr4~6_combout ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|WideOr10~5_combout ),
	.datae(gnd),
	.dataf(!\rr|WideOr9~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~6 .extended_lut = "off";
defparam \rr|WideOr10~6 .lut_mask = 64'h1F101F10DFD0DFD0;
defparam \rr|WideOr10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N6
cyclonev_lcell_comb \rr|WideOr10~7 (
// Equation(s):
// \rr|WideOr10~7_combout  = ( \rr|WideOr10~6_combout  & ( (!\rr|bg_str_count [5] & (\rr|WideOr10~4_combout  & \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count [5] & ((\rr|bg_str_count[9]~DUPLICATE_q ) # (\rr|WideOr10~4_combout ))) ) ) # ( 
// !\rr|WideOr10~6_combout  & ( (\rr|WideOr10~4_combout  & (!\rr|bg_str_count [5] $ (!\rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(gnd),
	.datac(!\rr|WideOr10~4_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~7 .extended_lut = "off";
defparam \rr|WideOr10~7 .lut_mask = 64'h050A050A055F055F;
defparam \rr|WideOr10~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N12
cyclonev_lcell_comb \rr|WideOr10~8 (
// Equation(s):
// \rr|WideOr10~8_combout  = ( \rr|WideOr5~45_combout  & ( (!\rr|bg_str_count [5] & (!\rr|WideOr10~5_combout  & !\rr|bg_str_count[9]~DUPLICATE_q )) ) ) # ( !\rr|WideOr5~45_combout  & ( (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|WideOr10~5_combout ))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q )))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & ((!\rr|bg_str_count[9]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|WideOr10~5_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr5~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~8 .extended_lut = "off";
defparam \rr|WideOr10~8 .lut_mask = 64'hD144D144C000C000;
defparam \rr|WideOr10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N45
cyclonev_lcell_comb \rr|WideOr10~10 (
// Equation(s):
// \rr|WideOr10~10_combout  = ( \rr|WideOr10~9_combout  & ( (!\rr|bg_str_count[3]~DUPLICATE_q ) # ((\rr|bg_str_count [5] & (\rr|WideOr10~3_combout  & \rr|bg_str_count[9]~DUPLICATE_q ))) ) ) # ( !\rr|WideOr10~9_combout  & ( (\rr|bg_str_count [5] & 
// (\rr|WideOr10~3_combout  & (\rr|bg_str_count[3]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q ))) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|WideOr10~3_combout ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~10 .extended_lut = "off";
defparam \rr|WideOr10~10 .lut_mask = 64'h00010001F0F1F0F1;
defparam \rr|WideOr10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y70_N42
cyclonev_lcell_comb \rr|WideOr10~52 (
// Equation(s):
// \rr|WideOr10~52_combout  = ( \rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ (!\rr|bg_str_count [5]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [5])) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  $ 
// (!\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count[0]~DUPLICATE_q  & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & !\rr|bg_str_count [5])) ) ) ) # ( !\rr|bg_str_count[0]~DUPLICATE_q  & 
// ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & (\rr|bg_str_count[1]~DUPLICATE_q  & !\rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~52 .extended_lut = "off";
defparam \rr|WideOr10~52 .lut_mask = 64'h0800880002086688;
defparam \rr|WideOr10~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N48
cyclonev_lcell_comb \rr|WideOr10~48 (
// Equation(s):
// \rr|WideOr10~48_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [6] & (((\rr|WideOr10~52_combout )))) # (\rr|bg_str_count [6] & (\rr|WideOr10~7_combout )))) # (\rr|bg_str_count [8] & (((!\rr|bg_str_count [6] 
// & ((\rr|WideOr10~10_combout ))) # (\rr|bg_str_count [6] & (\rr|WideOr10~52_combout ))))) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count [6] & (((\rr|WideOr10~8_combout )))) # (\rr|bg_str_count [6] & 
// (\rr|WideOr10~7_combout )))) # (\rr|bg_str_count [8] & (((!\rr|bg_str_count [6] & ((\rr|WideOr10~10_combout ))) # (\rr|bg_str_count [6] & (\rr|WideOr10~8_combout ))))) ) )

	.dataa(!\rr|bg_str_count [8]),
	.datab(!\rr|WideOr10~7_combout ),
	.datac(!\rr|WideOr10~8_combout ),
	.datad(!\rr|bg_str_count [6]),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|WideOr10~10_combout ),
	.datag(!\rr|WideOr10~52_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~48 .extended_lut = "on";
defparam \rr|WideOr10~48 .lut_mask = 64'h0A270A275F275F27;
defparam \rr|WideOr10~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N6
cyclonev_lcell_comb \rr|WideOr10~55 (
// Equation(s):
// \rr|WideOr10~55_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & 
// ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~55 .extended_lut = "off";
defparam \rr|WideOr10~55 .lut_mask = 64'h0004202000200000;
defparam \rr|WideOr10~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N48
cyclonev_lcell_comb \rr|WideOr10~54 (
// Equation(s):
// \rr|WideOr10~54_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) # 
// (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q ))))) ) ) ) # ( \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & 
// \rr|bg_str_count[9]~DUPLICATE_q )) # (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q ))) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & 
// (\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~54 .extended_lut = "off";
defparam \rr|WideOr10~54 .lut_mask = 64'h0020494900490000;
defparam \rr|WideOr10~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N42
cyclonev_lcell_comb \rr|WideOr10~53 (
// Equation(s):
// \rr|WideOr10~53_combout  = ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count[9]~DUPLICATE_q  & \rr|bg_str_count[1]~DUPLICATE_q ))) ) ) ) # ( 
// \rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  & \rr|bg_str_count[9]~DUPLICATE_q )) ) ) ) # ( !\rr|bg_str_count[2]~DUPLICATE_q  & ( !\rr|bg_str_count[0]~DUPLICATE_q  & 
// ( (\rr|bg_str_count[1]~DUPLICATE_q  & ((!\rr|bg_str_count [5] & (!\rr|bg_str_count[7]~DUPLICATE_q  $ (\rr|bg_str_count[9]~DUPLICATE_q ))) # (\rr|bg_str_count [5] & (\rr|bg_str_count[7]~DUPLICATE_q  & !\rr|bg_str_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count [5]),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~53 .extended_lut = "off";
defparam \rr|WideOr10~53 .lut_mask = 64'h0092040400040000;
defparam \rr|WideOr10~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N0
cyclonev_lcell_comb \rr|WideOr10~1 (
// Equation(s):
// \rr|WideOr10~1_combout  = ( \rr|bg_str_count [8] & ( (!\rr|bg_str_count [6] & ((\rr|WideOr10~53_combout ))) # (\rr|bg_str_count [6] & (\rr|WideOr10~55_combout )) ) ) # ( !\rr|bg_str_count [8] & ( (!\rr|bg_str_count [6] & (\rr|WideOr10~55_combout )) # 
// (\rr|bg_str_count [6] & ((\rr|WideOr10~54_combout ))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|WideOr10~55_combout ),
	.datac(!\rr|WideOr10~54_combout ),
	.datad(!\rr|WideOr10~53_combout ),
	.datae(gnd),
	.dataf(!\rr|bg_str_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~1 .extended_lut = "off";
defparam \rr|WideOr10~1 .lut_mask = 64'h2727272711BB11BB;
defparam \rr|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N36
cyclonev_lcell_comb \rr|WideOr10~2 (
// Equation(s):
// \rr|WideOr10~2_combout  = ( !\rr|WideOr8~5_combout  & ( (!\rr|WideOr10~1_combout ) # (!\rr|bg_str_count[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\rr|WideOr10~1_combout ),
	.datac(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|WideOr8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~2 .extended_lut = "off";
defparam \rr|WideOr10~2 .lut_mask = 64'hFCFCFCFC00000000;
defparam \rr|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N24
cyclonev_lcell_comb \rr|WideOr10~31 (
// Equation(s):
// \rr|WideOr10~31_combout  = ( !\rr|bg_str_count [8] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [5]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & 
// (!\rr|bg_str_count[7]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [5]))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~31 .extended_lut = "off";
defparam \rr|WideOr10~31 .lut_mask = 64'h0000000002400000;
defparam \rr|WideOr10~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N42
cyclonev_lcell_comb \rr|WideOr10~30 (
// Equation(s):
// \rr|WideOr10~30_combout  = ( !\rr|bg_str_count [8] & ( \rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [5]))) ) ) ) # ( !\rr|bg_str_count [8] & ( 
// !\rr|bg_str_count[0]~DUPLICATE_q  & ( (\rr|bg_str_count[7]~DUPLICATE_q  & (\rr|bg_str_count [6] & !\rr|bg_str_count [5])) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~30 .extended_lut = "off";
defparam \rr|WideOr10~30 .lut_mask = 64'h0300000001000000;
defparam \rr|WideOr10~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N42
cyclonev_lcell_comb \rr|WideOr10~32 (
// Equation(s):
// \rr|WideOr10~32_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [5] & !\rr|bg_str_count [8]) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [5] & !\rr|bg_str_count [8]) ) )

	.dataa(gnd),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~32 .extended_lut = "off";
defparam \rr|WideOr10~32 .lut_mask = 64'h30303030C0C0C0C0;
defparam \rr|WideOr10~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N6
cyclonev_lcell_comb \rr|WideOr10~33 (
// Equation(s):
// \rr|WideOr10~33_combout  = ( \rr|WideOr10~32_combout  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [5] & (!\rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # 
// (\rr|bg_str_count[2]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~33 .extended_lut = "off";
defparam \rr|WideOr10~33 .lut_mask = 64'h0000000064246424;
defparam \rr|WideOr10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N48
cyclonev_lcell_comb \rr|WideOr10~40 (
// Equation(s):
// \rr|WideOr10~40_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [8]))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  
// & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (\rr|bg_str_count [8] & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( 
// (\rr|bg_str_count[0]~DUPLICATE_q  & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count [8])) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & !\rr|bg_str_count [8])))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & 
// ( !\rr|bg_str_count [6] & ( (\rr|bg_str_count[0]~DUPLICATE_q  & (!\rr|bg_str_count [8] & (!\rr|bg_str_count[2]~DUPLICATE_q  $ (!\rr|bg_str_count [5])))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~40 .extended_lut = "off";
defparam \rr|WideOr10~40 .lut_mask = 64'h0600010800060001;
defparam \rr|WideOr10~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N42
cyclonev_lcell_comb \rr|WideOr10~41 (
// Equation(s):
// \rr|WideOr10~41_combout  = ( \rr|bg_str_count [8] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (\rr|bg_str_count[2]~DUPLICATE_q )))) # (\rr|bg_str_count [6] & 
// (((!\rr|bg_str_count[2]~DUPLICATE_q  & \rr|bg_str_count [5])))) ) ) ) # ( !\rr|bg_str_count [8] & ( \rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [6] & \rr|bg_str_count [5])) ) ) ) # ( \rr|bg_str_count [8] & 
// ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (\rr|bg_str_count [6] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [5]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count [5]))))) ) ) ) # ( 
// !\rr|bg_str_count [8] & ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( (!\rr|bg_str_count [6] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & ((!\rr|bg_str_count[0]~DUPLICATE_q ) # (!\rr|bg_str_count [5]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & ((\rr|bg_str_count 
// [5]))))) ) ) )

	.dataa(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datac(!\rr|bg_str_count [6]),
	.datad(!\rr|bg_str_count [5]),
	.datae(!\rr|bg_str_count [8]),
	.dataf(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~41 .extended_lut = "off";
defparam \rr|WideOr10~41 .lut_mask = 64'hC0B00C0B00C0B00C;
defparam \rr|WideOr10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N30
cyclonev_lcell_comb \rr|WideOr10~39 (
// Equation(s):
// \rr|WideOr10~39_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & \rr|bg_str_count [8])) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( 
// (\rr|bg_str_count [8] & (((\rr|bg_str_count [5] & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) ) # ( \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count 
// [5] & (!\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [8]))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] $ (((!\rr|bg_str_count [8]))))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count 
// [8] & (((\rr|bg_str_count [5] & !\rr|bg_str_count[0]~DUPLICATE_q )) # (\rr|bg_str_count[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~39 .extended_lut = "off";
defparam \rr|WideOr10~39 .lut_mask = 64'h750011C400750011;
defparam \rr|WideOr10~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N54
cyclonev_lcell_comb \rr|WideOr10~42 (
// Equation(s):
// \rr|WideOr10~42_combout  = ( \rr|bg_str_count[7]~DUPLICATE_q  & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count [8]))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  
// & ( \rr|bg_str_count [6] & ( (\rr|bg_str_count [8] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5])) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & \rr|bg_str_count[0]~DUPLICATE_q )))) ) ) ) # ( 
// \rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & ((\rr|bg_str_count [8])))) # (\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & 
// !\rr|bg_str_count [8]))) ) ) ) # ( !\rr|bg_str_count[7]~DUPLICATE_q  & ( !\rr|bg_str_count [6] & ( (!\rr|bg_str_count [8] & ((!\rr|bg_str_count[2]~DUPLICATE_q  & (\rr|bg_str_count [5])) # (\rr|bg_str_count[2]~DUPLICATE_q  & (!\rr|bg_str_count [5] & 
// \rr|bg_str_count[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count [8]),
	.datae(!\rr|bg_str_count[7]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~42 .extended_lut = "off";
defparam \rr|WideOr10~42 .lut_mask = 64'h2600018800260001;
defparam \rr|WideOr10~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N6
cyclonev_lcell_comb \rr|WideOr10~34 (
// Equation(s):
// \rr|WideOr10~34_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( (!\rr|bg_str_count[9]~DUPLICATE_q  & ((((!\rr|bg_str_count[1]~DUPLICATE_q ))))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr10~40_combout )) # 
// (\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr10~42_combout )))))) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & (((!\rr|bg_str_count[1]~DUPLICATE_q )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & 
// ((!\rr|bg_str_count[1]~DUPLICATE_q  & ((\rr|WideOr10~39_combout ))) # (\rr|bg_str_count[1]~DUPLICATE_q  & (\rr|WideOr10~41_combout ))))) ) )

	.dataa(!\rr|WideOr10~40_combout ),
	.datab(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datac(!\rr|WideOr10~41_combout ),
	.datad(!\rr|WideOr10~39_combout ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|bg_str_count[1]~DUPLICATE_q ),
	.datag(!\rr|WideOr10~42_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~34 .extended_lut = "on";
defparam \rr|WideOr10~34 .lut_mask = 64'hDDDDCCFF03030303;
defparam \rr|WideOr10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N9
cyclonev_lcell_comb \rr|WideOr10~38 (
// Equation(s):
// \rr|WideOr10~38_combout  = ( \rr|WideOr10~32_combout  & ( (!\rr|bg_str_count [6] & (\rr|bg_str_count [5] & (\rr|bg_str_count[0]~DUPLICATE_q  & \rr|bg_str_count[2]~DUPLICATE_q ))) # (\rr|bg_str_count [6] & (!\rr|bg_str_count [5] & 
// ((!\rr|bg_str_count[2]~DUPLICATE_q )))) ) )

	.dataa(!\rr|bg_str_count [6]),
	.datab(!\rr|bg_str_count [5]),
	.datac(!\rr|bg_str_count[0]~DUPLICATE_q ),
	.datad(!\rr|bg_str_count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rr|WideOr10~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~38 .extended_lut = "off";
defparam \rr|WideOr10~38 .lut_mask = 64'h0000000044024402;
defparam \rr|WideOr10~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N0
cyclonev_lcell_comb \rr|WideOr10~19 (
// Equation(s):
// \rr|WideOr10~19_combout  = ( !\rr|bg_str_count[3]~DUPLICATE_q  & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr10~34_combout  & ((\rr|WideOr10~38_combout ))) # (\rr|WideOr10~34_combout  & (\rr|WideOr10~31_combout )))) # 
// (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr10~34_combout ))))) ) ) # ( \rr|bg_str_count[3]~DUPLICATE_q  & ( ((!\rr|bg_str_count[9]~DUPLICATE_q  & ((!\rr|WideOr10~34_combout  & ((\rr|WideOr10~33_combout ))) # (\rr|WideOr10~34_combout  & 
// (\rr|WideOr10~30_combout )))) # (\rr|bg_str_count[9]~DUPLICATE_q  & (((\rr|WideOr10~34_combout ))))) ) )

	.dataa(!\rr|WideOr10~31_combout ),
	.datab(!\rr|WideOr10~30_combout ),
	.datac(!\rr|WideOr10~33_combout ),
	.datad(!\rr|bg_str_count[9]~DUPLICATE_q ),
	.datae(!\rr|bg_str_count[3]~DUPLICATE_q ),
	.dataf(!\rr|WideOr10~34_combout ),
	.datag(!\rr|WideOr10~38_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~19 .extended_lut = "on";
defparam \rr|WideOr10~19 .lut_mask = 64'h0F000F0055FF33FF;
defparam \rr|WideOr10~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N18
cyclonev_lcell_comb \rr|WideOr10~23 (
// Equation(s):
// \rr|WideOr10~23_combout  = ( \rr|WideOr10~2_combout  & ( \rr|WideOr10~19_combout  & ( (!\rr|bg_str_count [10] & (((\rr|bg_str_count [4] & \rr|WideOr10~48_combout )))) # (\rr|bg_str_count [10] & (((\rr|bg_str_count [4])) # (\rr|WideOr10~18_combout ))) ) ) 
// ) # ( !\rr|WideOr10~2_combout  & ( \rr|WideOr10~19_combout  & ( (!\rr|bg_str_count [10] & (((!\rr|bg_str_count [4]) # (\rr|WideOr10~48_combout )))) # (\rr|bg_str_count [10] & (((\rr|bg_str_count [4])) # (\rr|WideOr10~18_combout ))) ) ) ) # ( 
// \rr|WideOr10~2_combout  & ( !\rr|WideOr10~19_combout  & ( (!\rr|bg_str_count [10] & (((\rr|bg_str_count [4] & \rr|WideOr10~48_combout )))) # (\rr|bg_str_count [10] & (\rr|WideOr10~18_combout  & (!\rr|bg_str_count [4]))) ) ) ) # ( !\rr|WideOr10~2_combout  
// & ( !\rr|WideOr10~19_combout  & ( (!\rr|bg_str_count [10] & (((!\rr|bg_str_count [4]) # (\rr|WideOr10~48_combout )))) # (\rr|bg_str_count [10] & (\rr|WideOr10~18_combout  & (!\rr|bg_str_count [4]))) ) ) )

	.dataa(!\rr|bg_str_count [10]),
	.datab(!\rr|WideOr10~18_combout ),
	.datac(!\rr|bg_str_count [4]),
	.datad(!\rr|WideOr10~48_combout ),
	.datae(!\rr|WideOr10~2_combout ),
	.dataf(!\rr|WideOr10~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|WideOr10~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|WideOr10~23 .extended_lut = "off";
defparam \rr|WideOr10~23 .lut_mask = 64'hB0BA101AB5BF151F;
defparam \rr|WideOr10~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N30
cyclonev_lcell_comb \rr|Selector6~5 (
// Equation(s):
// \rr|Selector6~5_combout  = ( \rr|Selector6~3_combout  & ( \rr|WideOr10~23_combout  & ( ((\rr|Selector12~0_combout  & ((\rr|bg_str_count [10]) # (\rr|bg_str_count [11])))) # (\rr|Selector6~4_combout ) ) ) ) # ( !\rr|Selector6~3_combout  & ( 
// \rr|WideOr10~23_combout  & ( ((\rr|bg_str_count [11] & \rr|Selector12~0_combout )) # (\rr|Selector6~4_combout ) ) ) ) # ( \rr|Selector6~3_combout  & ( !\rr|WideOr10~23_combout  & ( ((!\rr|bg_str_count [11] & (\rr|Selector12~0_combout  & \rr|bg_str_count 
// [10]))) # (\rr|Selector6~4_combout ) ) ) ) # ( !\rr|Selector6~3_combout  & ( !\rr|WideOr10~23_combout  & ( \rr|Selector6~4_combout  ) ) )

	.dataa(!\rr|bg_str_count [11]),
	.datab(!\rr|Selector12~0_combout ),
	.datac(!\rr|Selector6~4_combout ),
	.datad(!\rr|bg_str_count [10]),
	.datae(!\rr|Selector6~3_combout ),
	.dataf(!\rr|WideOr10~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector6~5 .extended_lut = "off";
defparam \rr|Selector6~5 .lut_mask = 64'h0F0F0F2F1F1F1F3F;
defparam \rr|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N32
dffeas \rr|ascii_input[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector6~5_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rr|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[30] .is_wysiwyg = "true";
defparam \rr|ascii_input[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [30]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y67_N53
dffeas \controller|controller|buffer|data_in_2[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [30]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N3
cyclonev_lcell_comb \controller|controller|buffer|read_data[30]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[30]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y68_N6
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[30]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[30]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N7
dffeas \controller|controller|buffer|data_in_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [30]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N4
dffeas \controller|controller|buffer|read_data[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[30]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[30] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\controller|controller|buffer|read_data [30],\controller|controller|buffer|read_data [29],\controller|controller|buffer|read_data [28],\controller|controller|buffer|read_data [27],\controller|controller|buffer|read_data [26],\controller|controller|buffer|read_data [25],
\controller|controller|buffer|read_data [24],\controller|controller|driver|y[2]~2_combout ,\controller|controller|driver|y[1]~1_combout ,\controller|controller|driver|y[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ASCII_Encode.mif";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|Char_ROM:rom1|altsyncram:altsyncram_component|altsyncram_eqg1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "000000000000000000000000000000000000EC6E000070300C0E00C0300700018060180001806018000380300C01C0C030380003F0980C0643F0000007C300F8330CC3300000000630D81C0D86300000000361FC7F1AC63000000000C078330CC33000000006E0CC330CC3300000000180B00C0303E030080001F0C01E00C3E000000000F018661B83B000001E0300F8330CC6E0000003C060F8661983B000000001E0CC330CC1E00000000330CC330CC1F00000000631AC7F1FC33000000001E0300C0300C0300E000670D81E0D86601807078330CC300C030000300001E0300C0300E0000C00067198661B8360180707C300F8330CC6E000000000F0180603";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "C060D81C0001E00C3F0CC1E000000006E0CC330F8300C0380001E0CC030CC1E000000003B198660F806018070006E0CC3E0C01E000000000000000000180300C3FC00000000000000000000000000018C36070080001E06018060180601E00040180300600C018030001E01806018060181E0007F1984C0603118C7F0001E0300C078330CC33000630D81C0703618C63000631DC7F1AC6318C630000C078330CC330CC330003F0CC330CC330CC330001E0300C0300C0B43F0001E0CC38038070CC1E00067198360F8661983F000380783B0CC330CC1E0000F018060F8661983F0001C0D86318C630D81C0006318C731EC6F19C630006318C6B1FC7F1DC630007";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "F19846018060180F000671983607836198670001E0CC330C0300C0780001E0300C0300C0301E000330CC330FC330CC330007C1987300C031983C0000F01816078161187F0007F11816078161187F0001F0D866198660D81F0003C1980300C031983C0003F198660F8661983F000330CC3F0CC330780C0001E00C7B1EC7B18C3E0000C0000C060300CC1E00006030180C01803006000000FC000003F00000000180300600C06030180180C030000000C030000000C030000000C030000000E060300F8330CC1E0001E0CC33078330CC1E0000C0300C060300CC3F0001E0CC3307C030181C0001E0CC300C01F00C3F000780C07F0CC360F0380001E0CC30070300";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "CC1E0003F0CC06070300CC1E0003F0300C0300C0380C0003E19C6F1EC7318C3E0000100C06030180C0600000C03000000000000000000000000FC00000000180C030000000000000000000300C0FC0C03000000001983C3FC3C198000000603018060180300600018030060180603018000000000000003018060006E0CC3B1B81C0D81C000631980C0603318C000000C07C30078030F80C000360D87F0D87F0D8360000000000000000D83600018000180603C0F0180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FCFF3FCFF3FCFF3FCFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N12
cyclonev_lcell_comb \controller|controller|driver|x[0]~1 (
// Equation(s):
// \controller|controller|driver|x[0]~1_combout  = (!\controller|controller|driver|hblank~q  & \controller|controller|driver|hcount [0])

	.dataa(!\controller|controller|driver|hblank~q ),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[0]~1 .extended_lut = "off";
defparam \controller|controller|driver|x[0]~1 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \controller|controller|driver|x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N57
cyclonev_lcell_comb \controller|controller|Add2~0 (
// Equation(s):
// \controller|controller|Add2~0_combout  = ( !\controller|controller|driver|hblank~q  & ( !\controller|controller|driver|hcount [2] $ (!\controller|controller|driver|hcount [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [2]),
	.datad(!\controller|controller|driver|hcount [1]),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|Add2~0 .extended_lut = "off";
defparam \controller|controller|Add2~0 .lut_mask = 64'h0FF00FF000000000;
defparam \controller|controller|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N12
cyclonev_lcell_comb \controller|controller|driver|x[1]~0 (
// Equation(s):
// \controller|controller|driver|x[1]~0_combout  = ( !\controller|controller|driver|hblank~q  & ( \controller|controller|driver|hcount [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|driver|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|driver|hblank~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|driver|x[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|driver|x[1]~0 .extended_lut = "off";
defparam \controller|controller|driver|x[1]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \controller|controller|driver|x[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N30
cyclonev_lcell_comb \controller|controller|ShiftRight0~4 (
// Equation(s):
// \controller|controller|ShiftRight0~4_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|driver|x[0]~1_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6] & 
// (!\controller|controller|Add2~0_combout ))))) # (\controller|controller|driver|x[0]~1_combout  & ((((\controller|controller|Add2~0_combout ))) # (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7]))) ) ) # ( 
// \controller|controller|driver|x[1]~0_combout  & ( ((!\controller|controller|driver|x[0]~1_combout  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4] & (!\controller|controller|Add2~0_combout ))) # 
// (\controller|controller|driver|x[0]~1_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5]) # (\controller|controller|Add2~0_combout ))))) ) )

	.dataa(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\controller|controller|driver|x[0]~1_combout ),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\controller|controller|Add2~0_combout ),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [5]),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~4 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~4 .lut_mask = 64'h1D330C331D333F33;
defparam \controller|controller|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N12
cyclonev_lcell_comb \controller|controller|ShiftRight0~0 (
// Equation(s):
// \controller|controller|ShiftRight0~0_combout  = ( !\controller|controller|driver|x[1]~0_combout  & ( (!\controller|controller|ShiftRight0~4_combout  & (((\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2] & 
// (\controller|controller|Add2~0_combout ))))) # (\controller|controller|ShiftRight0~4_combout  & ((((!\controller|controller|Add2~0_combout ))) # (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [3]))) ) ) # ( 
// \controller|controller|driver|x[1]~0_combout  & ( ((!\controller|controller|ShiftRight0~4_combout  & (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0] & (\controller|controller|Add2~0_combout ))) # 
// (\controller|controller|ShiftRight0~4_combout  & (((!\controller|controller|Add2~0_combout ) # (\controller|controller|rom1|altsyncram_component|auto_generated|q_a [1]))))) ) )

	.dataa(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\controller|controller|ShiftRight0~4_combout ),
	.datac(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\controller|controller|Add2~0_combout ),
	.datae(!\controller|controller|driver|x[1]~0_combout ),
	.dataf(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [1]),
	.datag(!\controller|controller|rom1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|ShiftRight0~0 .extended_lut = "on";
defparam \controller|controller|ShiftRight0~0 .lut_mask = 64'h331D330C331D333F;
defparam \controller|controller|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N21
cyclonev_lcell_comb \rr|Selector36~0 (
// Equation(s):
// \rr|Selector36~0_combout  = ( \rr|WideOr14~0_combout  & ( (\rr|S.WRITE_BG~q ) # (\rr|S.WRITE_REG~q ) ) ) # ( !\rr|WideOr14~0_combout  & ( ((\rr|ascii_input [0]) # (\rr|S.WRITE_BG~q )) # (\rr|S.WRITE_REG~q ) ) )

	.dataa(!\rr|S.WRITE_REG~q ),
	.datab(gnd),
	.datac(!\rr|S.WRITE_BG~q ),
	.datad(!\rr|ascii_input [0]),
	.datae(gnd),
	.dataf(!\rr|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr|Selector36~0 .extended_lut = "off";
defparam \rr|Selector36~0 .lut_mask = 64'h5FFF5FFF5F5F5F5F;
defparam \rr|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N23
dffeas \rr|ascii_input[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rr|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\rr_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr|ascii_input [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr|ascii_input[0] .is_wysiwyg = "true";
defparam \rr|ascii_input[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N41
dffeas \controller|controller|buffer|data_in_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [0]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[0]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[0]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|read_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[0]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[0]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N56
dffeas \controller|controller|buffer|data_in_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [0]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N49
dffeas \controller|controller|buffer|read_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[0]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[0] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N51
cyclonev_lcell_comb \controller|controller|blue[0]~0 (
// Equation(s):
// \controller|controller|blue[0]~0_combout  = ( \controller|controller|buffer|read_data [0] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[0]~0 .extended_lut = "off";
defparam \controller|controller|blue[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N48
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[1]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[1]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N50
dffeas \controller|controller|buffer|data_in_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [1]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N21
cyclonev_lcell_comb \controller|controller|buffer|read_data[1]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[1]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N0
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[1]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[1]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N1
dffeas \controller|controller|buffer|data_in_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [1]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N22
dffeas \controller|controller|buffer|read_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[1]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[1] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N9
cyclonev_lcell_comb \controller|controller|blue[1]~1 (
// Equation(s):
// \controller|controller|blue[1]~1_combout  = ( \controller|controller|buffer|read_data [1] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[1]~1 .extended_lut = "off";
defparam \controller|controller|blue[1]~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|controller|blue[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N36
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N38
dffeas \controller|controller|buffer|data_in_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [2]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N36
cyclonev_lcell_comb \controller|controller|buffer|read_data[2]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[2]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[2]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[2]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N41
dffeas \controller|controller|buffer|data_in_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [2]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N38
dffeas \controller|controller|buffer|read_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[2]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[2] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N3
cyclonev_lcell_comb \controller|controller|blue[2]~2 (
// Equation(s):
// \controller|controller|blue[2]~2_combout  = ( \controller|controller|buffer|read_data [2] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[2]~2 .extended_lut = "off";
defparam \controller|controller|blue[2]~2 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[3]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[3]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N11
dffeas \controller|controller|buffer|data_in_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [3]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N27
cyclonev_lcell_comb \controller|controller|buffer|read_data[3]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[3]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y63_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[3]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[3]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[3]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y63_N29
dffeas \controller|controller|buffer|data_in_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [3]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N28
dffeas \controller|controller|buffer|read_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[3]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[3] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N45
cyclonev_lcell_comb \controller|controller|blue[3]~3 (
// Equation(s):
// \controller|controller|blue[3]~3_combout  = ( \controller|controller|buffer|read_data [3] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[3]~3 .extended_lut = "off";
defparam \controller|controller|blue[3]~3 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y60_N31
dffeas \controller|controller|buffer|data_in_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [4]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[4]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[4]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N0
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[4]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[4]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N2
dffeas \controller|controller|buffer|data_in_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [4]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N41
dffeas \controller|controller|buffer|read_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[4]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[4] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N12
cyclonev_lcell_comb \controller|controller|blue[4]~4 (
// Equation(s):
// \controller|controller|blue[4]~4_combout  = ( \controller|controller|buffer|read_data [4] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[4]~4 .extended_lut = "off";
defparam \controller|controller|blue[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|controller|blue[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y60_N17
dffeas \controller|controller|buffer|data_in_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [5]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N42
cyclonev_lcell_comb \controller|controller|buffer|read_data[5]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[5]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N6
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[5]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[5]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N8
dffeas \controller|controller|buffer|data_in_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [5]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N44
dffeas \controller|controller|buffer|read_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[5]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[5] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N12
cyclonev_lcell_comb \controller|controller|blue[5]~5 (
// Equation(s):
// \controller|controller|blue[5]~5_combout  = (\controller|controller|ShiftRight0~0_combout  & \controller|controller|buffer|read_data [5])

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(!\controller|controller|buffer|read_data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[5]~5 .extended_lut = "off";
defparam \controller|controller|blue[5]~5 .lut_mask = 64'h0303030303030303;
defparam \controller|controller|blue[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y69_N8
dffeas \controller|controller|buffer|data_in_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [6]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N9
cyclonev_lcell_comb \controller|controller|buffer|read_data[6]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[6]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y68_N29
dffeas \controller|controller|buffer|data_in_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [6]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N10
dffeas \controller|controller|buffer|read_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[6]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[6] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N54
cyclonev_lcell_comb \controller|controller|blue[6]~6 (
// Equation(s):
// \controller|controller|blue[6]~6_combout  = ( \controller|controller|buffer|read_data [6] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[6]~6 .extended_lut = "off";
defparam \controller|controller|blue[6]~6 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N3
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[7]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[7]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N5
dffeas \controller|controller|buffer|data_in_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [7]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[7]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[7]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N18
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[7]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[7]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[7]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N20
dffeas \controller|controller|buffer|data_in_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [7]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N16
dffeas \controller|controller|buffer|read_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[7]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[7] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N42
cyclonev_lcell_comb \controller|controller|blue[7]~7 (
// Equation(s):
// \controller|controller|blue[7]~7_combout  = ( \controller|controller|buffer|read_data [7] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|blue[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|blue[7]~7 .extended_lut = "off";
defparam \controller|controller|blue[7]~7 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|blue[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N6
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[8]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[8]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N8
dffeas \controller|controller|buffer|data_in_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [8]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N9
cyclonev_lcell_comb \controller|controller|buffer|read_data[8]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[8]~feeder_combout  = \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \controller|controller|buffer|read_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N21
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[8]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[8]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[8]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y65_N23
dffeas \controller|controller|buffer|data_in_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [8]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N10
dffeas \controller|controller|buffer|read_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[8]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[8] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N33
cyclonev_lcell_comb \controller|controller|green[0]~0 (
// Equation(s):
// \controller|controller|green[0]~0_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|controller|buffer|read_data [8]),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[0]~0 .extended_lut = "off";
defparam \controller|controller|green[0]~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|controller|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[9]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[9]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N17
dffeas \controller|controller|buffer|data_in_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [9]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N36
cyclonev_lcell_comb \controller|controller|buffer|read_data[9]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[9]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N17
dffeas \controller|controller|buffer|data_in_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [9]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N38
dffeas \controller|controller|buffer|read_data[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[9]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[9] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N27
cyclonev_lcell_comb \controller|controller|green[1]~1 (
// Equation(s):
// \controller|controller|green[1]~1_combout  = ( \controller|controller|buffer|read_data [9] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[1]~1 .extended_lut = "off";
defparam \controller|controller|green[1]~1 .lut_mask = 64'h0000000055555555;
defparam \controller|controller|green[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y60_N5
dffeas \controller|controller|buffer|data_in_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [10]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N39
cyclonev_lcell_comb \controller|controller|buffer|read_data[10]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[10]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[10]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[10]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[10]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N32
dffeas \controller|controller|buffer|data_in_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [10]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N41
dffeas \controller|controller|buffer|read_data[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[10]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[10] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N36
cyclonev_lcell_comb \controller|controller|green[2]~2 (
// Equation(s):
// \controller|controller|green[2]~2_combout  = ( \controller|controller|buffer|read_data [10] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[2]~2 .extended_lut = "off";
defparam \controller|controller|green[2]~2 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|green[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N15
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N17
dffeas \controller|controller|buffer|data_in_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [11]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N48
cyclonev_lcell_comb \controller|controller|buffer|read_data[11]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[11]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N0
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[11]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[11]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y64_N2
dffeas \controller|controller|buffer|data_in_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [11]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N49
dffeas \controller|controller|buffer|read_data[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[11]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[11] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N9
cyclonev_lcell_comb \controller|controller|green[3]~3 (
// Equation(s):
// \controller|controller|green[3]~3_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(!\controller|controller|buffer|read_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[3]~3 .extended_lut = "off";
defparam \controller|controller|green[3]~3 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|green[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y64_N32
dffeas \controller|controller|buffer|data_in_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [12]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N45
cyclonev_lcell_comb \controller|controller|buffer|read_data[12]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[12]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N47
dffeas \controller|controller|buffer|data_in_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [12]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N46
dffeas \controller|controller|buffer|read_data[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[12]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[12] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N48
cyclonev_lcell_comb \controller|controller|green[4]~4 (
// Equation(s):
// \controller|controller|green[4]~4_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [12] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[4]~4 .extended_lut = "off";
defparam \controller|controller|green[4]~4 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|green[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N39
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N41
dffeas \controller|controller|buffer|data_in_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [13]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[13]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[13]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N48
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[13]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[13]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N50
dffeas \controller|controller|buffer|data_in_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [13]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N16
dffeas \controller|controller|buffer|read_data[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[13]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[13] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N33
cyclonev_lcell_comb \controller|controller|green[5]~5 (
// Equation(s):
// \controller|controller|green[5]~5_combout  = ( \controller|controller|buffer|read_data [13] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[5]~5 .extended_lut = "off";
defparam \controller|controller|green[5]~5 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|green[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N11
dffeas \controller|controller|buffer|data_in_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [14]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N42
cyclonev_lcell_comb \controller|controller|buffer|read_data[14]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[14]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[14]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[14]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N26
dffeas \controller|controller|buffer|data_in_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [14]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N44
dffeas \controller|controller|buffer|read_data[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[14]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[14] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N24
cyclonev_lcell_comb \controller|controller|green[6]~6 (
// Equation(s):
// \controller|controller|green[6]~6_combout  = ( \controller|controller|buffer|read_data [14] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[6]~6 .extended_lut = "off";
defparam \controller|controller|green[6]~6 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|green[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N21
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[15]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[15]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N23
dffeas \controller|controller|buffer|data_in_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [15]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N15
cyclonev_lcell_comb \controller|controller|buffer|read_data[15]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[15]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y62_N57
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[15]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[15]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[15]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y62_N59
dffeas \controller|controller|buffer|data_in_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [15]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N16
dffeas \controller|controller|buffer|read_data[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[15]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[15] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N42
cyclonev_lcell_comb \controller|controller|green[7]~7 (
// Equation(s):
// \controller|controller|green[7]~7_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [15] ) )

	.dataa(gnd),
	.datab(!\controller|controller|buffer|read_data [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|green[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|green[7]~7 .extended_lut = "off";
defparam \controller|controller|green[7]~7 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|green[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N46
dffeas \controller|controller|driver|vga_hs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|hs.HSYNC~q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_hs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_hs .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[16]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[16]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N34
dffeas \controller|controller|buffer|data_in_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [16]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N12
cyclonev_lcell_comb \controller|controller|buffer|read_data[16]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[16]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N30
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[16]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[16]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[16]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N32
dffeas \controller|controller|buffer|data_in_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [16]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N14
dffeas \controller|controller|buffer|read_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[16]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[16] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N0
cyclonev_lcell_comb \controller|controller|red[0]~0 (
// Equation(s):
// \controller|controller|red[0]~0_combout  = ( \controller|controller|buffer|read_data [16] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[0]~0 .extended_lut = "off";
defparam \controller|controller|red[0]~0 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N9
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N11
dffeas \controller|controller|buffer|data_in_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [17]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N45
cyclonev_lcell_comb \controller|controller|buffer|read_data[17]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[17]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[17]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[17]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N26
dffeas \controller|controller|buffer|data_in_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [17]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N46
dffeas \controller|controller|buffer|read_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[17]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[17] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N57
cyclonev_lcell_comb \controller|controller|red[1]~1 (
// Equation(s):
// \controller|controller|red[1]~1_combout  = (\controller|controller|ShiftRight0~0_combout  & \controller|controller|buffer|read_data [17])

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(!\controller|controller|buffer|read_data [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[1]~1 .extended_lut = "off";
defparam \controller|controller|red[1]~1 .lut_mask = 64'h0033003300330033;
defparam \controller|controller|red[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N12
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N14
dffeas \controller|controller|buffer|data_in_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [18]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N18
cyclonev_lcell_comb \controller|controller|buffer|read_data[18]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[18]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N27
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[18]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[18]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N29
dffeas \controller|controller|buffer|data_in_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [18]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N19
dffeas \controller|controller|buffer|read_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[18]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[18] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N15
cyclonev_lcell_comb \controller|controller|red[2]~2 (
// Equation(s):
// \controller|controller|red[2]~2_combout  = (\controller|controller|ShiftRight0~0_combout  & \controller|controller|buffer|read_data [18])

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(!\controller|controller|buffer|read_data [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[2]~2 .extended_lut = "off";
defparam \controller|controller|red[2]~2 .lut_mask = 64'h0303030303030303;
defparam \controller|controller|red[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N55
dffeas \controller|controller|buffer|data_in_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [19]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N30
cyclonev_lcell_comb \controller|controller|buffer|read_data[19]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[19]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N54
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[19]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[19]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N56
dffeas \controller|controller|buffer|data_in_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [19]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N31
dffeas \controller|controller|buffer|read_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[19]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[19] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N30
cyclonev_lcell_comb \controller|controller|red[3]~3 (
// Equation(s):
// \controller|controller|red[3]~3_combout  = (\controller|controller|ShiftRight0~0_combout  & \controller|controller|buffer|read_data [19])

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(!\controller|controller|buffer|read_data [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[3]~3 .extended_lut = "off";
defparam \controller|controller|red[3]~3 .lut_mask = 64'h0033003300330033;
defparam \controller|controller|red[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y60_N50
dffeas \controller|controller|buffer|data_in_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [20]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \controller|controller|buffer|read_data[20]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[20]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y61_N14
dffeas \controller|controller|buffer|data_in_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [20]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y67_N37
dffeas \controller|controller|buffer|read_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[20]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[20] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N39
cyclonev_lcell_comb \controller|controller|red[4]~4 (
// Equation(s):
// \controller|controller|red[4]~4_combout  = ( \controller|controller|buffer|read_data [20] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|read_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[4]~4 .extended_lut = "off";
defparam \controller|controller|red[4]~4 .lut_mask = 64'h0000000033333333;
defparam \controller|controller|red[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N53
dffeas \controller|controller|buffer|data_in_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [21]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y67_N30
cyclonev_lcell_comb \controller|controller|buffer|read_data[21]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[21]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y61_N51
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[21]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[21]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y61_N53
dffeas \controller|controller|buffer|data_in_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [21]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X35_Y67_N31
dffeas \controller|controller|buffer|read_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[21]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[21] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N18
cyclonev_lcell_comb \controller|controller|red[5]~5 (
// Equation(s):
// \controller|controller|red[5]~5_combout  = ( \controller|controller|buffer|read_data [21] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|controller|ShiftRight0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[5]~5 .extended_lut = "off";
defparam \controller|controller|red[5]~5 .lut_mask = 64'h0000333300003333;
defparam \controller|controller|red[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count[12]~DUPLICATE_q ,\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],
\controller|address_count[6]~DUPLICATE_q ,\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,
\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y60_N2
dffeas \controller|controller|buffer|data_in_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [22]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N51
cyclonev_lcell_comb \controller|controller|buffer|read_data[22]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[22]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N24
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[22]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[22]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[22]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N26
dffeas \controller|controller|buffer|data_in_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [22]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N52
dffeas \controller|controller|buffer|read_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[22]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[22] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N39
cyclonev_lcell_comb \controller|controller|red[6]~6 (
// Equation(s):
// \controller|controller|red[6]~6_combout  = ( \controller|controller|buffer|read_data [22] & ( \controller|controller|ShiftRight0~0_combout  ) )

	.dataa(!\controller|controller|ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|buffer|read_data [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[6]~6 .extended_lut = "off";
defparam \controller|controller|red[6]~6 .lut_mask = 64'h0000555500005555;
defparam \controller|controller|red[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \controller|master|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\rr|ascii_write_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\rr|ascii_write_en~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\rr|ascii_input [0]}),
	.portaaddr({\rr|ascii_write_address [12],\rr|ascii_write_address[11]~DUPLICATE_q ,\rr|ascii_write_address [10],\rr|ascii_write_address [9],\rr|ascii_write_address[8]~DUPLICATE_q ,\rr|ascii_write_address[7]~DUPLICATE_q ,\rr|ascii_write_address [6],\rr|ascii_write_address[5]~DUPLICATE_q ,
\rr|ascii_write_address[4]~DUPLICATE_q ,\rr|ascii_write_address[3]~DUPLICATE_q ,\rr|ascii_write_address [2],\rr|ascii_write_address [1],\rr|ascii_write_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\controller|address_count [12],\controller|address_count[11]~DUPLICATE_q ,\controller|address_count[10]~DUPLICATE_q ,\controller|address_count [9],\controller|address_count[8]~DUPLICATE_q ,\controller|address_count [7],\controller|address_count[6]~DUPLICATE_q ,
\controller|address_count[5]~DUPLICATE_q ,\controller|address_count [4],\controller|address_count [3],\controller|address_count[2]~DUPLICATE_q ,\controller|address_count[1]~DUPLICATE_q ,\controller|address_count[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\controller|master|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_master.mif";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|ascii_master:master|altsyncram:altsyncram_component|altsyncram_lb12:auto_generated|ALTSYNCRAM";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 8192;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|master|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N42
cyclonev_lcell_comb \controller|controller|buffer|data_in_2[23]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_2[23]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_2[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_2[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_2[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y60_N44
dffeas \controller|controller|buffer|data_in_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_2[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_2[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_2~q ),
	.portare(!\controller|controller|buffer|wren_2~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_2 [23]}),
	.portaaddr({\controller|controller|buffer|address_2 [12],\controller|controller|buffer|address_2 [11],\controller|controller|buffer|address_2 [10],\controller|controller|buffer|address_2 [9],\controller|controller|buffer|address_2 [8],\controller|controller|buffer|address_2 [7],
\controller|controller|buffer|address_2 [6],\controller|controller|buffer|address_2 [5],\controller|controller|buffer|address_2 [4],\controller|controller|buffer|address_2 [3],\controller|controller|buffer|address_2 [2],\controller|controller|buffer|address_2 [1],
\controller|controller|buffer|address_2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_2.mif";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N30
cyclonev_lcell_comb \controller|controller|buffer|read_data[23]~feeder (
// Equation(s):
// \controller|controller|buffer|read_data[23]~feeder_combout  = ( \controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|controller|buffer|buffer2|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|read_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|read_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N33
cyclonev_lcell_comb \controller|controller|buffer|data_in_1[23]~feeder (
// Equation(s):
// \controller|controller|buffer|data_in_1[23]~feeder_combout  = ( \controller|master|altsyncram_component|auto_generated|q_b [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|master|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23]~feeder .extended_lut = "off";
defparam \controller|controller|buffer|data_in_1[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|controller|buffer|data_in_1[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N35
dffeas \controller|controller|buffer|data_in_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|data_in_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|controller|buffer|data_in_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|data_in_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|data_in_1[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|data_in_1[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portare(!\controller|controller|buffer|wren_1~DUPLICATE_q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\controller|controller|buffer|data_in_1 [23]}),
	.portaaddr({\controller|controller|buffer|address_1 [12],\controller|controller|buffer|address_1 [11],\controller|controller|buffer|address_1 [10],\controller|controller|buffer|address_1 [9],\controller|controller|buffer|address_1 [8],\controller|controller|buffer|address_1 [7],
\controller|controller|buffer|address_1 [6],\controller|controller|buffer|address_1 [5],\controller|controller|buffer|address_1 [4],\controller|controller|buffer|address_1 [3],\controller|controller|buffer|address_1 [2],\controller|controller|buffer|address_1 [1],
\controller|controller|buffer|address_1 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ascii_buffer_1.mif";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ALTSYNCRAM";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \controller|controller|buffer|buffer1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y67_N31
dffeas \controller|controller|buffer|read_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controller|controller|buffer|read_data[23]~feeder_combout ),
	.asdata(\controller|controller|buffer|buffer1|altsyncram_component|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\controller|controller|buffer|S.B2_DISP_B1_WRITE~q ),
	.ena(\controller|controller|buffer|address_2[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|buffer|read_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|buffer|read_data[23] .is_wysiwyg = "true";
defparam \controller|controller|buffer|read_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N54
cyclonev_lcell_comb \controller|controller|red[7]~7 (
// Equation(s):
// \controller|controller|red[7]~7_combout  = ( \controller|controller|ShiftRight0~0_combout  & ( \controller|controller|buffer|read_data [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|controller|ShiftRight0~0_combout ),
	.dataf(!\controller|controller|buffer|read_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|controller|red[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|controller|red[7]~7 .extended_lut = "off";
defparam \controller|controller|red[7]~7 .lut_mask = 64'h000000000000FFFF;
defparam \controller|controller|red[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N26
dffeas \controller|controller|driver|vga_vs (
	.clk(\controller|controller|clock|clk_25~q ),
	.d(gnd),
	.asdata(\controller|controller|driver|vs.VSYNC~DUPLICATE_q ),
	.clrn(\KEY[3]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|controller|driver|vga_vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|controller|driver|vga_vs .is_wysiwyg = "true";
defparam \controller|controller|driver|vga_vs .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
